// xc2v40
chip CHIP0 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double e 0, // X4
		clb + io double e 1, // X5
		// clock spine
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		bram, // X8
		clb + io double e 0, // X9
		clb + io double e 1, // X10
		io, // X11
	}
	col_clk X6;
	rows {
		null, // Y0
		// clock row
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y5
		io double n 1, // Y6
		io double n 0, // Y7
		io double n 1, // Y8
		// clock row
		null, // Y9
	}
	row_pci Y5;
	row_hclk Y1 = Y0..Y5;
	row_hclk Y9 = Y5..Y10;
	cfg_io D0 = IOB_S10_1;
	cfg_io D1 = IOB_S10_0;
	cfg_io D2 = IOB_S9_1;
	cfg_io D3 = IOB_S9_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S10_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S10_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N9_3, vn IOB_N9_2;
	dci 2 = vp IOB_E8_1, vn IOB_E8_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci alt 4 = vp IOB_S9_1, vn IOB_S9_0;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W8_1, vn IOB_W8_0;
}

// xc2v80
chip CHIP1 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double e 0, // X4
		clb + io double e 1, // X5
		// clock spine
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		bram, // X8
		clb + io double e 0, // X9
		clb + io double e 1, // X10
		io, // X11
	}
	col_clk X6;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y9
		io double n 1, // Y10
		io double n 0, // Y11
		io double n 1, // Y12
		// clock row
		io double n 0, // Y13
		io double n 1, // Y14
		io double n 0, // Y15
		io double n 1, // Y16
		null, // Y17
	}
	row_pci Y9;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
	cfg_io D0 = IOB_S10_1;
	cfg_io D1 = IOB_S10_0;
	cfg_io D2 = IOB_S9_1;
	cfg_io D3 = IOB_S9_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S10_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S10_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N9_3, vn IOB_N9_2;
	dci 2 = vp IOB_E16_1, vn IOB_E16_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci alt 4 = vp IOB_S9_1, vn IOB_S9_0;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W16_1, vn IOB_W16_0;
}

// xc2v250
chip CHIP2 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		bram, // X8
		clb + io double e 0, // X9
		clb + io double e 1, // X10
		// clock spine
		clb + io double w 0, // X11
		clb + io double w 1, // X12
		bram, // X13
		clb + io double e 0, // X14
		clb + io double e 1, // X15
		clb + io double e 0, // X16
		clb + io double e 1, // X17
		bram, // X18
		clb + io double e 0, // X19
		clb + io double e 1, // X20
		io, // X21
	}
	col_clk X11;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y13
		io double n 1, // Y14
		io double n 0, // Y15
		io double n 1, // Y16
		io double n 0, // Y17
		io double n 1, // Y18
		io double n 0, // Y19
		io double n 1, // Y20
		// clock row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		null, // Y25
	}
	row_pci Y13;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y26;
	cfg_io D0 = IOB_S20_1;
	cfg_io D1 = IOB_S20_0;
	cfg_io D2 = IOB_S19_1;
	cfg_io D3 = IOB_S19_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S20_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S20_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N19_3, vn IOB_N19_2;
	dci 2 = vp IOB_E24_1, vn IOB_E24_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S17_1, vn IOB_S17_0;
	dci alt 4 = vp IOB_S19_1, vn IOB_S19_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W24_1, vn IOB_W24_0;
}

// xc2v500
chip CHIP3 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		bram, // X12
		clb + io double e 0, // X13
		clb + io double e 1, // X14
		// clock spine
		clb + io double w 0, // X15
		clb + io double w 1, // X16
		bram, // X17
		clb + io double e 0, // X18
		clb + io double e 1, // X19
		clb + io double e 0, // X20
		clb + io double e 1, // X21
		clb + io double e 0, // X22
		clb + io double e 1, // X23
		clb + io double e 0, // X24
		clb + io double e 1, // X25
		bram, // X26
		clb + io double e 0, // X27
		clb + io double e 1, // X28
		io, // X29
	}
	col_clk X15;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y17
		io double n 1, // Y18
		io double n 0, // Y19
		io double n 1, // Y20
		// clock row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		// clock break
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		// clock row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		null, // Y33
	}
	row_pci Y17;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y21 = Y17..Y25;
	row_hclk Y29 = Y25..Y34;
	cfg_io D0 = IOB_S28_1;
	cfg_io D1 = IOB_S28_0;
	cfg_io D2 = IOB_S27_1;
	cfg_io D3 = IOB_S27_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S28_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S28_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N27_3, vn IOB_N27_2;
	dci 2 = vp IOB_E32_1, vn IOB_E32_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S25_1, vn IOB_S25_0;
	dci alt 4 = vp IOB_S27_1, vn IOB_S27_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W32_1, vn IOB_W32_0;
}

// xc2v1000 xq2v1000 xqr2v1000
chip CHIP4 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		bram, // X16
		clb + io double e 0, // X17
		clb + io double e 1, // X18
		// clock spine
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		bram, // X21
		clb + io double e 0, // X22
		clb + io double e 1, // X23
		clb + io double e 0, // X24
		clb + io double e 1, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		clb + io double e 0, // X28
		clb + io double e 1, // X29
		clb + io double e 0, // X30
		clb + io double e 1, // X31
		clb + io double e 0, // X32
		clb + io double e 1, // X33
		bram, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		io, // X37
	}
	col_clk X19;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		// clock row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		// clock break
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		null, // Y41
	}
	row_pci Y21;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y33;
	row_hclk Y37 = Y33..Y42;
	cfg_io D0 = IOB_S36_1;
	cfg_io D1 = IOB_S36_0;
	cfg_io D2 = IOB_S35_1;
	cfg_io D3 = IOB_S35_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S36_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S36_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N35_3, vn IOB_N35_2;
	dci 2 = vp IOB_E40_1, vn IOB_E40_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S33_1, vn IOB_S33_0;
	dci alt 4 = vp IOB_S35_1, vn IOB_S35_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W40_1, vn IOB_W40_0;
}

// xc2v1500
chip CHIP5 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		bram, // X20
		clb + io double e 0, // X21
		clb + io double e 1, // X22
		// clock spine
		clb + io double w 0, // X23
		clb + io double w 1, // X24
		bram, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		clb + io double e 0, // X28
		clb + io double e 1, // X29
		clb + io double e 0, // X30
		clb + io double e 1, // X31
		clb + io double e 0, // X32
		clb + io double e 1, // X33
		clb + io double e 0, // X34
		clb + io double e 1, // X35
		clb + io double e 0, // X36
		clb + io double e 1, // X37
		clb + io double e 0, // X38
		clb + io double e 1, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		bram, // X42
		clb + io double e 0, // X43
		clb + io double e 1, // X44
		io, // X45
	}
	col_clk X23;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock row
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		// clock row
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		// clock break
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		// clock row
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		null, // Y49
	}
	row_pci Y25;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y45 = Y41..Y50;
	cfg_io D0 = IOB_S44_1;
	cfg_io D1 = IOB_S44_0;
	cfg_io D2 = IOB_S43_1;
	cfg_io D3 = IOB_S43_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S44_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S44_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N43_3, vn IOB_N43_2;
	dci 2 = vp IOB_E48_1, vn IOB_E48_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S41_1, vn IOB_S41_0;
	dci alt 4 = vp IOB_S43_1, vn IOB_S43_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W48_1, vn IOB_W48_0;
}

// xc2v2000
chip CHIP6 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		clb + io double w 0, // X20
		clb + io double w 1, // X21
		clb + io double w 0, // X22
		clb + io double w 1, // X23
		bram, // X24
		clb + io double e 0, // X25
		clb + io double e 1, // X26
		// clock spine
		clb + io double w 0, // X27
		clb + io double w 1, // X28
		bram, // X29
		clb + io double e 0, // X30
		clb + io double e 1, // X31
		clb + io double e 0, // X32
		clb + io double e 1, // X33
		clb + io double e 0, // X34
		clb + io double e 1, // X35
		clb + io double e 0, // X36
		clb + io double e 1, // X37
		clb + io double e 0, // X38
		clb + io double e 1, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb + io double e 0, // X44
		clb + io double e 1, // X45
		clb + io double e 0, // X46
		clb + io double e 1, // X47
		clb + io double e 0, // X48
		clb + io double e 1, // X49
		bram, // X50
		clb + io double e 0, // X51
		clb + io double e 1, // X52
		io, // X53
	}
	col_clk X27;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		// clock break
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		null, // Y57
	}
	row_pci Y29;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y58;
	cfg_io D0 = IOB_S52_1;
	cfg_io D1 = IOB_S52_0;
	cfg_io D2 = IOB_S51_1;
	cfg_io D3 = IOB_S51_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S52_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S52_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N51_3, vn IOB_N51_2;
	dci 2 = vp IOB_E56_1, vn IOB_E56_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S49_1, vn IOB_S49_0;
	dci alt 4 = vp IOB_S51_1, vn IOB_S51_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W56_1, vn IOB_W56_0;
}

// xc2v3000 xq2v3000 xqr2v3000
chip CHIP7 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		bram, // X16
		clb + io double w 0, // X17
		clb + io double w 1, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io double w 0, // X23
		clb + io double w 1, // X24
		clb + io double w 0, // X25
		clb + io double w 1, // X26
		clb + io double w 0, // X27
		clb + io double w 1, // X28
		bram, // X29
		clb + io double e 0, // X30
		clb + io double e 1, // X31
		// clock spine
		clb + io double w 0, // X32
		clb + io double w 1, // X33
		bram, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io double e 0, // X37
		clb + io double e 1, // X38
		clb + io double e 0, // X39
		clb + io double e 1, // X40
		clb + io double e 0, // X41
		clb + io double e 1, // X42
		clb + io double e 0, // X43
		clb + io double e 1, // X44
		clb + io double e 0, // X45
		clb + io double e 1, // X46
		bram, // X47
		clb + io double e 0, // X48
		clb + io double e 1, // X49
		clb + io double e 0, // X50
		clb + io double e 1, // X51
		clb + io double e 0, // X52
		clb + io double e 1, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb + io double e 0, // X58
		clb + io double e 1, // X59
		bram, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		io, // X63
	}
	col_clk X32;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock break
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock row
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		// clock row
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		// clock break
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		// clock break
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock row
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		null, // Y65
	}
	row_pci Y33;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y25 = Y17..Y33;
	row_hclk Y41 = Y33..Y49;
	row_hclk Y53 = Y49..Y57;
	row_hclk Y61 = Y57..Y66;
	cfg_io D0 = IOB_S62_1;
	cfg_io D1 = IOB_S62_0;
	cfg_io D2 = IOB_S61_1;
	cfg_io D3 = IOB_S61_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S62_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S62_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N61_3, vn IOB_N61_2;
	dci 2 = vp IOB_E64_1, vn IOB_E64_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S59_1, vn IOB_S59_0;
	dci alt 4 = vp IOB_S61_1, vn IOB_S61_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W64_1, vn IOB_W64_0;
}

// xc2v4000
chip CHIP8 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		bram, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io double w 0, // X23
		clb + io double w 1, // X24
		clb + io double w 0, // X25
		clb + io double w 1, // X26
		clb + io double w 0, // X27
		clb + io double w 1, // X28
		clb + io double w 0, // X29
		clb + io double w 1, // X30
		clb + io double w 0, // X31
		clb + io double w 1, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		bram, // X37
		clb + io double e 0, // X38
		clb + io double e 1, // X39
		// clock spine
		clb + io double w 0, // X40
		clb + io double w 1, // X41
		bram, // X42
		clb + io double e 0, // X43
		clb + io double e 1, // X44
		clb + io double e 0, // X45
		clb + io double e 1, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb + io double e 0, // X51
		clb + io double e 1, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		clb + io double e 0, // X55
		clb + io double e 1, // X56
		clb + io double e 0, // X57
		clb + io double e 1, // X58
		bram, // X59
		clb + io double e 0, // X60
		clb + io double e 1, // X61
		clb + io double e 0, // X62
		clb + io double e 1, // X63
		clb + io double e 0, // X64
		clb + io double e 1, // X65
		clb + io double e 0, // X66
		clb + io double e 1, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb + io double e 0, // X72
		clb + io double e 1, // X73
		clb + io double e 0, // X74
		clb + io double e 1, // X75
		bram, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		io, // X79
	}
	col_clk X40;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock row
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock break
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock row
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		// clock row
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		// clock break
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		// clock row
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		// clock break
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock row
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		null, // Y81
	}
	row_pci Y41;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y49 = Y41..Y57;
	row_hclk Y65 = Y57..Y73;
	row_hclk Y77 = Y73..Y82;
	cfg_io D0 = IOB_S78_1;
	cfg_io D1 = IOB_S78_0;
	cfg_io D2 = IOB_S77_1;
	cfg_io D3 = IOB_S77_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S78_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S78_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N77_3, vn IOB_N77_2;
	dci 2 = vp IOB_E80_1, vn IOB_E80_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S75_1, vn IOB_S75_0;
	dci alt 4 = vp IOB_S77_1, vn IOB_S77_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W80_1, vn IOB_W80_0;
}

// xc2v6000 xq2v6000 xqr2v6000
chip CHIP9 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		clb + io double w 0, // X20
		clb + io double w 1, // X21
		clb + io double w 0, // X22
		clb + io double w 1, // X23
		bram, // X24
		clb + io double w 0, // X25
		clb + io double w 1, // X26
		clb + io double w 0, // X27
		clb + io double w 1, // X28
		clb + io double w 0, // X29
		clb + io double w 1, // X30
		clb + io double w 0, // X31
		clb + io double w 1, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb + io double w 0, // X37
		clb + io double w 1, // X38
		clb + io double w 0, // X39
		clb + io double w 1, // X40
		clb + io double w 0, // X41
		clb + io double w 1, // X42
		clb + io double w 0, // X43
		clb + io double w 1, // X44
		bram, // X45
		clb + io double e 0, // X46
		clb + io double e 1, // X47
		// clock spine
		clb + io double w 0, // X48
		clb + io double w 1, // X49
		bram, // X50
		clb + io double e 0, // X51
		clb + io double e 1, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		clb + io double e 0, // X55
		clb + io double e 1, // X56
		clb + io double e 0, // X57
		clb + io double e 1, // X58
		clb + io double e 0, // X59
		clb + io double e 1, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io double e 0, // X65
		clb + io double e 1, // X66
		clb + io double e 0, // X67
		clb + io double e 1, // X68
		clb + io double e 0, // X69
		clb + io double e 1, // X70
		bram, // X71
		clb + io double e 0, // X72
		clb + io double e 1, // X73
		clb + io double e 0, // X74
		clb + io double e 1, // X75
		clb + io double e 0, // X76
		clb + io double e 1, // X77
		clb + io double e 0, // X78
		clb + io double e 1, // X79
		clb + io double e 0, // X80
		clb + io double e 1, // X81
		clb + io double e 0, // X82
		clb + io double e 1, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb + io double e 0, // X86
		clb + io double e 1, // X87
		clb + io double e 0, // X88
		clb + io double e 1, // X89
		clb + io double e 0, // X90
		clb + io double e 1, // X91
		bram, // X92
		clb + io double e 0, // X93
		clb + io double e 1, // X94
		io, // X95
	}
	col_clk X48;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock break
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock row
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock break
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		// clock row
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		// clock row
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		// clock break
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		// clock row
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		// clock break
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock row
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		// clock break
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		// clock row
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		null, // Y97
	}
	row_pci Y49;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y25 = Y17..Y33;
	row_hclk Y41 = Y33..Y49;
	row_hclk Y57 = Y49..Y65;
	row_hclk Y73 = Y65..Y81;
	row_hclk Y85 = Y81..Y89;
	row_hclk Y93 = Y89..Y98;
	cfg_io D0 = IOB_S94_1;
	cfg_io D1 = IOB_S94_0;
	cfg_io D2 = IOB_S93_1;
	cfg_io D3 = IOB_S93_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S94_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S94_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N93_3, vn IOB_N93_2;
	dci 2 = vp IOB_E96_1, vn IOB_E96_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S91_1, vn IOB_S91_0;
	dci alt 4 = vp IOB_S93_1, vn IOB_S93_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W96_1, vn IOB_W96_0;
}

// xc2v8000
chip CHIP10 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		clb + io double w 0, // X20
		clb + io double w 1, // X21
		clb + io double w 0, // X22
		clb + io double w 1, // X23
		clb + io double w 0, // X24
		clb + io double w 1, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		bram, // X28
		clb + io double w 0, // X29
		clb + io double w 1, // X30
		clb + io double w 0, // X31
		clb + io double w 1, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb + io double w 0, // X37
		clb + io double w 1, // X38
		clb + io double w 0, // X39
		clb + io double w 1, // X40
		clb + io double w 0, // X41
		clb + io double w 1, // X42
		clb + io double w 0, // X43
		clb + io double w 1, // X44
		clb + io double w 0, // X45
		clb + io double w 1, // X46
		clb + io double w 0, // X47
		clb + io double w 1, // X48
		clb + io double w 0, // X49
		clb + io double w 1, // X50
		clb + io double w 0, // X51
		clb + io double w 1, // X52
		bram, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		// clock spine
		clb + io double w 0, // X56
		clb + io double w 1, // X57
		bram, // X58
		clb + io double e 0, // X59
		clb + io double e 1, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io double e 0, // X65
		clb + io double e 1, // X66
		clb + io double e 0, // X67
		clb + io double e 1, // X68
		clb + io double e 0, // X69
		clb + io double e 1, // X70
		clb + io double e 0, // X71
		clb + io double e 1, // X72
		clb + io double e 0, // X73
		clb + io double e 1, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb + io double e 0, // X79
		clb + io double e 1, // X80
		clb + io double e 0, // X81
		clb + io double e 1, // X82
		bram, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb + io double e 0, // X86
		clb + io double e 1, // X87
		clb + io double e 0, // X88
		clb + io double e 1, // X89
		clb + io double e 0, // X90
		clb + io double e 1, // X91
		clb + io double e 0, // X92
		clb + io double e 1, // X93
		clb + io double e 0, // X94
		clb + io double e 1, // X95
		clb + io double e 0, // X96
		clb + io double e 1, // X97
		clb + io double e 0, // X98
		clb + io double e 1, // X99
		clb + io double e 0, // X100
		clb + io double e 1, // X101
		clb + io double e 0, // X102
		clb + io double e 1, // X103
		clb + io double e 0, // X104
		clb + io double e 1, // X105
		clb + io double e 0, // X106
		clb + io double e 1, // X107
		bram, // X108
		clb + io double e 0, // X109
		clb + io double e 1, // X110
		io, // X111
	}
	col_clk X56;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock row
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock break
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock row
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		// clock break
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		// clock row
		io double s 0, // Y49
		io double s 1, // Y50
		io double s 0, // Y51
		io double s 1, // Y52
		io double s 0, // Y53
		io double s 1, // Y54
		io double s 0, // Y55
		io double s 1, // Y56
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		// clock row
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		// clock break
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		// clock row
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		// clock break
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		// clock row
		io double n 0, // Y97
		io double n 1, // Y98
		io double n 0, // Y99
		io double n 1, // Y100
		io double n 0, // Y101
		io double n 1, // Y102
		io double n 0, // Y103
		io double n 1, // Y104
		// clock break
		io double n 0, // Y105
		io double n 1, // Y106
		io double n 0, // Y107
		io double n 1, // Y108
		// clock row
		io double n 0, // Y109
		io double n 1, // Y110
		io double n 0, // Y111
		io double n 1, // Y112
		null, // Y113
	}
	row_pci Y57;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y49 = Y41..Y57;
	row_hclk Y65 = Y57..Y73;
	row_hclk Y81 = Y73..Y89;
	row_hclk Y97 = Y89..Y105;
	row_hclk Y109 = Y105..Y114;
	cfg_io D0 = IOB_S110_1;
	cfg_io D1 = IOB_S110_0;
	cfg_io D2 = IOB_S109_1;
	cfg_io D3 = IOB_S109_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S110_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S110_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N109_3, vn IOB_N109_2;
	dci 2 = vp IOB_E112_1, vn IOB_E112_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S107_1, vn IOB_S107_0;
	dci alt 4 = vp IOB_S109_1, vn IOB_S109_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W112_1, vn IOB_W112_0;
}

// xc2vp2
chip CHIP11 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [19, 6], // X10
		clb, // X11
		clb + io double e 0, // X12
		clb + io double e 1, // X13
		// clock spine
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [18, 7], // X17
		clb, // X18
		clb + io double e 0, // X19
		clb + io double e 1, // X20
		clb + io double e 0, // X21
		clb + io double e 1, // X22
		clb + io single e, // X23
		bram, // X24
		clb + io double e 0, // X25
		clb + io double e 1, // X26
		io, // X27
	}
	col_clk X14;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y9
		io double n 1, // Y10
		io double n 0, // Y11
		io double n 1, // Y12
		// clock row
		io double n 0, // Y13
		io double n 1, // Y14
		io double n 0, // Y15
		io double n 1, // Y16
		null, // Y17
	}
	row_pci Y9;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
	cfg_io D0 = IOB_S26_1;
	cfg_io D1 = IOB_S26_0;
	cfg_io D2 = IOB_S25_1;
	cfg_io D3 = IOB_S25_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S26_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S26_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N26_1, vn IOB_N26_0;
	dci 2 = vp IOB_E16_3, vn IOB_E16_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S23_1, vn IOB_S23_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W16_3, vn IOB_W16_2;
}

// xc2vp4
chip CHIP12 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [19, 6], // X10
		clb, // X11
		clb + io double e 0, // X12
		clb + io double e 1, // X13
		// clock spine
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [18, 7], // X17
		clb, // X18
		clb + io double e 0, // X19
		clb + io double e 1, // X20
		clb + io double e 0, // X21
		clb + io double e 1, // X22
		clb + io single e, // X23
		bram, // X24
		clb + io double e 0, // X25
		clb + io double e 1, // X26
		io, // X27
	}
	col_clk X14;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		// PCI row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		// spine row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		// clock row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		// clock break
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		null, // Y41
	}
	row_pci Y13;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y33;
	row_hclk Y37 = Y33..Y42;
	ppc X16:X26, Y13:Y29;
	cfg_io D0 = IOB_S26_1;
	cfg_io D1 = IOB_S26_0;
	cfg_io D2 = IOB_S25_1;
	cfg_io D3 = IOB_S25_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S26_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S26_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N26_1, vn IOB_N26_0;
	dci 2 = vp IOB_E40_3, vn IOB_E40_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S23_1, vn IOB_S23_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W40_3, vn IOB_W40_2;
}

// xc2vp7
chip CHIP13 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [21, 4], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [19, 6], // X17
		clb, // X18
		clb + io double e 0, // X19
		clb + io double e 1, // X20
		// clock spine
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [18, 7], // X24
		clb, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		clb + io double e 0, // X28
		clb + io double e 1, // X29
		clb, // X30
		bram + gt [16, 9], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io single e, // X37
		bram, // X38
		clb + io double e 0, // X39
		clb + io double e 1, // X40
		io, // X41
	}
	col_clk X21;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		// PCI row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		// spine row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		// clock row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		// clock break
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		null, // Y41
	}
	row_pci Y13;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y33;
	row_hclk Y37 = Y33..Y42;
	ppc X23:X33, Y13:Y29;
	cfg_io D0 = IOB_S40_1;
	cfg_io D1 = IOB_S40_0;
	cfg_io D2 = IOB_S39_1;
	cfg_io D3 = IOB_S39_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S40_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S40_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N40_1, vn IOB_N40_0;
	dci 2 = vp IOB_E40_3, vn IOB_E40_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S37_1, vn IOB_S37_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W40_3, vn IOB_W40_2;
}

// xc2vp20
chip CHIP14 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [21, 4], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io single w alt, // X16
		bram, // X17
		clb + io single w, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [19, 6], // X24
		clb, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		// clock spine
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [18, 7], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io single e, // X37
		bram, // X38
		clb + io single e alt, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb, // X44
		bram + gt [16, 9], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb + io single e, // X51
		bram, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		io, // X55
	}
	col_clk X28;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		// PCI row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		// spine row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		// clock break
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		null, // Y57
	}
	row_pci Y21;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y58;
	ppc X9:X19, Y21:Y37;
	ppc X37:X47, Y21:Y37;
	cfg_io D0 = IOB_S54_1;
	cfg_io D1 = IOB_S54_0;
	cfg_io D2 = IOB_S53_1;
	cfg_io D3 = IOB_S53_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S54_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S54_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N54_1, vn IOB_N54_0;
	dci 2 = vp IOB_E56_3, vn IOB_E56_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S51_1, vn IOB_S51_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W56_3, vn IOB_W56_2;
}

// xc2vp30
chip CHIP15 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [21, 4], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io single w alt, // X16
		bram, // X17
		clb + io single w, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [19, 6], // X24
		clb, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		// clock spine
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [18, 7], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io single e, // X37
		bram, // X38
		clb + io single e alt, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb, // X44
		bram + gt [16, 9], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb + io single e, // X51
		bram, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		io, // X55
	}
	col_clk X28;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock row
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock break
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock row
		// PCI row
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		// clock break
		// spine row
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		// clock row
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		// clock break
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		// clock row
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		// clock break
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock row
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		null, // Y81
	}
	row_pci Y33;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y49 = Y41..Y57;
	row_hclk Y65 = Y57..Y73;
	row_hclk Y77 = Y73..Y82;
	ppc X9:X19, Y33:Y49;
	ppc X37:X47, Y33:Y49;
	cfg_io D0 = IOB_S54_1;
	cfg_io D1 = IOB_S54_0;
	cfg_io D2 = IOB_S53_1;
	cfg_io D3 = IOB_S53_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S54_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S54_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N54_1, vn IOB_N54_0;
	dci 2 = vp IOB_E80_3, vn IOB_E80_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S51_1, vn IOB_S51_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W80_3, vn IOB_W80_2;
}

// xc2vp40 xq2vp40
chip CHIP16 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [21, 4], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io single w alt, // X23
		bram, // X24
		clb + io single w, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [19, 6], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		// clock spine
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb, // X37
		bram + gt [18, 7], // X38
		clb, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb + io single e, // X44
		bram, // X45
		clb + io single e alt, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb, // X51
		bram + gt [16, 9], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb, // X58
		bram + gt [14, 11], // X59
		clb, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io single e, // X65
		bram, // X66
		clb + io double e 0, // X67
		clb + io double e 1, // X68
		io, // X69
	}
	col_clk X35;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock row
		// PCI row
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock break
		// spine row
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock break
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock row
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock break
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock row
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		null, // Y89
	}
	row_pci Y37;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y61;
	row_hclk Y69 = Y61..Y77;
	row_hclk Y85 = Y77..Y90;
	ppc X9:X19, Y37:Y53;
	ppc X51:X61, Y37:Y53;
	cfg_io D0 = IOB_S68_1;
	cfg_io D1 = IOB_S68_0;
	cfg_io D2 = IOB_S67_1;
	cfg_io D3 = IOB_S67_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S68_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S68_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N68_1, vn IOB_N68_0;
	dci 2 = vp IOB_E88_3, vn IOB_E88_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S65_1, vn IOB_S65_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W88_3, vn IOB_W88_2;
}

// xc2vp50
chip CHIP17 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [21, 4], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io single w alt, // X23
		bram, // X24
		clb + io single w, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [20, 5], // X31
		clb, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb, // X37
		bram + gt [19, 6], // X38
		clb, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		// clock spine
		clb + io double w 0, // X42
		clb + io double w 1, // X43
		clb, // X44
		bram + gt [18, 7], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb, // X51
		bram + gt [17, 8], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb + io single e, // X58
		bram, // X59
		clb + io single e alt, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb, // X65
		bram + gt [16, 9], // X66
		clb, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb, // X72
		bram + gt [14, 11], // X73
		clb, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb + io single e, // X79
		bram, // X80
		clb + io double e 0, // X81
		clb + io double e 1, // X82
		io, // X83
	}
	col_clk X42;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock row
		// PCI row
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock break
		// spine row
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock break
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock row
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock break
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock row
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		null, // Y89
	}
	row_pci Y37;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y61;
	row_hclk Y69 = Y61..Y77;
	row_hclk Y85 = Y77..Y90;
	ppc X9:X19, Y37:Y53;
	ppc X65:X75, Y37:Y53;
	cfg_io D0 = IOB_S82_1;
	cfg_io D1 = IOB_S82_0;
	cfg_io D2 = IOB_S81_1;
	cfg_io D3 = IOB_S81_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S82_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S82_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N82_1, vn IOB_N82_0;
	dci 2 = vp IOB_E88_3, vn IOB_E88_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S79_1, vn IOB_S79_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W88_3, vn IOB_W88_2;
}

// xc2vp70 xq2vp70
chip CHIP18 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [22, 3], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [21, 4], // X24
		clb, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb + io single w alt, // X30
		bram, // X31
		clb + io single w, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb, // X37
		bram + gt [20, 5], // X38
		clb, // X39
		clb + io double w 0, // X40
		clb + io double w 1, // X41
		clb + io double w 0, // X42
		clb + io double w 1, // X43
		clb, // X44
		bram + gt [19, 6], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		// clock spine
		clb + io double w 0, // X49
		clb + io double w 1, // X50
		clb, // X51
		bram + gt [18, 7], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb, // X58
		bram + gt [17, 8], // X59
		clb, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io single e, // X65
		bram, // X66
		clb + io single e alt, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb, // X72
		bram + gt [16, 9], // X73
		clb, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb, // X79
		bram + gt [15, 10], // X80
		clb, // X81
		clb + io double e 0, // X82
		clb + io double e 1, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb, // X86
		bram + gt [14, 11], // X87
		clb, // X88
		clb + io double e 0, // X89
		clb + io double e 1, // X90
		clb + io double e 0, // X91
		clb + io double e 1, // X92
		clb + io single e, // X93
		bram, // X94
		clb + io double e 0, // X95
		clb + io double e 1, // X96
		io, // X97
	}
	col_clk X49;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock row
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock break
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock row
		// PCI row
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		io double s 0, // Y49
		io double s 1, // Y50
		io double s 0, // Y51
		io double s 1, // Y52
		// clock break
		// spine row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock row
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock break
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock row
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock break
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		// clock row
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		// clock break
		io double n 0, // Y97
		io double n 1, // Y98
		io double n 0, // Y99
		io double n 1, // Y100
		// clock row
		io double n 0, // Y101
		io double n 1, // Y102
		io double n 0, // Y103
		io double n 1, // Y104
		null, // Y105
	}
	row_pci Y45;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y37;
	row_hclk Y45 = Y37..Y53;
	row_hclk Y61 = Y53..Y69;
	row_hclk Y77 = Y69..Y85;
	row_hclk Y93 = Y85..Y97;
	row_hclk Y101 = Y97..Y106;
	ppc X9:X19, Y45:Y61;
	ppc X79:X89, Y45:Y61;
	cfg_io D0 = IOB_S96_1;
	cfg_io D1 = IOB_S96_0;
	cfg_io D2 = IOB_S95_1;
	cfg_io D3 = IOB_S95_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S96_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S96_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N96_1, vn IOB_N96_0;
	dci 2 = vp IOB_E104_3, vn IOB_E104_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S93_1, vn IOB_S93_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W104_3, vn IOB_W104_2;
}

// xc2vp100
chip CHIP19 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [22, 3], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io single w alt, // X23
		bram, // X24
		clb + io single w, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [21, 4], // X31
		clb, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb + io single w alt, // X37
		bram, // X38
		clb + io single w, // X39
		clb + io double w 0, // X40
		clb + io double w 1, // X41
		clb + io double w 0, // X42
		clb + io double w 1, // X43
		clb, // X44
		bram + gt [20, 5], // X45
		clb, // X46
		clb + io double w 0, // X47
		clb + io double w 1, // X48
		clb + io double w 0, // X49
		clb + io double w 1, // X50
		clb, // X51
		bram + gt [19, 6], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		// clock spine
		clb + io double w 0, // X56
		clb + io double w 1, // X57
		clb, // X58
		bram + gt [18, 7], // X59
		clb, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb, // X65
		bram + gt [17, 8], // X66
		clb, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb + io single e, // X72
		bram, // X73
		clb + io single e alt, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb, // X79
		bram + gt [16, 9], // X80
		clb, // X81
		clb + io double e 0, // X82
		clb + io double e 1, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb + io single e, // X86
		bram, // X87
		clb + io single e alt, // X88
		clb + io double e 0, // X89
		clb + io double e 1, // X90
		clb + io double e 0, // X91
		clb + io double e 1, // X92
		clb, // X93
		bram + gt [15, 10], // X94
		clb, // X95
		clb + io double e 0, // X96
		clb + io double e 1, // X97
		clb + io double e 0, // X98
		clb + io double e 1, // X99
		clb, // X100
		bram + gt [14, 11], // X101
		clb, // X102
		clb + io double e 0, // X103
		clb + io double e 1, // X104
		clb + io double e 0, // X105
		clb + io double e 1, // X106
		clb + io single e, // X107
		bram, // X108
		clb + io double e 0, // X109
		clb + io double e 1, // X110
		io, // X111
	}
	col_clk X56;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock row
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock break
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		io double s 0, // Y49
		io double s 1, // Y50
		io double s 0, // Y51
		io double s 1, // Y52
		// clock row
		// PCI row
		io double s 0, // Y53
		io double s 1, // Y54
		io double s 0, // Y55
		io double s 1, // Y56
		io double s 0, // Y57
		io double s 1, // Y58
		io double s 0, // Y59
		io double s 1, // Y60
		// clock break
		// spine row
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock row
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock break
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock row
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		// clock break
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		io double n 0, // Y97
		io double n 1, // Y98
		io double n 0, // Y99
		io double n 1, // Y100
		// clock row
		io double n 0, // Y101
		io double n 1, // Y102
		io double n 0, // Y103
		io double n 1, // Y104
		io double n 0, // Y105
		io double n 1, // Y106
		io double n 0, // Y107
		io double n 1, // Y108
		// clock break
		io double n 0, // Y109
		io double n 1, // Y110
		io double n 0, // Y111
		io double n 1, // Y112
		io double n 0, // Y113
		io double n 1, // Y114
		io double n 0, // Y115
		io double n 1, // Y116
		// clock row
		io double n 0, // Y117
		io double n 1, // Y118
		io double n 0, // Y119
		io double n 1, // Y120
		null, // Y121
	}
	row_pci Y53;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y61;
	row_hclk Y69 = Y61..Y77;
	row_hclk Y85 = Y77..Y93;
	row_hclk Y101 = Y93..Y109;
	row_hclk Y117 = Y109..Y122;
	ppc X9:X19, Y53:Y69;
	ppc X93:X103, Y53:Y69;
	cfg_io D0 = IOB_S110_1;
	cfg_io D1 = IOB_S110_0;
	cfg_io D2 = IOB_S109_1;
	cfg_io D3 = IOB_S109_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S110_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S110_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N110_1, vn IOB_N110_0;
	dci 2 = vp IOB_E120_3, vn IOB_E120_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S107_1, vn IOB_S107_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W120_3, vn IOB_W120_2;
}

// xc2vpx20
chip CHIP20 {
	kind virtex2px;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [21, 4], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io single w alt, // X16
		bram, // X17
		clb + io single w, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [19, 6], // X24
		clb, // X25
		clb + io double e clock 0, // X26
		clb + io double e clock 1, // X27
		// clock spine
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [18, 7], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io single e, // X37
		bram, // X38
		clb + io single e alt, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb, // X44
		bram + gt [16, 9], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb + io single e, // X51
		bram, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		io, // X55
	}
	col_clk X28;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		// PCI row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		// spine row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		// clock break
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		null, // Y57
	}
	row_pci Y21;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y58;
	ppc X37:X47, Y21:Y37;
	cfg_io D0 = IOB_S54_1;
	cfg_io D1 = IOB_S54_0;
	cfg_io D2 = IOB_S53_1;
	cfg_io D3 = IOB_S53_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S54_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S54_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N54_1, vn IOB_N54_0;
	dci 2 = vp IOB_E56_3, vn IOB_E56_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S51_1, vn IOB_S51_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W56_3, vn IOB_W56_2;
}

// xc2vpx70
chip CHIP21 {
	kind virtex2px;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [22, 3], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [21, 4], // X24
		clb, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb + io single w alt, // X30
		bram, // X31
		clb + io single w, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb, // X37
		bram + gt [20, 5], // X38
		clb, // X39
		clb + io double w 0, // X40
		clb + io double w 1, // X41
		clb + io double w 0, // X42
		clb + io double w 1, // X43
		clb, // X44
		bram + gt [19, 6], // X45
		clb, // X46
		clb + io double e clock 0, // X47
		clb + io double e clock 1, // X48
		// clock spine
		clb + io double w 0, // X49
		clb + io double w 1, // X50
		clb, // X51
		bram + gt [18, 7], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb, // X58
		bram + gt [17, 8], // X59
		clb, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io single e, // X65
		bram, // X66
		clb + io single e alt, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb, // X72
		bram + gt [16, 9], // X73
		clb, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb, // X79
		bram + gt [15, 10], // X80
		clb, // X81
		clb + io double e 0, // X82
		clb + io double e 1, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb, // X86
		bram + gt [14, 11], // X87
		clb, // X88
		clb + io double e 0, // X89
		clb + io double e 1, // X90
		clb + io double e 0, // X91
		clb + io double e 1, // X92
		clb + io single e, // X93
		bram, // X94
		clb + io double e 0, // X95
		clb + io double e 1, // X96
		io, // X97
	}
	col_clk X49;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock row
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock break
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock row
		// PCI row
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		io double s 0, // Y49
		io double s 1, // Y50
		io double s 0, // Y51
		io double s 1, // Y52
		// clock break
		// spine row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock row
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock break
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock row
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock break
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		// clock row
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		// clock break
		io double n 0, // Y97
		io double n 1, // Y98
		io double n 0, // Y99
		io double n 1, // Y100
		// clock row
		io double n 0, // Y101
		io double n 1, // Y102
		io double n 0, // Y103
		io double n 1, // Y104
		null, // Y105
	}
	row_pci Y45;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y37;
	row_hclk Y45 = Y37..Y53;
	row_hclk Y61 = Y53..Y69;
	row_hclk Y77 = Y69..Y85;
	row_hclk Y93 = Y85..Y97;
	row_hclk Y101 = Y97..Y106;
	ppc X9:X19, Y45:Y61;
	ppc X79:X89, Y45:Y61;
	cfg_io D0 = IOB_S96_1;
	cfg_io D1 = IOB_S96_0;
	cfg_io D2 = IOB_S95_1;
	cfg_io D3 = IOB_S95_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S96_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S96_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N96_1, vn IOB_N96_0;
	dci 2 = vp IOB_E104_3, vn IOB_E104_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S93_1, vn IOB_S93_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W104_3, vn IOB_W104_2;
}

// xc2v40-cs144
bond BOND0 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = HSWAP_EN;
	pin A2 = RSVD;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N2_1;
	pin A5 = IOB_N4_3;
	pin A6 = IOB_N5_1;
	pin A7 = IOB_N6_3;
	pin A8 = IOB_N6_1;
	pin A9 = VCCO1;
	pin A10 = IOB_N10_3;
	pin A11 = VCCO1;
	pin A12 = VCCBATT;
	pin A13 = TMS;
	pin B1 = PROG_B;
	pin B2 = RSVD;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_2;
	pin B7 = IOB_N6_2;
	pin B8 = IOB_N6_0;
	pin B9 = GND;
	pin B10 = IOB_N10_2;
	pin B11 = NC;
	pin B12 = TCK;
	pin B13 = VCCAUX;
	pin C1 = TDI;
	pin C2 = VCCAUX;
	pin C3 = VCCO0;
	pin C4 = IOB_N1_1;
	pin C5 = GND;
	pin C6 = IOB_N5_3;
	pin C7 = VCCINT;
	pin C8 = IOB_N7_1;
	pin C9 = IOB_N9_3;
	pin C10 = IOB_N10_1;
	pin C11 = TDO;
	pin C12 = VCCO2;
	pin C13 = IOB_E8_3;
	pin D1 = IOB_W8_1;
	pin D2 = IOB_W8_2;
	pin D3 = IOB_W8_3;
	pin D4 = VCCO7;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N5_0;
	pin D8 = IOB_N7_0;
	pin D9 = IOB_N9_2;
	pin D10 = IOB_N10_0;
	pin D11 = IOB_E8_2;
	pin D12 = IOB_E8_1;
	pin D13 = IOB_E8_0;
	pin E1 = GND;
	pin E2 = IOB_W7_0;
	pin E3 = IOB_W7_1;
	pin E4 = IOB_W8_0;
	pin E10 = IOB_E7_1;
	pin E11 = IOB_E7_0;
	pin E12 = GND;
	pin E13 = NC;
	pin F1 = IOB_W6_3;
	pin F2 = NC;
	pin F3 = VCCO7;
	pin F4 = NC;
	pin F10 = VCCO2;
	pin F11 = NC;
	pin F12 = IOB_E6_3;
	pin F13 = GND;
	pin G1 = IOB_W6_2;
	pin G2 = GND;
	pin G3 = IOB_W5_1;
	pin G4 = IOB_W5_0;
	pin G10 = IOB_E6_2;
	pin G11 = IOB_E5_1;
	pin G12 = IOB_E4_3;
	pin G13 = IOB_E5_0;
	pin H1 = IOB_W4_3;
	pin H2 = VCCINT;
	pin H3 = IOB_W4_2;
	pin H4 = IOB_W3_1;
	pin H10 = GND;
	pin H11 = IOB_E3_1;
	pin H12 = IOB_E4_2;
	pin H13 = VCCINT;
	pin J1 = GND;
	pin J2 = IOB_W3_0;
	pin J3 = VCCO6;
	pin J4 = GND;
	pin J10 = IOB_E2_3;
	pin J11 = GND;
	pin J12 = VCCO3;
	pin J13 = IOB_E3_0;
	pin K1 = IOB_W2_3;
	pin K2 = IOB_W2_2;
	pin K3 = IOB_W1_3;
	pin K4 = IOB_S1_0;
	pin K5 = IOB_S2_2;
	pin K6 = IOB_S4_0;
	pin K7 = IOB_S6_0;
	pin K8 = IOB_S7_2;
	pin K9 = IOB_S9_0;
	pin K10 = IOB_E1_1;
	pin K11 = IOB_E1_2;
	pin K12 = IOB_E1_3;
	pin K13 = IOB_E2_2;
	pin L1 = IOB_W1_2;
	pin L2 = IOB_W1_1;
	pin L3 = IOB_W1_0;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S2_3;
	pin L6 = IOB_S4_1;
	pin L7 = VCCINT;
	pin L8 = IOB_S6_3;
	pin L9 = GND;
	pin L10 = IOB_S10_1;
	pin L11 = VCCO4;
	pin L12 = VCCO3;
	pin L13 = IOB_E1_0;
	pin M1 = VCCO6;
	pin M2 = M1;
	pin M3 = M2;
	pin M4 = IOB_S1_2;
	pin M5 = GND;
	pin M6 = IOB_S5_0;
	pin M7 = IOB_S5_2;
	pin M8 = IOB_S6_2;
	pin M9 = VCCO4;
	pin M10 = IOB_S10_0;
	pin M11 = IOB_S10_3;
	pin M12 = PWRDWN_B;
	pin M13 = CCLK;
	pin N1 = VCCAUX;
	pin N2 = M0;
	pin N3 = VCCO5;
	pin N4 = IOB_S1_3;
	pin N5 = VCCO5;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S5_3;
	pin N8 = IOB_S6_1;
	pin N9 = IOB_S7_3;
	pin N10 = IOB_S9_1;
	pin N11 = IOB_S10_2;
	pin N12 = DONE;
	pin N13 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W7_0;
	vref IOB_E2_3;
	vref IOB_E7_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
}

// xc2v40-fg256
bond BOND1 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = NC;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N5_0;
	pin A9 = IOB_N6_3;
	pin A10 = IOB_N7_1;
	pin A11 = NC;
	pin A12 = IOB_N9_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = NC;
	pin B7 = IOB_N4_3;
	pin B8 = IOB_N5_1;
	pin B9 = IOB_N6_2;
	pin B10 = IOB_N7_0;
	pin B11 = NC;
	pin B12 = IOB_N9_2;
	pin B13 = IOB_N10_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W8_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = NC;
	pin C7 = NC;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N6_1;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = IOB_N10_3;
	pin C13 = IOB_N10_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E8_3;
	pin D1 = IOB_W8_2;
	pin D2 = IOB_W8_0;
	pin D3 = IOB_W8_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = NC;
	pin D7 = NC;
	pin D8 = IOB_N5_3;
	pin D9 = IOB_N6_0;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = IOB_N10_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E8_1;
	pin D15 = IOB_E8_0;
	pin D16 = IOB_E8_2;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = IOB_W7_0;
	pin E4 = IOB_W7_1;
	pin E5 = VCCINT;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = VCCINT;
	pin E13 = IOB_E7_1;
	pin E14 = IOB_E7_0;
	pin E15 = NC;
	pin E16 = NC;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = NC;
	pin H1 = IOB_W5_0;
	pin H2 = IOB_W5_1;
	pin H3 = IOB_W6_2;
	pin H4 = IOB_W6_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E6_3;
	pin H14 = IOB_E6_2;
	pin H15 = IOB_E5_1;
	pin H16 = IOB_E5_0;
	pin J1 = IOB_W4_3;
	pin J2 = IOB_W4_2;
	pin J3 = IOB_W3_1;
	pin J4 = IOB_W3_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E3_0;
	pin J14 = IOB_E3_1;
	pin J15 = IOB_E4_2;
	pin J16 = IOB_E4_3;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = NC;
	pin K13 = NC;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = NC;
	pin L13 = NC;
	pin L14 = NC;
	pin L15 = NC;
	pin L16 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = NC;
	pin M11 = NC;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = NC;
	pin M16 = NC;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = IOB_S5_0;
	pin N9 = IOB_S6_3;
	pin N10 = NC;
	pin N11 = NC;
	pin N12 = IOB_S9_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = IOB_S5_1;
	pin P9 = IOB_S6_2;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = IOB_S9_0;
	pin P13 = IOB_S10_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = IOB_S4_0;
	pin R8 = IOB_S5_2;
	pin R9 = IOB_S6_1;
	pin R10 = IOB_S7_3;
	pin R11 = NC;
	pin R12 = NC;
	pin R13 = IOB_S10_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = IOB_S4_1;
	pin T8 = IOB_S5_3;
	pin T9 = IOB_S6_0;
	pin T10 = IOB_S7_2;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = IOB_S10_2;
	pin T14 = IOB_S10_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W7_0;
	vref IOB_E2_3;
	vref IOB_E7_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
}

// xc2v80-cs144
bond BOND2 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = HSWAP_EN;
	pin A2 = RSVD;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N2_1;
	pin A5 = IOB_N4_3;
	pin A6 = IOB_N5_1;
	pin A7 = IOB_N6_3;
	pin A8 = IOB_N6_1;
	pin A9 = VCCO1;
	pin A10 = IOB_N10_3;
	pin A11 = VCCO1;
	pin A12 = VCCBATT;
	pin A13 = TMS;
	pin B1 = PROG_B;
	pin B2 = RSVD;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_2;
	pin B7 = IOB_N6_2;
	pin B8 = IOB_N6_0;
	pin B9 = GND;
	pin B10 = IOB_N10_2;
	pin B11 = NC;
	pin B12 = TCK;
	pin B13 = VCCAUX;
	pin C1 = TDI;
	pin C2 = VCCAUX;
	pin C3 = VCCO0;
	pin C4 = IOB_N1_1;
	pin C5 = GND;
	pin C6 = IOB_N5_3;
	pin C7 = VCCINT;
	pin C8 = IOB_N7_1;
	pin C9 = IOB_N9_3;
	pin C10 = IOB_N10_1;
	pin C11 = TDO;
	pin C12 = VCCO2;
	pin C13 = IOB_E16_3;
	pin D1 = IOB_W16_1;
	pin D2 = IOB_W16_2;
	pin D3 = IOB_W16_3;
	pin D4 = VCCO7;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N5_0;
	pin D8 = IOB_N7_0;
	pin D9 = IOB_N9_2;
	pin D10 = IOB_N10_0;
	pin D11 = IOB_E16_2;
	pin D12 = IOB_E16_1;
	pin D13 = IOB_E16_0;
	pin E1 = GND;
	pin E2 = IOB_W15_0;
	pin E3 = IOB_W15_1;
	pin E4 = IOB_W16_0;
	pin E10 = IOB_E15_1;
	pin E11 = IOB_E15_0;
	pin E12 = GND;
	pin E13 = IOB_E11_1;
	pin F1 = IOB_W10_3;
	pin F2 = IOB_W11_0;
	pin F3 = VCCO7;
	pin F4 = IOB_W11_1;
	pin F10 = VCCO2;
	pin F11 = IOB_E11_0;
	pin F12 = IOB_E10_3;
	pin F13 = GND;
	pin G1 = IOB_W10_2;
	pin G2 = GND;
	pin G3 = IOB_W9_1;
	pin G4 = IOB_W9_0;
	pin G10 = IOB_E10_2;
	pin G11 = IOB_E9_1;
	pin G12 = IOB_E8_3;
	pin G13 = IOB_E9_0;
	pin H1 = IOB_W8_3;
	pin H2 = VCCINT;
	pin H3 = IOB_W8_2;
	pin H4 = IOB_W7_1;
	pin H10 = GND;
	pin H11 = IOB_E7_1;
	pin H12 = IOB_E8_2;
	pin H13 = VCCINT;
	pin J1 = GND;
	pin J2 = IOB_W7_0;
	pin J3 = VCCO6;
	pin J4 = GND;
	pin J10 = IOB_E2_3;
	pin J11 = GND;
	pin J12 = VCCO3;
	pin J13 = IOB_E7_0;
	pin K1 = IOB_W2_3;
	pin K2 = IOB_W2_2;
	pin K3 = IOB_W1_3;
	pin K4 = IOB_S1_0;
	pin K5 = IOB_S2_2;
	pin K6 = IOB_S4_0;
	pin K7 = IOB_S6_0;
	pin K8 = IOB_S7_2;
	pin K9 = IOB_S9_0;
	pin K10 = IOB_E1_1;
	pin K11 = IOB_E1_2;
	pin K12 = IOB_E1_3;
	pin K13 = IOB_E2_2;
	pin L1 = IOB_W1_2;
	pin L2 = IOB_W1_1;
	pin L3 = IOB_W1_0;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S2_3;
	pin L6 = IOB_S4_1;
	pin L7 = VCCINT;
	pin L8 = IOB_S6_3;
	pin L9 = GND;
	pin L10 = IOB_S10_1;
	pin L11 = VCCO4;
	pin L12 = VCCO3;
	pin L13 = IOB_E1_0;
	pin M1 = VCCO6;
	pin M2 = M1;
	pin M3 = M2;
	pin M4 = IOB_S1_2;
	pin M5 = GND;
	pin M6 = IOB_S5_0;
	pin M7 = IOB_S5_2;
	pin M8 = IOB_S6_2;
	pin M9 = VCCO4;
	pin M10 = IOB_S10_0;
	pin M11 = IOB_S10_3;
	pin M12 = PWRDWN_B;
	pin M13 = CCLK;
	pin N1 = VCCAUX;
	pin N2 = M0;
	pin N3 = VCCO5;
	pin N4 = IOB_S1_3;
	pin N5 = VCCO5;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S5_3;
	pin N8 = IOB_S6_1;
	pin N9 = IOB_S7_3;
	pin N10 = IOB_S9_1;
	pin N11 = IOB_S10_2;
	pin N12 = DONE;
	pin N13 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W11_0;
	vref IOB_W15_0;
	vref IOB_E2_3;
	vref IOB_E11_0;
	vref IOB_E15_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
}

// xc2v80-fg256
bond BOND3 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = NC;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N5_0;
	pin A9 = IOB_N6_3;
	pin A10 = IOB_N7_1;
	pin A11 = NC;
	pin A12 = IOB_N9_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = NC;
	pin B7 = IOB_N4_3;
	pin B8 = IOB_N5_1;
	pin B9 = IOB_N6_2;
	pin B10 = IOB_N7_0;
	pin B11 = NC;
	pin B12 = IOB_N9_2;
	pin B13 = IOB_N10_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W16_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = NC;
	pin C7 = NC;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N6_1;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = IOB_N10_3;
	pin C13 = IOB_N10_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E16_3;
	pin D1 = IOB_W16_2;
	pin D2 = IOB_W16_0;
	pin D3 = IOB_W16_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = NC;
	pin D7 = NC;
	pin D8 = IOB_N5_3;
	pin D9 = IOB_N6_0;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = IOB_N10_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E16_1;
	pin D15 = IOB_E16_0;
	pin D16 = IOB_E16_2;
	pin E1 = IOB_W14_2;
	pin E2 = IOB_W14_3;
	pin E3 = IOB_W15_0;
	pin E4 = IOB_W15_1;
	pin E5 = VCCINT;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = VCCINT;
	pin E13 = IOB_E15_1;
	pin E14 = IOB_E15_0;
	pin E15 = IOB_E14_3;
	pin E16 = IOB_E14_2;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = IOB_W13_0;
	pin F4 = IOB_W13_1;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = NC;
	pin F13 = IOB_E13_1;
	pin F14 = IOB_E13_0;
	pin F15 = NC;
	pin F16 = NC;
	pin G1 = IOB_W11_0;
	pin G2 = IOB_W11_1;
	pin G3 = IOB_W12_2;
	pin G4 = IOB_W12_3;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = NC;
	pin G13 = IOB_E12_3;
	pin G14 = IOB_E12_2;
	pin G15 = IOB_E11_1;
	pin G16 = IOB_E11_0;
	pin H1 = IOB_W9_0;
	pin H2 = IOB_W9_1;
	pin H3 = IOB_W10_2;
	pin H4 = IOB_W10_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E10_3;
	pin H14 = IOB_E10_2;
	pin H15 = IOB_E9_1;
	pin H16 = IOB_E9_0;
	pin J1 = IOB_W8_3;
	pin J2 = IOB_W8_2;
	pin J3 = IOB_W7_1;
	pin J4 = IOB_W7_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E7_0;
	pin J14 = IOB_E7_1;
	pin J15 = IOB_E8_2;
	pin J16 = IOB_E8_3;
	pin K1 = IOB_W6_3;
	pin K2 = IOB_W6_2;
	pin K3 = IOB_W5_1;
	pin K4 = IOB_W5_0;
	pin K5 = NC;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = NC;
	pin K13 = IOB_E5_0;
	pin K14 = IOB_E5_1;
	pin K15 = IOB_E6_2;
	pin K16 = IOB_E6_3;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = IOB_W4_3;
	pin L4 = IOB_W4_2;
	pin L5 = NC;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = NC;
	pin L13 = IOB_E4_2;
	pin L14 = IOB_E4_3;
	pin L15 = NC;
	pin L16 = NC;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = NC;
	pin M11 = NC;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = IOB_E3_0;
	pin M16 = IOB_E3_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = IOB_S5_0;
	pin N9 = IOB_S6_3;
	pin N10 = NC;
	pin N11 = NC;
	pin N12 = IOB_S9_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = IOB_S5_1;
	pin P9 = IOB_S6_2;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = IOB_S9_0;
	pin P13 = IOB_S10_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = IOB_S4_0;
	pin R8 = IOB_S5_2;
	pin R9 = IOB_S6_1;
	pin R10 = IOB_S7_3;
	pin R11 = NC;
	pin R12 = NC;
	pin R13 = IOB_S10_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = IOB_S4_1;
	pin T8 = IOB_S5_3;
	pin T9 = IOB_S6_0;
	pin T10 = IOB_S7_2;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = IOB_S10_2;
	pin T14 = IOB_S10_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W11_0;
	vref IOB_W15_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E11_0;
	vref IOB_E15_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
}

// xc2v250-cs144
bond BOND4 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = HSWAP_EN;
	pin A2 = RSVD;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N2_1;
	pin A5 = IOB_N9_3;
	pin A6 = IOB_N10_1;
	pin A7 = IOB_N11_3;
	pin A8 = IOB_N11_1;
	pin A9 = VCCO1;
	pin A10 = IOB_N20_3;
	pin A11 = VCCO1;
	pin A12 = VCCBATT;
	pin A13 = TMS;
	pin B1 = PROG_B;
	pin B2 = RSVD;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N10_2;
	pin B7 = IOB_N11_2;
	pin B8 = IOB_N11_0;
	pin B9 = GND;
	pin B10 = IOB_N20_2;
	pin B11 = NC;
	pin B12 = TCK;
	pin B13 = VCCAUX;
	pin C1 = TDI;
	pin C2 = VCCAUX;
	pin C3 = VCCO0;
	pin C4 = IOB_N1_1;
	pin C5 = GND;
	pin C6 = IOB_N10_3;
	pin C7 = VCCINT;
	pin C8 = IOB_N12_1;
	pin C9 = IOB_N19_3;
	pin C10 = IOB_N20_1;
	pin C11 = TDO;
	pin C12 = VCCO2;
	pin C13 = IOB_E24_3;
	pin D1 = IOB_W24_1;
	pin D2 = IOB_W24_2;
	pin D3 = IOB_W24_3;
	pin D4 = VCCO7;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N9_2;
	pin D7 = IOB_N10_0;
	pin D8 = IOB_N12_0;
	pin D9 = IOB_N19_2;
	pin D10 = IOB_N20_0;
	pin D11 = IOB_E24_2;
	pin D12 = IOB_E24_1;
	pin D13 = IOB_E24_0;
	pin E1 = GND;
	pin E2 = IOB_W23_0;
	pin E3 = IOB_W23_1;
	pin E4 = IOB_W24_0;
	pin E10 = IOB_E23_1;
	pin E11 = IOB_E23_0;
	pin E12 = GND;
	pin E13 = IOB_E15_1;
	pin F1 = IOB_W14_3;
	pin F2 = IOB_W15_0;
	pin F3 = VCCO7;
	pin F4 = IOB_W15_1;
	pin F10 = VCCO2;
	pin F11 = IOB_E15_0;
	pin F12 = IOB_E14_3;
	pin F13 = GND;
	pin G1 = IOB_W14_2;
	pin G2 = GND;
	pin G3 = IOB_W13_1;
	pin G4 = IOB_W13_0;
	pin G10 = IOB_E14_2;
	pin G11 = IOB_E13_1;
	pin G12 = IOB_E12_3;
	pin G13 = IOB_E13_0;
	pin H1 = IOB_W12_3;
	pin H2 = VCCINT;
	pin H3 = IOB_W12_2;
	pin H4 = IOB_W11_1;
	pin H10 = GND;
	pin H11 = IOB_E11_1;
	pin H12 = IOB_E12_2;
	pin H13 = VCCINT;
	pin J1 = GND;
	pin J2 = IOB_W11_0;
	pin J3 = VCCO6;
	pin J4 = GND;
	pin J10 = IOB_E2_3;
	pin J11 = GND;
	pin J12 = VCCO3;
	pin J13 = IOB_E11_0;
	pin K1 = IOB_W2_3;
	pin K2 = IOB_W2_2;
	pin K3 = IOB_W1_3;
	pin K4 = IOB_S1_0;
	pin K5 = IOB_S2_2;
	pin K6 = IOB_S9_0;
	pin K7 = IOB_S11_0;
	pin K8 = IOB_S12_2;
	pin K9 = IOB_S19_0;
	pin K10 = IOB_E1_1;
	pin K11 = IOB_E1_2;
	pin K12 = IOB_E1_3;
	pin K13 = IOB_E2_2;
	pin L1 = IOB_W1_2;
	pin L2 = IOB_W1_1;
	pin L3 = IOB_W1_0;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S2_3;
	pin L6 = IOB_S9_1;
	pin L7 = VCCINT;
	pin L8 = IOB_S11_3;
	pin L9 = GND;
	pin L10 = IOB_S20_1;
	pin L11 = VCCO4;
	pin L12 = VCCO3;
	pin L13 = IOB_E1_0;
	pin M1 = VCCO6;
	pin M2 = M1;
	pin M3 = M2;
	pin M4 = IOB_S1_2;
	pin M5 = GND;
	pin M6 = IOB_S10_0;
	pin M7 = IOB_S10_2;
	pin M8 = IOB_S11_2;
	pin M9 = VCCO4;
	pin M10 = IOB_S20_0;
	pin M11 = IOB_S20_3;
	pin M12 = PWRDWN_B;
	pin M13 = CCLK;
	pin N1 = VCCAUX;
	pin N2 = M0;
	pin N3 = VCCO5;
	pin N4 = IOB_S1_3;
	pin N5 = VCCO5;
	pin N6 = IOB_S10_1;
	pin N7 = IOB_S10_3;
	pin N8 = IOB_S11_1;
	pin N9 = IOB_S12_3;
	pin N10 = IOB_S19_1;
	pin N11 = IOB_S20_2;
	pin N12 = DONE;
	pin N13 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W15_0;
	vref IOB_W23_0;
	vref IOB_E2_3;
	vref IOB_E15_0;
	vref IOB_E23_0;
	vref IOB_S9_0;
	vref IOB_S12_3;
	vref IOB_N9_3;
	vref IOB_N12_0;
}

// xc2v250-fg256
bond BOND5 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N9_2;
	pin A8 = IOB_N10_0;
	pin A9 = IOB_N11_3;
	pin A10 = IOB_N12_1;
	pin A11 = IOB_N17_3;
	pin A12 = IOB_N19_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N9_3;
	pin B8 = IOB_N10_1;
	pin B9 = IOB_N11_2;
	pin B10 = IOB_N12_0;
	pin B11 = IOB_N17_2;
	pin B12 = IOB_N19_2;
	pin B13 = IOB_N20_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W24_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N10_2;
	pin C9 = IOB_N11_1;
	pin C10 = IOB_N14_3;
	pin C11 = IOB_N17_1;
	pin C12 = IOB_N20_3;
	pin C13 = IOB_N20_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E24_3;
	pin D1 = IOB_W24_2;
	pin D2 = IOB_W24_0;
	pin D3 = IOB_W24_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N10_3;
	pin D9 = IOB_N11_0;
	pin D10 = IOB_N14_2;
	pin D11 = IOB_N17_0;
	pin D12 = IOB_N20_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E24_1;
	pin D15 = IOB_E24_0;
	pin D16 = IOB_E24_2;
	pin E1 = IOB_W22_2;
	pin E2 = IOB_W22_3;
	pin E3 = IOB_W23_0;
	pin E4 = IOB_W23_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N6_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N15_3;
	pin E11 = IOB_N15_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E23_1;
	pin E14 = IOB_E23_0;
	pin E15 = IOB_E22_3;
	pin E16 = IOB_E22_2;
	pin F1 = IOB_W20_2;
	pin F2 = IOB_W20_3;
	pin F3 = IOB_W21_0;
	pin F4 = IOB_W21_1;
	pin F5 = IOB_W19_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E19_1;
	pin F13 = IOB_E21_1;
	pin F14 = IOB_E21_0;
	pin F15 = IOB_E20_3;
	pin F16 = IOB_E20_2;
	pin G1 = IOB_W15_0;
	pin G2 = IOB_W15_1;
	pin G3 = IOB_W16_2;
	pin G4 = IOB_W16_3;
	pin G5 = IOB_W19_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E19_0;
	pin G13 = IOB_E16_3;
	pin G14 = IOB_E16_2;
	pin G15 = IOB_E15_1;
	pin G16 = IOB_E15_0;
	pin H1 = IOB_W13_0;
	pin H2 = IOB_W13_1;
	pin H3 = IOB_W14_2;
	pin H4 = IOB_W14_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E14_3;
	pin H14 = IOB_E14_2;
	pin H15 = IOB_E13_1;
	pin H16 = IOB_E13_0;
	pin J1 = IOB_W12_3;
	pin J2 = IOB_W12_2;
	pin J3 = IOB_W11_1;
	pin J4 = IOB_W11_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E11_0;
	pin J14 = IOB_E11_1;
	pin J15 = IOB_E12_2;
	pin J16 = IOB_E12_3;
	pin K1 = IOB_W10_3;
	pin K2 = IOB_W10_2;
	pin K3 = IOB_W9_1;
	pin K4 = IOB_W9_0;
	pin K5 = IOB_W6_3;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E6_3;
	pin K13 = IOB_E9_0;
	pin K14 = IOB_E9_1;
	pin K15 = IOB_E10_2;
	pin K16 = IOB_E10_3;
	pin L1 = IOB_W5_1;
	pin L2 = IOB_W5_0;
	pin L3 = IOB_W4_3;
	pin L4 = IOB_W4_2;
	pin L5 = IOB_W6_2;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E6_2;
	pin L13 = IOB_E4_2;
	pin L14 = IOB_E4_3;
	pin L15 = IOB_E5_0;
	pin L16 = IOB_E5_1;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S6_2;
	pin M7 = IOB_S6_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S15_0;
	pin M11 = IOB_S15_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = IOB_E3_0;
	pin M16 = IOB_E3_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = IOB_S4_2;
	pin N7 = IOB_S7_2;
	pin N8 = IOB_S10_0;
	pin N9 = IOB_S11_3;
	pin N10 = IOB_S14_1;
	pin N11 = IOB_S17_1;
	pin N12 = IOB_S19_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = IOB_S4_3;
	pin P7 = IOB_S7_3;
	pin P8 = IOB_S10_1;
	pin P9 = IOB_S11_2;
	pin P10 = IOB_S14_0;
	pin P11 = IOB_S17_0;
	pin P12 = IOB_S19_0;
	pin P13 = IOB_S20_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S6_0;
	pin R7 = IOB_S9_0;
	pin R8 = IOB_S10_2;
	pin R9 = IOB_S11_1;
	pin R10 = IOB_S12_3;
	pin R11 = IOB_S15_3;
	pin R12 = IOB_S17_3;
	pin R13 = IOB_S20_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = IOB_S4_1;
	pin T6 = IOB_S6_1;
	pin T7 = IOB_S9_1;
	pin T8 = IOB_S10_3;
	pin T9 = IOB_S11_0;
	pin T10 = IOB_S12_2;
	pin T11 = IOB_S15_2;
	pin T12 = IOB_S17_2;
	pin T13 = IOB_S20_2;
	pin T14 = IOB_S20_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W15_0;
	vref IOB_W19_0;
	vref IOB_W23_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E15_0;
	vref IOB_E19_0;
	vref IOB_E23_0;
	vref IOB_S4_0;
	vref IOB_S6_0;
	vref IOB_S9_0;
	vref IOB_S12_3;
	vref IOB_S15_3;
	vref IOB_S17_3;
	vref IOB_N4_3;
	vref IOB_N9_3;
	vref IOB_N12_0;
	vref IOB_N17_0;
}

// xc2v250-fg456
bond BOND6 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = DXP;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = NC;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = IOB_N7_0;
	pin A11 = IOB_N10_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N14_3;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = IOB_N17_3;
	pin A18 = IOB_N19_3;
	pin A19 = IOB_N20_1;
	pin A20 = NC;
	pin A21 = VCCBATT;
	pin A22 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = NC;
	pin B8 = NC;
	pin B9 = NC;
	pin B10 = IOB_N7_1;
	pin B11 = IOB_N10_1;
	pin B12 = IOB_N12_0;
	pin B13 = IOB_N14_2;
	pin B14 = NC;
	pin B15 = NC;
	pin B16 = NC;
	pin B17 = IOB_N17_2;
	pin B18 = IOB_N19_2;
	pin B19 = IOB_N20_0;
	pin B20 = TMS;
	pin B21 = GND;
	pin B22 = VCCAUX;
	pin C1 = IOB_W24_0;
	pin C2 = IOB_W24_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = NC;
	pin C8 = NC;
	pin C9 = NC;
	pin C10 = IOB_N6_0;
	pin C11 = IOB_N10_2;
	pin C12 = IOB_N12_1;
	pin C13 = IOB_N15_3;
	pin C14 = NC;
	pin C15 = NC;
	pin C16 = NC;
	pin C17 = IOB_N17_1;
	pin C18 = IOB_N20_3;
	pin C19 = TCK;
	pin C20 = GND;
	pin C21 = IOB_E24_3;
	pin C22 = IOB_E24_2;
	pin D1 = IOB_W23_0;
	pin D2 = IOB_W23_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = DXN;
	pin D6 = IOB_N4_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = NC;
	pin D10 = IOB_N6_1;
	pin D11 = IOB_N10_3;
	pin D12 = IOB_N11_0;
	pin D13 = IOB_N15_2;
	pin D14 = NC;
	pin D15 = NC;
	pin D16 = NC;
	pin D17 = IOB_N17_0;
	pin D18 = IOB_N20_2;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E23_1;
	pin D22 = IOB_E23_0;
	pin E1 = IOB_W21_0;
	pin E2 = IOB_W21_1;
	pin E3 = IOB_W22_2;
	pin E4 = IOB_W22_3;
	pin E5 = IOB_W24_2;
	pin E6 = IOB_W24_3;
	pin E7 = IOB_N5_1;
	pin E8 = IOB_N5_0;
	pin E9 = NC;
	pin E10 = IOB_N6_3;
	pin E11 = IOB_N9_3;
	pin E12 = IOB_N11_1;
	pin E13 = IOB_N15_1;
	pin E14 = IOB_N15_0;
	pin E15 = NC;
	pin E16 = IOB_N16_3;
	pin E17 = IOB_N16_2;
	pin E18 = IOB_E24_1;
	pin E19 = IOB_E22_3;
	pin E20 = IOB_E22_2;
	pin E21 = IOB_E21_1;
	pin E22 = IOB_E21_0;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = NC;
	pin F10 = IOB_N6_2;
	pin F11 = IOB_N9_2;
	pin F12 = IOB_N11_3;
	pin F13 = IOB_N11_2;
	pin F14 = NC;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E24_0;
	pin F19 = NC;
	pin F20 = NC;
	pin F21 = NC;
	pin F22 = NC;
	pin G1 = IOB_W20_2;
	pin G2 = IOB_W20_3;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = IOB_E20_3;
	pin G22 = IOB_E20_2;
	pin H1 = IOB_W17_0;
	pin H2 = IOB_W17_1;
	pin H3 = IOB_W18_2;
	pin H4 = IOB_W18_3;
	pin H5 = IOB_W19_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = NC;
	pin H19 = IOB_E19_1;
	pin H20 = IOB_E19_0;
	pin H21 = IOB_E18_3;
	pin H22 = IOB_E18_2;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = IOB_W19_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E17_1;
	pin J18 = IOB_E17_0;
	pin J19 = NC;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = NC;
	pin K1 = IOB_W15_0;
	pin K2 = IOB_W15_1;
	pin K3 = IOB_W16_2;
	pin K4 = IOB_W16_3;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = NC;
	pin K18 = NC;
	pin K19 = NC;
	pin K20 = NC;
	pin K21 = IOB_E16_3;
	pin K22 = IOB_E16_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W13_0;
	pin L3 = IOB_W13_1;
	pin L4 = IOB_W14_2;
	pin L5 = IOB_W14_3;
	pin L6 = NC;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E15_1;
	pin L18 = IOB_E15_0;
	pin L19 = IOB_E14_3;
	pin L20 = IOB_E14_2;
	pin L21 = IOB_E13_1;
	pin L22 = IOB_E13_0;
	pin M1 = IOB_W12_3;
	pin M2 = IOB_W12_2;
	pin M3 = IOB_W11_1;
	pin M4 = IOB_W11_0;
	pin M5 = IOB_W10_3;
	pin M6 = IOB_W10_2;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E10_3;
	pin M18 = IOB_E11_0;
	pin M19 = IOB_E11_1;
	pin M20 = IOB_E12_2;
	pin M21 = IOB_E12_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W9_1;
	pin N2 = IOB_W9_0;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E10_2;
	pin N18 = NC;
	pin N19 = NC;
	pin N20 = NC;
	pin N21 = IOB_E9_0;
	pin N22 = IOB_E9_1;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = IOB_W8_3;
	pin P6 = IOB_W8_2;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E6_2;
	pin P18 = NC;
	pin P19 = NC;
	pin P20 = NC;
	pin P21 = NC;
	pin P22 = NC;
	pin R1 = IOB_W7_1;
	pin R2 = IOB_W7_0;
	pin R3 = IOB_W6_3;
	pin R4 = IOB_W6_2;
	pin R5 = NC;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E6_3;
	pin R19 = IOB_E7_0;
	pin R20 = IOB_E7_1;
	pin R21 = IOB_E8_2;
	pin R22 = IOB_E8_3;
	pin T1 = IOB_W5_1;
	pin T2 = IOB_W5_0;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = NC;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = IOB_E5_0;
	pin T22 = IOB_E5_1;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = IOB_W4_3;
	pin U4 = IOB_W4_2;
	pin U5 = IOB_W1_1;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = NC;
	pin U10 = IOB_S9_0;
	pin U11 = IOB_S9_1;
	pin U12 = IOB_S12_3;
	pin U13 = IOB_S15_3;
	pin U14 = NC;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = NC;
	pin U19 = NC;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = IOB_W2_3;
	pin V4 = IOB_W2_2;
	pin V5 = IOB_W1_0;
	pin V6 = IOB_S4_2;
	pin V7 = IOB_S4_3;
	pin V8 = NC;
	pin V9 = IOB_S6_0;
	pin V10 = IOB_S6_1;
	pin V11 = IOB_S10_0;
	pin V12 = IOB_S12_2;
	pin V13 = IOB_S15_2;
	pin V14 = NC;
	pin V15 = NC;
	pin V16 = NC;
	pin V17 = IOB_S20_0;
	pin V18 = IOB_S20_1;
	pin V19 = IOB_E3_0;
	pin V20 = IOB_E3_1;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W3_1;
	pin W2 = IOB_W3_0;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S2_2;
	pin W6 = IOB_S5_2;
	pin W7 = NC;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = IOB_S6_2;
	pin W11 = IOB_S10_1;
	pin W12 = IOB_S11_3;
	pin W13 = IOB_S15_1;
	pin W14 = NC;
	pin W15 = NC;
	pin W16 = NC;
	pin W17 = IOB_S17_1;
	pin W18 = IOB_S19_1;
	pin W19 = GND;
	pin W20 = IOB_E1_1;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S5_3;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = NC;
	pin Y10 = IOB_S6_3;
	pin Y11 = IOB_S10_2;
	pin Y12 = IOB_S11_2;
	pin Y13 = IOB_S15_0;
	pin Y14 = NC;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S17_0;
	pin Y18 = IOB_S19_0;
	pin Y19 = CCLK;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S1_2;
	pin AA5 = IOB_S4_0;
	pin AA6 = NC;
	pin AA7 = NC;
	pin AA8 = NC;
	pin AA9 = NC;
	pin AA10 = IOB_S7_2;
	pin AA11 = IOB_S10_3;
	pin AA12 = IOB_S11_1;
	pin AA13 = IOB_S14_1;
	pin AA14 = NC;
	pin AA15 = NC;
	pin AA16 = NC;
	pin AA17 = IOB_S16_1;
	pin AA18 = IOB_S17_3;
	pin AA19 = IOB_S20_2;
	pin AA20 = IOB_E1_0;
	pin AA21 = GND;
	pin AA22 = VCCAUX;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S1_3;
	pin AB5 = IOB_S4_1;
	pin AB6 = NC;
	pin AB7 = NC;
	pin AB8 = NC;
	pin AB9 = NC;
	pin AB10 = IOB_S7_3;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S11_0;
	pin AB13 = IOB_S14_0;
	pin AB14 = NC;
	pin AB15 = NC;
	pin AB16 = NC;
	pin AB17 = IOB_S16_0;
	pin AB18 = IOB_S17_2;
	pin AB19 = IOB_S20_3;
	pin AB20 = DONE;
	pin AB21 = PWRDWN_B;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W15_0;
	vref IOB_W19_0;
	vref IOB_W23_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E15_0;
	vref IOB_E19_0;
	vref IOB_E23_0;
	vref IOB_S4_0;
	vref IOB_S6_0;
	vref IOB_S9_0;
	vref IOB_S12_3;
	vref IOB_S15_3;
	vref IOB_S17_3;
	vref IOB_N4_3;
	vref IOB_N6_3;
	vref IOB_N9_3;
	vref IOB_N12_0;
	vref IOB_N15_0;
	vref IOB_N17_0;
}

// xc2v500-fg256
bond BOND7 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N13_2;
	pin A8 = IOB_N14_0;
	pin A9 = IOB_N15_3;
	pin A10 = IOB_N16_1;
	pin A11 = IOB_N25_3;
	pin A12 = IOB_N27_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N13_3;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N15_2;
	pin B10 = IOB_N16_0;
	pin B11 = IOB_N25_2;
	pin B12 = IOB_N27_2;
	pin B13 = IOB_N28_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W32_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = IOB_N11_0;
	pin C8 = IOB_N14_2;
	pin C9 = IOB_N15_1;
	pin C10 = IOB_N18_3;
	pin C11 = IOB_N25_1;
	pin C12 = IOB_N28_3;
	pin C13 = IOB_N28_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E32_3;
	pin D1 = IOB_W32_2;
	pin D2 = IOB_W32_0;
	pin D3 = IOB_W32_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N11_1;
	pin D8 = IOB_N14_3;
	pin D9 = IOB_N15_0;
	pin D10 = IOB_N18_2;
	pin D11 = IOB_N25_0;
	pin D12 = IOB_N28_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E32_1;
	pin D15 = IOB_E32_0;
	pin D16 = IOB_E32_2;
	pin E1 = IOB_W30_2;
	pin E2 = IOB_W30_3;
	pin E3 = IOB_W31_0;
	pin E4 = IOB_W31_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N10_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N19_3;
	pin E11 = IOB_N19_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E31_1;
	pin E14 = IOB_E31_0;
	pin E15 = IOB_E30_3;
	pin E16 = IOB_E30_2;
	pin F1 = IOB_W28_2;
	pin F2 = IOB_W28_3;
	pin F3 = IOB_W29_0;
	pin F4 = IOB_W29_1;
	pin F5 = IOB_W27_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E27_1;
	pin F13 = IOB_E29_1;
	pin F14 = IOB_E29_0;
	pin F15 = IOB_E28_3;
	pin F16 = IOB_E28_2;
	pin G1 = IOB_W19_0;
	pin G2 = IOB_W19_1;
	pin G3 = IOB_W20_2;
	pin G4 = IOB_W20_3;
	pin G5 = IOB_W27_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E27_0;
	pin G13 = IOB_E20_3;
	pin G14 = IOB_E20_2;
	pin G15 = IOB_E19_1;
	pin G16 = IOB_E19_0;
	pin H1 = IOB_W17_0;
	pin H2 = IOB_W17_1;
	pin H3 = IOB_W18_2;
	pin H4 = IOB_W18_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E18_3;
	pin H14 = IOB_E18_2;
	pin H15 = IOB_E17_1;
	pin H16 = IOB_E17_0;
	pin J1 = IOB_W16_3;
	pin J2 = IOB_W16_2;
	pin J3 = IOB_W15_1;
	pin J4 = IOB_W15_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E15_0;
	pin J14 = IOB_E15_1;
	pin J15 = IOB_E16_2;
	pin J16 = IOB_E16_3;
	pin K1 = IOB_W14_3;
	pin K2 = IOB_W14_2;
	pin K3 = IOB_W13_1;
	pin K4 = IOB_W13_0;
	pin K5 = IOB_W6_3;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E6_3;
	pin K13 = IOB_E13_0;
	pin K14 = IOB_E13_1;
	pin K15 = IOB_E14_2;
	pin K16 = IOB_E14_3;
	pin L1 = IOB_W5_1;
	pin L2 = IOB_W5_0;
	pin L3 = IOB_W4_3;
	pin L4 = IOB_W4_2;
	pin L5 = IOB_W6_2;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E6_2;
	pin L13 = IOB_E4_2;
	pin L14 = IOB_E4_3;
	pin L15 = IOB_E5_0;
	pin L16 = IOB_E5_1;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S10_2;
	pin M7 = IOB_S10_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S19_0;
	pin M11 = IOB_S19_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = IOB_E3_0;
	pin M16 = IOB_E3_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = IOB_S4_2;
	pin N7 = IOB_S11_2;
	pin N8 = IOB_S14_0;
	pin N9 = IOB_S15_3;
	pin N10 = IOB_S18_1;
	pin N11 = IOB_S25_1;
	pin N12 = IOB_S27_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = IOB_S4_3;
	pin P7 = IOB_S11_3;
	pin P8 = IOB_S14_1;
	pin P9 = IOB_S15_2;
	pin P10 = IOB_S18_0;
	pin P11 = IOB_S25_0;
	pin P12 = IOB_S27_0;
	pin P13 = IOB_S28_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S10_0;
	pin R7 = IOB_S13_0;
	pin R8 = IOB_S14_2;
	pin R9 = IOB_S15_1;
	pin R10 = IOB_S16_3;
	pin R11 = IOB_S19_3;
	pin R12 = IOB_S25_3;
	pin R13 = IOB_S28_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = IOB_S4_1;
	pin T6 = IOB_S10_1;
	pin T7 = IOB_S13_1;
	pin T8 = IOB_S14_3;
	pin T9 = IOB_S15_0;
	pin T10 = IOB_S16_2;
	pin T11 = IOB_S19_2;
	pin T12 = IOB_S25_2;
	pin T13 = IOB_S28_2;
	pin T14 = IOB_S28_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W14_3;
	vref IOB_W19_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E14_3;
	vref IOB_E19_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_S4_0;
	vref IOB_S10_0;
	vref IOB_S13_0;
	vref IOB_S16_3;
	vref IOB_S19_3;
	vref IOB_S25_3;
	vref IOB_N4_3;
	vref IOB_N13_3;
	vref IOB_N16_0;
	vref IOB_N25_0;
}

// xc2v500-fg456
bond BOND8 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = DXP;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = NC;
	pin A8 = IOB_N6_2;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N11_0;
	pin A11 = IOB_N14_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N18_3;
	pin A14 = IOB_N20_3;
	pin A15 = IOB_N22_3;
	pin A16 = NC;
	pin A17 = IOB_N25_3;
	pin A18 = IOB_N27_3;
	pin A19 = IOB_N28_1;
	pin A20 = NC;
	pin A21 = VCCBATT;
	pin A22 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = NC;
	pin B8 = IOB_N6_3;
	pin B9 = IOB_N9_1;
	pin B10 = IOB_N11_1;
	pin B11 = IOB_N14_1;
	pin B12 = IOB_N16_0;
	pin B13 = IOB_N18_2;
	pin B14 = IOB_N20_2;
	pin B15 = IOB_N22_2;
	pin B16 = NC;
	pin B17 = IOB_N25_2;
	pin B18 = IOB_N27_2;
	pin B19 = IOB_N28_0;
	pin B20 = TMS;
	pin B21 = GND;
	pin B22 = VCCAUX;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W32_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = NC;
	pin C8 = NC;
	pin C9 = IOB_N8_2;
	pin C10 = IOB_N10_0;
	pin C11 = IOB_N14_2;
	pin C12 = IOB_N16_1;
	pin C13 = IOB_N19_3;
	pin C14 = IOB_N21_1;
	pin C15 = IOB_N23_1;
	pin C16 = NC;
	pin C17 = IOB_N25_1;
	pin C18 = IOB_N28_3;
	pin C19 = TCK;
	pin C20 = GND;
	pin C21 = IOB_E32_3;
	pin C22 = IOB_E32_2;
	pin D1 = IOB_W31_0;
	pin D2 = IOB_W31_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = DXN;
	pin D6 = IOB_N4_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = IOB_N8_3;
	pin D10 = IOB_N10_1;
	pin D11 = IOB_N14_3;
	pin D12 = IOB_N15_0;
	pin D13 = IOB_N19_2;
	pin D14 = IOB_N21_0;
	pin D15 = IOB_N23_0;
	pin D16 = NC;
	pin D17 = IOB_N25_0;
	pin D18 = IOB_N28_2;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E31_1;
	pin D22 = IOB_E31_0;
	pin E1 = IOB_W29_0;
	pin E2 = IOB_W29_1;
	pin E3 = IOB_W30_2;
	pin E4 = IOB_W30_3;
	pin E5 = IOB_W32_2;
	pin E6 = IOB_W32_3;
	pin E7 = IOB_N5_1;
	pin E8 = IOB_N5_0;
	pin E9 = IOB_N7_1;
	pin E10 = IOB_N10_3;
	pin E11 = IOB_N13_3;
	pin E12 = IOB_N15_1;
	pin E13 = IOB_N19_1;
	pin E14 = IOB_N19_0;
	pin E15 = NC;
	pin E16 = IOB_N24_3;
	pin E17 = IOB_N24_2;
	pin E18 = IOB_E32_1;
	pin E19 = IOB_E30_3;
	pin E20 = IOB_E30_2;
	pin E21 = IOB_E29_1;
	pin E22 = IOB_E29_0;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N7_0;
	pin F10 = IOB_N10_2;
	pin F11 = IOB_N13_2;
	pin F12 = IOB_N15_3;
	pin F13 = IOB_N15_2;
	pin F14 = NC;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E32_0;
	pin F19 = NC;
	pin F20 = NC;
	pin F21 = NC;
	pin F22 = NC;
	pin G1 = IOB_W28_2;
	pin G2 = IOB_W28_3;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = IOB_E28_3;
	pin G22 = IOB_E28_2;
	pin H1 = IOB_W25_0;
	pin H2 = IOB_W25_1;
	pin H3 = IOB_W26_2;
	pin H4 = IOB_W26_3;
	pin H5 = IOB_W27_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = NC;
	pin H19 = IOB_E27_1;
	pin H20 = IOB_E27_0;
	pin H21 = IOB_E26_3;
	pin H22 = IOB_E26_2;
	pin J1 = IOB_W23_0;
	pin J2 = IOB_W23_1;
	pin J3 = IOB_W24_2;
	pin J4 = IOB_W24_3;
	pin J5 = IOB_W22_3;
	pin J6 = IOB_W27_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E25_1;
	pin J18 = IOB_E25_0;
	pin J19 = IOB_E24_3;
	pin J20 = IOB_E24_2;
	pin J21 = IOB_E23_1;
	pin J22 = IOB_E23_0;
	pin K1 = IOB_W19_0;
	pin K2 = IOB_W19_1;
	pin K3 = IOB_W20_2;
	pin K4 = IOB_W20_3;
	pin K5 = IOB_W22_2;
	pin K6 = IOB_W21_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E22_3;
	pin K18 = IOB_E22_2;
	pin K19 = IOB_E21_1;
	pin K20 = IOB_E21_0;
	pin K21 = IOB_E20_3;
	pin K22 = IOB_E20_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W17_0;
	pin L3 = IOB_W17_1;
	pin L4 = IOB_W18_2;
	pin L5 = IOB_W18_3;
	pin L6 = IOB_W21_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E19_1;
	pin L18 = IOB_E19_0;
	pin L19 = IOB_E18_3;
	pin L20 = IOB_E18_2;
	pin L21 = IOB_E17_1;
	pin L22 = IOB_E17_0;
	pin M1 = IOB_W16_3;
	pin M2 = IOB_W16_2;
	pin M3 = IOB_W15_1;
	pin M4 = IOB_W15_0;
	pin M5 = IOB_W14_3;
	pin M6 = IOB_W14_2;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E14_3;
	pin M18 = IOB_E15_0;
	pin M19 = IOB_E15_1;
	pin M20 = IOB_E16_2;
	pin M21 = IOB_E16_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W13_1;
	pin N2 = IOB_W13_0;
	pin N3 = IOB_W12_3;
	pin N4 = IOB_W12_2;
	pin N5 = IOB_W11_1;
	pin N6 = IOB_W11_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E14_2;
	pin N18 = IOB_E11_1;
	pin N19 = IOB_E12_2;
	pin N20 = IOB_E12_3;
	pin N21 = IOB_E13_0;
	pin N22 = IOB_E13_1;
	pin P1 = IOB_W10_3;
	pin P2 = IOB_W10_2;
	pin P3 = IOB_W9_1;
	pin P4 = IOB_W9_0;
	pin P5 = IOB_W8_3;
	pin P6 = IOB_W8_2;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E6_2;
	pin P18 = IOB_E11_0;
	pin P19 = IOB_E9_0;
	pin P20 = IOB_E9_1;
	pin P21 = IOB_E10_2;
	pin P22 = IOB_E10_3;
	pin R1 = IOB_W7_1;
	pin R2 = IOB_W7_0;
	pin R3 = IOB_W6_3;
	pin R4 = IOB_W6_2;
	pin R5 = NC;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E6_3;
	pin R19 = IOB_E7_0;
	pin R20 = IOB_E7_1;
	pin R21 = IOB_E8_2;
	pin R22 = IOB_E8_3;
	pin T1 = IOB_W5_1;
	pin T2 = IOB_W5_0;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = NC;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = IOB_E5_0;
	pin T22 = IOB_E5_1;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = IOB_W4_3;
	pin U4 = IOB_W4_2;
	pin U5 = IOB_W1_1;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = NC;
	pin U10 = IOB_S13_0;
	pin U11 = IOB_S13_1;
	pin U12 = IOB_S16_3;
	pin U13 = IOB_S19_3;
	pin U14 = IOB_S22_1;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = NC;
	pin U19 = NC;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = IOB_W2_3;
	pin V4 = IOB_W2_2;
	pin V5 = IOB_W1_0;
	pin V6 = IOB_S4_2;
	pin V7 = IOB_S4_3;
	pin V8 = NC;
	pin V9 = IOB_S10_0;
	pin V10 = IOB_S10_1;
	pin V11 = IOB_S14_0;
	pin V12 = IOB_S16_2;
	pin V13 = IOB_S19_2;
	pin V14 = IOB_S22_0;
	pin V15 = NC;
	pin V16 = NC;
	pin V17 = IOB_S28_0;
	pin V18 = IOB_S28_1;
	pin V19 = IOB_E3_0;
	pin V20 = IOB_E3_1;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W3_1;
	pin W2 = IOB_W3_0;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S2_2;
	pin W6 = IOB_S5_2;
	pin W7 = NC;
	pin W8 = IOB_S6_0;
	pin W9 = IOB_S8_0;
	pin W10 = IOB_S10_2;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S15_3;
	pin W13 = IOB_S19_1;
	pin W14 = IOB_S21_3;
	pin W15 = NC;
	pin W16 = NC;
	pin W17 = IOB_S25_1;
	pin W18 = IOB_S27_1;
	pin W19 = GND;
	pin W20 = IOB_E1_1;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S5_3;
	pin Y7 = NC;
	pin Y8 = IOB_S6_1;
	pin Y9 = IOB_S8_1;
	pin Y10 = IOB_S10_3;
	pin Y11 = IOB_S14_2;
	pin Y12 = IOB_S15_2;
	pin Y13 = IOB_S19_0;
	pin Y14 = IOB_S21_2;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S25_0;
	pin Y18 = IOB_S27_0;
	pin Y19 = CCLK;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S1_2;
	pin AA5 = IOB_S4_0;
	pin AA6 = NC;
	pin AA7 = NC;
	pin AA8 = IOB_S7_2;
	pin AA9 = IOB_S9_2;
	pin AA10 = IOB_S11_2;
	pin AA11 = IOB_S14_3;
	pin AA12 = IOB_S15_1;
	pin AA13 = IOB_S18_1;
	pin AA14 = IOB_S20_1;
	pin AA15 = IOB_S23_3;
	pin AA16 = NC;
	pin AA17 = IOB_S24_1;
	pin AA18 = IOB_S25_3;
	pin AA19 = IOB_S28_2;
	pin AA20 = IOB_E1_0;
	pin AA21 = GND;
	pin AA22 = VCCAUX;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S1_3;
	pin AB5 = IOB_S4_1;
	pin AB6 = NC;
	pin AB7 = NC;
	pin AB8 = IOB_S7_3;
	pin AB9 = IOB_S9_3;
	pin AB10 = IOB_S11_3;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S15_0;
	pin AB13 = IOB_S18_0;
	pin AB14 = IOB_S20_0;
	pin AB15 = IOB_S23_2;
	pin AB16 = NC;
	pin AB17 = IOB_S24_0;
	pin AB18 = IOB_S25_2;
	pin AB19 = IOB_S28_3;
	pin AB20 = DONE;
	pin AB21 = PWRDWN_B;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W19_0;
	vref IOB_W23_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E19_0;
	vref IOB_E23_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S10_0;
	vref IOB_S13_0;
	vref IOB_S16_3;
	vref IOB_S19_3;
	vref IOB_S22_0;
	vref IOB_S25_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N10_3;
	vref IOB_N13_3;
	vref IOB_N16_0;
	vref IOB_N19_0;
	vref IOB_N22_3;
	vref IOB_N25_0;
}

// xc2v1000-bg575 xq2v1000-bg575 xqr2v1000-bg575
bond BOND9 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N5_1;
	pin A6 = IOB_N5_0;
	pin A7 = GND;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = VCCAUX;
	pin A13 = IOB_N19_3;
	pin A14 = IOB_N19_2;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = IOB_N27_1;
	pin A18 = GND;
	pin A19 = IOB_N27_0;
	pin A20 = IOB_N31_1;
	pin A21 = IOB_N31_0;
	pin A22 = NC;
	pin A23 = GND;
	pin A24 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = VCCAUX;
	pin B4 = DXN;
	pin B5 = IOB_N6_3;
	pin B6 = IOB_N6_2;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N11_0;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = VCCO0;
	pin B12 = IOB_N15_0;
	pin B13 = IOB_N19_1;
	pin B14 = VCCO1;
	pin B15 = NC;
	pin B16 = IOB_N24_3;
	pin B17 = IOB_N28_3;
	pin B18 = IOB_N28_2;
	pin B19 = IOB_N32_3;
	pin B20 = IOB_N32_2;
	pin B21 = VCCBATT;
	pin B22 = VCCAUX;
	pin B23 = GND;
	pin B24 = GND;
	pin C1 = PROG_B;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = IOB_N1_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N12_2;
	pin C9 = NC;
	pin C10 = NC;
	pin C11 = IOB_N14_2;
	pin C12 = IOB_N15_1;
	pin C13 = IOB_N19_0;
	pin C14 = IOB_N23_1;
	pin C15 = NC;
	pin C16 = IOB_N24_2;
	pin C17 = IOB_N29_1;
	pin C18 = IOB_N33_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N33_1;
	pin C21 = TMS;
	pin C22 = GND;
	pin C23 = TCK;
	pin C24 = TDO;
	pin D1 = TDI;
	pin D2 = IOB_W37_0;
	pin D3 = IOB_W37_1;
	pin D4 = GND;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N2_0;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N12_3;
	pin D9 = IOB_N13_0;
	pin D10 = GND;
	pin D11 = IOB_N14_3;
	pin D12 = IOB_N17_2;
	pin D13 = IOB_N20_1;
	pin D14 = IOB_N23_0;
	pin D15 = GND;
	pin D16 = IOB_N25_1;
	pin D17 = IOB_N29_0;
	pin D18 = IOB_N33_2;
	pin D19 = IOB_N35_3;
	pin D20 = IOB_N33_0;
	pin D21 = GND;
	pin D22 = IOB_E40_3;
	pin D23 = IOB_E40_2;
	pin D24 = IOB_E36_3;
	pin E1 = IOB_W36_2;
	pin E2 = IOB_W36_3;
	pin E3 = IOB_W38_2;
	pin E4 = IOB_W38_3;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N8_2;
	pin E9 = IOB_N13_1;
	pin E10 = NC;
	pin E11 = IOB_N14_0;
	pin E12 = IOB_N17_3;
	pin E13 = IOB_N20_0;
	pin E14 = NC;
	pin E15 = NC;
	pin E16 = IOB_N25_0;
	pin E17 = IOB_N30_2;
	pin E18 = IOB_N36_3;
	pin E19 = IOB_N35_2;
	pin E20 = GND;
	pin E21 = IOB_E40_1;
	pin E22 = IOB_E40_0;
	pin E23 = IOB_E36_2;
	pin E24 = IOB_E35_1;
	pin F1 = IOB_W29_0;
	pin F2 = IOB_W29_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W39_0;
	pin F5 = IOB_W39_1;
	pin F6 = GND;
	pin F7 = IOB_N4_3;
	pin F8 = IOB_N8_3;
	pin F9 = IOB_N9_0;
	pin F10 = NC;
	pin F11 = VCCO0;
	pin F12 = IOB_N18_2;
	pin F13 = IOB_N22_3;
	pin F14 = VCCO1;
	pin F15 = NC;
	pin F16 = IOB_N26_3;
	pin F17 = IOB_N30_3;
	pin F18 = IOB_N36_2;
	pin F19 = GND;
	pin F20 = IOB_E39_0;
	pin F21 = IOB_E39_1;
	pin F22 = VCCO2;
	pin F23 = IOB_E34_3;
	pin F24 = IOB_E35_0;
	pin G1 = GND;
	pin G2 = IOB_W30_3;
	pin G3 = IOB_W32_2;
	pin G4 = IOB_W32_3;
	pin G5 = IOB_W40_0;
	pin G6 = IOB_W40_1;
	pin G7 = GND;
	pin G8 = IOB_N4_1;
	pin G9 = IOB_N9_1;
	pin G10 = IOB_N10_3;
	pin G11 = IOB_N14_1;
	pin G12 = IOB_N18_3;
	pin G13 = IOB_N22_2;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = IOB_N26_2;
	pin G17 = IOB_N36_0;
	pin G18 = GND;
	pin G19 = IOB_E38_2;
	pin G20 = IOB_E38_3;
	pin G21 = IOB_E33_1;
	pin G22 = IOB_E33_0;
	pin G23 = IOB_E34_2;
	pin G24 = GND;
	pin H1 = IOB_W25_1;
	pin H2 = IOB_W30_2;
	pin H3 = IOB_W31_0;
	pin H4 = IOB_W31_1;
	pin H5 = IOB_W33_0;
	pin H6 = IOB_W33_1;
	pin H7 = IOB_W40_2;
	pin H8 = VCCINT;
	pin H9 = IOB_N4_0;
	pin H10 = IOB_N10_2;
	pin H11 = IOB_N18_1;
	pin H12 = IOB_N18_0;
	pin H13 = IOB_N23_3;
	pin H14 = IOB_N23_2;
	pin H15 = NC;
	pin H16 = IOB_N36_1;
	pin H17 = VCCINT;
	pin H18 = IOB_E37_1;
	pin H19 = IOB_E32_3;
	pin H20 = IOB_E32_2;
	pin H21 = IOB_E28_3;
	pin H22 = IOB_E28_2;
	pin H23 = IOB_E29_1;
	pin H24 = IOB_E29_0;
	pin J1 = IOB_W25_0;
	pin J2 = IOB_W26_2;
	pin J3 = IOB_W26_3;
	pin J4 = IOB_W27_0;
	pin J5 = IOB_W27_1;
	pin J6 = IOB_W34_2;
	pin J7 = IOB_W34_3;
	pin J8 = IOB_W40_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO1;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCINT;
	pin J17 = IOB_E37_0;
	pin J18 = IOB_E31_1;
	pin J19 = IOB_E31_0;
	pin J20 = IOB_E25_1;
	pin J21 = IOB_E25_0;
	pin J22 = IOB_E26_3;
	pin J23 = IOB_E26_2;
	pin J24 = IOB_E27_1;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = NC;
	pin K4 = GND;
	pin K5 = IOB_W28_2;
	pin K6 = IOB_W28_3;
	pin K7 = IOB_W35_0;
	pin K8 = IOB_W35_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCO2;
	pin K17 = IOB_E30_3;
	pin K18 = IOB_E30_2;
	pin K19 = NC;
	pin K20 = NC;
	pin K21 = GND;
	pin K22 = NC;
	pin K23 = NC;
	pin K24 = IOB_E27_0;
	pin L1 = NC;
	pin L2 = VCCO7;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = VCCO7;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCO2;
	pin L17 = NC;
	pin L18 = NC;
	pin L19 = VCCO2;
	pin L20 = NC;
	pin L21 = NC;
	pin L22 = NC;
	pin L23 = VCCO2;
	pin L24 = NC;
	pin M1 = IOB_W21_1;
	pin M2 = IOB_W22_2;
	pin M3 = IOB_W22_3;
	pin M4 = IOB_W23_0;
	pin M5 = IOB_W23_1;
	pin M6 = IOB_W24_2;
	pin M7 = IOB_W24_3;
	pin M8 = NC;
	pin M9 = VCCO7;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCO2;
	pin M17 = IOB_E21_1;
	pin M18 = IOB_E21_0;
	pin M19 = IOB_E22_3;
	pin M20 = IOB_E22_2;
	pin M21 = IOB_E23_1;
	pin M22 = IOB_E23_0;
	pin M23 = IOB_E24_3;
	pin M24 = VCCAUX;
	pin N1 = VCCAUX;
	pin N2 = IOB_W21_0;
	pin N3 = IOB_W18_3;
	pin N4 = IOB_W18_2;
	pin N5 = IOB_W19_1;
	pin N6 = IOB_W19_0;
	pin N7 = IOB_W20_3;
	pin N8 = IOB_W20_2;
	pin N9 = VCCO6;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCO3;
	pin N17 = IOB_E17_1;
	pin N18 = IOB_E18_2;
	pin N19 = IOB_E18_3;
	pin N20 = IOB_E19_1;
	pin N21 = IOB_E19_0;
	pin N22 = IOB_E20_2;
	pin N23 = IOB_E20_3;
	pin N24 = IOB_E24_2;
	pin P1 = NC;
	pin P2 = VCCO6;
	pin P3 = NC;
	pin P4 = IOB_W17_1;
	pin P5 = IOB_W17_0;
	pin P6 = VCCO6;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = VCCO6;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCO3;
	pin P17 = IOB_E17_0;
	pin P18 = NC;
	pin P19 = VCCO3;
	pin P20 = NC;
	pin P21 = NC;
	pin P22 = NC;
	pin P23 = VCCO3;
	pin P24 = NC;
	pin R1 = IOB_W15_1;
	pin R2 = NC;
	pin R3 = NC;
	pin R4 = GND;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = IOB_W12_3;
	pin R8 = IOB_W12_2;
	pin R9 = VCCO6;
	pin R10 = VCCINT;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCO3;
	pin R17 = IOB_E7_0;
	pin R18 = IOB_E7_1;
	pin R19 = IOB_E14_2;
	pin R20 = IOB_E14_3;
	pin R21 = GND;
	pin R22 = NC;
	pin R23 = NC;
	pin R24 = NC;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W16_3;
	pin T3 = IOB_W16_2;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = IOB_W11_1;
	pin T7 = IOB_W11_0;
	pin T8 = IOB_W5_1;
	pin T9 = VCCINT;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO5;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCO4;
	pin T16 = VCCINT;
	pin T17 = IOB_E1_0;
	pin T18 = IOB_E8_2;
	pin T19 = IOB_E8_3;
	pin T20 = IOB_E15_0;
	pin T21 = IOB_E15_1;
	pin T22 = IOB_E16_2;
	pin T23 = IOB_E16_3;
	pin T24 = NC;
	pin U1 = IOB_W13_1;
	pin U2 = IOB_W13_0;
	pin U3 = IOB_W14_3;
	pin U4 = IOB_W14_2;
	pin U5 = IOB_W10_3;
	pin U6 = IOB_W10_2;
	pin U7 = IOB_W5_0;
	pin U8 = VCCINT;
	pin U9 = IOB_S1_0;
	pin U10 = NC;
	pin U11 = IOB_S14_2;
	pin U12 = IOB_S14_3;
	pin U13 = IOB_S19_0;
	pin U14 = IOB_S19_1;
	pin U15 = NC;
	pin U16 = IOB_S33_1;
	pin U17 = VCCINT;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E9_1;
	pin U20 = IOB_E9_0;
	pin U21 = IOB_E11_0;
	pin U22 = IOB_E11_1;
	pin U23 = IOB_E12_3;
	pin U24 = NC;
	pin V1 = GND;
	pin V2 = IOB_W8_3;
	pin V3 = IOB_W9_1;
	pin V4 = IOB_W9_0;
	pin V5 = IOB_W4_2;
	pin V6 = IOB_W4_3;
	pin V7 = GND;
	pin V8 = IOB_S1_1;
	pin V9 = IOB_S11_2;
	pin V10 = NC;
	pin V11 = NC;
	pin V12 = IOB_S15_2;
	pin V13 = IOB_S19_3;
	pin V14 = IOB_S23_1;
	pin V15 = NC;
	pin V16 = IOB_S26_1;
	pin V17 = IOB_S33_0;
	pin V18 = GND;
	pin V19 = IOB_E1_2;
	pin V20 = IOB_E1_3;
	pin V21 = IOB_E10_2;
	pin V22 = IOB_E10_3;
	pin V23 = IOB_E12_2;
	pin V24 = GND;
	pin W1 = IOB_W7_1;
	pin W2 = IOB_W8_2;
	pin W3 = VCCO6;
	pin W4 = IOB_W3_0;
	pin W5 = IOB_W3_1;
	pin W6 = GND;
	pin W7 = IOB_S1_2;
	pin W8 = IOB_S7_3;
	pin W9 = IOB_S11_3;
	pin W10 = NC;
	pin W11 = VCCO5;
	pin W12 = IOB_S15_3;
	pin W13 = IOB_S19_2;
	pin W14 = VCCO4;
	pin W15 = NC;
	pin W16 = IOB_S26_0;
	pin W17 = IOB_S27_2;
	pin W18 = IOB_S33_3;
	pin W19 = GND;
	pin W20 = IOB_E2_2;
	pin W21 = IOB_E2_3;
	pin W22 = VCCO3;
	pin W23 = IOB_E13_0;
	pin W24 = IOB_E13_1;
	pin Y1 = IOB_W7_0;
	pin Y2 = IOB_W6_3;
	pin Y3 = IOB_W2_3;
	pin Y4 = IOB_W2_2;
	pin Y5 = GND;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S1_3;
	pin Y8 = IOB_S7_2;
	pin Y9 = IOB_S12_0;
	pin Y10 = NC;
	pin Y11 = NC;
	pin Y12 = IOB_S17_0;
	pin Y13 = IOB_S20_3;
	pin Y14 = IOB_S23_0;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S27_3;
	pin Y18 = IOB_S33_2;
	pin Y19 = IOB_S35_1;
	pin Y20 = GND;
	pin Y21 = IOB_E3_0;
	pin Y22 = IOB_E3_1;
	pin Y23 = IOB_E6_2;
	pin Y24 = IOB_E6_3;
	pin AA1 = IOB_W6_2;
	pin AA2 = IOB_W1_3;
	pin AA3 = IOB_W1_2;
	pin AA4 = GND;
	pin AA5 = IOB_S4_0;
	pin AA6 = IOB_S2_3;
	pin AA7 = IOB_S4_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S12_1;
	pin AA10 = GND;
	pin AA11 = IOB_S14_0;
	pin AA12 = IOB_S17_1;
	pin AA13 = IOB_S20_2;
	pin AA14 = IOB_S23_3;
	pin AA15 = GND;
	pin AA16 = NC;
	pin AA17 = IOB_S28_1;
	pin AA18 = IOB_S30_1;
	pin AA19 = IOB_S35_0;
	pin AA20 = IOB_S36_1;
	pin AA21 = GND;
	pin AA22 = IOB_E4_2;
	pin AA23 = IOB_E4_3;
	pin AA24 = IOB_E5_1;
	pin AB1 = IOB_W1_1;
	pin AB2 = IOB_W1_0;
	pin AB3 = GND;
	pin AB4 = M1;
	pin AB5 = IOB_S4_1;
	pin AB6 = VCCO5;
	pin AB7 = IOB_S4_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S13_2;
	pin AB10 = NC;
	pin AB11 = IOB_S14_1;
	pin AB12 = IOB_S18_0;
	pin AB13 = IOB_S22_1;
	pin AB14 = IOB_S23_2;
	pin AB15 = NC;
	pin AB16 = IOB_S24_1;
	pin AB17 = IOB_S28_0;
	pin AB18 = IOB_S30_0;
	pin AB19 = VCCO4;
	pin AB20 = IOB_S36_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	pin AB23 = CCLK;
	pin AB24 = IOB_E5_0;
	pin AC1 = GND;
	pin AC2 = GND;
	pin AC3 = VCCAUX;
	pin AC4 = M0;
	pin AC5 = IOB_S5_2;
	pin AC6 = IOB_S5_3;
	pin AC7 = IOB_S9_2;
	pin AC8 = IOB_S9_3;
	pin AC9 = IOB_S13_3;
	pin AC10 = NC;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S18_1;
	pin AC13 = IOB_S22_0;
	pin AC14 = VCCO4;
	pin AC15 = NC;
	pin AC16 = IOB_S24_0;
	pin AC17 = IOB_S29_2;
	pin AC18 = IOB_S29_3;
	pin AC19 = IOB_S31_2;
	pin AC20 = IOB_S31_3;
	pin AC21 = PWRDWN_B;
	pin AC22 = VCCAUX;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AD1 = GND;
	pin AD2 = GND;
	pin AD3 = M2;
	pin AD4 = IOB_S6_0;
	pin AD5 = IOB_S6_1;
	pin AD6 = IOB_S10_0;
	pin AD7 = GND;
	pin AD8 = IOB_S10_1;
	pin AD9 = NC;
	pin AD10 = NC;
	pin AD11 = IOB_S18_2;
	pin AD12 = IOB_S18_3;
	pin AD13 = VCCAUX;
	pin AD14 = NC;
	pin AD15 = NC;
	pin AD16 = IOB_S25_2;
	pin AD17 = IOB_S25_3;
	pin AD18 = GND;
	pin AD19 = IOB_S32_0;
	pin AD20 = IOB_S32_1;
	pin AD21 = IOB_S36_2;
	pin AD22 = IOB_S36_3;
	pin AD23 = GND;
	pin AD24 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W23_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E23_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S14_0;
	vref IOB_S17_0;
	vref IOB_S20_3;
	vref IOB_S23_3;
	vref IOB_S26_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N14_3;
	vref IOB_N17_3;
	vref IOB_N20_0;
	vref IOB_N23_0;
	vref IOB_N26_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
}

// xc2v1000-ff896
bond BOND10 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCBATT;
	pin A3 = VCCAUX;
	pin A4 = IOB_N36_0;
	pin A5 = IOB_N31_1;
	pin A6 = IOB_N31_0;
	pin A7 = IOB_N29_0;
	pin A8 = GND;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = IOB_N23_0;
	pin A14 = IOB_N23_1;
	pin A15 = VCCAUX;
	pin A16 = IOB_N17_2;
	pin A17 = IOB_N17_3;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = IOB_N10_3;
	pin A23 = GND;
	pin A24 = IOB_N6_3;
	pin A25 = IOB_N4_2;
	pin A26 = IOB_N4_3;
	pin A27 = IOB_N1_2;
	pin A28 = VCCAUX;
	pin A29 = TDI;
	pin B1 = IOB_E40_2;
	pin B2 = GND;
	pin B3 = TDO;
	pin B4 = IOB_N36_1;
	pin B5 = VCCO1;
	pin B6 = IOB_N33_1;
	pin B7 = IOB_N29_1;
	pin B8 = IOB_N27_1;
	pin B9 = IOB_N27_0;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = IOB_N20_0;
	pin B15 = IOB_N20_1;
	pin B16 = IOB_N14_2;
	pin B17 = IOB_N14_3;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = IOB_N12_3;
	pin B21 = IOB_N12_2;
	pin B22 = IOB_N10_2;
	pin B23 = IOB_N8_3;
	pin B24 = IOB_N8_2;
	pin B25 = IOB_N6_2;
	pin B26 = VCCO0;
	pin B27 = IOB_N1_3;
	pin B28 = PROG_B;
	pin B29 = GND;
	pin B30 = IOB_W40_2;
	pin C1 = IOB_E40_3;
	pin C2 = IOB_E38_2;
	pin C3 = GND;
	pin C4 = TMS;
	pin C5 = IOB_N33_0;
	pin C6 = IOB_N32_3;
	pin C7 = IOB_N32_2;
	pin C8 = IOB_N26_2;
	pin C9 = IOB_N26_3;
	pin C10 = GND;
	pin C11 = NC;
	pin C12 = NC;
	pin C13 = VCCO1;
	pin C14 = IOB_N19_2;
	pin C15 = IOB_N19_3;
	pin C16 = IOB_N18_0;
	pin C17 = IOB_N18_1;
	pin C18 = VCCO0;
	pin C19 = NC;
	pin C20 = NC;
	pin C21 = GND;
	pin C22 = IOB_N11_0;
	pin C23 = IOB_N11_1;
	pin C24 = IOB_N5_1;
	pin C25 = IOB_N2_0;
	pin C26 = IOB_N2_1;
	pin C27 = HSWAP_EN;
	pin C28 = GND;
	pin C29 = IOB_W38_2;
	pin C30 = IOB_W40_3;
	pin D1 = IOB_E36_2;
	pin D2 = IOB_E38_3;
	pin D3 = IOB_E39_1;
	pin D4 = GND;
	pin D5 = TCK;
	pin D6 = IOB_N35_2;
	pin D7 = IOB_N35_3;
	pin D8 = IOB_N30_3;
	pin D9 = IOB_N25_1;
	pin D10 = IOB_N25_0;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N22_3;
	pin D15 = IOB_N22_2;
	pin D16 = IOB_N15_1;
	pin D17 = IOB_N15_0;
	pin D18 = NC;
	pin D19 = NC;
	pin D20 = NC;
	pin D21 = IOB_N13_1;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N7_0;
	pin D24 = IOB_N7_1;
	pin D25 = IOB_N5_0;
	pin D26 = DXN;
	pin D27 = GND;
	pin D28 = IOB_W39_1;
	pin D29 = IOB_W38_3;
	pin D30 = IOB_W36_2;
	pin E1 = IOB_E36_3;
	pin E2 = VCCO2;
	pin E3 = IOB_E39_0;
	pin E4 = IOB_E37_0;
	pin E5 = GND;
	pin E6 = NC;
	pin E7 = IOB_N30_2;
	pin E8 = IOB_N28_3;
	pin E9 = IOB_N28_2;
	pin E10 = IOB_N24_3;
	pin E11 = IOB_N24_2;
	pin E12 = GND;
	pin E13 = NC;
	pin E14 = NC;
	pin E15 = NC;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = NC;
	pin E19 = GND;
	pin E20 = NC;
	pin E21 = NC;
	pin E22 = IOB_N9_1;
	pin E23 = IOB_N9_0;
	pin E24 = IOB_N1_0;
	pin E25 = DXP;
	pin E26 = GND;
	pin E27 = IOB_W37_0;
	pin E28 = IOB_W39_0;
	pin E29 = VCCO7;
	pin E30 = IOB_W36_3;
	pin F1 = IOB_E32_2;
	pin F2 = IOB_E34_2;
	pin F3 = IOB_E33_0;
	pin F4 = IOB_E37_1;
	pin F5 = IOB_E35_1;
	pin F6 = GND;
	pin F7 = IOB_N36_2;
	pin F8 = IOB_N36_3;
	pin F9 = IOB_N33_3;
	pin F10 = IOB_N27_2;
	pin F11 = IOB_N27_3;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = IOB_N19_0;
	pin F15 = IOB_N19_1;
	pin F16 = IOB_N14_0;
	pin F17 = IOB_N14_1;
	pin F18 = NC;
	pin F19 = NC;
	pin F20 = IOB_N10_0;
	pin F21 = IOB_N10_1;
	pin F22 = IOB_N4_0;
	pin F23 = IOB_N4_1;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = IOB_W33_0;
	pin F27 = IOB_W37_1;
	pin F28 = IOB_W31_1;
	pin F29 = IOB_W34_2;
	pin F30 = IOB_W32_2;
	pin G1 = IOB_E32_3;
	pin G2 = IOB_E34_3;
	pin G3 = IOB_E33_1;
	pin G4 = IOB_E31_1;
	pin G5 = IOB_E35_0;
	pin G6 = IOB_E36_1;
	pin G7 = IOB_E38_1;
	pin G8 = IOB_N33_2;
	pin G9 = IOB_N31_2;
	pin G10 = IOB_N31_3;
	pin G11 = IOB_N29_3;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = GND;
	pin G15 = IOB_N23_3;
	pin G16 = IOB_N18_2;
	pin G17 = GND;
	pin G18 = NC;
	pin G19 = IOB_N12_0;
	pin G20 = IOB_N12_1;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N6_1;
	pin G23 = IOB_W40_1;
	pin G24 = IOB_W36_1;
	pin G25 = IOB_W35_1;
	pin G26 = IOB_W35_0;
	pin G27 = IOB_W33_1;
	pin G28 = IOB_W31_0;
	pin G29 = IOB_W34_3;
	pin G30 = IOB_W32_3;
	pin H1 = GND;
	pin H2 = IOB_E30_2;
	pin H3 = IOB_E28_2;
	pin H4 = IOB_E31_0;
	pin H5 = IOB_E29_0;
	pin H6 = IOB_E36_0;
	pin H7 = IOB_E38_0;
	pin H8 = IOB_E40_0;
	pin H9 = IOB_E40_1;
	pin H10 = IOB_N29_2;
	pin H11 = IOB_N25_2;
	pin H12 = IOB_N25_3;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N23_2;
	pin H16 = IOB_N18_3;
	pin H17 = NC;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = IOB_N8_0;
	pin H21 = IOB_N8_1;
	pin H22 = IOB_W38_1;
	pin H23 = IOB_W40_0;
	pin H24 = IOB_W34_1;
	pin H25 = IOB_W36_0;
	pin H26 = IOB_W29_0;
	pin H27 = IOB_W28_2;
	pin H28 = IOB_W30_2;
	pin H29 = IOB_W30_3;
	pin H30 = GND;
	pin J1 = IOB_E26_2;
	pin J2 = IOB_E30_3;
	pin J3 = IOB_E28_3;
	pin J4 = IOB_E27_1;
	pin J5 = IOB_E29_1;
	pin J6 = IOB_E30_1;
	pin J7 = IOB_E34_0;
	pin J8 = IOB_E34_1;
	pin J9 = VCCINT;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = NC;
	pin J15 = NC;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCINT;
	pin J23 = IOB_W38_0;
	pin J24 = IOB_W34_0;
	pin J25 = IOB_W30_1;
	pin J26 = IOB_W29_1;
	pin J27 = IOB_W27_1;
	pin J28 = IOB_W28_3;
	pin J29 = IOB_W26_2;
	pin J30 = NC;
	pin K1 = IOB_E26_3;
	pin K2 = NC;
	pin K3 = GND;
	pin K4 = IOB_E27_0;
	pin K5 = IOB_E25_0;
	pin K6 = IOB_E30_0;
	pin K7 = IOB_E28_1;
	pin K8 = IOB_E32_1;
	pin K9 = VCCO2;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCINT;
	pin K22 = VCCO7;
	pin K23 = IOB_W32_1;
	pin K24 = IOB_W28_1;
	pin K25 = IOB_W30_0;
	pin K26 = IOB_W25_0;
	pin K27 = IOB_W27_0;
	pin K28 = GND;
	pin K29 = IOB_W26_3;
	pin K30 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = IOB_E25_1;
	pin L6 = IOB_E26_1;
	pin L7 = IOB_E28_0;
	pin L8 = IOB_E32_0;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = VCCINT;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W32_0;
	pin L24 = IOB_W28_0;
	pin L25 = IOB_W26_1;
	pin L26 = IOB_W25_1;
	pin L27 = NC;
	pin L28 = NC;
	pin L29 = NC;
	pin L30 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = GND;
	pin M6 = IOB_E26_0;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = NC;
	pin M24 = NC;
	pin M25 = IOB_W26_0;
	pin M26 = GND;
	pin M27 = NC;
	pin M28 = NC;
	pin M29 = NC;
	pin M30 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = VCCO2;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = NC;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = NC;
	pin N24 = NC;
	pin N25 = NC;
	pin N26 = NC;
	pin N27 = NC;
	pin N28 = VCCO7;
	pin N29 = NC;
	pin N30 = IOB_W24_2;
	pin P1 = NC;
	pin P2 = IOB_E24_2;
	pin P3 = IOB_E21_0;
	pin P4 = IOB_E23_1;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = GND;
	pin P8 = IOB_E24_1;
	pin P9 = NC;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = NC;
	pin P23 = IOB_W24_1;
	pin P24 = GND;
	pin P25 = NC;
	pin P26 = NC;
	pin P27 = IOB_W23_1;
	pin P28 = IOB_W21_0;
	pin P29 = NC;
	pin P30 = IOB_W24_3;
	pin R1 = IOB_E22_3;
	pin R2 = IOB_E24_3;
	pin R3 = IOB_E21_1;
	pin R4 = IOB_E23_0;
	pin R5 = NC;
	pin R6 = IOB_E22_0;
	pin R7 = IOB_E22_1;
	pin R8 = IOB_E24_0;
	pin R9 = NC;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = NC;
	pin R23 = IOB_W24_0;
	pin R24 = IOB_W22_1;
	pin R25 = IOB_W22_0;
	pin R26 = NC;
	pin R27 = IOB_W23_0;
	pin R28 = IOB_W21_1;
	pin R29 = IOB_W22_2;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E22_2;
	pin T3 = IOB_E19_1;
	pin T4 = IOB_E17_1;
	pin T5 = NC;
	pin T6 = IOB_E20_2;
	pin T7 = IOB_E20_3;
	pin T8 = IOB_E18_3;
	pin T9 = NC;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = NC;
	pin T23 = IOB_W17_1;
	pin T24 = IOB_W19_0;
	pin T25 = IOB_W19_1;
	pin T26 = NC;
	pin T27 = IOB_W17_3;
	pin T28 = IOB_W19_3;
	pin T29 = IOB_W22_3;
	pin T30 = IOB_W20_2;
	pin U1 = IOB_E19_3;
	pin U2 = IOB_E17_3;
	pin U3 = IOB_E19_0;
	pin U4 = IOB_E17_0;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = GND;
	pin U8 = IOB_E18_2;
	pin U9 = NC;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = NC;
	pin U23 = IOB_W17_0;
	pin U24 = GND;
	pin U25 = NC;
	pin U26 = NC;
	pin U27 = IOB_W17_2;
	pin U28 = IOB_W19_2;
	pin U29 = IOB_W18_3;
	pin U30 = IOB_W20_3;
	pin V1 = IOB_E19_2;
	pin V2 = IOB_E17_2;
	pin V3 = VCCO3;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = NC;
	pin V8 = NC;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = NC;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = NC;
	pin V27 = NC;
	pin V28 = VCCO6;
	pin V29 = IOB_W18_2;
	pin V30 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = NC;
	pin W4 = NC;
	pin W5 = GND;
	pin W6 = NC;
	pin W7 = NC;
	pin W8 = NC;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = NC;
	pin W24 = NC;
	pin W25 = IOB_W15_1;
	pin W26 = GND;
	pin W27 = NC;
	pin W28 = NC;
	pin W29 = NC;
	pin W30 = NC;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = IOB_E15_1;
	pin Y6 = IOB_E16_2;
	pin Y7 = IOB_E13_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = VCCINT;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W11_1;
	pin Y24 = IOB_W13_3;
	pin Y25 = IOB_W15_0;
	pin Y26 = NC;
	pin Y27 = NC;
	pin Y28 = NC;
	pin Y29 = NC;
	pin Y30 = NC;
	pin AA1 = NC;
	pin AA2 = IOB_E15_3;
	pin AA3 = GND;
	pin AA4 = NC;
	pin AA5 = IOB_E15_0;
	pin AA6 = IOB_E16_3;
	pin AA7 = IOB_E13_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCINT;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W11_0;
	pin AA24 = IOB_W13_2;
	pin AA25 = IOB_W13_1;
	pin AA26 = NC;
	pin AA27 = IOB_W15_3;
	pin AA28 = GND;
	pin AA29 = IOB_W16_2;
	pin AA30 = NC;
	pin AB1 = NC;
	pin AB2 = IOB_E15_2;
	pin AB3 = IOB_E11_1;
	pin AB4 = IOB_E9_3;
	pin AB5 = IOB_E9_1;
	pin AB6 = IOB_E12_2;
	pin AB7 = IOB_E10_3;
	pin AB8 = IOB_E8_2;
	pin AB9 = VCCINT;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = NC;
	pin AB15 = NC;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCINT;
	pin AB23 = IOB_W1_1;
	pin AB24 = IOB_W9_1;
	pin AB25 = IOB_W13_0;
	pin AB26 = IOB_W10_3;
	pin AB27 = IOB_W15_2;
	pin AB28 = IOB_W11_3;
	pin AB29 = IOB_W16_3;
	pin AB30 = IOB_W14_3;
	pin AC1 = GND;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E11_0;
	pin AC4 = IOB_E9_2;
	pin AC5 = IOB_E9_0;
	pin AC6 = IOB_E12_3;
	pin AC7 = IOB_E10_2;
	pin AC8 = IOB_E8_3;
	pin AC9 = IOB_E2_3;
	pin AC10 = IOB_S33_1;
	pin AC11 = IOB_S33_0;
	pin AC12 = NC;
	pin AC13 = NC;
	pin AC14 = IOB_S23_1;
	pin AC15 = IOB_S23_0;
	pin AC16 = IOB_S14_3;
	pin AC17 = IOB_S14_2;
	pin AC18 = NC;
	pin AC19 = NC;
	pin AC20 = IOB_S4_3;
	pin AC21 = IOB_S4_2;
	pin AC22 = IOB_W1_0;
	pin AC23 = IOB_W3_1;
	pin AC24 = IOB_W9_0;
	pin AC25 = IOB_W7_1;
	pin AC26 = IOB_W10_2;
	pin AC27 = IOB_W9_3;
	pin AC28 = IOB_W11_2;
	pin AC29 = IOB_W14_2;
	pin AC30 = GND;
	pin AD1 = IOB_E11_3;
	pin AD2 = IOB_E13_2;
	pin AD3 = IOB_E7_1;
	pin AD4 = IOB_E5_1;
	pin AD5 = IOB_E3_1;
	pin AD6 = IOB_E6_3;
	pin AD7 = IOB_E6_2;
	pin AD8 = IOB_E4_3;
	pin AD9 = IOB_E2_2;
	pin AD10 = IOB_S29_1;
	pin AD11 = IOB_S29_0;
	pin AD12 = NC;
	pin AD13 = NC;
	pin AD14 = GND;
	pin AD15 = IOB_S19_3;
	pin AD16 = IOB_S18_0;
	pin AD17 = GND;
	pin AD18 = NC;
	pin AD19 = NC;
	pin AD20 = IOB_S8_3;
	pin AD21 = IOB_S8_2;
	pin AD22 = IOB_S6_2;
	pin AD23 = IOB_W3_0;
	pin AD24 = IOB_W5_1;
	pin AD25 = IOB_W7_0;
	pin AD26 = IOB_W5_3;
	pin AD27 = IOB_W9_2;
	pin AD28 = IOB_W7_3;
	pin AD29 = IOB_W8_2;
	pin AD30 = IOB_W12_2;
	pin AE1 = IOB_E11_2;
	pin AE2 = IOB_E7_3;
	pin AE3 = IOB_E7_0;
	pin AE4 = IOB_E5_0;
	pin AE5 = IOB_E3_0;
	pin AE6 = GND;
	pin AE7 = IOB_E4_2;
	pin AE8 = IOB_S36_1;
	pin AE9 = IOB_S31_1;
	pin AE10 = IOB_S31_0;
	pin AE11 = IOB_S27_1;
	pin AE12 = IOB_S27_0;
	pin AE13 = NC;
	pin AE14 = NC;
	pin AE15 = IOB_S19_2;
	pin AE16 = IOB_S18_1;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = IOB_S10_3;
	pin AE20 = IOB_S10_2;
	pin AE21 = IOB_S6_3;
	pin AE22 = IOB_S1_3;
	pin AE23 = IOB_S1_2;
	pin AE24 = IOB_W5_0;
	pin AE25 = GND;
	pin AE26 = IOB_W5_2;
	pin AE27 = IOB_W3_3;
	pin AE28 = IOB_W7_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W12_3;
	pin AF1 = IOB_E5_3;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E7_2;
	pin AF4 = IOB_E1_1;
	pin AF5 = GND;
	pin AF6 = CCLK;
	pin AF7 = IOB_S30_1;
	pin AF8 = IOB_S30_0;
	pin AF9 = IOB_S36_0;
	pin AF10 = IOB_S24_0;
	pin AF11 = IOB_S24_1;
	pin AF12 = GND;
	pin AF13 = NC;
	pin AF14 = NC;
	pin AF15 = NC;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = NC;
	pin AF19 = GND;
	pin AF20 = IOB_S13_2;
	pin AF21 = IOB_S13_3;
	pin AF22 = IOB_S11_3;
	pin AF23 = IOB_S11_2;
	pin AF24 = IOB_S9_3;
	pin AF25 = M0;
	pin AF26 = GND;
	pin AF27 = IOB_W3_2;
	pin AF28 = IOB_W1_3;
	pin AF29 = VCCO6;
	pin AF30 = IOB_W6_3;
	pin AG1 = IOB_E5_2;
	pin AG2 = IOB_E3_3;
	pin AG3 = IOB_E1_0;
	pin AG4 = GND;
	pin AG5 = DONE;
	pin AG6 = IOB_S32_0;
	pin AG7 = IOB_S28_0;
	pin AG8 = IOB_S28_1;
	pin AG9 = IOB_S26_1;
	pin AG10 = IOB_S26_0;
	pin AG11 = NC;
	pin AG12 = NC;
	pin AG13 = NC;
	pin AG14 = IOB_S22_0;
	pin AG15 = IOB_S22_1;
	pin AG16 = IOB_S15_2;
	pin AG17 = IOB_S15_3;
	pin AG18 = NC;
	pin AG19 = NC;
	pin AG20 = NC;
	pin AG21 = IOB_S12_0;
	pin AG22 = IOB_S12_1;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S5_2;
	pin AG25 = IOB_S5_3;
	pin AG26 = M1;
	pin AG27 = GND;
	pin AG28 = IOB_W1_2;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W6_2;
	pin AH1 = IOB_E1_3;
	pin AH2 = IOB_E3_2;
	pin AH3 = GND;
	pin AH4 = PWRDWN_B;
	pin AH5 = IOB_S35_1;
	pin AH6 = IOB_S35_0;
	pin AH7 = IOB_S32_1;
	pin AH8 = IOB_S25_1;
	pin AH9 = IOB_S25_0;
	pin AH10 = GND;
	pin AH11 = NC;
	pin AH12 = NC;
	pin AH13 = VCCO4;
	pin AH14 = IOB_S19_1;
	pin AH15 = IOB_S19_0;
	pin AH16 = IOB_S18_3;
	pin AH17 = IOB_S18_2;
	pin AH18 = VCCO5;
	pin AH19 = NC;
	pin AH20 = NC;
	pin AH21 = GND;
	pin AH22 = IOB_S12_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S7_3;
	pin AH25 = IOB_S7_2;
	pin AH26 = IOB_S2_3;
	pin AH27 = M2;
	pin AH28 = GND;
	pin AH29 = IOB_W4_3;
	pin AH30 = IOB_W2_3;
	pin AJ1 = IOB_E1_2;
	pin AJ2 = GND;
	pin AJ3 = IOB_S36_2;
	pin AJ4 = IOB_S33_3;
	pin AJ5 = VCCO4;
	pin AJ6 = IOB_S29_2;
	pin AJ7 = IOB_S27_2;
	pin AJ8 = IOB_S27_3;
	pin AJ9 = IOB_S25_2;
	pin AJ10 = NC;
	pin AJ11 = NC;
	pin AJ12 = NC;
	pin AJ13 = NC;
	pin AJ14 = IOB_S23_3;
	pin AJ15 = IOB_S23_2;
	pin AJ16 = IOB_S17_1;
	pin AJ17 = IOB_S17_0;
	pin AJ18 = NC;
	pin AJ19 = NC;
	pin AJ20 = NC;
	pin AJ21 = NC;
	pin AJ22 = IOB_S10_0;
	pin AJ23 = IOB_S10_1;
	pin AJ24 = IOB_S6_0;
	pin AJ25 = IOB_S6_1;
	pin AJ26 = VCCO5;
	pin AJ27 = IOB_S2_2;
	pin AJ28 = IOB_S1_1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W2_2;
	pin AK2 = IOB_S36_3;
	pin AK3 = VCCAUX;
	pin AK4 = IOB_S33_2;
	pin AK5 = IOB_S31_2;
	pin AK6 = IOB_S31_3;
	pin AK7 = IOB_S29_3;
	pin AK8 = GND;
	pin AK9 = IOB_S25_3;
	pin AK10 = NC;
	pin AK11 = NC;
	pin AK12 = NC;
	pin AK13 = NC;
	pin AK14 = IOB_S20_3;
	pin AK15 = IOB_S20_2;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S14_1;
	pin AK18 = IOB_S14_0;
	pin AK19 = NC;
	pin AK20 = NC;
	pin AK21 = NC;
	pin AK22 = NC;
	pin AK23 = GND;
	pin AK24 = IOB_S8_0;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S4_1;
	pin AK27 = IOB_S4_0;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_S1_0;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W23_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E23_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S14_0;
	vref IOB_S17_0;
	vref IOB_S20_3;
	vref IOB_S23_3;
	vref IOB_S26_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N14_3;
	vref IOB_N17_3;
	vref IOB_N20_0;
	vref IOB_N23_0;
	vref IOB_N26_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
}

// xc2v1000-fg256
bond BOND11 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N17_2;
	pin A8 = IOB_N18_0;
	pin A9 = IOB_N19_3;
	pin A10 = IOB_N20_1;
	pin A11 = IOB_N33_3;
	pin A12 = IOB_N35_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N17_3;
	pin B8 = IOB_N18_1;
	pin B9 = IOB_N19_2;
	pin B10 = IOB_N20_0;
	pin B11 = IOB_N33_2;
	pin B12 = IOB_N35_2;
	pin B13 = IOB_N36_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W40_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = IOB_N15_0;
	pin C8 = IOB_N18_2;
	pin C9 = IOB_N19_1;
	pin C10 = IOB_N22_3;
	pin C11 = IOB_N33_1;
	pin C12 = IOB_N36_3;
	pin C13 = IOB_N36_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E40_3;
	pin D1 = IOB_W40_2;
	pin D2 = IOB_W40_0;
	pin D3 = IOB_W40_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N15_1;
	pin D8 = IOB_N18_3;
	pin D9 = IOB_N19_0;
	pin D10 = IOB_N22_2;
	pin D11 = IOB_N33_0;
	pin D12 = IOB_N36_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E40_1;
	pin D15 = IOB_E40_0;
	pin D16 = IOB_E40_2;
	pin E1 = IOB_W38_2;
	pin E2 = IOB_W38_3;
	pin E3 = IOB_W39_0;
	pin E4 = IOB_W39_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N14_1;
	pin E7 = IOB_N14_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N23_3;
	pin E11 = IOB_N23_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E39_1;
	pin E14 = IOB_E39_0;
	pin E15 = IOB_E38_3;
	pin E16 = IOB_E38_2;
	pin F1 = IOB_W32_2;
	pin F2 = IOB_W32_3;
	pin F3 = IOB_W37_0;
	pin F4 = IOB_W37_1;
	pin F5 = IOB_W31_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E31_1;
	pin F13 = IOB_E37_1;
	pin F14 = IOB_E37_0;
	pin F15 = IOB_E32_3;
	pin F16 = IOB_E32_2;
	pin G1 = IOB_W23_0;
	pin G2 = IOB_W23_1;
	pin G3 = IOB_W24_2;
	pin G4 = IOB_W24_3;
	pin G5 = IOB_W31_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E31_0;
	pin G13 = IOB_E24_3;
	pin G14 = IOB_E24_2;
	pin G15 = IOB_E23_1;
	pin G16 = IOB_E23_0;
	pin H1 = IOB_W21_0;
	pin H2 = IOB_W21_1;
	pin H3 = IOB_W22_2;
	pin H4 = IOB_W22_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E22_3;
	pin H14 = IOB_E22_2;
	pin H15 = IOB_E21_1;
	pin H16 = IOB_E21_0;
	pin J1 = IOB_W20_3;
	pin J2 = IOB_W20_2;
	pin J3 = IOB_W19_1;
	pin J4 = IOB_W19_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E19_0;
	pin J14 = IOB_E19_1;
	pin J15 = IOB_E20_2;
	pin J16 = IOB_E20_3;
	pin K1 = IOB_W18_3;
	pin K2 = IOB_W18_2;
	pin K3 = IOB_W17_1;
	pin K4 = IOB_W17_0;
	pin K5 = IOB_W10_3;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E10_3;
	pin K13 = IOB_E17_0;
	pin K14 = IOB_E17_1;
	pin K15 = IOB_E18_2;
	pin K16 = IOB_E18_3;
	pin L1 = IOB_W9_1;
	pin L2 = IOB_W9_0;
	pin L3 = IOB_W4_3;
	pin L4 = IOB_W4_2;
	pin L5 = IOB_W10_2;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E10_2;
	pin L13 = IOB_E4_2;
	pin L14 = IOB_E4_3;
	pin L15 = IOB_E9_0;
	pin L16 = IOB_E9_1;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S14_2;
	pin M7 = IOB_S14_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S23_0;
	pin M11 = IOB_S23_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = IOB_E3_0;
	pin M16 = IOB_E3_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = IOB_S4_2;
	pin N7 = IOB_S15_2;
	pin N8 = IOB_S18_0;
	pin N9 = IOB_S19_3;
	pin N10 = IOB_S22_1;
	pin N11 = IOB_S33_1;
	pin N12 = IOB_S35_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = IOB_S4_3;
	pin P7 = IOB_S15_3;
	pin P8 = IOB_S18_1;
	pin P9 = IOB_S19_2;
	pin P10 = IOB_S22_0;
	pin P11 = IOB_S33_0;
	pin P12 = IOB_S35_0;
	pin P13 = IOB_S36_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S14_0;
	pin R7 = IOB_S17_0;
	pin R8 = IOB_S18_2;
	pin R9 = IOB_S19_1;
	pin R10 = IOB_S20_3;
	pin R11 = IOB_S23_3;
	pin R12 = IOB_S33_3;
	pin R13 = IOB_S36_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = IOB_S4_1;
	pin T6 = IOB_S14_1;
	pin T7 = IOB_S17_1;
	pin T8 = IOB_S18_3;
	pin T9 = IOB_S19_0;
	pin T10 = IOB_S20_2;
	pin T11 = IOB_S23_2;
	pin T12 = IOB_S33_2;
	pin T13 = IOB_S36_2;
	pin T14 = IOB_S36_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W18_3;
	vref IOB_W23_0;
	vref IOB_W31_0;
	vref IOB_W39_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E18_3;
	vref IOB_E23_0;
	vref IOB_E31_0;
	vref IOB_E39_0;
	vref IOB_S4_0;
	vref IOB_S14_0;
	vref IOB_S17_0;
	vref IOB_S20_3;
	vref IOB_S23_3;
	vref IOB_S33_3;
	vref IOB_N4_3;
	vref IOB_N17_3;
	vref IOB_N20_0;
	vref IOB_N33_0;
}

// xc2v1000-fg456 xq2v1000-fg456
bond BOND12 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = DXP;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N8_2;
	pin A8 = IOB_N10_2;
	pin A9 = IOB_N13_0;
	pin A10 = IOB_N15_0;
	pin A11 = IOB_N18_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N22_3;
	pin A14 = IOB_N24_3;
	pin A15 = IOB_N26_3;
	pin A16 = IOB_N29_1;
	pin A17 = IOB_N33_3;
	pin A18 = IOB_N35_3;
	pin A19 = IOB_N36_1;
	pin A20 = NC;
	pin A21 = VCCBATT;
	pin A22 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N8_3;
	pin B8 = IOB_N10_3;
	pin B9 = IOB_N13_1;
	pin B10 = IOB_N15_1;
	pin B11 = IOB_N18_1;
	pin B12 = IOB_N20_0;
	pin B13 = IOB_N22_2;
	pin B14 = IOB_N24_2;
	pin B15 = IOB_N26_2;
	pin B16 = IOB_N29_0;
	pin B17 = IOB_N33_2;
	pin B18 = IOB_N35_2;
	pin B19 = IOB_N36_0;
	pin B20 = TMS;
	pin B21 = GND;
	pin B22 = VCCAUX;
	pin C1 = IOB_W40_0;
	pin C2 = IOB_W40_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N9_0;
	pin C9 = IOB_N12_2;
	pin C10 = IOB_N14_0;
	pin C11 = IOB_N18_2;
	pin C12 = IOB_N20_1;
	pin C13 = IOB_N23_3;
	pin C14 = IOB_N25_1;
	pin C15 = IOB_N27_1;
	pin C16 = IOB_N30_3;
	pin C17 = IOB_N33_1;
	pin C18 = IOB_N36_3;
	pin C19 = TCK;
	pin C20 = GND;
	pin C21 = IOB_E40_3;
	pin C22 = IOB_E40_2;
	pin D1 = IOB_W39_0;
	pin D2 = IOB_W39_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = DXN;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N9_1;
	pin D9 = IOB_N12_3;
	pin D10 = IOB_N14_1;
	pin D11 = IOB_N18_3;
	pin D12 = IOB_N19_0;
	pin D13 = IOB_N23_2;
	pin D14 = IOB_N25_0;
	pin D15 = IOB_N27_0;
	pin D16 = IOB_N30_2;
	pin D17 = IOB_N33_0;
	pin D18 = IOB_N36_2;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E39_1;
	pin D22 = IOB_E39_0;
	pin E1 = IOB_W37_0;
	pin E2 = IOB_W37_1;
	pin E3 = IOB_W38_2;
	pin E4 = IOB_W38_3;
	pin E5 = IOB_W40_2;
	pin E6 = IOB_W40_3;
	pin E7 = IOB_N5_1;
	pin E8 = IOB_N5_0;
	pin E9 = IOB_N11_1;
	pin E10 = IOB_N14_3;
	pin E11 = IOB_N17_3;
	pin E12 = IOB_N19_1;
	pin E13 = IOB_N23_1;
	pin E14 = IOB_N23_0;
	pin E15 = IOB_N28_2;
	pin E16 = IOB_N32_3;
	pin E17 = IOB_N32_2;
	pin E18 = IOB_E40_1;
	pin E19 = IOB_E38_3;
	pin E20 = IOB_E38_2;
	pin E21 = IOB_E37_1;
	pin E22 = IOB_E37_0;
	pin F1 = IOB_W34_2;
	pin F2 = IOB_W34_3;
	pin F3 = IOB_W35_0;
	pin F4 = IOB_W35_1;
	pin F5 = IOB_W36_3;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N11_0;
	pin F10 = IOB_N14_2;
	pin F11 = IOB_N17_2;
	pin F12 = IOB_N19_3;
	pin F13 = IOB_N19_2;
	pin F14 = IOB_N28_3;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E40_0;
	pin F19 = IOB_E36_3;
	pin F20 = IOB_E36_2;
	pin F21 = IOB_E35_1;
	pin F22 = IOB_E35_0;
	pin G1 = IOB_W32_2;
	pin G2 = IOB_W32_3;
	pin G3 = IOB_W33_0;
	pin G4 = IOB_W33_1;
	pin G5 = IOB_W36_2;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = IOB_E34_3;
	pin G19 = IOB_E33_1;
	pin G20 = IOB_E33_0;
	pin G21 = IOB_E32_3;
	pin G22 = IOB_E32_2;
	pin H1 = IOB_W29_0;
	pin H2 = IOB_W29_1;
	pin H3 = IOB_W30_2;
	pin H4 = IOB_W30_3;
	pin H5 = IOB_W31_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E34_2;
	pin H19 = IOB_E31_1;
	pin H20 = IOB_E31_0;
	pin H21 = IOB_E30_3;
	pin H22 = IOB_E30_2;
	pin J1 = IOB_W27_0;
	pin J2 = IOB_W27_1;
	pin J3 = IOB_W28_2;
	pin J4 = IOB_W28_3;
	pin J5 = IOB_W26_3;
	pin J6 = IOB_W31_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E29_1;
	pin J18 = IOB_E29_0;
	pin J19 = IOB_E28_3;
	pin J20 = IOB_E28_2;
	pin J21 = IOB_E27_1;
	pin J22 = IOB_E27_0;
	pin K1 = IOB_W23_0;
	pin K2 = IOB_W23_1;
	pin K3 = IOB_W24_2;
	pin K4 = IOB_W24_3;
	pin K5 = IOB_W26_2;
	pin K6 = IOB_W25_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E26_3;
	pin K18 = IOB_E26_2;
	pin K19 = IOB_E25_1;
	pin K20 = IOB_E25_0;
	pin K21 = IOB_E24_3;
	pin K22 = IOB_E24_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W21_0;
	pin L3 = IOB_W21_1;
	pin L4 = IOB_W22_2;
	pin L5 = IOB_W22_3;
	pin L6 = IOB_W25_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E23_1;
	pin L18 = IOB_E23_0;
	pin L19 = IOB_E22_3;
	pin L20 = IOB_E22_2;
	pin L21 = IOB_E21_1;
	pin L22 = IOB_E21_0;
	pin M1 = IOB_W20_3;
	pin M2 = IOB_W20_2;
	pin M3 = IOB_W19_1;
	pin M4 = IOB_W19_0;
	pin M5 = IOB_W18_3;
	pin M6 = IOB_W18_2;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E18_3;
	pin M18 = IOB_E19_0;
	pin M19 = IOB_E19_1;
	pin M20 = IOB_E20_2;
	pin M21 = IOB_E20_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W17_1;
	pin N2 = IOB_W17_0;
	pin N3 = IOB_W16_3;
	pin N4 = IOB_W16_2;
	pin N5 = IOB_W15_1;
	pin N6 = IOB_W15_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E18_2;
	pin N18 = IOB_E15_1;
	pin N19 = IOB_E16_2;
	pin N20 = IOB_E16_3;
	pin N21 = IOB_E17_0;
	pin N22 = IOB_E17_1;
	pin P1 = IOB_W14_3;
	pin P2 = IOB_W14_2;
	pin P3 = IOB_W13_1;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W12_3;
	pin P6 = IOB_W12_2;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E10_2;
	pin P18 = IOB_E15_0;
	pin P19 = IOB_E13_0;
	pin P20 = IOB_E13_1;
	pin P21 = IOB_E14_2;
	pin P22 = IOB_E14_3;
	pin R1 = IOB_W11_1;
	pin R2 = IOB_W11_0;
	pin R3 = IOB_W10_3;
	pin R4 = IOB_W10_2;
	pin R5 = IOB_W7_1;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E10_3;
	pin R19 = IOB_E11_0;
	pin R20 = IOB_E11_1;
	pin R21 = IOB_E12_2;
	pin R22 = IOB_E12_3;
	pin T1 = IOB_W9_1;
	pin T2 = IOB_W9_0;
	pin T3 = IOB_W8_3;
	pin T4 = IOB_W8_2;
	pin T5 = IOB_W7_0;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = IOB_E5_1;
	pin T19 = IOB_E8_2;
	pin T20 = IOB_E8_3;
	pin T21 = IOB_E9_0;
	pin T22 = IOB_E9_1;
	pin U1 = IOB_W6_3;
	pin U2 = IOB_W6_2;
	pin U3 = IOB_W4_3;
	pin U4 = IOB_W4_2;
	pin U5 = IOB_W1_1;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = IOB_S9_3;
	pin U10 = IOB_S17_0;
	pin U11 = IOB_S17_1;
	pin U12 = IOB_S20_3;
	pin U13 = IOB_S23_3;
	pin U14 = IOB_S26_1;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = IOB_E5_0;
	pin U19 = IOB_E6_2;
	pin U20 = IOB_E6_3;
	pin U21 = IOB_E7_0;
	pin U22 = IOB_E7_1;
	pin V1 = IOB_W5_1;
	pin V2 = IOB_W5_0;
	pin V3 = IOB_W2_3;
	pin V4 = IOB_W2_2;
	pin V5 = IOB_W1_0;
	pin V6 = IOB_S4_2;
	pin V7 = IOB_S4_3;
	pin V8 = IOB_S9_2;
	pin V9 = IOB_S14_0;
	pin V10 = IOB_S14_1;
	pin V11 = IOB_S18_0;
	pin V12 = IOB_S20_2;
	pin V13 = IOB_S23_2;
	pin V14 = IOB_S26_0;
	pin V15 = IOB_S31_2;
	pin V16 = IOB_S31_3;
	pin V17 = IOB_S36_0;
	pin V18 = IOB_S36_1;
	pin V19 = IOB_E3_0;
	pin V20 = IOB_E3_1;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W3_1;
	pin W2 = IOB_W3_0;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S2_2;
	pin W6 = IOB_S5_2;
	pin W7 = IOB_S7_2;
	pin W8 = IOB_S10_0;
	pin W9 = IOB_S12_0;
	pin W10 = IOB_S14_2;
	pin W11 = IOB_S18_1;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S23_1;
	pin W14 = IOB_S25_3;
	pin W15 = IOB_S28_1;
	pin W16 = IOB_S30_1;
	pin W17 = IOB_S33_1;
	pin W18 = IOB_S35_1;
	pin W19 = GND;
	pin W20 = IOB_E1_1;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S5_3;
	pin Y7 = IOB_S7_3;
	pin Y8 = IOB_S10_1;
	pin Y9 = IOB_S12_1;
	pin Y10 = IOB_S14_3;
	pin Y11 = IOB_S18_2;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S23_0;
	pin Y14 = IOB_S25_2;
	pin Y15 = IOB_S28_0;
	pin Y16 = IOB_S30_0;
	pin Y17 = IOB_S33_0;
	pin Y18 = IOB_S35_0;
	pin Y19 = CCLK;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S1_2;
	pin AA5 = IOB_S4_0;
	pin AA6 = IOB_S6_0;
	pin AA7 = IOB_S8_0;
	pin AA8 = IOB_S11_2;
	pin AA9 = IOB_S13_2;
	pin AA10 = IOB_S15_2;
	pin AA11 = IOB_S18_3;
	pin AA12 = IOB_S19_1;
	pin AA13 = IOB_S22_1;
	pin AA14 = IOB_S24_1;
	pin AA15 = IOB_S27_3;
	pin AA16 = IOB_S29_3;
	pin AA17 = IOB_S32_1;
	pin AA18 = IOB_S33_3;
	pin AA19 = IOB_S36_2;
	pin AA20 = IOB_E1_0;
	pin AA21 = GND;
	pin AA22 = VCCAUX;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S1_3;
	pin AB5 = IOB_S4_1;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S8_1;
	pin AB8 = IOB_S11_3;
	pin AB9 = IOB_S13_3;
	pin AB10 = IOB_S15_3;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S19_0;
	pin AB13 = IOB_S22_0;
	pin AB14 = IOB_S24_0;
	pin AB15 = IOB_S27_2;
	pin AB16 = IOB_S29_2;
	pin AB17 = IOB_S32_0;
	pin AB18 = IOB_S33_2;
	pin AB19 = IOB_S36_3;
	pin AB20 = DONE;
	pin AB21 = PWRDWN_B;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W23_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E23_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S14_0;
	vref IOB_S17_0;
	vref IOB_S20_3;
	vref IOB_S23_3;
	vref IOB_S26_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N14_3;
	vref IOB_N17_3;
	vref IOB_N20_0;
	vref IOB_N23_0;
	vref IOB_N26_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
}

// xc2v1500-bg575
bond BOND13 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N5_1;
	pin A6 = IOB_N5_0;
	pin A7 = GND;
	pin A8 = IOB_N14_3;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N17_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N23_3;
	pin A14 = IOB_N23_2;
	pin A15 = IOB_N28_3;
	pin A16 = IOB_N28_2;
	pin A17 = IOB_N35_1;
	pin A18 = GND;
	pin A19 = IOB_N35_0;
	pin A20 = IOB_N39_1;
	pin A21 = IOB_N39_0;
	pin A22 = NC;
	pin A23 = GND;
	pin A24 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = VCCAUX;
	pin B4 = DXN;
	pin B5 = IOB_N6_3;
	pin B6 = IOB_N6_2;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N11_0;
	pin B9 = IOB_N15_0;
	pin B10 = NC;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_0;
	pin B13 = IOB_N23_1;
	pin B14 = VCCO1;
	pin B15 = IOB_N29_1;
	pin B16 = IOB_N32_3;
	pin B17 = IOB_N36_3;
	pin B18 = IOB_N36_2;
	pin B19 = IOB_N40_3;
	pin B20 = IOB_N40_2;
	pin B21 = VCCBATT;
	pin B22 = VCCAUX;
	pin B23 = GND;
	pin B24 = GND;
	pin C1 = PROG_B;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = IOB_N1_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N12_2;
	pin C9 = IOB_N15_1;
	pin C10 = NC;
	pin C11 = IOB_N18_2;
	pin C12 = IOB_N19_1;
	pin C13 = IOB_N23_0;
	pin C14 = IOB_N27_1;
	pin C15 = IOB_N29_0;
	pin C16 = IOB_N32_2;
	pin C17 = IOB_N37_1;
	pin C18 = IOB_N41_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N41_1;
	pin C21 = TMS;
	pin C22 = GND;
	pin C23 = TCK;
	pin C24 = TDO;
	pin D1 = TDI;
	pin D2 = IOB_W45_0;
	pin D3 = IOB_W45_1;
	pin D4 = GND;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N2_0;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N12_3;
	pin D9 = IOB_N13_0;
	pin D10 = GND;
	pin D11 = IOB_N18_3;
	pin D12 = IOB_N21_2;
	pin D13 = IOB_N24_1;
	pin D14 = IOB_N27_0;
	pin D15 = GND;
	pin D16 = IOB_N33_1;
	pin D17 = IOB_N37_0;
	pin D18 = IOB_N41_2;
	pin D19 = IOB_N43_3;
	pin D20 = IOB_N41_0;
	pin D21 = GND;
	pin D22 = IOB_E48_3;
	pin D23 = IOB_E48_2;
	pin D24 = IOB_E44_3;
	pin E1 = IOB_W44_2;
	pin E2 = IOB_W44_3;
	pin E3 = IOB_W46_2;
	pin E4 = IOB_W46_3;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N8_2;
	pin E9 = IOB_N13_1;
	pin E10 = IOB_N16_2;
	pin E11 = IOB_N18_0;
	pin E12 = IOB_N21_3;
	pin E13 = IOB_N24_0;
	pin E14 = NC;
	pin E15 = IOB_N30_3;
	pin E16 = IOB_N33_0;
	pin E17 = IOB_N38_2;
	pin E18 = IOB_N44_3;
	pin E19 = IOB_N43_2;
	pin E20 = GND;
	pin E21 = IOB_E48_1;
	pin E22 = IOB_E48_0;
	pin E23 = IOB_E44_2;
	pin E24 = IOB_E43_1;
	pin F1 = IOB_W37_0;
	pin F2 = IOB_W37_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W47_0;
	pin F5 = IOB_W47_1;
	pin F6 = GND;
	pin F7 = IOB_N4_3;
	pin F8 = IOB_N8_3;
	pin F9 = IOB_N9_0;
	pin F10 = IOB_N16_3;
	pin F11 = VCCO0;
	pin F12 = IOB_N22_2;
	pin F13 = IOB_N26_3;
	pin F14 = VCCO1;
	pin F15 = IOB_N30_2;
	pin F16 = IOB_N34_3;
	pin F17 = IOB_N38_3;
	pin F18 = IOB_N44_2;
	pin F19 = GND;
	pin F20 = IOB_E47_0;
	pin F21 = IOB_E47_1;
	pin F22 = VCCO2;
	pin F23 = IOB_E42_3;
	pin F24 = IOB_E43_0;
	pin G1 = GND;
	pin G2 = IOB_W38_3;
	pin G3 = IOB_W40_2;
	pin G4 = IOB_W40_3;
	pin G5 = IOB_W48_0;
	pin G6 = IOB_W48_1;
	pin G7 = GND;
	pin G8 = IOB_N4_1;
	pin G9 = IOB_N9_1;
	pin G10 = IOB_N10_3;
	pin G11 = IOB_N18_1;
	pin G12 = IOB_N22_3;
	pin G13 = IOB_N26_2;
	pin G14 = NC;
	pin G15 = IOB_N31_1;
	pin G16 = IOB_N34_2;
	pin G17 = IOB_N44_0;
	pin G18 = GND;
	pin G19 = IOB_E46_2;
	pin G20 = IOB_E46_3;
	pin G21 = IOB_E41_1;
	pin G22 = IOB_E41_0;
	pin G23 = IOB_E42_2;
	pin G24 = GND;
	pin H1 = IOB_W33_1;
	pin H2 = IOB_W38_2;
	pin H3 = IOB_W39_0;
	pin H4 = IOB_W39_1;
	pin H5 = IOB_W41_0;
	pin H6 = IOB_W41_1;
	pin H7 = IOB_W48_2;
	pin H8 = VCCINT;
	pin H9 = IOB_N4_0;
	pin H10 = IOB_N10_2;
	pin H11 = IOB_N22_1;
	pin H12 = IOB_N22_0;
	pin H13 = IOB_N27_3;
	pin H14 = IOB_N27_2;
	pin H15 = IOB_N31_0;
	pin H16 = IOB_N44_1;
	pin H17 = VCCINT;
	pin H18 = IOB_E45_1;
	pin H19 = IOB_E40_3;
	pin H20 = IOB_E40_2;
	pin H21 = IOB_E36_3;
	pin H22 = IOB_E36_2;
	pin H23 = IOB_E37_1;
	pin H24 = IOB_E37_0;
	pin J1 = IOB_W33_0;
	pin J2 = IOB_W34_2;
	pin J3 = IOB_W34_3;
	pin J4 = IOB_W35_0;
	pin J5 = IOB_W35_1;
	pin J6 = IOB_W42_2;
	pin J7 = IOB_W42_3;
	pin J8 = IOB_W48_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO1;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCINT;
	pin J17 = IOB_E45_0;
	pin J18 = IOB_E39_1;
	pin J19 = IOB_E39_0;
	pin J20 = IOB_E33_1;
	pin J21 = IOB_E33_0;
	pin J22 = IOB_E34_3;
	pin J23 = IOB_E34_2;
	pin J24 = IOB_E35_1;
	pin K1 = IOB_W29_1;
	pin K2 = IOB_W30_2;
	pin K3 = IOB_W30_3;
	pin K4 = GND;
	pin K5 = IOB_W36_2;
	pin K6 = IOB_W36_3;
	pin K7 = IOB_W43_0;
	pin K8 = IOB_W43_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCO2;
	pin K17 = IOB_E38_3;
	pin K18 = IOB_E38_2;
	pin K19 = IOB_E32_3;
	pin K20 = IOB_E32_2;
	pin K21 = GND;
	pin K22 = IOB_E29_1;
	pin K23 = IOB_E30_3;
	pin K24 = IOB_E35_0;
	pin L1 = IOB_W29_0;
	pin L2 = VCCO7;
	pin L3 = IOB_W31_0;
	pin L4 = IOB_W31_1;
	pin L5 = IOB_W32_2;
	pin L6 = VCCO7;
	pin L7 = IOB_W32_3;
	pin L8 = NC;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCO2;
	pin L17 = IOB_E31_1;
	pin L18 = IOB_E31_0;
	pin L19 = VCCO2;
	pin L20 = NC;
	pin L21 = NC;
	pin L22 = IOB_E29_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E30_2;
	pin M1 = IOB_W25_1;
	pin M2 = IOB_W26_2;
	pin M3 = IOB_W26_3;
	pin M4 = IOB_W27_0;
	pin M5 = IOB_W27_1;
	pin M6 = IOB_W28_2;
	pin M7 = IOB_W28_3;
	pin M8 = NC;
	pin M9 = VCCO7;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCO2;
	pin M17 = IOB_E25_1;
	pin M18 = IOB_E25_0;
	pin M19 = IOB_E26_3;
	pin M20 = IOB_E26_2;
	pin M21 = IOB_E27_1;
	pin M22 = IOB_E27_0;
	pin M23 = IOB_E28_3;
	pin M24 = VCCAUX;
	pin N1 = VCCAUX;
	pin N2 = IOB_W25_0;
	pin N3 = IOB_W22_3;
	pin N4 = IOB_W22_2;
	pin N5 = IOB_W23_1;
	pin N6 = IOB_W23_0;
	pin N7 = IOB_W24_3;
	pin N8 = IOB_W24_2;
	pin N9 = VCCO6;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCO3;
	pin N17 = IOB_E21_1;
	pin N18 = IOB_E22_2;
	pin N19 = IOB_E22_3;
	pin N20 = IOB_E23_1;
	pin N21 = IOB_E23_0;
	pin N22 = IOB_E24_2;
	pin N23 = IOB_E24_3;
	pin N24 = IOB_E28_2;
	pin P1 = IOB_W20_3;
	pin P2 = VCCO6;
	pin P3 = NC;
	pin P4 = IOB_W21_1;
	pin P5 = IOB_W21_0;
	pin P6 = VCCO6;
	pin P7 = IOB_W19_1;
	pin P8 = IOB_W19_0;
	pin P9 = VCCO6;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCO3;
	pin P17 = IOB_E21_0;
	pin P18 = IOB_E18_2;
	pin P19 = VCCO3;
	pin P20 = IOB_E18_3;
	pin P21 = IOB_E19_0;
	pin P22 = IOB_E19_1;
	pin P23 = VCCO3;
	pin P24 = NC;
	pin R1 = IOB_W15_1;
	pin R2 = IOB_W20_2;
	pin R3 = NC;
	pin R4 = GND;
	pin R5 = IOB_W18_3;
	pin R6 = IOB_W18_2;
	pin R7 = IOB_W12_3;
	pin R8 = IOB_W12_2;
	pin R9 = VCCO6;
	pin R10 = VCCINT;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCO3;
	pin R17 = IOB_E7_0;
	pin R18 = IOB_E7_1;
	pin R19 = IOB_E14_2;
	pin R20 = IOB_E14_3;
	pin R21 = GND;
	pin R22 = IOB_E20_2;
	pin R23 = IOB_E20_3;
	pin R24 = NC;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W16_3;
	pin T3 = IOB_W16_2;
	pin T4 = IOB_W17_1;
	pin T5 = IOB_W17_0;
	pin T6 = IOB_W11_1;
	pin T7 = IOB_W11_0;
	pin T8 = IOB_W5_1;
	pin T9 = VCCINT;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO5;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCO4;
	pin T16 = VCCINT;
	pin T17 = IOB_E1_0;
	pin T18 = IOB_E8_2;
	pin T19 = IOB_E8_3;
	pin T20 = IOB_E15_0;
	pin T21 = IOB_E15_1;
	pin T22 = IOB_E16_2;
	pin T23 = IOB_E16_3;
	pin T24 = IOB_E17_1;
	pin U1 = IOB_W13_1;
	pin U2 = IOB_W13_0;
	pin U3 = IOB_W14_3;
	pin U4 = IOB_W14_2;
	pin U5 = IOB_W10_3;
	pin U6 = IOB_W10_2;
	pin U7 = IOB_W5_0;
	pin U8 = VCCINT;
	pin U9 = IOB_S1_0;
	pin U10 = IOB_S14_0;
	pin U11 = IOB_S18_2;
	pin U12 = IOB_S18_3;
	pin U13 = IOB_S23_0;
	pin U14 = IOB_S23_1;
	pin U15 = IOB_S29_3;
	pin U16 = IOB_S41_1;
	pin U17 = VCCINT;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E9_1;
	pin U20 = IOB_E9_0;
	pin U21 = IOB_E11_0;
	pin U22 = IOB_E11_1;
	pin U23 = IOB_E12_3;
	pin U24 = IOB_E17_0;
	pin V1 = GND;
	pin V2 = IOB_W8_3;
	pin V3 = IOB_W9_1;
	pin V4 = IOB_W9_0;
	pin V5 = IOB_W4_2;
	pin V6 = IOB_W4_3;
	pin V7 = GND;
	pin V8 = IOB_S1_1;
	pin V9 = IOB_S11_2;
	pin V10 = IOB_S14_1;
	pin V11 = NC;
	pin V12 = IOB_S19_2;
	pin V13 = IOB_S23_3;
	pin V14 = IOB_S27_1;
	pin V15 = IOB_S29_2;
	pin V16 = IOB_S34_1;
	pin V17 = IOB_S41_0;
	pin V18 = GND;
	pin V19 = IOB_E1_2;
	pin V20 = IOB_E1_3;
	pin V21 = IOB_E10_2;
	pin V22 = IOB_E10_3;
	pin V23 = IOB_E12_2;
	pin V24 = GND;
	pin W1 = IOB_W7_1;
	pin W2 = IOB_W8_2;
	pin W3 = VCCO6;
	pin W4 = IOB_W3_0;
	pin W5 = IOB_W3_1;
	pin W6 = GND;
	pin W7 = IOB_S1_2;
	pin W8 = IOB_S7_3;
	pin W9 = IOB_S11_3;
	pin W10 = IOB_S15_2;
	pin W11 = VCCO5;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S23_2;
	pin W14 = VCCO4;
	pin W15 = IOB_S30_1;
	pin W16 = IOB_S34_0;
	pin W17 = IOB_S35_2;
	pin W18 = IOB_S41_3;
	pin W19 = GND;
	pin W20 = IOB_E2_2;
	pin W21 = IOB_E2_3;
	pin W22 = VCCO3;
	pin W23 = IOB_E13_0;
	pin W24 = IOB_E13_1;
	pin Y1 = IOB_W7_0;
	pin Y2 = IOB_W6_3;
	pin Y3 = IOB_W2_3;
	pin Y4 = IOB_W2_2;
	pin Y5 = GND;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S1_3;
	pin Y8 = IOB_S7_2;
	pin Y9 = IOB_S12_0;
	pin Y10 = IOB_S15_3;
	pin Y11 = NC;
	pin Y12 = IOB_S21_0;
	pin Y13 = IOB_S24_3;
	pin Y14 = IOB_S27_0;
	pin Y15 = IOB_S30_0;
	pin Y16 = IOB_S31_3;
	pin Y17 = IOB_S35_3;
	pin Y18 = IOB_S41_2;
	pin Y19 = IOB_S43_1;
	pin Y20 = GND;
	pin Y21 = IOB_E3_0;
	pin Y22 = IOB_E3_1;
	pin Y23 = IOB_E6_2;
	pin Y24 = IOB_E6_3;
	pin AA1 = IOB_W6_2;
	pin AA2 = IOB_W1_3;
	pin AA3 = IOB_W1_2;
	pin AA4 = GND;
	pin AA5 = IOB_S4_0;
	pin AA6 = IOB_S2_3;
	pin AA7 = IOB_S4_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S12_1;
	pin AA10 = GND;
	pin AA11 = IOB_S18_0;
	pin AA12 = IOB_S21_1;
	pin AA13 = IOB_S24_2;
	pin AA14 = IOB_S27_3;
	pin AA15 = GND;
	pin AA16 = IOB_S31_2;
	pin AA17 = IOB_S36_1;
	pin AA18 = IOB_S38_1;
	pin AA19 = IOB_S43_0;
	pin AA20 = IOB_S44_1;
	pin AA21 = GND;
	pin AA22 = IOB_E4_2;
	pin AA23 = IOB_E4_3;
	pin AA24 = IOB_E5_1;
	pin AB1 = IOB_W1_1;
	pin AB2 = IOB_W1_0;
	pin AB3 = GND;
	pin AB4 = M1;
	pin AB5 = IOB_S4_1;
	pin AB6 = VCCO5;
	pin AB7 = IOB_S4_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S16_0;
	pin AB11 = IOB_S18_1;
	pin AB12 = IOB_S22_0;
	pin AB13 = IOB_S26_1;
	pin AB14 = IOB_S27_2;
	pin AB15 = NC;
	pin AB16 = IOB_S32_1;
	pin AB17 = IOB_S36_0;
	pin AB18 = IOB_S38_0;
	pin AB19 = VCCO4;
	pin AB20 = IOB_S44_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	pin AB23 = CCLK;
	pin AB24 = IOB_E5_0;
	pin AC1 = GND;
	pin AC2 = GND;
	pin AC3 = VCCAUX;
	pin AC4 = M0;
	pin AC5 = IOB_S5_2;
	pin AC6 = IOB_S5_3;
	pin AC7 = IOB_S9_2;
	pin AC8 = IOB_S9_3;
	pin AC9 = IOB_S13_3;
	pin AC10 = IOB_S16_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S22_1;
	pin AC13 = IOB_S26_0;
	pin AC14 = VCCO4;
	pin AC15 = NC;
	pin AC16 = IOB_S32_0;
	pin AC17 = IOB_S37_2;
	pin AC18 = IOB_S37_3;
	pin AC19 = IOB_S39_2;
	pin AC20 = IOB_S39_3;
	pin AC21 = PWRDWN_B;
	pin AC22 = VCCAUX;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AD1 = GND;
	pin AD2 = GND;
	pin AD3 = M2;
	pin AD4 = IOB_S6_0;
	pin AD5 = IOB_S6_1;
	pin AD6 = IOB_S10_0;
	pin AD7 = GND;
	pin AD8 = IOB_S10_1;
	pin AD9 = IOB_S17_2;
	pin AD10 = IOB_S17_3;
	pin AD11 = IOB_S22_2;
	pin AD12 = IOB_S22_3;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S28_0;
	pin AD15 = IOB_S28_1;
	pin AD16 = IOB_S33_2;
	pin AD17 = IOB_S33_3;
	pin AD18 = GND;
	pin AD19 = IOB_S40_0;
	pin AD20 = IOB_S40_1;
	pin AD21 = IOB_S44_2;
	pin AD22 = IOB_S44_3;
	pin AD23 = GND;
	pin AD24 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S18_0;
	vref IOB_S21_0;
	vref IOB_S24_3;
	vref IOB_S27_3;
	vref IOB_S30_0;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N18_3;
	vref IOB_N21_3;
	vref IOB_N24_0;
	vref IOB_N27_0;
	vref IOB_N30_3;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
}

// xc2v1500-ff896
bond BOND14 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCBATT;
	pin A3 = VCCAUX;
	pin A4 = IOB_N44_0;
	pin A5 = IOB_N39_1;
	pin A6 = IOB_N39_0;
	pin A7 = IOB_N37_0;
	pin A8 = GND;
	pin A9 = IOB_N31_1;
	pin A10 = IOB_N31_0;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N27_1;
	pin A15 = VCCAUX;
	pin A16 = IOB_N21_2;
	pin A17 = IOB_N21_3;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = IOB_N16_3;
	pin A21 = IOB_N16_2;
	pin A22 = IOB_N10_3;
	pin A23 = GND;
	pin A24 = IOB_N6_3;
	pin A25 = IOB_N4_2;
	pin A26 = IOB_N4_3;
	pin A27 = IOB_N1_2;
	pin A28 = VCCAUX;
	pin A29 = TDI;
	pin B1 = IOB_E48_2;
	pin B2 = GND;
	pin B3 = TDO;
	pin B4 = IOB_N44_1;
	pin B5 = VCCO1;
	pin B6 = IOB_N41_1;
	pin B7 = IOB_N37_1;
	pin B8 = IOB_N35_1;
	pin B9 = IOB_N35_0;
	pin B10 = IOB_N29_1;
	pin B11 = IOB_N29_0;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = IOB_N24_0;
	pin B15 = IOB_N24_1;
	pin B16 = IOB_N18_2;
	pin B17 = IOB_N18_3;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = IOB_N12_3;
	pin B21 = IOB_N12_2;
	pin B22 = IOB_N10_2;
	pin B23 = IOB_N8_3;
	pin B24 = IOB_N8_2;
	pin B25 = IOB_N6_2;
	pin B26 = VCCO0;
	pin B27 = IOB_N1_3;
	pin B28 = PROG_B;
	pin B29 = GND;
	pin B30 = IOB_W48_2;
	pin C1 = IOB_E48_3;
	pin C2 = IOB_E46_2;
	pin C3 = GND;
	pin C4 = TMS;
	pin C5 = IOB_N41_0;
	pin C6 = IOB_N40_3;
	pin C7 = IOB_N40_2;
	pin C8 = IOB_N34_2;
	pin C9 = IOB_N34_3;
	pin C10 = GND;
	pin C11 = IOB_N28_3;
	pin C12 = IOB_N28_2;
	pin C13 = VCCO1;
	pin C14 = IOB_N23_2;
	pin C15 = IOB_N23_3;
	pin C16 = IOB_N22_0;
	pin C17 = IOB_N22_1;
	pin C18 = VCCO0;
	pin C19 = IOB_N17_1;
	pin C20 = IOB_N17_0;
	pin C21 = GND;
	pin C22 = IOB_N11_0;
	pin C23 = IOB_N11_1;
	pin C24 = IOB_N5_1;
	pin C25 = IOB_N2_0;
	pin C26 = IOB_N2_1;
	pin C27 = HSWAP_EN;
	pin C28 = GND;
	pin C29 = IOB_W46_2;
	pin C30 = IOB_W48_3;
	pin D1 = IOB_E44_2;
	pin D2 = IOB_E46_3;
	pin D3 = IOB_E47_1;
	pin D4 = GND;
	pin D5 = TCK;
	pin D6 = IOB_N43_2;
	pin D7 = IOB_N43_3;
	pin D8 = IOB_N38_3;
	pin D9 = IOB_N33_1;
	pin D10 = IOB_N33_0;
	pin D11 = IOB_N30_2;
	pin D12 = IOB_N30_3;
	pin D13 = NC;
	pin D14 = IOB_N26_3;
	pin D15 = IOB_N26_2;
	pin D16 = IOB_N19_1;
	pin D17 = IOB_N19_0;
	pin D18 = NC;
	pin D19 = IOB_N15_0;
	pin D20 = IOB_N15_1;
	pin D21 = IOB_N13_1;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N7_0;
	pin D24 = IOB_N7_1;
	pin D25 = IOB_N5_0;
	pin D26 = DXN;
	pin D27 = GND;
	pin D28 = IOB_W47_1;
	pin D29 = IOB_W46_3;
	pin D30 = IOB_W44_2;
	pin E1 = IOB_E44_3;
	pin E2 = VCCO2;
	pin E3 = IOB_E47_0;
	pin E4 = IOB_E45_0;
	pin E5 = GND;
	pin E6 = NC;
	pin E7 = IOB_N38_2;
	pin E8 = IOB_N36_3;
	pin E9 = IOB_N36_2;
	pin E10 = IOB_N32_3;
	pin E11 = IOB_N32_2;
	pin E12 = GND;
	pin E13 = NC;
	pin E14 = NC;
	pin E15 = NC;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = NC;
	pin E19 = GND;
	pin E20 = IOB_N14_3;
	pin E21 = IOB_N14_2;
	pin E22 = IOB_N9_1;
	pin E23 = IOB_N9_0;
	pin E24 = IOB_N1_0;
	pin E25 = DXP;
	pin E26 = GND;
	pin E27 = IOB_W45_0;
	pin E28 = IOB_W47_0;
	pin E29 = VCCO7;
	pin E30 = IOB_W44_3;
	pin F1 = IOB_E40_2;
	pin F2 = IOB_E42_2;
	pin F3 = IOB_E41_0;
	pin F4 = IOB_E45_1;
	pin F5 = IOB_E43_1;
	pin F6 = GND;
	pin F7 = IOB_N44_2;
	pin F8 = IOB_N44_3;
	pin F9 = IOB_N41_3;
	pin F10 = IOB_N35_2;
	pin F11 = IOB_N35_3;
	pin F12 = IOB_N29_2;
	pin F13 = IOB_N29_3;
	pin F14 = IOB_N23_0;
	pin F15 = IOB_N23_1;
	pin F16 = IOB_N18_0;
	pin F17 = IOB_N18_1;
	pin F18 = IOB_N16_0;
	pin F19 = IOB_N16_1;
	pin F20 = IOB_N10_0;
	pin F21 = IOB_N10_1;
	pin F22 = IOB_N4_0;
	pin F23 = IOB_N4_1;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = IOB_W41_0;
	pin F27 = IOB_W45_1;
	pin F28 = IOB_W39_1;
	pin F29 = IOB_W42_2;
	pin F30 = IOB_W40_2;
	pin G1 = IOB_E40_3;
	pin G2 = IOB_E42_3;
	pin G3 = IOB_E41_1;
	pin G4 = IOB_E39_1;
	pin G5 = IOB_E43_0;
	pin G6 = IOB_E44_1;
	pin G7 = IOB_E46_1;
	pin G8 = IOB_N41_2;
	pin G9 = IOB_N39_2;
	pin G10 = IOB_N39_3;
	pin G11 = IOB_N37_3;
	pin G12 = IOB_N31_2;
	pin G13 = IOB_N31_3;
	pin G14 = GND;
	pin G15 = IOB_N27_3;
	pin G16 = IOB_N22_2;
	pin G17 = GND;
	pin G18 = NC;
	pin G19 = IOB_N12_0;
	pin G20 = IOB_N12_1;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N6_1;
	pin G23 = IOB_W48_1;
	pin G24 = IOB_W44_1;
	pin G25 = IOB_W43_1;
	pin G26 = IOB_W43_0;
	pin G27 = IOB_W41_1;
	pin G28 = IOB_W39_0;
	pin G29 = IOB_W42_3;
	pin G30 = IOB_W40_3;
	pin H1 = GND;
	pin H2 = IOB_E38_2;
	pin H3 = IOB_E36_2;
	pin H4 = IOB_E39_0;
	pin H5 = IOB_E37_0;
	pin H6 = IOB_E44_0;
	pin H7 = IOB_E46_0;
	pin H8 = IOB_E48_0;
	pin H9 = IOB_E48_1;
	pin H10 = IOB_N37_2;
	pin H11 = IOB_N33_2;
	pin H12 = IOB_N33_3;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N27_2;
	pin H16 = IOB_N22_3;
	pin H17 = NC;
	pin H18 = IOB_N14_0;
	pin H19 = IOB_N14_1;
	pin H20 = IOB_N8_0;
	pin H21 = IOB_N8_1;
	pin H22 = IOB_W46_1;
	pin H23 = IOB_W48_0;
	pin H24 = IOB_W42_1;
	pin H25 = IOB_W44_0;
	pin H26 = IOB_W37_0;
	pin H27 = IOB_W36_2;
	pin H28 = IOB_W38_2;
	pin H29 = IOB_W38_3;
	pin H30 = GND;
	pin J1 = IOB_E34_2;
	pin J2 = IOB_E38_3;
	pin J3 = IOB_E36_3;
	pin J4 = IOB_E35_1;
	pin J5 = IOB_E37_1;
	pin J6 = IOB_E38_1;
	pin J7 = IOB_E42_0;
	pin J8 = IOB_E42_1;
	pin J9 = VCCINT;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = NC;
	pin J15 = NC;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCINT;
	pin J23 = IOB_W46_0;
	pin J24 = IOB_W42_0;
	pin J25 = IOB_W38_1;
	pin J26 = IOB_W37_1;
	pin J27 = IOB_W35_1;
	pin J28 = IOB_W36_3;
	pin J29 = IOB_W34_2;
	pin J30 = IOB_W32_2;
	pin K1 = IOB_E34_3;
	pin K2 = IOB_E32_2;
	pin K3 = GND;
	pin K4 = IOB_E35_0;
	pin K5 = IOB_E33_0;
	pin K6 = IOB_E38_0;
	pin K7 = IOB_E36_1;
	pin K8 = IOB_E40_1;
	pin K9 = VCCO2;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCINT;
	pin K22 = VCCO7;
	pin K23 = IOB_W40_1;
	pin K24 = IOB_W36_1;
	pin K25 = IOB_W38_0;
	pin K26 = IOB_W33_0;
	pin K27 = IOB_W35_0;
	pin K28 = GND;
	pin K29 = IOB_W34_3;
	pin K30 = IOB_W32_3;
	pin L1 = IOB_E30_2;
	pin L2 = IOB_E32_3;
	pin L3 = IOB_E29_0;
	pin L4 = IOB_E31_1;
	pin L5 = IOB_E33_1;
	pin L6 = IOB_E34_1;
	pin L7 = IOB_E36_0;
	pin L8 = IOB_E40_0;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = VCCINT;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W40_0;
	pin L24 = IOB_W36_0;
	pin L25 = IOB_W34_1;
	pin L26 = IOB_W33_1;
	pin L27 = IOB_W31_1;
	pin L28 = IOB_W29_0;
	pin L29 = IOB_W30_2;
	pin L30 = NC;
	pin M1 = IOB_E30_3;
	pin M2 = NC;
	pin M3 = IOB_E29_1;
	pin M4 = IOB_E31_0;
	pin M5 = GND;
	pin M6 = IOB_E34_0;
	pin M7 = IOB_E30_1;
	pin M8 = IOB_E32_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W32_1;
	pin M24 = IOB_W30_1;
	pin M25 = IOB_W34_0;
	pin M26 = GND;
	pin M27 = IOB_W31_0;
	pin M28 = IOB_W29_1;
	pin M29 = IOB_W30_3;
	pin M30 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = VCCO2;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = IOB_E30_0;
	pin N8 = IOB_E32_0;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W32_0;
	pin N24 = IOB_W30_0;
	pin N25 = NC;
	pin N26 = NC;
	pin N27 = NC;
	pin N28 = VCCO7;
	pin N29 = NC;
	pin N30 = IOB_W28_2;
	pin P1 = NC;
	pin P2 = IOB_E28_2;
	pin P3 = IOB_E25_0;
	pin P4 = IOB_E27_1;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = GND;
	pin P8 = IOB_E28_1;
	pin P9 = NC;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = NC;
	pin P23 = IOB_W28_1;
	pin P24 = GND;
	pin P25 = NC;
	pin P26 = NC;
	pin P27 = IOB_W27_1;
	pin P28 = IOB_W25_0;
	pin P29 = NC;
	pin P30 = IOB_W28_3;
	pin R1 = IOB_E26_3;
	pin R2 = IOB_E28_3;
	pin R3 = IOB_E25_1;
	pin R4 = IOB_E27_0;
	pin R5 = NC;
	pin R6 = IOB_E26_0;
	pin R7 = IOB_E26_1;
	pin R8 = IOB_E28_0;
	pin R9 = NC;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = NC;
	pin R23 = IOB_W28_0;
	pin R24 = IOB_W26_1;
	pin R25 = IOB_W26_0;
	pin R26 = NC;
	pin R27 = IOB_W27_0;
	pin R28 = IOB_W25_1;
	pin R29 = IOB_W26_2;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E26_2;
	pin T3 = IOB_E23_1;
	pin T4 = IOB_E21_1;
	pin T5 = NC;
	pin T6 = IOB_E24_2;
	pin T7 = IOB_E24_3;
	pin T8 = IOB_E22_3;
	pin T9 = NC;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = NC;
	pin T23 = IOB_W21_1;
	pin T24 = IOB_W23_0;
	pin T25 = IOB_W23_1;
	pin T26 = NC;
	pin T27 = IOB_W21_3;
	pin T28 = IOB_W23_3;
	pin T29 = IOB_W26_3;
	pin T30 = IOB_W24_2;
	pin U1 = IOB_E23_3;
	pin U2 = IOB_E21_3;
	pin U3 = IOB_E23_0;
	pin U4 = IOB_E21_0;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = GND;
	pin U8 = IOB_E22_2;
	pin U9 = NC;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = NC;
	pin U23 = IOB_W21_0;
	pin U24 = GND;
	pin U25 = NC;
	pin U26 = NC;
	pin U27 = IOB_W21_2;
	pin U28 = IOB_W23_2;
	pin U29 = IOB_W22_3;
	pin U30 = IOB_W24_3;
	pin V1 = IOB_E23_2;
	pin V2 = IOB_E21_2;
	pin V3 = VCCO3;
	pin V4 = NC;
	pin V5 = IOB_E19_3;
	pin V6 = NC;
	pin V7 = IOB_E20_2;
	pin V8 = IOB_E18_3;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W17_1;
	pin V24 = IOB_W19_1;
	pin V25 = NC;
	pin V26 = NC;
	pin V27 = NC;
	pin V28 = VCCO6;
	pin V29 = IOB_W22_2;
	pin V30 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = IOB_E19_1;
	pin W4 = NC;
	pin W5 = GND;
	pin W6 = IOB_E19_2;
	pin W7 = IOB_E20_3;
	pin W8 = IOB_E18_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W17_0;
	pin W24 = IOB_W19_0;
	pin W25 = IOB_W15_1;
	pin W26 = GND;
	pin W27 = IOB_W19_3;
	pin W28 = IOB_W20_2;
	pin W29 = NC;
	pin W30 = NC;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = IOB_E19_0;
	pin Y4 = IOB_E17_1;
	pin Y5 = IOB_E15_1;
	pin Y6 = IOB_E16_2;
	pin Y7 = IOB_E13_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = VCCINT;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W11_1;
	pin Y24 = IOB_W13_3;
	pin Y25 = IOB_W15_0;
	pin Y26 = IOB_W17_3;
	pin Y27 = IOB_W19_2;
	pin Y28 = IOB_W20_3;
	pin Y29 = NC;
	pin Y30 = IOB_W18_3;
	pin AA1 = IOB_E17_3;
	pin AA2 = IOB_E15_3;
	pin AA3 = GND;
	pin AA4 = IOB_E17_0;
	pin AA5 = IOB_E15_0;
	pin AA6 = IOB_E16_3;
	pin AA7 = IOB_E13_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCINT;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W11_0;
	pin AA24 = IOB_W13_2;
	pin AA25 = IOB_W13_1;
	pin AA26 = IOB_W17_2;
	pin AA27 = IOB_W15_3;
	pin AA28 = GND;
	pin AA29 = IOB_W16_2;
	pin AA30 = IOB_W18_2;
	pin AB1 = IOB_E17_2;
	pin AB2 = IOB_E15_2;
	pin AB3 = IOB_E11_1;
	pin AB4 = IOB_E9_3;
	pin AB5 = IOB_E9_1;
	pin AB6 = IOB_E12_2;
	pin AB7 = IOB_E10_3;
	pin AB8 = IOB_E8_2;
	pin AB9 = VCCINT;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = NC;
	pin AB15 = NC;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCINT;
	pin AB23 = IOB_W1_1;
	pin AB24 = IOB_W9_1;
	pin AB25 = IOB_W13_0;
	pin AB26 = IOB_W10_3;
	pin AB27 = IOB_W15_2;
	pin AB28 = IOB_W11_3;
	pin AB29 = IOB_W16_3;
	pin AB30 = IOB_W14_3;
	pin AC1 = GND;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E11_0;
	pin AC4 = IOB_E9_2;
	pin AC5 = IOB_E9_0;
	pin AC6 = IOB_E12_3;
	pin AC7 = IOB_E10_2;
	pin AC8 = IOB_E8_3;
	pin AC9 = IOB_E2_3;
	pin AC10 = IOB_S41_1;
	pin AC11 = IOB_S41_0;
	pin AC12 = IOB_S31_1;
	pin AC13 = IOB_S31_0;
	pin AC14 = IOB_S27_1;
	pin AC15 = IOB_S27_0;
	pin AC16 = IOB_S18_3;
	pin AC17 = IOB_S18_2;
	pin AC18 = IOB_S14_3;
	pin AC19 = IOB_S14_2;
	pin AC20 = IOB_S4_3;
	pin AC21 = IOB_S4_2;
	pin AC22 = IOB_W1_0;
	pin AC23 = IOB_W3_1;
	pin AC24 = IOB_W9_0;
	pin AC25 = IOB_W7_1;
	pin AC26 = IOB_W10_2;
	pin AC27 = IOB_W9_3;
	pin AC28 = IOB_W11_2;
	pin AC29 = IOB_W14_2;
	pin AC30 = GND;
	pin AD1 = IOB_E11_3;
	pin AD2 = IOB_E13_2;
	pin AD3 = IOB_E7_1;
	pin AD4 = IOB_E5_1;
	pin AD5 = IOB_E3_1;
	pin AD6 = IOB_E6_3;
	pin AD7 = IOB_E6_2;
	pin AD8 = IOB_E4_3;
	pin AD9 = IOB_E2_2;
	pin AD10 = IOB_S37_1;
	pin AD11 = IOB_S37_0;
	pin AD12 = IOB_S29_1;
	pin AD13 = IOB_S29_0;
	pin AD14 = GND;
	pin AD15 = IOB_S23_3;
	pin AD16 = IOB_S22_0;
	pin AD17 = GND;
	pin AD18 = IOB_S16_3;
	pin AD19 = IOB_S16_2;
	pin AD20 = IOB_S8_3;
	pin AD21 = IOB_S8_2;
	pin AD22 = IOB_S6_2;
	pin AD23 = IOB_W3_0;
	pin AD24 = IOB_W5_1;
	pin AD25 = IOB_W7_0;
	pin AD26 = IOB_W5_3;
	pin AD27 = IOB_W9_2;
	pin AD28 = IOB_W7_3;
	pin AD29 = IOB_W8_2;
	pin AD30 = IOB_W12_2;
	pin AE1 = IOB_E11_2;
	pin AE2 = IOB_E7_3;
	pin AE3 = IOB_E7_0;
	pin AE4 = IOB_E5_0;
	pin AE5 = IOB_E3_0;
	pin AE6 = GND;
	pin AE7 = IOB_E4_2;
	pin AE8 = IOB_S44_1;
	pin AE9 = IOB_S39_1;
	pin AE10 = IOB_S39_0;
	pin AE11 = IOB_S35_1;
	pin AE12 = IOB_S35_0;
	pin AE13 = NC;
	pin AE14 = NC;
	pin AE15 = IOB_S23_2;
	pin AE16 = IOB_S22_1;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = IOB_S10_3;
	pin AE20 = IOB_S10_2;
	pin AE21 = IOB_S6_3;
	pin AE22 = IOB_S1_3;
	pin AE23 = IOB_S1_2;
	pin AE24 = IOB_W5_0;
	pin AE25 = GND;
	pin AE26 = IOB_W5_2;
	pin AE27 = IOB_W3_3;
	pin AE28 = IOB_W7_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W12_3;
	pin AF1 = IOB_E5_3;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E7_2;
	pin AF4 = IOB_E1_1;
	pin AF5 = GND;
	pin AF6 = CCLK;
	pin AF7 = IOB_S38_1;
	pin AF8 = IOB_S38_0;
	pin AF9 = IOB_S44_0;
	pin AF10 = IOB_S32_0;
	pin AF11 = IOB_S32_1;
	pin AF12 = GND;
	pin AF13 = NC;
	pin AF14 = NC;
	pin AF15 = NC;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = NC;
	pin AF19 = GND;
	pin AF20 = IOB_S13_2;
	pin AF21 = IOB_S13_3;
	pin AF22 = IOB_S11_3;
	pin AF23 = IOB_S11_2;
	pin AF24 = IOB_S9_3;
	pin AF25 = M0;
	pin AF26 = GND;
	pin AF27 = IOB_W3_2;
	pin AF28 = IOB_W1_3;
	pin AF29 = VCCO6;
	pin AF30 = IOB_W6_3;
	pin AG1 = IOB_E5_2;
	pin AG2 = IOB_E3_3;
	pin AG3 = IOB_E1_0;
	pin AG4 = GND;
	pin AG5 = DONE;
	pin AG6 = IOB_S40_0;
	pin AG7 = IOB_S36_0;
	pin AG8 = IOB_S36_1;
	pin AG9 = IOB_S34_1;
	pin AG10 = IOB_S34_0;
	pin AG11 = IOB_S30_1;
	pin AG12 = IOB_S30_0;
	pin AG13 = NC;
	pin AG14 = IOB_S26_0;
	pin AG15 = IOB_S26_1;
	pin AG16 = IOB_S19_2;
	pin AG17 = IOB_S19_3;
	pin AG18 = NC;
	pin AG19 = IOB_S15_3;
	pin AG20 = IOB_S15_2;
	pin AG21 = IOB_S12_0;
	pin AG22 = IOB_S12_1;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S5_2;
	pin AG25 = IOB_S5_3;
	pin AG26 = M1;
	pin AG27 = GND;
	pin AG28 = IOB_W1_2;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W6_2;
	pin AH1 = IOB_E1_3;
	pin AH2 = IOB_E3_2;
	pin AH3 = GND;
	pin AH4 = PWRDWN_B;
	pin AH5 = IOB_S43_1;
	pin AH6 = IOB_S43_0;
	pin AH7 = IOB_S40_1;
	pin AH8 = IOB_S33_1;
	pin AH9 = IOB_S33_0;
	pin AH10 = GND;
	pin AH11 = IOB_S28_0;
	pin AH12 = IOB_S28_1;
	pin AH13 = VCCO4;
	pin AH14 = IOB_S23_1;
	pin AH15 = IOB_S23_0;
	pin AH16 = IOB_S22_3;
	pin AH17 = IOB_S22_2;
	pin AH18 = VCCO5;
	pin AH19 = IOB_S17_2;
	pin AH20 = IOB_S17_3;
	pin AH21 = GND;
	pin AH22 = IOB_S12_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S7_3;
	pin AH25 = IOB_S7_2;
	pin AH26 = IOB_S2_3;
	pin AH27 = M2;
	pin AH28 = GND;
	pin AH29 = IOB_W4_3;
	pin AH30 = IOB_W2_3;
	pin AJ1 = IOB_E1_2;
	pin AJ2 = GND;
	pin AJ3 = IOB_S44_2;
	pin AJ4 = IOB_S41_3;
	pin AJ5 = VCCO4;
	pin AJ6 = IOB_S37_2;
	pin AJ7 = IOB_S35_2;
	pin AJ8 = IOB_S35_3;
	pin AJ9 = IOB_S33_2;
	pin AJ10 = IOB_S31_2;
	pin AJ11 = IOB_S31_3;
	pin AJ12 = NC;
	pin AJ13 = NC;
	pin AJ14 = IOB_S27_3;
	pin AJ15 = IOB_S27_2;
	pin AJ16 = IOB_S21_1;
	pin AJ17 = IOB_S21_0;
	pin AJ18 = NC;
	pin AJ19 = NC;
	pin AJ20 = IOB_S16_0;
	pin AJ21 = IOB_S16_1;
	pin AJ22 = IOB_S10_0;
	pin AJ23 = IOB_S10_1;
	pin AJ24 = IOB_S6_0;
	pin AJ25 = IOB_S6_1;
	pin AJ26 = VCCO5;
	pin AJ27 = IOB_S2_2;
	pin AJ28 = IOB_S1_1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W2_2;
	pin AK2 = IOB_S44_3;
	pin AK3 = VCCAUX;
	pin AK4 = IOB_S41_2;
	pin AK5 = IOB_S39_2;
	pin AK6 = IOB_S39_3;
	pin AK7 = IOB_S37_3;
	pin AK8 = GND;
	pin AK9 = IOB_S33_3;
	pin AK10 = IOB_S29_2;
	pin AK11 = IOB_S29_3;
	pin AK12 = NC;
	pin AK13 = NC;
	pin AK14 = IOB_S24_3;
	pin AK15 = IOB_S24_2;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S18_1;
	pin AK18 = IOB_S18_0;
	pin AK19 = NC;
	pin AK20 = NC;
	pin AK21 = IOB_S14_0;
	pin AK22 = IOB_S14_1;
	pin AK23 = GND;
	pin AK24 = IOB_S8_0;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S4_1;
	pin AK27 = IOB_S4_0;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_S1_0;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S18_0;
	vref IOB_S21_0;
	vref IOB_S24_3;
	vref IOB_S27_3;
	vref IOB_S30_0;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N18_3;
	vref IOB_N21_3;
	vref IOB_N24_0;
	vref IOB_N27_0;
	vref IOB_N30_3;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
}

// xc2v1500-fg676
bond BOND15 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_2;
	pin A5 = IOB_N7_0;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_1;
	pin A8 = IOB_N9_0;
	pin A9 = IOB_N13_0;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N17_0;
	pin A12 = IOB_N26_3;
	pin A13 = IOB_N26_2;
	pin A14 = IOB_N27_3;
	pin A15 = IOB_N27_2;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = IOB_N33_1;
	pin A19 = IOB_N33_0;
	pin A20 = IOB_N38_3;
	pin A21 = IOB_N38_2;
	pin A22 = IOB_N41_3;
	pin A23 = IOB_N41_2;
	pin A24 = IOB_N44_3;
	pin A25 = IOB_N44_2;
	pin A26 = GND;
	pin B1 = IOB_N1_1;
	pin B2 = GND;
	pin B3 = IOB_N4_3;
	pin B4 = IOB_N6_3;
	pin B5 = IOB_N7_1;
	pin B6 = IOB_N8_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N10_2;
	pin B9 = IOB_N13_1;
	pin B10 = VCCO0;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = GND;
	pin B14 = GND;
	pin B15 = IOB_N27_1;
	pin B16 = IOB_N28_3;
	pin B17 = VCCO1;
	pin B18 = IOB_N35_1;
	pin B19 = IOB_N36_3;
	pin B20 = VCCO1;
	pin B21 = IOB_N40_3;
	pin B22 = IOB_N40_2;
	pin B23 = IOB_N44_1;
	pin B24 = IOB_N44_0;
	pin B25 = GND;
	pin B26 = IOB_E48_3;
	pin C1 = IOB_W47_0;
	pin C2 = IOB_W47_1;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = DXP;
	pin C6 = IOB_N1_2;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N10_3;
	pin C9 = IOB_N14_3;
	pin C10 = IOB_N14_2;
	pin C11 = NC;
	pin C12 = IOB_N19_0;
	pin C13 = IOB_N22_0;
	pin C14 = VCCAUX;
	pin C15 = IOB_N27_0;
	pin C16 = IOB_N28_2;
	pin C17 = IOB_N30_3;
	pin C18 = IOB_N35_0;
	pin C19 = IOB_N36_2;
	pin C20 = IOB_N43_3;
	pin C21 = IOB_N41_1;
	pin C22 = NC;
	pin C23 = VCCBATT;
	pin C24 = GND;
	pin C25 = IOB_E47_1;
	pin C26 = IOB_E48_2;
	pin D1 = IOB_W46_2;
	pin D2 = IOB_W46_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N1_3;
	pin D7 = IOB_N2_1;
	pin D8 = NC;
	pin D9 = IOB_N11_1;
	pin D10 = IOB_N16_2;
	pin D11 = NC;
	pin D12 = IOB_N19_1;
	pin D13 = IOB_N22_1;
	pin D14 = IOB_N24_0;
	pin D15 = NC;
	pin D16 = IOB_N29_1;
	pin D17 = IOB_N30_2;
	pin D18 = IOB_N34_2;
	pin D19 = IOB_N37_1;
	pin D20 = IOB_N43_2;
	pin D21 = IOB_N41_0;
	pin D22 = TMS;
	pin D23 = GND;
	pin D24 = VCCAUX;
	pin D25 = IOB_E47_0;
	pin D26 = IOB_E44_3;
	pin E1 = IOB_W45_0;
	pin E2 = IOB_W45_1;
	pin E3 = IOB_W48_0;
	pin E4 = IOB_W48_1;
	pin E5 = GND;
	pin E6 = IOB_N5_1;
	pin E7 = IOB_N5_0;
	pin E8 = NC;
	pin E9 = IOB_N11_0;
	pin E10 = IOB_N16_3;
	pin E11 = NC;
	pin E12 = IOB_N18_0;
	pin E13 = IOB_N22_2;
	pin E14 = IOB_N24_1;
	pin E15 = NC;
	pin E16 = IOB_N29_0;
	pin E17 = IOB_N32_3;
	pin E18 = IOB_N34_3;
	pin E19 = IOB_N37_0;
	pin E20 = IOB_N39_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E46_3;
	pin E24 = IOB_E46_2;
	pin E25 = IOB_E42_3;
	pin E26 = IOB_E44_2;
	pin F1 = IOB_W41_1;
	pin F2 = IOB_W43_1;
	pin F3 = IOB_W43_0;
	pin F4 = IOB_W48_3;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = DXN;
	pin F8 = NC;
	pin F9 = IOB_N12_3;
	pin F10 = IOB_N15_1;
	pin F11 = NC;
	pin F12 = IOB_N18_1;
	pin F13 = IOB_N22_3;
	pin F14 = IOB_N23_0;
	pin F15 = NC;
	pin F16 = NC;
	pin F17 = IOB_N32_2;
	pin F18 = NC;
	pin F19 = NC;
	pin F20 = IOB_N39_0;
	pin F21 = GND;
	pin F22 = TDO;
	pin F23 = IOB_E43_1;
	pin F24 = IOB_E43_0;
	pin F25 = IOB_E42_2;
	pin F26 = IOB_E40_3;
	pin G1 = IOB_W41_0;
	pin G2 = VCCO7;
	pin G3 = IOB_W42_2;
	pin G4 = IOB_W42_3;
	pin G5 = IOB_W48_2;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N4_0;
	pin G8 = NC;
	pin G9 = IOB_N12_2;
	pin G10 = IOB_N15_0;
	pin G11 = NC;
	pin G12 = IOB_N18_3;
	pin G13 = IOB_N21_3;
	pin G14 = IOB_N23_1;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = IOB_N31_0;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = IOB_E48_1;
	pin G21 = IOB_E45_1;
	pin G22 = IOB_E45_0;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = VCCO2;
	pin G26 = IOB_E40_2;
	pin H1 = IOB_W36_3;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = IOB_W39_1;
	pin H5 = IOB_W39_0;
	pin H6 = IOB_W44_2;
	pin H7 = IOB_W44_3;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = NC;
	pin H12 = IOB_N18_2;
	pin H13 = IOB_N21_2;
	pin H14 = IOB_N23_3;
	pin H15 = IOB_N23_2;
	pin H16 = IOB_N31_1;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E48_0;
	pin H21 = IOB_E41_0;
	pin H22 = IOB_E41_1;
	pin H23 = IOB_E39_1;
	pin H24 = IOB_E39_0;
	pin H25 = IOB_E37_1;
	pin H26 = IOB_E37_0;
	pin J1 = IOB_W32_3;
	pin J2 = IOB_W36_2;
	pin J3 = IOB_W37_0;
	pin J4 = IOB_W37_1;
	pin J5 = IOB_W38_2;
	pin J6 = IOB_W38_3;
	pin J7 = IOB_W40_3;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E38_2;
	pin J21 = IOB_E38_3;
	pin J22 = IOB_E36_3;
	pin J23 = IOB_E36_2;
	pin J24 = IOB_E33_1;
	pin J25 = IOB_E33_0;
	pin J26 = IOB_E31_1;
	pin K1 = IOB_W32_2;
	pin K2 = VCCO7;
	pin K3 = IOB_W33_0;
	pin K4 = IOB_W33_1;
	pin K5 = IOB_W34_2;
	pin K6 = IOB_W34_3;
	pin K7 = IOB_W40_2;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E34_3;
	pin K21 = IOB_E35_1;
	pin K22 = IOB_E35_0;
	pin K23 = IOB_E32_3;
	pin K24 = IOB_E32_2;
	pin K25 = VCCO2;
	pin K26 = IOB_E31_0;
	pin L1 = IOB_W29_0;
	pin L2 = IOB_W29_1;
	pin L3 = IOB_W31_0;
	pin L4 = IOB_W31_1;
	pin L5 = IOB_W30_2;
	pin L6 = IOB_W30_3;
	pin L7 = IOB_W35_1;
	pin L8 = IOB_W35_0;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = NC;
	pin L20 = IOB_E34_2;
	pin L21 = IOB_E30_2;
	pin L22 = IOB_E30_3;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = IOB_E29_1;
	pin L26 = IOB_E29_0;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = NC;
	pin M20 = IOB_E27_1;
	pin M21 = NC;
	pin M22 = NC;
	pin M23 = NC;
	pin M24 = NC;
	pin M25 = IOB_E28_3;
	pin M26 = IOB_E28_2;
	pin N1 = IOB_W25_1;
	pin N2 = GND;
	pin N3 = VCCAUX;
	pin N4 = IOB_W26_2;
	pin N5 = IOB_W26_3;
	pin N6 = IOB_W27_0;
	pin N7 = IOB_W27_1;
	pin N8 = IOB_W28_3;
	pin N9 = VCCO7;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO2;
	pin N19 = IOB_E22_2;
	pin N20 = IOB_E27_0;
	pin N21 = IOB_E26_2;
	pin N22 = IOB_E26_3;
	pin N23 = IOB_E25_0;
	pin N24 = IOB_E25_1;
	pin N25 = GND;
	pin N26 = IOB_E24_3;
	pin P1 = IOB_W25_0;
	pin P2 = GND;
	pin P3 = IOB_W24_3;
	pin P4 = IOB_W24_2;
	pin P5 = IOB_W23_1;
	pin P6 = IOB_W23_0;
	pin P7 = IOB_W22_3;
	pin P8 = IOB_W28_2;
	pin P9 = VCCO6;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO3;
	pin P19 = IOB_E22_3;
	pin P20 = IOB_E21_0;
	pin P21 = IOB_E21_1;
	pin P22 = IOB_E23_0;
	pin P23 = IOB_E23_1;
	pin P24 = VCCAUX;
	pin P25 = GND;
	pin P26 = IOB_E24_2;
	pin R1 = IOB_W21_1;
	pin R2 = IOB_W21_0;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = IOB_W22_2;
	pin R8 = IOB_W20_3;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = NC;
	pin R20 = NC;
	pin R21 = NC;
	pin R22 = NC;
	pin R23 = NC;
	pin R24 = NC;
	pin R25 = NC;
	pin R26 = NC;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = IOB_W19_0;
	pin T6 = IOB_W19_1;
	pin T7 = IOB_W16_3;
	pin T8 = IOB_W20_2;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E19_0;
	pin T20 = IOB_E19_1;
	pin T21 = IOB_E17_0;
	pin T22 = IOB_E17_1;
	pin T23 = IOB_E18_2;
	pin T24 = IOB_E18_3;
	pin T25 = IOB_E20_2;
	pin T26 = IOB_E20_3;
	pin U1 = IOB_W15_1;
	pin U2 = VCCO6;
	pin U3 = IOB_W17_1;
	pin U4 = IOB_W17_0;
	pin U5 = IOB_W18_3;
	pin U6 = IOB_W18_2;
	pin U7 = IOB_W16_2;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E10_3;
	pin U21 = IOB_E14_2;
	pin U22 = IOB_E14_3;
	pin U23 = IOB_E15_0;
	pin U24 = IOB_E15_1;
	pin U25 = VCCO3;
	pin U26 = IOB_E16_3;
	pin V1 = IOB_W15_0;
	pin V2 = IOB_W14_3;
	pin V3 = IOB_W14_2;
	pin V4 = IOB_W13_1;
	pin V5 = IOB_W13_0;
	pin V6 = IOB_W12_2;
	pin V7 = IOB_W12_3;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E10_2;
	pin V21 = NC;
	pin V22 = IOB_E12_2;
	pin V23 = IOB_E12_3;
	pin V24 = IOB_E13_0;
	pin V25 = IOB_E13_1;
	pin V26 = IOB_E16_2;
	pin W1 = IOB_W11_1;
	pin W2 = IOB_W10_2;
	pin W3 = IOB_W10_3;
	pin W4 = IOB_W9_1;
	pin W5 = IOB_W9_0;
	pin W6 = IOB_W7_0;
	pin W7 = IOB_W7_1;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S16_1;
	pin W12 = IOB_S21_0;
	pin W13 = IOB_S21_1;
	pin W14 = IOB_S24_3;
	pin W15 = IOB_S27_3;
	pin W16 = IOB_S27_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_S40_1;
	pin W21 = NC;
	pin W22 = IOB_E6_3;
	pin W23 = IOB_E6_2;
	pin W24 = IOB_E9_0;
	pin W25 = IOB_E9_1;
	pin W26 = IOB_E11_1;
	pin Y1 = IOB_W11_0;
	pin Y2 = VCCO6;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = IOB_W6_3;
	pin Y6 = IOB_W6_2;
	pin Y7 = IOB_S4_0;
	pin Y8 = IOB_S4_1;
	pin Y9 = NC;
	pin Y10 = IOB_S16_0;
	pin Y11 = IOB_S15_3;
	pin Y12 = NC;
	pin Y13 = IOB_S22_0;
	pin Y14 = IOB_S24_2;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S33_2;
	pin Y18 = IOB_S33_3;
	pin Y19 = IOB_S44_0;
	pin Y20 = IOB_S44_1;
	pin Y21 = IOB_S40_0;
	pin Y22 = IOB_E1_1;
	pin Y23 = IOB_E7_0;
	pin Y24 = IOB_E7_1;
	pin Y25 = VCCO3;
	pin Y26 = IOB_E11_0;
	pin AA1 = IOB_W8_3;
	pin AA2 = IOB_W8_2;
	pin AA3 = IOB_W5_1;
	pin AA4 = IOB_W5_0;
	pin AA5 = M1;
	pin AA6 = GND;
	pin AA7 = IOB_S2_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = NC;
	pin AA10 = IOB_S12_0;
	pin AA11 = IOB_S15_2;
	pin AA12 = NC;
	pin AA13 = IOB_S22_1;
	pin AA14 = IOB_S23_3;
	pin AA15 = NC;
	pin AA16 = NC;
	pin AA17 = IOB_S30_1;
	pin AA18 = IOB_S34_1;
	pin AA19 = NC;
	pin AA20 = IOB_S43_1;
	pin AA21 = GND;
	pin AA22 = IOB_E1_0;
	pin AA23 = IOB_E2_2;
	pin AA24 = IOB_E2_3;
	pin AA25 = IOB_E8_2;
	pin AA26 = IOB_E8_3;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = IOB_W1_3;
	pin AB4 = IOB_W1_2;
	pin AB5 = GND;
	pin AB6 = IOB_S1_1;
	pin AB7 = IOB_S2_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = NC;
	pin AB10 = IOB_S12_1;
	pin AB11 = IOB_S17_2;
	pin AB12 = NC;
	pin AB13 = IOB_S22_2;
	pin AB14 = IOB_S23_2;
	pin AB15 = IOB_S27_1;
	pin AB16 = NC;
	pin AB17 = IOB_S30_0;
	pin AB18 = IOB_S34_0;
	pin AB19 = NC;
	pin AB20 = IOB_S43_0;
	pin AB21 = CCLK;
	pin AB22 = GND;
	pin AB23 = IOB_E1_2;
	pin AB24 = IOB_E1_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = VCCAUX;
	pin AC4 = GND;
	pin AC5 = IOB_S1_0;
	pin AC6 = IOB_S1_2;
	pin AC7 = IOB_S7_3;
	pin AC8 = NC;
	pin AC9 = NC;
	pin AC10 = IOB_S11_2;
	pin AC11 = IOB_S17_3;
	pin AC12 = NC;
	pin AC13 = IOB_S22_3;
	pin AC14 = IOB_S23_1;
	pin AC15 = IOB_S27_0;
	pin AC16 = NC;
	pin AC17 = IOB_S29_3;
	pin AC18 = IOB_S32_1;
	pin AC19 = NC;
	pin AC20 = NC;
	pin AC21 = IOB_S44_2;
	pin AC22 = IOB_S41_3;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = IOB_E4_2;
	pin AC26 = IOB_E4_3;
	pin AD1 = IOB_W2_3;
	pin AD2 = IOB_W2_2;
	pin AD3 = GND;
	pin AD4 = M0;
	pin AD5 = M2;
	pin AD6 = IOB_S1_3;
	pin AD7 = IOB_S7_2;
	pin AD8 = NC;
	pin AD9 = IOB_S13_2;
	pin AD10 = IOB_S11_3;
	pin AD11 = NC;
	pin AD12 = IOB_S18_0;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S23_0;
	pin AD15 = IOB_S26_1;
	pin AD16 = NC;
	pin AD17 = IOB_S29_2;
	pin AD18 = IOB_S32_0;
	pin AD19 = NC;
	pin AD20 = NC;
	pin AD21 = IOB_S44_3;
	pin AD22 = DONE;
	pin AD23 = PWRDWN_B;
	pin AD24 = GND;
	pin AD25 = IOB_E3_0;
	pin AD26 = IOB_E3_1;
	pin AE1 = IOB_W1_1;
	pin AE2 = GND;
	pin AE3 = IOB_S4_2;
	pin AE4 = IOB_S5_2;
	pin AE5 = IOB_S6_0;
	pin AE6 = IOB_S9_2;
	pin AE7 = VCCO5;
	pin AE8 = IOB_S10_1;
	pin AE9 = IOB_S13_3;
	pin AE10 = VCCO5;
	pin AE11 = NC;
	pin AE12 = IOB_S18_1;
	pin AE13 = GND;
	pin AE14 = GND;
	pin AE15 = IOB_S26_0;
	pin AE16 = NC;
	pin AE17 = VCCO4;
	pin AE18 = IOB_S31_3;
	pin AE19 = IOB_S35_3;
	pin AE20 = VCCO4;
	pin AE21 = IOB_S41_2;
	pin AE22 = IOB_S37_3;
	pin AE23 = IOB_S38_1;
	pin AE24 = IOB_S39_3;
	pin AE25 = GND;
	pin AE26 = IOB_S41_1;
	pin AF1 = GND;
	pin AF2 = IOB_W1_0;
	pin AF3 = IOB_S4_3;
	pin AF4 = IOB_S5_3;
	pin AF5 = IOB_S6_1;
	pin AF6 = IOB_S9_3;
	pin AF7 = IOB_S10_0;
	pin AF8 = IOB_S14_0;
	pin AF9 = IOB_S14_1;
	pin AF10 = NC;
	pin AF11 = NC;
	pin AF12 = IOB_S18_2;
	pin AF13 = IOB_S18_3;
	pin AF14 = IOB_S19_2;
	pin AF15 = IOB_S19_3;
	pin AF16 = IOB_S28_0;
	pin AF17 = IOB_S28_1;
	pin AF18 = IOB_S31_2;
	pin AF19 = IOB_S35_2;
	pin AF20 = IOB_S36_0;
	pin AF21 = IOB_S36_1;
	pin AF22 = IOB_S37_2;
	pin AF23 = IOB_S38_0;
	pin AF24 = IOB_S39_2;
	pin AF25 = IOB_S41_0;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S18_0;
	vref IOB_S21_0;
	vref IOB_S24_3;
	vref IOB_S27_3;
	vref IOB_S30_0;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N18_3;
	vref IOB_N21_3;
	vref IOB_N24_0;
	vref IOB_N27_0;
	vref IOB_N30_3;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
}

// xc2v2000-bf957
bond BOND16 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N46_2;
	pin A5 = IOB_N46_3;
	pin A6 = IOB_N45_0;
	pin A7 = IOB_N45_1;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = IOB_N41_2;
	pin A11 = IOB_N41_3;
	pin A12 = IOB_N35_2;
	pin A13 = IOB_N35_3;
	pin A14 = IOB_N28_0;
	pin A15 = IOB_N28_1;
	pin A16 = GND;
	pin A17 = IOB_N26_0;
	pin A18 = IOB_N26_1;
	pin A19 = IOB_N20_2;
	pin A20 = IOB_N20_3;
	pin A21 = IOB_N16_2;
	pin A22 = IOB_N16_3;
	pin A23 = IOB_N12_2;
	pin A24 = IOB_N12_3;
	pin A25 = NC;
	pin A26 = NC;
	pin A27 = IOB_N5_0;
	pin A28 = IOB_N5_1;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N52_0;
	pin B4 = NC;
	pin B5 = IOB_N52_1;
	pin B6 = IOB_N47_1;
	pin B7 = IOB_N43_0;
	pin B8 = GND;
	pin B9 = IOB_N43_1;
	pin B10 = IOB_N39_0;
	pin B11 = IOB_N39_1;
	pin B12 = IOB_N37_2;
	pin B13 = IOB_N37_3;
	pin B14 = IOB_N31_0;
	pin B15 = IOB_N31_1;
	pin B16 = VCCAUX;
	pin B17 = IOB_N23_0;
	pin B18 = IOB_N23_1;
	pin B19 = IOB_N18_2;
	pin B20 = IOB_N18_3;
	pin B21 = IOB_N13_0;
	pin B22 = IOB_N13_1;
	pin B23 = NC;
	pin B24 = GND;
	pin B25 = NC;
	pin B26 = IOB_N7_0;
	pin B27 = IOB_N7_1;
	pin B28 = DXP;
	pin B29 = IOB_N2_1;
	pin B30 = GND;
	pin B31 = GND;
	pin C1 = GND;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = TDO;
	pin C5 = IOB_N47_0;
	pin C6 = IOB_N48_3;
	pin C7 = VCCO1;
	pin C8 = NC;
	pin C9 = NC;
	pin C10 = IOB_N43_2;
	pin C11 = IOB_N43_3;
	pin C12 = IOB_N37_0;
	pin C13 = IOB_N37_1;
	pin C14 = VCCO1;
	pin C15 = IOB_N27_2;
	pin C16 = IOB_N27_3;
	pin C17 = IOB_N21_0;
	pin C18 = VCCO0;
	pin C19 = IOB_N21_1;
	pin C20 = IOB_N17_0;
	pin C21 = IOB_N17_1;
	pin C22 = IOB_N10_2;
	pin C23 = IOB_N10_3;
	pin C24 = IOB_N8_0;
	pin C25 = VCCO0;
	pin C26 = IOB_N8_1;
	pin C27 = IOB_N2_0;
	pin C28 = TDI;
	pin C29 = GND;
	pin C30 = VCCAUX;
	pin C31 = GND;
	pin D1 = IOB_E51_1;
	pin D2 = IOB_E54_1;
	pin D3 = IOB_E55_1;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N48_2;
	pin D7 = IOB_N49_1;
	pin D8 = NC;
	pin D9 = NC;
	pin D10 = GND;
	pin D11 = IOB_N39_2;
	pin D12 = IOB_N39_3;
	pin D13 = IOB_N33_0;
	pin D14 = IOB_N33_1;
	pin D15 = IOB_N32_3;
	pin D16 = GND;
	pin D17 = IOB_N19_0;
	pin D18 = IOB_N20_0;
	pin D19 = IOB_N20_1;
	pin D20 = IOB_N14_2;
	pin D21 = IOB_N14_3;
	pin D22 = GND;
	pin D23 = IOB_N9_0;
	pin D24 = IOB_N9_1;
	pin D25 = IOB_N4_0;
	pin D26 = IOB_N4_1;
	pin D27 = PROG_B;
	pin D28 = GND;
	pin D29 = IOB_W56_3;
	pin D30 = IOB_W56_2;
	pin D31 = IOB_W52_3;
	pin E1 = IOB_E51_0;
	pin E2 = IOB_E50_1;
	pin E3 = IOB_E54_0;
	pin E4 = IOB_E55_0;
	pin E5 = GND;
	pin E6 = IOB_N49_0;
	pin E7 = IOB_N51_2;
	pin E8 = IOB_N51_3;
	pin E9 = IOB_N44_2;
	pin E10 = IOB_N44_3;
	pin E11 = IOB_N40_2;
	pin E12 = IOB_N40_3;
	pin E13 = IOB_N34_2;
	pin E14 = IOB_N34_3;
	pin E15 = IOB_N32_2;
	pin E16 = IOB_N26_2;
	pin E17 = IOB_N26_3;
	pin E18 = IOB_N19_1;
	pin E19 = IOB_N12_0;
	pin E20 = IOB_N12_1;
	pin E21 = IOB_N10_0;
	pin E22 = IOB_N10_1;
	pin E23 = NC;
	pin E24 = NC;
	pin E25 = IOB_N1_0;
	pin E26 = HSWAP_EN;
	pin E27 = GND;
	pin E28 = IOB_W53_1;
	pin E29 = IOB_W54_3;
	pin E30 = IOB_W49_1;
	pin E31 = IOB_W52_2;
	pin F1 = IOB_E48_3;
	pin F2 = IOB_E50_0;
	pin F3 = IOB_E53_0;
	pin F4 = IOB_E53_1;
	pin F5 = IOB_E56_3;
	pin F6 = GND;
	pin F7 = IOB_N52_2;
	pin F8 = IOB_N52_3;
	pin F9 = NC;
	pin F10 = VCCO1;
	pin F11 = NC;
	pin F12 = IOB_N35_0;
	pin F13 = IOB_N35_1;
	pin F14 = IOB_N30_2;
	pin F15 = IOB_N30_3;
	pin F16 = IOB_N22_0;
	pin F17 = IOB_N22_1;
	pin F18 = IOB_N15_0;
	pin F19 = IOB_N15_1;
	pin F20 = IOB_N11_0;
	pin F21 = IOB_N11_1;
	pin F22 = VCCO0;
	pin F23 = IOB_N4_2;
	pin F24 = IOB_N4_3;
	pin F25 = DXN;
	pin F26 = GND;
	pin F27 = IOB_W56_1;
	pin F28 = IOB_W53_0;
	pin F29 = IOB_W54_2;
	pin F30 = IOB_W49_0;
	pin F31 = NC;
	pin G1 = IOB_E48_2;
	pin G2 = IOB_E47_1;
	pin G3 = VCCO2;
	pin G4 = IOB_E56_2;
	pin G5 = IOB_E50_3;
	pin G6 = IOB_E56_1;
	pin G7 = GND;
	pin G8 = IOB_N49_2;
	pin G9 = IOB_N47_2;
	pin G10 = IOB_N47_3;
	pin G11 = IOB_N41_0;
	pin G12 = IOB_N41_1;
	pin G13 = GND;
	pin G14 = IOB_N31_2;
	pin G15 = IOB_N31_3;
	pin G16 = GND;
	pin G17 = IOB_N18_0;
	pin G18 = IOB_N18_1;
	pin G19 = GND;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = IOB_N6_0;
	pin G23 = IOB_N6_1;
	pin G24 = IOB_N1_1;
	pin G25 = GND;
	pin G26 = IOB_W56_0;
	pin G27 = IOB_W51_1;
	pin G28 = IOB_W50_3;
	pin G29 = VCCO7;
	pin G30 = IOB_W48_1;
	pin G31 = NC;
	pin H1 = IOB_E44_3;
	pin H2 = GND;
	pin H3 = IOB_E46_3;
	pin H4 = IOB_E49_1;
	pin H5 = IOB_E50_2;
	pin H6 = IOB_E56_0;
	pin H7 = IOB_E52_1;
	pin H8 = GND;
	pin H9 = IOB_N49_3;
	pin H10 = IOB_N45_2;
	pin H11 = IOB_N45_3;
	pin H12 = IOB_N38_2;
	pin H13 = IOB_N38_3;
	pin H14 = VCCO1;
	pin H15 = IOB_N27_0;
	pin H16 = IOB_N27_1;
	pin H17 = IOB_N16_0;
	pin H18 = VCCO0;
	pin H19 = IOB_N16_1;
	pin H20 = NC;
	pin H21 = NC;
	pin H22 = IOB_N1_2;
	pin H23 = IOB_N1_3;
	pin H24 = GND;
	pin H25 = IOB_W55_1;
	pin H26 = IOB_W55_0;
	pin H27 = IOB_W51_0;
	pin H28 = IOB_W50_2;
	pin H29 = IOB_W46_3;
	pin H30 = GND;
	pin H31 = IOB_W46_1;
	pin J1 = IOB_E44_2;
	pin J2 = IOB_E47_0;
	pin J3 = IOB_E46_2;
	pin J4 = IOB_E49_0;
	pin J5 = IOB_E45_1;
	pin J6 = IOB_E46_1;
	pin J7 = NC;
	pin J8 = IOB_E52_0;
	pin J9 = GND;
	pin J10 = TMS;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = IOB_N36_2;
	pin J14 = IOB_N36_3;
	pin J15 = IOB_N33_3;
	pin J16 = IOB_N25_2;
	pin J17 = IOB_N25_3;
	pin J18 = IOB_N22_2;
	pin J19 = IOB_N14_0;
	pin J20 = IOB_N14_1;
	pin J21 = IOB_N6_2;
	pin J22 = IOB_N6_3;
	pin J23 = GND;
	pin J24 = IOB_W52_1;
	pin J25 = IOB_W50_1;
	pin J26 = IOB_W45_1;
	pin J27 = IOB_W48_3;
	pin J28 = IOB_W42_3;
	pin J29 = IOB_W46_2;
	pin J30 = IOB_W48_0;
	pin J31 = IOB_W46_0;
	pin K1 = IOB_E38_3;
	pin K2 = IOB_E40_3;
	pin K3 = IOB_E42_3;
	pin K4 = GND;
	pin K5 = IOB_E45_0;
	pin K6 = VCCO2;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = IOB_E54_2;
	pin K10 = IOB_E54_3;
	pin K11 = TCK;
	pin K12 = IOB_N42_2;
	pin K13 = IOB_N42_3;
	pin K14 = IOB_N33_2;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_N22_3;
	pin K19 = IOB_N8_2;
	pin K20 = IOB_N8_3;
	pin K21 = IOB_W54_1;
	pin K22 = IOB_W54_0;
	pin K23 = NC;
	pin K24 = IOB_W52_0;
	pin K25 = IOB_W50_0;
	pin K26 = VCCO7;
	pin K27 = IOB_W48_2;
	pin K28 = GND;
	pin K29 = IOB_W44_1;
	pin K30 = IOB_W42_1;
	pin K31 = IOB_W40_1;
	pin L1 = IOB_E38_2;
	pin L2 = IOB_E40_2;
	pin L3 = IOB_E42_2;
	pin L4 = IOB_E39_1;
	pin L5 = IOB_E41_1;
	pin L6 = IOB_E46_0;
	pin L7 = IOB_E43_1;
	pin L8 = NC;
	pin L9 = IOB_E48_1;
	pin L10 = IOB_E52_3;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = VCCINT;
	pin L17 = VCCO0;
	pin L18 = VCCO0;
	pin L19 = VCCO0;
	pin L20 = VCCO0;
	pin L21 = VCCINT;
	pin L22 = IOB_W47_1;
	pin L23 = NC;
	pin L24 = IOB_W43_1;
	pin L25 = IOB_W44_3;
	pin L26 = IOB_W45_0;
	pin L27 = IOB_W40_3;
	pin L28 = IOB_W42_2;
	pin L29 = IOB_W44_0;
	pin L30 = IOB_W42_0;
	pin L31 = IOB_W40_0;
	pin M1 = IOB_E34_3;
	pin M2 = IOB_E35_1;
	pin M3 = IOB_E36_3;
	pin M4 = IOB_E39_0;
	pin M5 = IOB_E41_0;
	pin M6 = IOB_E40_1;
	pin M7 = IOB_E43_0;
	pin M8 = IOB_E42_1;
	pin M9 = IOB_E48_0;
	pin M10 = IOB_E52_2;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCINT;
	pin M17 = VCCO0;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = IOB_W47_0;
	pin M23 = IOB_W41_1;
	pin M24 = IOB_W43_0;
	pin M25 = IOB_W44_2;
	pin M26 = IOB_W39_1;
	pin M27 = IOB_W40_2;
	pin M28 = IOB_W38_3;
	pin M29 = IOB_W38_1;
	pin M30 = IOB_W36_1;
	pin M31 = IOB_W34_3;
	pin N1 = IOB_E34_2;
	pin N2 = IOB_E35_0;
	pin N3 = IOB_E36_2;
	pin N4 = IOB_E33_1;
	pin N5 = IOB_E37_1;
	pin N6 = IOB_E40_0;
	pin N7 = GND;
	pin N8 = IOB_E42_0;
	pin N9 = IOB_E38_1;
	pin N10 = IOB_E44_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCO7;
	pin N21 = VCCO7;
	pin N22 = IOB_W37_1;
	pin N23 = IOB_W41_0;
	pin N24 = IOB_W30_1;
	pin N25 = GND;
	pin N26 = IOB_W39_0;
	pin N27 = IOB_W36_3;
	pin N28 = IOB_W38_2;
	pin N29 = IOB_W38_0;
	pin N30 = IOB_W36_0;
	pin N31 = IOB_W34_2;
	pin P1 = IOB_E30_1;
	pin P2 = IOB_E31_1;
	pin P3 = VCCO2;
	pin P4 = IOB_E33_0;
	pin P5 = IOB_E37_0;
	pin P6 = IOB_E32_1;
	pin P7 = IOB_E34_1;
	pin P8 = VCCO2;
	pin P9 = IOB_E38_0;
	pin P10 = IOB_E44_0;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO7;
	pin P21 = VCCO7;
	pin P22 = IOB_W37_0;
	pin P23 = IOB_W35_1;
	pin P24 = VCCO7;
	pin P25 = IOB_W33_1;
	pin P26 = IOB_W32_1;
	pin P27 = IOB_W36_2;
	pin P28 = IOB_W34_1;
	pin P29 = VCCO7;
	pin P30 = IOB_W32_3;
	pin P31 = IOB_W31_1;
	pin R1 = IOB_E30_0;
	pin R2 = IOB_E31_0;
	pin R3 = IOB_E29_0;
	pin R4 = IOB_E29_1;
	pin R5 = IOB_E30_3;
	pin R6 = IOB_E32_0;
	pin R7 = IOB_E34_0;
	pin R8 = IOB_E36_1;
	pin R9 = IOB_E36_0;
	pin R10 = VCCINT;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCO7;
	pin R21 = VCCO7;
	pin R22 = VCCINT;
	pin R23 = IOB_W35_0;
	pin R24 = IOB_W30_0;
	pin R25 = IOB_W33_0;
	pin R26 = IOB_W32_0;
	pin R27 = IOB_W29_1;
	pin R28 = IOB_W34_0;
	pin R29 = IOB_W30_3;
	pin R30 = IOB_W32_2;
	pin R31 = IOB_W31_0;
	pin T1 = GND;
	pin T2 = VCCAUX;
	pin T3 = IOB_E27_1;
	pin T4 = GND;
	pin T5 = IOB_E30_2;
	pin T6 = IOB_E28_3;
	pin T7 = GND;
	pin T8 = IOB_E32_3;
	pin T9 = IOB_E32_2;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = IOB_W25_1;
	pin T24 = IOB_W27_1;
	pin T25 = GND;
	pin T26 = IOB_W25_3;
	pin T27 = IOB_W29_0;
	pin T28 = GND;
	pin T29 = IOB_W30_2;
	pin T30 = VCCAUX;
	pin T31 = GND;
	pin U1 = IOB_E26_3;
	pin U2 = IOB_E25_1;
	pin U3 = IOB_E27_0;
	pin U4 = IOB_E23_3;
	pin U5 = IOB_E28_2;
	pin U6 = IOB_E27_3;
	pin U7 = IOB_E24_3;
	pin U8 = IOB_E25_3;
	pin U9 = IOB_E18_3;
	pin U10 = VCCINT;
	pin U11 = VCCO3;
	pin U12 = VCCO3;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO6;
	pin U21 = VCCO6;
	pin U22 = VCCINT;
	pin U23 = IOB_W25_0;
	pin U24 = IOB_W27_0;
	pin U25 = IOB_W20_3;
	pin U26 = IOB_W25_2;
	pin U27 = IOB_W23_3;
	pin U28 = IOB_W26_3;
	pin U29 = IOB_W24_3;
	pin U30 = IOB_W27_3;
	pin U31 = IOB_W28_3;
	pin V1 = IOB_E26_2;
	pin V2 = IOB_E25_0;
	pin V3 = VCCO3;
	pin V4 = IOB_E23_2;
	pin V5 = IOB_E22_3;
	pin V6 = IOB_E27_2;
	pin V7 = IOB_E24_2;
	pin V8 = VCCO3;
	pin V9 = IOB_E18_2;
	pin V10 = IOB_E14_3;
	pin V11 = VCCO3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO6;
	pin V21 = VCCO6;
	pin V22 = IOB_W15_3;
	pin V23 = IOB_W21_3;
	pin V24 = VCCO6;
	pin V25 = IOB_W20_2;
	pin V26 = IOB_W17_3;
	pin V27 = IOB_W23_2;
	pin V28 = IOB_W26_2;
	pin V29 = VCCO6;
	pin V30 = IOB_W27_2;
	pin V31 = IOB_W28_2;
	pin W1 = IOB_E23_1;
	pin W2 = IOB_E21_3;
	pin W3 = IOB_E19_3;
	pin W4 = IOB_E19_1;
	pin W5 = IOB_E22_2;
	pin W6 = IOB_E21_1;
	pin W7 = GND;
	pin W8 = IOB_E25_2;
	pin W9 = IOB_E12_3;
	pin W10 = IOB_E14_2;
	pin W11 = VCCO3;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO6;
	pin W21 = VCCO6;
	pin W22 = IOB_W15_2;
	pin W23 = IOB_W21_2;
	pin W24 = IOB_W19_3;
	pin W25 = GND;
	pin W26 = IOB_W17_2;
	pin W27 = IOB_W16_3;
	pin W28 = IOB_W21_1;
	pin W29 = IOB_W24_2;
	pin W30 = IOB_W22_3;
	pin W31 = IOB_W23_1;
	pin Y1 = IOB_E23_0;
	pin Y2 = IOB_E21_2;
	pin Y3 = IOB_E19_2;
	pin Y4 = IOB_E19_0;
	pin Y5 = IOB_E20_3;
	pin Y6 = IOB_E21_0;
	pin Y7 = IOB_E17_1;
	pin Y8 = IOB_E10_3;
	pin Y9 = IOB_E12_2;
	pin Y10 = NC;
	pin Y11 = VCCO3;
	pin Y12 = VCCINT;
	pin Y13 = VCCO4;
	pin Y14 = VCCO4;
	pin Y15 = VCCO4;
	pin Y16 = VCCINT;
	pin Y17 = VCCO5;
	pin Y18 = VCCO5;
	pin Y19 = VCCO5;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W9_3;
	pin Y24 = IOB_W19_2;
	pin Y25 = IOB_W12_3;
	pin Y26 = IOB_W14_3;
	pin Y27 = IOB_W16_2;
	pin Y28 = IOB_W21_0;
	pin Y29 = IOB_W19_1;
	pin Y30 = IOB_W22_2;
	pin Y31 = IOB_W23_0;
	pin AA1 = IOB_E17_3;
	pin AA2 = IOB_E15_3;
	pin AA3 = IOB_E13_3;
	pin AA4 = IOB_E15_1;
	pin AA5 = IOB_E20_2;
	pin AA6 = IOB_E16_3;
	pin AA7 = IOB_E17_0;
	pin AA8 = IOB_E10_2;
	pin AA9 = IOB_E7_3;
	pin AA10 = NC;
	pin AA11 = VCCINT;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCINT;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = IOB_W5_0;
	pin AA23 = IOB_W9_2;
	pin AA24 = NC;
	pin AA25 = IOB_W12_2;
	pin AA26 = IOB_W14_2;
	pin AA27 = IOB_W13_3;
	pin AA28 = IOB_W11_1;
	pin AA29 = IOB_W19_0;
	pin AA30 = IOB_W17_1;
	pin AA31 = IOB_W18_3;
	pin AB1 = IOB_E17_2;
	pin AB2 = IOB_E15_2;
	pin AB3 = IOB_E13_2;
	pin AB4 = GND;
	pin AB5 = IOB_E13_1;
	pin AB6 = VCCO3;
	pin AB7 = IOB_E9_1;
	pin AB8 = IOB_E5_3;
	pin AB9 = IOB_E7_2;
	pin AB10 = IOB_E3_3;
	pin AB11 = IOB_E3_2;
	pin AB12 = IOB_S45_3;
	pin AB13 = IOB_S45_2;
	pin AB14 = IOB_S33_3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = VCCINT;
	pin AB18 = IOB_S20_2;
	pin AB19 = IOB_S12_3;
	pin AB20 = IOB_S12_2;
	pin AB21 = IOB_S6_3;
	pin AB22 = IOB_W3_0;
	pin AB23 = IOB_W3_1;
	pin AB24 = NC;
	pin AB25 = NC;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W13_2;
	pin AB28 = GND;
	pin AB29 = IOB_W13_1;
	pin AB30 = IOB_W17_0;
	pin AB31 = IOB_W18_2;
	pin AC1 = IOB_E11_3;
	pin AC2 = IOB_E9_3;
	pin AC3 = IOB_E11_1;
	pin AC4 = IOB_E15_0;
	pin AC5 = IOB_E13_0;
	pin AC6 = IOB_E16_2;
	pin AC7 = IOB_E9_0;
	pin AC8 = IOB_E5_2;
	pin AC9 = GND;
	pin AC10 = IOB_S47_3;
	pin AC11 = IOB_S47_2;
	pin AC12 = IOB_S39_3;
	pin AC13 = IOB_S39_2;
	pin AC14 = IOB_S33_2;
	pin AC15 = IOB_S31_3;
	pin AC16 = IOB_S31_2;
	pin AC17 = IOB_S20_3;
	pin AC18 = IOB_S18_3;
	pin AC19 = IOB_S18_2;
	pin AC20 = NC;
	pin AC21 = NC;
	pin AC22 = IOB_S6_2;
	pin AC23 = GND;
	pin AC24 = IOB_W5_3;
	pin AC25 = NC;
	pin AC26 = IOB_W7_1;
	pin AC27 = IOB_W11_3;
	pin AC28 = IOB_W11_0;
	pin AC29 = IOB_W13_0;
	pin AC30 = IOB_W10_3;
	pin AC31 = IOB_W15_1;
	pin AD1 = IOB_E11_2;
	pin AD2 = GND;
	pin AD3 = IOB_E11_0;
	pin AD4 = IOB_E7_1;
	pin AD5 = IOB_E6_3;
	pin AD6 = IOB_E2_3;
	pin AD7 = IOB_E2_2;
	pin AD8 = GND;
	pin AD9 = IOB_S52_3;
	pin AD10 = IOB_S52_2;
	pin AD11 = NC;
	pin AD12 = NC;
	pin AD13 = IOB_S37_3;
	pin AD14 = VCCO4;
	pin AD15 = IOB_S37_2;
	pin AD16 = IOB_S26_1;
	pin AD17 = IOB_S26_0;
	pin AD18 = VCCO5;
	pin AD19 = IOB_S14_3;
	pin AD20 = IOB_S14_2;
	pin AD21 = NC;
	pin AD22 = NC;
	pin AD23 = IOB_S4_3;
	pin AD24 = GND;
	pin AD25 = IOB_W5_2;
	pin AD26 = IOB_W7_0;
	pin AD27 = IOB_W11_2;
	pin AD28 = IOB_W8_3;
	pin AD29 = IOB_W7_3;
	pin AD30 = GND;
	pin AD31 = IOB_W15_0;
	pin AE1 = NC;
	pin AE2 = IOB_E9_2;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E7_0;
	pin AE5 = IOB_E6_2;
	pin AE6 = IOB_E1_3;
	pin AE7 = GND;
	pin AE8 = IOB_S49_3;
	pin AE9 = IOB_S47_1;
	pin AE10 = IOB_S47_0;
	pin AE11 = IOB_S43_3;
	pin AE12 = IOB_S43_2;
	pin AE13 = GND;
	pin AE14 = IOB_S35_3;
	pin AE15 = IOB_S35_2;
	pin AE16 = GND;
	pin AE17 = IOB_S22_3;
	pin AE18 = IOB_S22_2;
	pin AE19 = GND;
	pin AE20 = IOB_S10_3;
	pin AE21 = IOB_S10_2;
	pin AE22 = IOB_S8_3;
	pin AE23 = IOB_S8_2;
	pin AE24 = IOB_S4_2;
	pin AE25 = GND;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W8_2;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W10_2;
	pin AE31 = IOB_W9_1;
	pin AF1 = NC;
	pin AF2 = IOB_E8_3;
	pin AF3 = IOB_E3_1;
	pin AF4 = IOB_E4_3;
	pin AF5 = IOB_E1_2;
	pin AF6 = GND;
	pin AF7 = IOB_S52_1;
	pin AF8 = IOB_S49_2;
	pin AF9 = NC;
	pin AF10 = VCCO4;
	pin AF11 = NC;
	pin AF12 = IOB_S41_3;
	pin AF13 = IOB_S41_2;
	pin AF14 = IOB_S35_1;
	pin AF15 = IOB_S35_0;
	pin AF16 = IOB_S28_3;
	pin AF17 = IOB_S23_2;
	pin AF18 = IOB_S16_3;
	pin AF19 = IOB_S16_2;
	pin AF20 = IOB_S11_3;
	pin AF21 = IOB_S11_2;
	pin AF22 = VCCO5;
	pin AF23 = IOB_S2_3;
	pin AF24 = IOB_S2_2;
	pin AF25 = IOB_S1_2;
	pin AF26 = GND;
	pin AF27 = IOB_W1_0;
	pin AF28 = IOB_W1_1;
	pin AF29 = IOB_W7_2;
	pin AF30 = IOB_W6_3;
	pin AF31 = IOB_W9_0;
	pin AG1 = IOB_E5_1;
	pin AG2 = IOB_E8_2;
	pin AG3 = IOB_E3_0;
	pin AG4 = IOB_E4_2;
	pin AG5 = GND;
	pin AG6 = DONE;
	pin AG7 = IOB_S52_0;
	pin AG8 = NC;
	pin AG9 = NC;
	pin AG10 = IOB_S43_1;
	pin AG11 = IOB_S43_0;
	pin AG12 = IOB_S39_1;
	pin AG13 = IOB_S39_0;
	pin AG14 = IOB_S31_1;
	pin AG15 = IOB_S31_0;
	pin AG16 = IOB_S28_2;
	pin AG17 = IOB_S23_3;
	pin AG18 = IOB_S17_3;
	pin AG19 = IOB_S17_2;
	pin AG20 = IOB_S13_3;
	pin AG21 = IOB_S13_2;
	pin AG22 = IOB_S9_3;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S7_2;
	pin AG26 = M2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_2;
	pin AG29 = IOB_W3_3;
	pin AG30 = IOB_W6_2;
	pin AG31 = IOB_W4_3;
	pin AH1 = IOB_E5_0;
	pin AH2 = IOB_E1_1;
	pin AH3 = IOB_E1_0;
	pin AH4 = GND;
	pin AH5 = PWRDWN_B;
	pin AH6 = IOB_S48_1;
	pin AH7 = IOB_S48_0;
	pin AH8 = NC;
	pin AH9 = NC;
	pin AH10 = GND;
	pin AH11 = IOB_S40_1;
	pin AH12 = IOB_S40_0;
	pin AH13 = IOB_S33_1;
	pin AH14 = IOB_S33_0;
	pin AH15 = IOB_S27_1;
	pin AH16 = GND;
	pin AH17 = IOB_S26_2;
	pin AH18 = IOB_S20_1;
	pin AH19 = IOB_S20_0;
	pin AH20 = IOB_S15_3;
	pin AH21 = IOB_S15_2;
	pin AH22 = GND;
	pin AH23 = NC;
	pin AH24 = NC;
	pin AH25 = IOB_S7_3;
	pin AH26 = IOB_S4_0;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AH31 = IOB_W4_2;
	pin AJ1 = GND;
	pin AJ2 = VCCAUX;
	pin AJ3 = GND;
	pin AJ4 = CCLK;
	pin AJ5 = IOB_S51_0;
	pin AJ6 = IOB_S45_1;
	pin AJ7 = VCCO4;
	pin AJ8 = IOB_S45_0;
	pin AJ9 = NC;
	pin AJ10 = NC;
	pin AJ11 = IOB_S37_1;
	pin AJ12 = IOB_S37_0;
	pin AJ13 = IOB_S32_1;
	pin AJ14 = VCCO4;
	pin AJ15 = IOB_S27_0;
	pin AJ16 = IOB_S26_3;
	pin AJ17 = IOB_S22_0;
	pin AJ18 = VCCO5;
	pin AJ19 = IOB_S18_1;
	pin AJ20 = IOB_S18_0;
	pin AJ21 = IOB_S12_1;
	pin AJ22 = IOB_S12_0;
	pin AJ23 = NC;
	pin AJ24 = NC;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S4_1;
	pin AJ27 = IOB_S5_2;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AJ31 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = IOB_S51_1;
	pin AK4 = IOB_S49_1;
	pin AK5 = IOB_S49_0;
	pin AK6 = IOB_S44_1;
	pin AK7 = IOB_S44_0;
	pin AK8 = GND;
	pin AK9 = IOB_S41_1;
	pin AK10 = IOB_S41_0;
	pin AK11 = IOB_S36_1;
	pin AK12 = IOB_S36_0;
	pin AK13 = IOB_S32_0;
	pin AK14 = IOB_S30_1;
	pin AK15 = IOB_S30_0;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S22_1;
	pin AK18 = IOB_S21_3;
	pin AK19 = IOB_S21_2;
	pin AK20 = IOB_S16_1;
	pin AK21 = IOB_S16_0;
	pin AK22 = IOB_S10_1;
	pin AK23 = IOB_S10_0;
	pin AK24 = GND;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S8_0;
	pin AK27 = IOB_S5_3;
	pin AK28 = IOB_S1_1;
	pin AK29 = IOB_S1_0;
	pin AK30 = GND;
	pin AK31 = GND;
	pin AL2 = GND;
	pin AL3 = GND;
	pin AL4 = IOB_S46_1;
	pin AL5 = IOB_S46_0;
	pin AL6 = NC;
	pin AL7 = NC;
	pin AL8 = IOB_S42_1;
	pin AL9 = IOB_S42_0;
	pin AL10 = IOB_S38_1;
	pin AL11 = IOB_S38_0;
	pin AL12 = IOB_S34_1;
	pin AL13 = IOB_S34_0;
	pin AL14 = IOB_S27_3;
	pin AL15 = IOB_S27_2;
	pin AL16 = GND;
	pin AL17 = IOB_S25_1;
	pin AL18 = IOB_S25_0;
	pin AL19 = IOB_S19_3;
	pin AL20 = IOB_S19_2;
	pin AL21 = IOB_S14_1;
	pin AL22 = IOB_S14_0;
	pin AL23 = NC;
	pin AL24 = NC;
	pin AL25 = NC;
	pin AL26 = NC;
	pin AL27 = IOB_S6_1;
	pin AL28 = IOB_S6_0;
	pin AL29 = GND;
	pin AL30 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S22_0;
	vref IOB_S25_0;
	vref IOB_S28_3;
	vref IOB_S31_3;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S42_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N22_3;
	vref IOB_N25_3;
	vref IOB_N28_0;
	vref IOB_N31_0;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N42_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
}

// xc2v2000-bg575
bond BOND17 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N5_1;
	pin A6 = IOB_N5_0;
	pin A7 = GND;
	pin A8 = IOB_N14_3;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N17_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N27_3;
	pin A14 = IOB_N27_2;
	pin A15 = IOB_N36_3;
	pin A16 = IOB_N36_2;
	pin A17 = IOB_N43_1;
	pin A18 = GND;
	pin A19 = IOB_N43_0;
	pin A20 = IOB_N47_1;
	pin A21 = IOB_N47_0;
	pin A22 = NC;
	pin A23 = GND;
	pin A24 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = VCCAUX;
	pin B4 = DXN;
	pin B5 = IOB_N6_3;
	pin B6 = IOB_N6_2;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N11_0;
	pin B9 = IOB_N15_0;
	pin B10 = IOB_N18_2;
	pin B11 = VCCO0;
	pin B12 = IOB_N23_0;
	pin B13 = IOB_N27_1;
	pin B14 = VCCO1;
	pin B15 = IOB_N37_1;
	pin B16 = IOB_N40_3;
	pin B17 = IOB_N44_3;
	pin B18 = IOB_N44_2;
	pin B19 = IOB_N48_3;
	pin B20 = IOB_N48_2;
	pin B21 = VCCBATT;
	pin B22 = VCCAUX;
	pin B23 = GND;
	pin B24 = GND;
	pin C1 = PROG_B;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = IOB_N1_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N12_2;
	pin C9 = IOB_N15_1;
	pin C10 = IOB_N18_3;
	pin C11 = IOB_N22_2;
	pin C12 = IOB_N23_1;
	pin C13 = IOB_N27_0;
	pin C14 = IOB_N31_1;
	pin C15 = IOB_N37_0;
	pin C16 = IOB_N40_2;
	pin C17 = IOB_N45_1;
	pin C18 = IOB_N49_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N49_1;
	pin C21 = TMS;
	pin C22 = GND;
	pin C23 = TCK;
	pin C24 = TDO;
	pin D1 = TDI;
	pin D2 = IOB_W53_0;
	pin D3 = IOB_W53_1;
	pin D4 = GND;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N2_0;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N12_3;
	pin D9 = IOB_N13_0;
	pin D10 = GND;
	pin D11 = IOB_N22_3;
	pin D12 = IOB_N25_2;
	pin D13 = IOB_N28_1;
	pin D14 = IOB_N31_0;
	pin D15 = GND;
	pin D16 = IOB_N41_1;
	pin D17 = IOB_N45_0;
	pin D18 = IOB_N49_2;
	pin D19 = IOB_N51_3;
	pin D20 = IOB_N49_0;
	pin D21 = GND;
	pin D22 = IOB_E56_3;
	pin D23 = IOB_E56_2;
	pin D24 = IOB_E52_3;
	pin E1 = IOB_W52_2;
	pin E2 = IOB_W52_3;
	pin E3 = IOB_W54_2;
	pin E4 = IOB_W54_3;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N8_2;
	pin E9 = IOB_N13_1;
	pin E10 = IOB_N16_2;
	pin E11 = IOB_N22_0;
	pin E12 = IOB_N25_3;
	pin E13 = IOB_N28_0;
	pin E14 = IOB_N35_1;
	pin E15 = IOB_N38_3;
	pin E16 = IOB_N41_0;
	pin E17 = IOB_N46_2;
	pin E18 = IOB_N52_3;
	pin E19 = IOB_N51_2;
	pin E20 = GND;
	pin E21 = IOB_E56_1;
	pin E22 = IOB_E56_0;
	pin E23 = IOB_E52_2;
	pin E24 = IOB_E51_1;
	pin F1 = IOB_W45_0;
	pin F2 = IOB_W45_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W55_0;
	pin F5 = IOB_W55_1;
	pin F6 = GND;
	pin F7 = IOB_N4_3;
	pin F8 = IOB_N8_3;
	pin F9 = IOB_N9_0;
	pin F10 = IOB_N16_3;
	pin F11 = VCCO0;
	pin F12 = IOB_N26_2;
	pin F13 = IOB_N30_3;
	pin F14 = VCCO1;
	pin F15 = IOB_N38_2;
	pin F16 = IOB_N42_3;
	pin F17 = IOB_N46_3;
	pin F18 = IOB_N52_2;
	pin F19 = GND;
	pin F20 = IOB_E55_0;
	pin F21 = IOB_E55_1;
	pin F22 = VCCO2;
	pin F23 = IOB_E50_3;
	pin F24 = IOB_E51_0;
	pin G1 = GND;
	pin G2 = IOB_W46_3;
	pin G3 = IOB_W48_2;
	pin G4 = IOB_W48_3;
	pin G5 = IOB_W56_0;
	pin G6 = IOB_W56_1;
	pin G7 = GND;
	pin G8 = IOB_N4_1;
	pin G9 = IOB_N9_1;
	pin G10 = IOB_N10_3;
	pin G11 = IOB_N22_1;
	pin G12 = IOB_N26_3;
	pin G13 = IOB_N30_2;
	pin G14 = IOB_N35_0;
	pin G15 = IOB_N39_1;
	pin G16 = IOB_N42_2;
	pin G17 = IOB_N52_0;
	pin G18 = GND;
	pin G19 = IOB_E54_2;
	pin G20 = IOB_E54_3;
	pin G21 = IOB_E49_1;
	pin G22 = IOB_E49_0;
	pin G23 = IOB_E50_2;
	pin G24 = GND;
	pin H1 = IOB_W41_1;
	pin H2 = IOB_W46_2;
	pin H3 = IOB_W47_0;
	pin H4 = IOB_W47_1;
	pin H5 = IOB_W49_0;
	pin H6 = IOB_W49_1;
	pin H7 = IOB_W56_2;
	pin H8 = VCCINT;
	pin H9 = IOB_N4_0;
	pin H10 = IOB_N10_2;
	pin H11 = IOB_N26_1;
	pin H12 = IOB_N26_0;
	pin H13 = IOB_N31_3;
	pin H14 = IOB_N31_2;
	pin H15 = IOB_N39_0;
	pin H16 = IOB_N52_1;
	pin H17 = VCCINT;
	pin H18 = IOB_E53_1;
	pin H19 = IOB_E48_3;
	pin H20 = IOB_E48_2;
	pin H21 = IOB_E44_3;
	pin H22 = IOB_E44_2;
	pin H23 = IOB_E45_1;
	pin H24 = IOB_E45_0;
	pin J1 = IOB_W41_0;
	pin J2 = IOB_W42_2;
	pin J3 = IOB_W42_3;
	pin J4 = IOB_W43_0;
	pin J5 = IOB_W43_1;
	pin J6 = IOB_W50_2;
	pin J7 = IOB_W50_3;
	pin J8 = IOB_W56_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO1;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCINT;
	pin J17 = IOB_E53_0;
	pin J18 = IOB_E47_1;
	pin J19 = IOB_E47_0;
	pin J20 = IOB_E41_1;
	pin J21 = IOB_E41_0;
	pin J22 = IOB_E42_3;
	pin J23 = IOB_E42_2;
	pin J24 = IOB_E43_1;
	pin K1 = IOB_W37_1;
	pin K2 = IOB_W38_2;
	pin K3 = IOB_W38_3;
	pin K4 = GND;
	pin K5 = IOB_W44_2;
	pin K6 = IOB_W44_3;
	pin K7 = IOB_W51_0;
	pin K8 = IOB_W51_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCO2;
	pin K17 = IOB_E46_3;
	pin K18 = IOB_E46_2;
	pin K19 = IOB_E40_3;
	pin K20 = IOB_E40_2;
	pin K21 = GND;
	pin K22 = IOB_E37_1;
	pin K23 = IOB_E38_3;
	pin K24 = IOB_E43_0;
	pin L1 = IOB_W37_0;
	pin L2 = VCCO7;
	pin L3 = IOB_W39_0;
	pin L4 = IOB_W39_1;
	pin L5 = IOB_W40_2;
	pin L6 = VCCO7;
	pin L7 = IOB_W40_3;
	pin L8 = IOB_W36_3;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCO2;
	pin L17 = IOB_E39_1;
	pin L18 = IOB_E39_0;
	pin L19 = VCCO2;
	pin L20 = IOB_E36_2;
	pin L21 = IOB_E36_3;
	pin L22 = IOB_E37_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E38_2;
	pin M1 = IOB_W29_1;
	pin M2 = IOB_W30_2;
	pin M3 = IOB_W30_3;
	pin M4 = IOB_W31_0;
	pin M5 = IOB_W31_1;
	pin M6 = IOB_W32_2;
	pin M7 = IOB_W32_3;
	pin M8 = IOB_W36_2;
	pin M9 = VCCO7;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCO2;
	pin M17 = IOB_E29_1;
	pin M18 = IOB_E29_0;
	pin M19 = IOB_E30_3;
	pin M20 = IOB_E30_2;
	pin M21 = IOB_E31_1;
	pin M22 = IOB_E31_0;
	pin M23 = IOB_E32_3;
	pin M24 = VCCAUX;
	pin N1 = VCCAUX;
	pin N2 = IOB_W29_0;
	pin N3 = IOB_W26_3;
	pin N4 = IOB_W26_2;
	pin N5 = IOB_W27_1;
	pin N6 = IOB_W27_0;
	pin N7 = IOB_W28_3;
	pin N8 = IOB_W28_2;
	pin N9 = VCCO6;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCO3;
	pin N17 = IOB_E25_1;
	pin N18 = IOB_E26_2;
	pin N19 = IOB_E26_3;
	pin N20 = IOB_E27_1;
	pin N21 = IOB_E27_0;
	pin N22 = IOB_E28_2;
	pin N23 = IOB_E28_3;
	pin N24 = IOB_E32_2;
	pin P1 = IOB_W20_3;
	pin P2 = VCCO6;
	pin P3 = IOB_W21_1;
	pin P4 = IOB_W25_1;
	pin P5 = IOB_W25_0;
	pin P6 = VCCO6;
	pin P7 = IOB_W19_1;
	pin P8 = IOB_W19_0;
	pin P9 = VCCO6;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCO3;
	pin P17 = IOB_E25_0;
	pin P18 = IOB_E18_2;
	pin P19 = VCCO3;
	pin P20 = IOB_E18_3;
	pin P21 = IOB_E19_0;
	pin P22 = IOB_E19_1;
	pin P23 = VCCO3;
	pin P24 = IOB_E21_1;
	pin R1 = IOB_W15_1;
	pin R2 = IOB_W20_2;
	pin R3 = IOB_W21_0;
	pin R4 = GND;
	pin R5 = IOB_W18_3;
	pin R6 = IOB_W18_2;
	pin R7 = IOB_W12_3;
	pin R8 = IOB_W12_2;
	pin R9 = VCCO6;
	pin R10 = VCCINT;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCO3;
	pin R17 = IOB_E7_0;
	pin R18 = IOB_E7_1;
	pin R19 = IOB_E14_2;
	pin R20 = IOB_E14_3;
	pin R21 = GND;
	pin R22 = IOB_E20_2;
	pin R23 = IOB_E20_3;
	pin R24 = IOB_E21_0;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W16_3;
	pin T3 = IOB_W16_2;
	pin T4 = IOB_W17_1;
	pin T5 = IOB_W17_0;
	pin T6 = IOB_W11_1;
	pin T7 = IOB_W11_0;
	pin T8 = IOB_W5_1;
	pin T9 = VCCINT;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO5;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCO4;
	pin T16 = VCCINT;
	pin T17 = IOB_E1_0;
	pin T18 = IOB_E8_2;
	pin T19 = IOB_E8_3;
	pin T20 = IOB_E15_0;
	pin T21 = IOB_E15_1;
	pin T22 = IOB_E16_2;
	pin T23 = IOB_E16_3;
	pin T24 = IOB_E17_1;
	pin U1 = IOB_W13_1;
	pin U2 = IOB_W13_0;
	pin U3 = IOB_W14_3;
	pin U4 = IOB_W14_2;
	pin U5 = IOB_W10_3;
	pin U6 = IOB_W10_2;
	pin U7 = IOB_W5_0;
	pin U8 = VCCINT;
	pin U9 = IOB_S1_0;
	pin U10 = IOB_S14_0;
	pin U11 = IOB_S22_2;
	pin U12 = IOB_S22_3;
	pin U13 = IOB_S27_0;
	pin U14 = IOB_S27_1;
	pin U15 = IOB_S37_3;
	pin U16 = IOB_S49_1;
	pin U17 = VCCINT;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E9_1;
	pin U20 = IOB_E9_0;
	pin U21 = IOB_E11_0;
	pin U22 = IOB_E11_1;
	pin U23 = IOB_E12_3;
	pin U24 = IOB_E17_0;
	pin V1 = GND;
	pin V2 = IOB_W8_3;
	pin V3 = IOB_W9_1;
	pin V4 = IOB_W9_0;
	pin V5 = IOB_W4_2;
	pin V6 = IOB_W4_3;
	pin V7 = GND;
	pin V8 = IOB_S1_1;
	pin V9 = IOB_S11_2;
	pin V10 = IOB_S14_1;
	pin V11 = IOB_S18_0;
	pin V12 = IOB_S23_2;
	pin V13 = IOB_S27_3;
	pin V14 = IOB_S31_1;
	pin V15 = IOB_S37_2;
	pin V16 = IOB_S42_1;
	pin V17 = IOB_S49_0;
	pin V18 = GND;
	pin V19 = IOB_E1_2;
	pin V20 = IOB_E1_3;
	pin V21 = IOB_E10_2;
	pin V22 = IOB_E10_3;
	pin V23 = IOB_E12_2;
	pin V24 = GND;
	pin W1 = IOB_W7_1;
	pin W2 = IOB_W8_2;
	pin W3 = VCCO6;
	pin W4 = IOB_W3_0;
	pin W5 = IOB_W3_1;
	pin W6 = GND;
	pin W7 = IOB_S1_2;
	pin W8 = IOB_S7_3;
	pin W9 = IOB_S11_3;
	pin W10 = IOB_S15_2;
	pin W11 = VCCO5;
	pin W12 = IOB_S23_3;
	pin W13 = IOB_S27_2;
	pin W14 = VCCO4;
	pin W15 = IOB_S38_1;
	pin W16 = IOB_S42_0;
	pin W17 = IOB_S43_2;
	pin W18 = IOB_S49_3;
	pin W19 = GND;
	pin W20 = IOB_E2_2;
	pin W21 = IOB_E2_3;
	pin W22 = VCCO3;
	pin W23 = IOB_E13_0;
	pin W24 = IOB_E13_1;
	pin Y1 = IOB_W7_0;
	pin Y2 = IOB_W6_3;
	pin Y3 = IOB_W2_3;
	pin Y4 = IOB_W2_2;
	pin Y5 = GND;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S1_3;
	pin Y8 = IOB_S7_2;
	pin Y9 = IOB_S12_0;
	pin Y10 = IOB_S15_3;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S25_0;
	pin Y13 = IOB_S28_3;
	pin Y14 = IOB_S31_0;
	pin Y15 = IOB_S38_0;
	pin Y16 = IOB_S39_3;
	pin Y17 = IOB_S43_3;
	pin Y18 = IOB_S49_2;
	pin Y19 = IOB_S51_1;
	pin Y20 = GND;
	pin Y21 = IOB_E3_0;
	pin Y22 = IOB_E3_1;
	pin Y23 = IOB_E6_2;
	pin Y24 = IOB_E6_3;
	pin AA1 = IOB_W6_2;
	pin AA2 = IOB_W1_3;
	pin AA3 = IOB_W1_2;
	pin AA4 = GND;
	pin AA5 = IOB_S4_0;
	pin AA6 = IOB_S2_3;
	pin AA7 = IOB_S4_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S12_1;
	pin AA10 = GND;
	pin AA11 = IOB_S22_0;
	pin AA12 = IOB_S25_1;
	pin AA13 = IOB_S28_2;
	pin AA14 = IOB_S31_3;
	pin AA15 = GND;
	pin AA16 = IOB_S39_2;
	pin AA17 = IOB_S44_1;
	pin AA18 = IOB_S46_1;
	pin AA19 = IOB_S51_0;
	pin AA20 = IOB_S52_1;
	pin AA21 = GND;
	pin AA22 = IOB_E4_2;
	pin AA23 = IOB_E4_3;
	pin AA24 = IOB_E5_1;
	pin AB1 = IOB_W1_1;
	pin AB2 = IOB_W1_0;
	pin AB3 = GND;
	pin AB4 = M1;
	pin AB5 = IOB_S4_1;
	pin AB6 = VCCO5;
	pin AB7 = IOB_S4_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S16_0;
	pin AB11 = IOB_S22_1;
	pin AB12 = IOB_S26_0;
	pin AB13 = IOB_S30_1;
	pin AB14 = IOB_S31_2;
	pin AB15 = IOB_S35_3;
	pin AB16 = IOB_S40_1;
	pin AB17 = IOB_S44_0;
	pin AB18 = IOB_S46_0;
	pin AB19 = VCCO4;
	pin AB20 = IOB_S52_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	pin AB23 = CCLK;
	pin AB24 = IOB_E5_0;
	pin AC1 = GND;
	pin AC2 = GND;
	pin AC3 = VCCAUX;
	pin AC4 = M0;
	pin AC5 = IOB_S5_2;
	pin AC6 = IOB_S5_3;
	pin AC7 = IOB_S9_2;
	pin AC8 = IOB_S9_3;
	pin AC9 = IOB_S13_3;
	pin AC10 = IOB_S16_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S26_1;
	pin AC13 = IOB_S30_0;
	pin AC14 = VCCO4;
	pin AC15 = IOB_S35_2;
	pin AC16 = IOB_S40_0;
	pin AC17 = IOB_S45_2;
	pin AC18 = IOB_S45_3;
	pin AC19 = IOB_S47_2;
	pin AC20 = IOB_S47_3;
	pin AC21 = PWRDWN_B;
	pin AC22 = VCCAUX;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AD1 = GND;
	pin AD2 = GND;
	pin AD3 = M2;
	pin AD4 = IOB_S6_0;
	pin AD5 = IOB_S6_1;
	pin AD6 = IOB_S10_0;
	pin AD7 = GND;
	pin AD8 = IOB_S10_1;
	pin AD9 = IOB_S17_2;
	pin AD10 = IOB_S17_3;
	pin AD11 = IOB_S26_2;
	pin AD12 = IOB_S26_3;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S36_0;
	pin AD15 = IOB_S36_1;
	pin AD16 = IOB_S41_2;
	pin AD17 = IOB_S41_3;
	pin AD18 = GND;
	pin AD19 = IOB_S48_0;
	pin AD20 = IOB_S48_1;
	pin AD21 = IOB_S52_2;
	pin AD22 = IOB_S52_3;
	pin AD23 = GND;
	pin AD24 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W26_3;
	vref IOB_W31_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E26_3;
	vref IOB_E31_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S22_0;
	vref IOB_S25_0;
	vref IOB_S28_3;
	vref IOB_S31_3;
	vref IOB_S38_0;
	vref IOB_S42_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N22_3;
	vref IOB_N25_3;
	vref IOB_N28_0;
	vref IOB_N31_0;
	vref IOB_N38_3;
	vref IOB_N42_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
}

// xc2v2000-ff896
bond BOND18 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCBATT;
	pin A3 = VCCAUX;
	pin A4 = IOB_N52_0;
	pin A5 = IOB_N47_1;
	pin A6 = IOB_N47_0;
	pin A7 = IOB_N45_0;
	pin A8 = GND;
	pin A9 = IOB_N39_1;
	pin A10 = IOB_N39_0;
	pin A11 = IOB_N35_1;
	pin A12 = IOB_N35_0;
	pin A13 = IOB_N31_0;
	pin A14 = IOB_N31_1;
	pin A15 = VCCAUX;
	pin A16 = IOB_N25_2;
	pin A17 = IOB_N25_3;
	pin A18 = IOB_N20_3;
	pin A19 = IOB_N20_2;
	pin A20 = IOB_N16_3;
	pin A21 = IOB_N16_2;
	pin A22 = IOB_N10_3;
	pin A23 = GND;
	pin A24 = IOB_N6_3;
	pin A25 = IOB_N4_2;
	pin A26 = IOB_N4_3;
	pin A27 = IOB_N1_2;
	pin A28 = VCCAUX;
	pin A29 = TDI;
	pin B1 = IOB_E56_2;
	pin B2 = GND;
	pin B3 = TDO;
	pin B4 = IOB_N52_1;
	pin B5 = VCCO1;
	pin B6 = IOB_N49_1;
	pin B7 = IOB_N45_1;
	pin B8 = IOB_N43_1;
	pin B9 = IOB_N43_0;
	pin B10 = IOB_N37_1;
	pin B11 = IOB_N37_0;
	pin B12 = IOB_N33_1;
	pin B13 = IOB_N33_0;
	pin B14 = IOB_N28_0;
	pin B15 = IOB_N28_1;
	pin B16 = IOB_N22_2;
	pin B17 = IOB_N22_3;
	pin B18 = IOB_N18_3;
	pin B19 = IOB_N18_2;
	pin B20 = IOB_N12_3;
	pin B21 = IOB_N12_2;
	pin B22 = IOB_N10_2;
	pin B23 = IOB_N8_3;
	pin B24 = IOB_N8_2;
	pin B25 = IOB_N6_2;
	pin B26 = VCCO0;
	pin B27 = IOB_N1_3;
	pin B28 = PROG_B;
	pin B29 = GND;
	pin B30 = IOB_W56_2;
	pin C1 = IOB_E56_3;
	pin C2 = IOB_E54_2;
	pin C3 = GND;
	pin C4 = TMS;
	pin C5 = IOB_N49_0;
	pin C6 = IOB_N48_3;
	pin C7 = IOB_N48_2;
	pin C8 = IOB_N42_2;
	pin C9 = IOB_N42_3;
	pin C10 = GND;
	pin C11 = IOB_N36_3;
	pin C12 = IOB_N36_2;
	pin C13 = VCCO1;
	pin C14 = IOB_N27_2;
	pin C15 = IOB_N27_3;
	pin C16 = IOB_N26_0;
	pin C17 = IOB_N26_1;
	pin C18 = VCCO0;
	pin C19 = IOB_N17_1;
	pin C20 = IOB_N17_0;
	pin C21 = GND;
	pin C22 = IOB_N11_0;
	pin C23 = IOB_N11_1;
	pin C24 = IOB_N5_1;
	pin C25 = IOB_N2_0;
	pin C26 = IOB_N2_1;
	pin C27 = HSWAP_EN;
	pin C28 = GND;
	pin C29 = IOB_W54_2;
	pin C30 = IOB_W56_3;
	pin D1 = IOB_E52_2;
	pin D2 = IOB_E54_3;
	pin D3 = IOB_E55_1;
	pin D4 = GND;
	pin D5 = TCK;
	pin D6 = IOB_N51_2;
	pin D7 = IOB_N51_3;
	pin D8 = IOB_N46_3;
	pin D9 = IOB_N41_1;
	pin D10 = IOB_N41_0;
	pin D11 = IOB_N38_2;
	pin D12 = IOB_N38_3;
	pin D13 = IOB_N34_3;
	pin D14 = IOB_N30_3;
	pin D15 = IOB_N30_2;
	pin D16 = IOB_N23_1;
	pin D17 = IOB_N23_0;
	pin D18 = IOB_N19_0;
	pin D19 = IOB_N15_0;
	pin D20 = IOB_N15_1;
	pin D21 = IOB_N13_1;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N7_0;
	pin D24 = IOB_N7_1;
	pin D25 = IOB_N5_0;
	pin D26 = DXN;
	pin D27 = GND;
	pin D28 = IOB_W55_1;
	pin D29 = IOB_W54_3;
	pin D30 = IOB_W52_2;
	pin E1 = IOB_E52_3;
	pin E2 = VCCO2;
	pin E3 = IOB_E55_0;
	pin E4 = IOB_E53_0;
	pin E5 = GND;
	pin E6 = NC;
	pin E7 = IOB_N46_2;
	pin E8 = IOB_N44_3;
	pin E9 = IOB_N44_2;
	pin E10 = IOB_N40_3;
	pin E11 = IOB_N40_2;
	pin E12 = GND;
	pin E13 = IOB_N34_2;
	pin E14 = IOB_N32_3;
	pin E15 = IOB_N32_2;
	pin E16 = IOB_N21_1;
	pin E17 = IOB_N21_0;
	pin E18 = IOB_N19_1;
	pin E19 = GND;
	pin E20 = IOB_N14_3;
	pin E21 = IOB_N14_2;
	pin E22 = IOB_N9_1;
	pin E23 = IOB_N9_0;
	pin E24 = IOB_N1_0;
	pin E25 = DXP;
	pin E26 = GND;
	pin E27 = IOB_W53_0;
	pin E28 = IOB_W55_0;
	pin E29 = VCCO7;
	pin E30 = IOB_W52_3;
	pin F1 = IOB_E48_2;
	pin F2 = IOB_E50_2;
	pin F3 = IOB_E49_0;
	pin F4 = IOB_E53_1;
	pin F5 = IOB_E51_1;
	pin F6 = GND;
	pin F7 = IOB_N52_2;
	pin F8 = IOB_N52_3;
	pin F9 = IOB_N49_3;
	pin F10 = IOB_N43_2;
	pin F11 = IOB_N43_3;
	pin F12 = IOB_N37_2;
	pin F13 = IOB_N37_3;
	pin F14 = IOB_N27_0;
	pin F15 = IOB_N27_1;
	pin F16 = IOB_N22_0;
	pin F17 = IOB_N22_1;
	pin F18 = IOB_N16_0;
	pin F19 = IOB_N16_1;
	pin F20 = IOB_N10_0;
	pin F21 = IOB_N10_1;
	pin F22 = IOB_N4_0;
	pin F23 = IOB_N4_1;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = IOB_W49_0;
	pin F27 = IOB_W53_1;
	pin F28 = IOB_W47_1;
	pin F29 = IOB_W50_2;
	pin F30 = IOB_W48_2;
	pin G1 = IOB_E48_3;
	pin G2 = IOB_E50_3;
	pin G3 = IOB_E49_1;
	pin G4 = IOB_E47_1;
	pin G5 = IOB_E51_0;
	pin G6 = IOB_E52_1;
	pin G7 = IOB_E54_1;
	pin G8 = IOB_N49_2;
	pin G9 = IOB_N47_2;
	pin G10 = IOB_N47_3;
	pin G11 = IOB_N45_3;
	pin G12 = IOB_N39_2;
	pin G13 = IOB_N39_3;
	pin G14 = GND;
	pin G15 = IOB_N31_3;
	pin G16 = IOB_N26_2;
	pin G17 = GND;
	pin G18 = IOB_N18_1;
	pin G19 = IOB_N12_0;
	pin G20 = IOB_N12_1;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N6_1;
	pin G23 = IOB_W56_1;
	pin G24 = IOB_W52_1;
	pin G25 = IOB_W51_1;
	pin G26 = IOB_W51_0;
	pin G27 = IOB_W49_1;
	pin G28 = IOB_W47_0;
	pin G29 = IOB_W50_3;
	pin G30 = IOB_W48_3;
	pin H1 = GND;
	pin H2 = IOB_E46_2;
	pin H3 = IOB_E44_2;
	pin H4 = IOB_E47_0;
	pin H5 = IOB_E45_0;
	pin H6 = IOB_E52_0;
	pin H7 = IOB_E54_0;
	pin H8 = IOB_E56_0;
	pin H9 = IOB_E56_1;
	pin H10 = IOB_N45_2;
	pin H11 = IOB_N41_2;
	pin H12 = IOB_N41_3;
	pin H13 = IOB_N35_2;
	pin H14 = IOB_N35_3;
	pin H15 = IOB_N31_2;
	pin H16 = IOB_N26_3;
	pin H17 = IOB_N18_0;
	pin H18 = IOB_N14_0;
	pin H19 = IOB_N14_1;
	pin H20 = IOB_N8_0;
	pin H21 = IOB_N8_1;
	pin H22 = IOB_W54_1;
	pin H23 = IOB_W56_0;
	pin H24 = IOB_W50_1;
	pin H25 = IOB_W52_0;
	pin H26 = IOB_W45_0;
	pin H27 = IOB_W44_2;
	pin H28 = IOB_W46_2;
	pin H29 = IOB_W46_3;
	pin H30 = GND;
	pin J1 = IOB_E42_2;
	pin J2 = IOB_E46_3;
	pin J3 = IOB_E44_3;
	pin J4 = IOB_E43_1;
	pin J5 = IOB_E45_1;
	pin J6 = IOB_E46_1;
	pin J7 = IOB_E50_0;
	pin J8 = IOB_E50_1;
	pin J9 = VCCINT;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = IOB_N33_2;
	pin J15 = IOB_N33_3;
	pin J16 = IOB_N20_0;
	pin J17 = IOB_N20_1;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCINT;
	pin J23 = IOB_W54_0;
	pin J24 = IOB_W50_0;
	pin J25 = IOB_W46_1;
	pin J26 = IOB_W45_1;
	pin J27 = IOB_W43_1;
	pin J28 = IOB_W44_3;
	pin J29 = IOB_W42_2;
	pin J30 = IOB_W40_2;
	pin K1 = IOB_E42_3;
	pin K2 = IOB_E40_2;
	pin K3 = GND;
	pin K4 = IOB_E43_0;
	pin K5 = IOB_E41_0;
	pin K6 = IOB_E46_0;
	pin K7 = IOB_E44_1;
	pin K8 = IOB_E48_1;
	pin K9 = VCCO2;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCINT;
	pin K22 = VCCO7;
	pin K23 = IOB_W48_1;
	pin K24 = IOB_W44_1;
	pin K25 = IOB_W46_0;
	pin K26 = IOB_W41_0;
	pin K27 = IOB_W43_0;
	pin K28 = GND;
	pin K29 = IOB_W42_3;
	pin K30 = IOB_W40_3;
	pin L1 = IOB_E38_2;
	pin L2 = IOB_E40_3;
	pin L3 = IOB_E37_0;
	pin L4 = IOB_E39_1;
	pin L5 = IOB_E41_1;
	pin L6 = IOB_E42_1;
	pin L7 = IOB_E44_0;
	pin L8 = IOB_E48_0;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = VCCINT;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W48_0;
	pin L24 = IOB_W44_0;
	pin L25 = IOB_W42_1;
	pin L26 = IOB_W41_1;
	pin L27 = IOB_W39_1;
	pin L28 = IOB_W37_0;
	pin L29 = IOB_W38_2;
	pin L30 = IOB_W36_2;
	pin M1 = IOB_E38_3;
	pin M2 = IOB_E36_2;
	pin M3 = IOB_E37_1;
	pin M4 = IOB_E39_0;
	pin M5 = GND;
	pin M6 = IOB_E42_0;
	pin M7 = IOB_E38_1;
	pin M8 = IOB_E40_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W40_1;
	pin M24 = IOB_W38_1;
	pin M25 = IOB_W42_0;
	pin M26 = GND;
	pin M27 = IOB_W39_0;
	pin M28 = IOB_W37_1;
	pin M29 = IOB_W38_3;
	pin M30 = IOB_W36_3;
	pin N1 = IOB_E34_2;
	pin N2 = IOB_E36_3;
	pin N3 = VCCO2;
	pin N4 = IOB_E35_0;
	pin N5 = IOB_E35_1;
	pin N6 = IOB_E36_1;
	pin N7 = IOB_E38_0;
	pin N8 = IOB_E40_0;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W40_0;
	pin N24 = IOB_W38_0;
	pin N25 = IOB_W36_1;
	pin N26 = IOB_W35_1;
	pin N27 = IOB_W35_0;
	pin N28 = VCCO7;
	pin N29 = IOB_W34_2;
	pin N30 = IOB_W32_2;
	pin P1 = IOB_E34_3;
	pin P2 = IOB_E32_2;
	pin P3 = IOB_E29_0;
	pin P4 = IOB_E31_1;
	pin P5 = IOB_E33_0;
	pin P6 = IOB_E36_0;
	pin P7 = GND;
	pin P8 = IOB_E32_1;
	pin P9 = IOB_E34_1;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = IOB_W34_1;
	pin P23 = IOB_W32_1;
	pin P24 = GND;
	pin P25 = IOB_W36_0;
	pin P26 = IOB_W33_0;
	pin P27 = IOB_W31_1;
	pin P28 = IOB_W29_0;
	pin P29 = IOB_W34_3;
	pin P30 = IOB_W32_3;
	pin R1 = IOB_E30_3;
	pin R2 = IOB_E32_3;
	pin R3 = IOB_E29_1;
	pin R4 = IOB_E31_0;
	pin R5 = IOB_E33_1;
	pin R6 = IOB_E30_0;
	pin R7 = IOB_E30_1;
	pin R8 = IOB_E32_0;
	pin R9 = IOB_E34_0;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = IOB_W34_0;
	pin R23 = IOB_W32_0;
	pin R24 = IOB_W30_1;
	pin R25 = IOB_W30_0;
	pin R26 = IOB_W33_1;
	pin R27 = IOB_W31_0;
	pin R28 = IOB_W29_1;
	pin R29 = IOB_W30_2;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E30_2;
	pin T3 = IOB_E27_1;
	pin T4 = IOB_E25_1;
	pin T5 = IOB_E23_1;
	pin T6 = IOB_E28_2;
	pin T7 = IOB_E28_3;
	pin T8 = IOB_E26_3;
	pin T9 = IOB_E24_2;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = IOB_W23_1;
	pin T23 = IOB_W25_1;
	pin T24 = IOB_W27_0;
	pin T25 = IOB_W27_1;
	pin T26 = IOB_W23_3;
	pin T27 = IOB_W25_3;
	pin T28 = IOB_W27_3;
	pin T29 = IOB_W30_3;
	pin T30 = IOB_W28_2;
	pin U1 = IOB_E27_3;
	pin U2 = IOB_E25_3;
	pin U3 = IOB_E27_0;
	pin U4 = IOB_E25_0;
	pin U5 = IOB_E23_0;
	pin U6 = IOB_E22_3;
	pin U7 = GND;
	pin U8 = IOB_E26_2;
	pin U9 = IOB_E24_3;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = IOB_W23_0;
	pin U23 = IOB_W25_0;
	pin U24 = GND;
	pin U25 = IOB_W21_1;
	pin U26 = IOB_W23_2;
	pin U27 = IOB_W25_2;
	pin U28 = IOB_W27_2;
	pin U29 = IOB_W26_3;
	pin U30 = IOB_W28_3;
	pin V1 = IOB_E27_2;
	pin V2 = IOB_E25_2;
	pin V3 = VCCO3;
	pin V4 = IOB_E21_1;
	pin V5 = IOB_E19_3;
	pin V6 = IOB_E22_2;
	pin V7 = IOB_E20_2;
	pin V8 = IOB_E18_3;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W17_1;
	pin V24 = IOB_W19_1;
	pin V25 = IOB_W21_0;
	pin V26 = IOB_W21_2;
	pin V27 = IOB_W21_3;
	pin V28 = VCCO6;
	pin V29 = IOB_W26_2;
	pin V30 = IOB_W24_2;
	pin W1 = IOB_E23_3;
	pin W2 = IOB_E21_3;
	pin W3 = IOB_E19_1;
	pin W4 = IOB_E21_0;
	pin W5 = GND;
	pin W6 = IOB_E19_2;
	pin W7 = IOB_E20_3;
	pin W8 = IOB_E18_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W17_0;
	pin W24 = IOB_W19_0;
	pin W25 = IOB_W15_1;
	pin W26 = GND;
	pin W27 = IOB_W19_3;
	pin W28 = IOB_W20_2;
	pin W29 = IOB_W22_3;
	pin W30 = IOB_W24_3;
	pin Y1 = IOB_E23_2;
	pin Y2 = IOB_E21_2;
	pin Y3 = IOB_E19_0;
	pin Y4 = IOB_E17_1;
	pin Y5 = IOB_E15_1;
	pin Y6 = IOB_E16_2;
	pin Y7 = IOB_E13_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = VCCINT;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W11_1;
	pin Y24 = IOB_W13_3;
	pin Y25 = IOB_W15_0;
	pin Y26 = IOB_W17_3;
	pin Y27 = IOB_W19_2;
	pin Y28 = IOB_W20_3;
	pin Y29 = IOB_W22_2;
	pin Y30 = IOB_W18_3;
	pin AA1 = IOB_E17_3;
	pin AA2 = IOB_E15_3;
	pin AA3 = GND;
	pin AA4 = IOB_E17_0;
	pin AA5 = IOB_E15_0;
	pin AA6 = IOB_E16_3;
	pin AA7 = IOB_E13_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCINT;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W11_0;
	pin AA24 = IOB_W13_2;
	pin AA25 = IOB_W13_1;
	pin AA26 = IOB_W17_2;
	pin AA27 = IOB_W15_3;
	pin AA28 = GND;
	pin AA29 = IOB_W16_2;
	pin AA30 = IOB_W18_2;
	pin AB1 = IOB_E17_2;
	pin AB2 = IOB_E15_2;
	pin AB3 = IOB_E11_1;
	pin AB4 = IOB_E9_3;
	pin AB5 = IOB_E9_1;
	pin AB6 = IOB_E12_2;
	pin AB7 = IOB_E10_3;
	pin AB8 = IOB_E8_2;
	pin AB9 = VCCINT;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = IOB_S33_1;
	pin AB15 = IOB_S33_0;
	pin AB16 = IOB_S20_3;
	pin AB17 = IOB_S20_2;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCINT;
	pin AB23 = IOB_W1_1;
	pin AB24 = IOB_W9_1;
	pin AB25 = IOB_W13_0;
	pin AB26 = IOB_W10_3;
	pin AB27 = IOB_W15_2;
	pin AB28 = IOB_W11_3;
	pin AB29 = IOB_W16_3;
	pin AB30 = IOB_W14_3;
	pin AC1 = GND;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E11_0;
	pin AC4 = IOB_E9_2;
	pin AC5 = IOB_E9_0;
	pin AC6 = IOB_E12_3;
	pin AC7 = IOB_E10_2;
	pin AC8 = IOB_E8_3;
	pin AC9 = IOB_E2_3;
	pin AC10 = IOB_S49_1;
	pin AC11 = IOB_S49_0;
	pin AC12 = IOB_S39_1;
	pin AC13 = IOB_S39_0;
	pin AC14 = IOB_S31_1;
	pin AC15 = IOB_S31_0;
	pin AC16 = IOB_S22_3;
	pin AC17 = IOB_S22_2;
	pin AC18 = IOB_S14_3;
	pin AC19 = IOB_S14_2;
	pin AC20 = IOB_S4_3;
	pin AC21 = IOB_S4_2;
	pin AC22 = IOB_W1_0;
	pin AC23 = IOB_W3_1;
	pin AC24 = IOB_W9_0;
	pin AC25 = IOB_W7_1;
	pin AC26 = IOB_W10_2;
	pin AC27 = IOB_W9_3;
	pin AC28 = IOB_W11_2;
	pin AC29 = IOB_W14_2;
	pin AC30 = GND;
	pin AD1 = IOB_E11_3;
	pin AD2 = IOB_E13_2;
	pin AD3 = IOB_E7_1;
	pin AD4 = IOB_E5_1;
	pin AD5 = IOB_E3_1;
	pin AD6 = IOB_E6_3;
	pin AD7 = IOB_E6_2;
	pin AD8 = IOB_E4_3;
	pin AD9 = IOB_E2_2;
	pin AD10 = IOB_S45_1;
	pin AD11 = IOB_S45_0;
	pin AD12 = IOB_S37_1;
	pin AD13 = IOB_S37_0;
	pin AD14 = GND;
	pin AD15 = IOB_S27_3;
	pin AD16 = IOB_S26_0;
	pin AD17 = GND;
	pin AD18 = IOB_S16_3;
	pin AD19 = IOB_S16_2;
	pin AD20 = IOB_S8_3;
	pin AD21 = IOB_S8_2;
	pin AD22 = IOB_S6_2;
	pin AD23 = IOB_W3_0;
	pin AD24 = IOB_W5_1;
	pin AD25 = IOB_W7_0;
	pin AD26 = IOB_W5_3;
	pin AD27 = IOB_W9_2;
	pin AD28 = IOB_W7_3;
	pin AD29 = IOB_W8_2;
	pin AD30 = IOB_W12_2;
	pin AE1 = IOB_E11_2;
	pin AE2 = IOB_E7_3;
	pin AE3 = IOB_E7_0;
	pin AE4 = IOB_E5_0;
	pin AE5 = IOB_E3_0;
	pin AE6 = GND;
	pin AE7 = IOB_E4_2;
	pin AE8 = IOB_S52_1;
	pin AE9 = IOB_S47_1;
	pin AE10 = IOB_S47_0;
	pin AE11 = IOB_S43_1;
	pin AE12 = IOB_S43_0;
	pin AE13 = IOB_S35_1;
	pin AE14 = IOB_S35_0;
	pin AE15 = IOB_S27_2;
	pin AE16 = IOB_S26_1;
	pin AE17 = IOB_S18_3;
	pin AE18 = IOB_S18_2;
	pin AE19 = IOB_S10_3;
	pin AE20 = IOB_S10_2;
	pin AE21 = IOB_S6_3;
	pin AE22 = IOB_S1_3;
	pin AE23 = IOB_S1_2;
	pin AE24 = IOB_W5_0;
	pin AE25 = GND;
	pin AE26 = IOB_W5_2;
	pin AE27 = IOB_W3_3;
	pin AE28 = IOB_W7_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W12_3;
	pin AF1 = IOB_E5_3;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E7_2;
	pin AF4 = IOB_E1_1;
	pin AF5 = GND;
	pin AF6 = CCLK;
	pin AF7 = IOB_S46_1;
	pin AF8 = IOB_S46_0;
	pin AF9 = IOB_S52_0;
	pin AF10 = IOB_S40_0;
	pin AF11 = IOB_S40_1;
	pin AF12 = GND;
	pin AF13 = IOB_S34_1;
	pin AF14 = IOB_S32_0;
	pin AF15 = IOB_S32_1;
	pin AF16 = IOB_S21_2;
	pin AF17 = IOB_S21_3;
	pin AF18 = IOB_S19_2;
	pin AF19 = GND;
	pin AF20 = IOB_S13_2;
	pin AF21 = IOB_S13_3;
	pin AF22 = IOB_S11_3;
	pin AF23 = IOB_S11_2;
	pin AF24 = IOB_S9_3;
	pin AF25 = M0;
	pin AF26 = GND;
	pin AF27 = IOB_W3_2;
	pin AF28 = IOB_W1_3;
	pin AF29 = VCCO6;
	pin AF30 = IOB_W6_3;
	pin AG1 = IOB_E5_2;
	pin AG2 = IOB_E3_3;
	pin AG3 = IOB_E1_0;
	pin AG4 = GND;
	pin AG5 = DONE;
	pin AG6 = IOB_S48_0;
	pin AG7 = IOB_S44_0;
	pin AG8 = IOB_S44_1;
	pin AG9 = IOB_S42_1;
	pin AG10 = IOB_S42_0;
	pin AG11 = IOB_S38_1;
	pin AG12 = IOB_S38_0;
	pin AG13 = IOB_S34_0;
	pin AG14 = IOB_S30_0;
	pin AG15 = IOB_S30_1;
	pin AG16 = IOB_S23_2;
	pin AG17 = IOB_S23_3;
	pin AG18 = IOB_S19_3;
	pin AG19 = IOB_S15_3;
	pin AG20 = IOB_S15_2;
	pin AG21 = IOB_S12_0;
	pin AG22 = IOB_S12_1;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S5_2;
	pin AG25 = IOB_S5_3;
	pin AG26 = M1;
	pin AG27 = GND;
	pin AG28 = IOB_W1_2;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W6_2;
	pin AH1 = IOB_E1_3;
	pin AH2 = IOB_E3_2;
	pin AH3 = GND;
	pin AH4 = PWRDWN_B;
	pin AH5 = IOB_S51_1;
	pin AH6 = IOB_S51_0;
	pin AH7 = IOB_S48_1;
	pin AH8 = IOB_S41_1;
	pin AH9 = IOB_S41_0;
	pin AH10 = GND;
	pin AH11 = IOB_S36_0;
	pin AH12 = IOB_S36_1;
	pin AH13 = VCCO4;
	pin AH14 = IOB_S27_1;
	pin AH15 = IOB_S27_0;
	pin AH16 = IOB_S26_3;
	pin AH17 = IOB_S26_2;
	pin AH18 = VCCO5;
	pin AH19 = IOB_S17_2;
	pin AH20 = IOB_S17_3;
	pin AH21 = GND;
	pin AH22 = IOB_S12_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S7_3;
	pin AH25 = IOB_S7_2;
	pin AH26 = IOB_S2_3;
	pin AH27 = M2;
	pin AH28 = GND;
	pin AH29 = IOB_W4_3;
	pin AH30 = IOB_W2_3;
	pin AJ1 = IOB_E1_2;
	pin AJ2 = GND;
	pin AJ3 = IOB_S52_2;
	pin AJ4 = IOB_S49_3;
	pin AJ5 = VCCO4;
	pin AJ6 = IOB_S45_2;
	pin AJ7 = IOB_S43_2;
	pin AJ8 = IOB_S43_3;
	pin AJ9 = IOB_S41_2;
	pin AJ10 = IOB_S39_2;
	pin AJ11 = IOB_S39_3;
	pin AJ12 = IOB_S35_2;
	pin AJ13 = IOB_S35_3;
	pin AJ14 = IOB_S31_3;
	pin AJ15 = IOB_S31_2;
	pin AJ16 = IOB_S25_1;
	pin AJ17 = IOB_S25_0;
	pin AJ18 = IOB_S20_0;
	pin AJ19 = IOB_S20_1;
	pin AJ20 = IOB_S16_0;
	pin AJ21 = IOB_S16_1;
	pin AJ22 = IOB_S10_0;
	pin AJ23 = IOB_S10_1;
	pin AJ24 = IOB_S6_0;
	pin AJ25 = IOB_S6_1;
	pin AJ26 = VCCO5;
	pin AJ27 = IOB_S2_2;
	pin AJ28 = IOB_S1_1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W2_2;
	pin AK2 = IOB_S52_3;
	pin AK3 = VCCAUX;
	pin AK4 = IOB_S49_2;
	pin AK5 = IOB_S47_2;
	pin AK6 = IOB_S47_3;
	pin AK7 = IOB_S45_3;
	pin AK8 = GND;
	pin AK9 = IOB_S41_3;
	pin AK10 = IOB_S37_2;
	pin AK11 = IOB_S37_3;
	pin AK12 = IOB_S33_2;
	pin AK13 = IOB_S33_3;
	pin AK14 = IOB_S28_3;
	pin AK15 = IOB_S28_2;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S22_1;
	pin AK18 = IOB_S22_0;
	pin AK19 = IOB_S18_0;
	pin AK20 = IOB_S18_1;
	pin AK21 = IOB_S14_0;
	pin AK22 = IOB_S14_1;
	pin AK23 = GND;
	pin AK24 = IOB_S8_0;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S4_1;
	pin AK27 = IOB_S4_0;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_S1_0;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S22_0;
	vref IOB_S25_0;
	vref IOB_S28_3;
	vref IOB_S31_3;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S42_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N22_3;
	vref IOB_N25_3;
	vref IOB_N28_0;
	vref IOB_N31_0;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N42_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
}

// xc2v2000-fg676
bond BOND19 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_2;
	pin A5 = IOB_N7_0;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_1;
	pin A8 = IOB_N9_0;
	pin A9 = IOB_N13_0;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N17_0;
	pin A12 = IOB_N30_3;
	pin A13 = IOB_N30_2;
	pin A14 = IOB_N31_3;
	pin A15 = IOB_N31_2;
	pin A16 = IOB_N35_1;
	pin A17 = IOB_N35_0;
	pin A18 = IOB_N41_1;
	pin A19 = IOB_N41_0;
	pin A20 = IOB_N46_3;
	pin A21 = IOB_N46_2;
	pin A22 = IOB_N49_3;
	pin A23 = IOB_N49_2;
	pin A24 = IOB_N52_3;
	pin A25 = IOB_N52_2;
	pin A26 = GND;
	pin B1 = IOB_N1_1;
	pin B2 = GND;
	pin B3 = IOB_N4_3;
	pin B4 = IOB_N6_3;
	pin B5 = IOB_N7_1;
	pin B6 = IOB_N8_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N10_2;
	pin B9 = IOB_N13_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N21_1;
	pin B12 = IOB_N21_0;
	pin B13 = GND;
	pin B14 = GND;
	pin B15 = IOB_N31_1;
	pin B16 = IOB_N36_3;
	pin B17 = VCCO1;
	pin B18 = IOB_N43_1;
	pin B19 = IOB_N44_3;
	pin B20 = VCCO1;
	pin B21 = IOB_N48_3;
	pin B22 = IOB_N48_2;
	pin B23 = IOB_N52_1;
	pin B24 = IOB_N52_0;
	pin B25 = GND;
	pin B26 = IOB_E56_3;
	pin C1 = IOB_W55_0;
	pin C2 = IOB_W55_1;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = DXP;
	pin C6 = IOB_N1_2;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N10_3;
	pin C9 = IOB_N14_3;
	pin C10 = IOB_N14_2;
	pin C11 = IOB_N20_2;
	pin C12 = IOB_N23_0;
	pin C13 = IOB_N26_0;
	pin C14 = VCCAUX;
	pin C15 = IOB_N31_0;
	pin C16 = IOB_N36_2;
	pin C17 = IOB_N38_3;
	pin C18 = IOB_N43_0;
	pin C19 = IOB_N44_2;
	pin C20 = IOB_N51_3;
	pin C21 = IOB_N49_1;
	pin C22 = NC;
	pin C23 = VCCBATT;
	pin C24 = GND;
	pin C25 = IOB_E55_1;
	pin C26 = IOB_E56_2;
	pin D1 = IOB_W54_2;
	pin D2 = IOB_W54_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N1_3;
	pin D7 = IOB_N2_1;
	pin D8 = NC;
	pin D9 = IOB_N11_1;
	pin D10 = IOB_N16_2;
	pin D11 = IOB_N20_3;
	pin D12 = IOB_N23_1;
	pin D13 = IOB_N26_1;
	pin D14 = IOB_N28_0;
	pin D15 = IOB_N32_3;
	pin D16 = IOB_N37_1;
	pin D17 = IOB_N38_2;
	pin D18 = IOB_N42_2;
	pin D19 = IOB_N45_1;
	pin D20 = IOB_N51_2;
	pin D21 = IOB_N49_0;
	pin D22 = TMS;
	pin D23 = GND;
	pin D24 = VCCAUX;
	pin D25 = IOB_E55_0;
	pin D26 = IOB_E52_3;
	pin E1 = IOB_W53_0;
	pin E2 = IOB_W53_1;
	pin E3 = IOB_W56_0;
	pin E4 = IOB_W56_1;
	pin E5 = GND;
	pin E6 = IOB_N5_1;
	pin E7 = IOB_N5_0;
	pin E8 = NC;
	pin E9 = IOB_N11_0;
	pin E10 = IOB_N16_3;
	pin E11 = IOB_N18_2;
	pin E12 = IOB_N22_0;
	pin E13 = IOB_N26_2;
	pin E14 = IOB_N28_1;
	pin E15 = IOB_N32_2;
	pin E16 = IOB_N37_0;
	pin E17 = IOB_N40_3;
	pin E18 = IOB_N42_3;
	pin E19 = IOB_N45_0;
	pin E20 = IOB_N47_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E54_3;
	pin E24 = IOB_E54_2;
	pin E25 = IOB_E50_3;
	pin E26 = IOB_E52_2;
	pin F1 = IOB_W49_1;
	pin F2 = IOB_W51_1;
	pin F3 = IOB_W51_0;
	pin F4 = IOB_W56_3;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = DXN;
	pin F8 = NC;
	pin F9 = IOB_N12_3;
	pin F10 = IOB_N15_1;
	pin F11 = IOB_N18_3;
	pin F12 = IOB_N22_1;
	pin F13 = IOB_N26_3;
	pin F14 = IOB_N27_0;
	pin F15 = IOB_N33_1;
	pin F16 = IOB_N34_2;
	pin F17 = IOB_N40_2;
	pin F18 = NC;
	pin F19 = NC;
	pin F20 = IOB_N47_0;
	pin F21 = GND;
	pin F22 = TDO;
	pin F23 = IOB_E51_1;
	pin F24 = IOB_E51_0;
	pin F25 = IOB_E50_2;
	pin F26 = IOB_E48_3;
	pin G1 = IOB_W49_0;
	pin G2 = VCCO7;
	pin G3 = IOB_W50_2;
	pin G4 = IOB_W50_3;
	pin G5 = IOB_W56_2;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N4_0;
	pin G8 = NC;
	pin G9 = IOB_N12_2;
	pin G10 = IOB_N15_0;
	pin G11 = IOB_N19_1;
	pin G12 = IOB_N22_3;
	pin G13 = IOB_N25_3;
	pin G14 = IOB_N27_1;
	pin G15 = IOB_N33_0;
	pin G16 = IOB_N34_3;
	pin G17 = IOB_N39_0;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = IOB_E56_1;
	pin G21 = IOB_E53_1;
	pin G22 = IOB_E53_0;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = VCCO2;
	pin G26 = IOB_E48_2;
	pin H1 = IOB_W44_3;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = IOB_W47_1;
	pin H5 = IOB_W47_0;
	pin H6 = IOB_W52_2;
	pin H7 = IOB_W52_3;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N19_0;
	pin H12 = IOB_N22_2;
	pin H13 = IOB_N25_2;
	pin H14 = IOB_N27_3;
	pin H15 = IOB_N27_2;
	pin H16 = IOB_N39_1;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E56_0;
	pin H21 = IOB_E49_0;
	pin H22 = IOB_E49_1;
	pin H23 = IOB_E47_1;
	pin H24 = IOB_E47_0;
	pin H25 = IOB_E45_1;
	pin H26 = IOB_E45_0;
	pin J1 = IOB_W40_3;
	pin J2 = IOB_W44_2;
	pin J3 = IOB_W45_0;
	pin J4 = IOB_W45_1;
	pin J5 = IOB_W46_2;
	pin J6 = IOB_W46_3;
	pin J7 = IOB_W48_3;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E46_2;
	pin J21 = IOB_E46_3;
	pin J22 = IOB_E44_3;
	pin J23 = IOB_E44_2;
	pin J24 = IOB_E41_1;
	pin J25 = IOB_E41_0;
	pin J26 = IOB_E39_1;
	pin K1 = IOB_W40_2;
	pin K2 = VCCO7;
	pin K3 = IOB_W41_0;
	pin K4 = IOB_W41_1;
	pin K5 = IOB_W42_2;
	pin K6 = IOB_W42_3;
	pin K7 = IOB_W48_2;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E42_3;
	pin K21 = IOB_E43_1;
	pin K22 = IOB_E43_0;
	pin K23 = IOB_E40_3;
	pin K24 = IOB_E40_2;
	pin K25 = VCCO2;
	pin K26 = IOB_E39_0;
	pin L1 = IOB_W37_0;
	pin L2 = IOB_W37_1;
	pin L3 = IOB_W39_0;
	pin L4 = IOB_W39_1;
	pin L5 = IOB_W38_2;
	pin L6 = IOB_W38_3;
	pin L7 = IOB_W43_1;
	pin L8 = IOB_W43_0;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E36_3;
	pin L20 = IOB_E42_2;
	pin L21 = IOB_E38_2;
	pin L22 = IOB_E38_3;
	pin L23 = IOB_E35_1;
	pin L24 = IOB_E35_0;
	pin L25 = IOB_E37_1;
	pin L26 = IOB_E37_0;
	pin M1 = IOB_W33_0;
	pin M2 = IOB_W33_1;
	pin M3 = IOB_W35_0;
	pin M4 = IOB_W35_1;
	pin M5 = IOB_W34_2;
	pin M6 = IOB_W34_3;
	pin M7 = IOB_W36_2;
	pin M8 = IOB_W36_3;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E36_2;
	pin M20 = IOB_E31_1;
	pin M21 = IOB_E34_2;
	pin M22 = IOB_E34_3;
	pin M23 = IOB_E33_1;
	pin M24 = IOB_E33_0;
	pin M25 = IOB_E32_3;
	pin M26 = IOB_E32_2;
	pin N1 = IOB_W29_1;
	pin N2 = GND;
	pin N3 = VCCAUX;
	pin N4 = IOB_W30_2;
	pin N5 = IOB_W30_3;
	pin N6 = IOB_W31_0;
	pin N7 = IOB_W31_1;
	pin N8 = IOB_W32_3;
	pin N9 = VCCO7;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO2;
	pin N19 = IOB_E26_2;
	pin N20 = IOB_E31_0;
	pin N21 = IOB_E30_2;
	pin N22 = IOB_E30_3;
	pin N23 = IOB_E29_0;
	pin N24 = IOB_E29_1;
	pin N25 = GND;
	pin N26 = IOB_E28_3;
	pin P1 = IOB_W29_0;
	pin P2 = GND;
	pin P3 = IOB_W28_3;
	pin P4 = IOB_W28_2;
	pin P5 = IOB_W27_1;
	pin P6 = IOB_W27_0;
	pin P7 = IOB_W26_3;
	pin P8 = IOB_W32_2;
	pin P9 = VCCO6;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO3;
	pin P19 = IOB_E26_3;
	pin P20 = IOB_E25_0;
	pin P21 = IOB_E25_1;
	pin P22 = IOB_E27_0;
	pin P23 = IOB_E27_1;
	pin P24 = VCCAUX;
	pin P25 = GND;
	pin P26 = IOB_E28_2;
	pin R1 = IOB_W25_1;
	pin R2 = IOB_W25_0;
	pin R3 = IOB_W24_3;
	pin R4 = IOB_W24_2;
	pin R5 = IOB_W23_1;
	pin R6 = IOB_W23_0;
	pin R7 = IOB_W26_2;
	pin R8 = IOB_W20_3;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E23_0;
	pin R20 = IOB_E23_1;
	pin R21 = IOB_E21_0;
	pin R22 = IOB_E21_1;
	pin R23 = IOB_E22_2;
	pin R24 = IOB_E22_3;
	pin R25 = IOB_E24_2;
	pin R26 = IOB_E24_3;
	pin T1 = IOB_W21_1;
	pin T2 = IOB_W21_0;
	pin T3 = IOB_W22_3;
	pin T4 = IOB_W22_2;
	pin T5 = IOB_W19_0;
	pin T6 = IOB_W19_1;
	pin T7 = IOB_W16_3;
	pin T8 = IOB_W20_2;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E19_0;
	pin T20 = IOB_E19_1;
	pin T21 = IOB_E17_0;
	pin T22 = IOB_E17_1;
	pin T23 = IOB_E18_2;
	pin T24 = IOB_E18_3;
	pin T25 = IOB_E20_2;
	pin T26 = IOB_E20_3;
	pin U1 = IOB_W15_1;
	pin U2 = VCCO6;
	pin U3 = IOB_W17_1;
	pin U4 = IOB_W17_0;
	pin U5 = IOB_W18_3;
	pin U6 = IOB_W18_2;
	pin U7 = IOB_W16_2;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E10_3;
	pin U21 = IOB_E14_2;
	pin U22 = IOB_E14_3;
	pin U23 = IOB_E15_0;
	pin U24 = IOB_E15_1;
	pin U25 = VCCO3;
	pin U26 = IOB_E16_3;
	pin V1 = IOB_W15_0;
	pin V2 = IOB_W14_3;
	pin V3 = IOB_W14_2;
	pin V4 = IOB_W13_1;
	pin V5 = IOB_W13_0;
	pin V6 = IOB_W12_2;
	pin V7 = IOB_W12_3;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E10_2;
	pin V21 = NC;
	pin V22 = IOB_E12_2;
	pin V23 = IOB_E12_3;
	pin V24 = IOB_E13_0;
	pin V25 = IOB_E13_1;
	pin V26 = IOB_E16_2;
	pin W1 = IOB_W11_1;
	pin W2 = IOB_W10_2;
	pin W3 = IOB_W10_3;
	pin W4 = IOB_W9_1;
	pin W5 = IOB_W9_0;
	pin W6 = IOB_W7_0;
	pin W7 = IOB_W7_1;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S16_1;
	pin W12 = IOB_S25_0;
	pin W13 = IOB_S25_1;
	pin W14 = IOB_S28_3;
	pin W15 = IOB_S31_3;
	pin W16 = IOB_S31_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_S48_1;
	pin W21 = NC;
	pin W22 = IOB_E6_3;
	pin W23 = IOB_E6_2;
	pin W24 = IOB_E9_0;
	pin W25 = IOB_E9_1;
	pin W26 = IOB_E11_1;
	pin Y1 = IOB_W11_0;
	pin Y2 = VCCO6;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = IOB_W6_3;
	pin Y6 = IOB_W6_2;
	pin Y7 = IOB_S4_0;
	pin Y8 = IOB_S4_1;
	pin Y9 = NC;
	pin Y10 = IOB_S16_0;
	pin Y11 = IOB_S15_3;
	pin Y12 = IOB_S20_0;
	pin Y13 = IOB_S26_0;
	pin Y14 = IOB_S28_2;
	pin Y15 = IOB_S32_1;
	pin Y16 = IOB_S34_0;
	pin Y17 = IOB_S41_2;
	pin Y18 = IOB_S41_3;
	pin Y19 = IOB_S52_0;
	pin Y20 = IOB_S52_1;
	pin Y21 = IOB_S48_0;
	pin Y22 = IOB_E1_1;
	pin Y23 = IOB_E7_0;
	pin Y24 = IOB_E7_1;
	pin Y25 = VCCO3;
	pin Y26 = IOB_E11_0;
	pin AA1 = IOB_W8_3;
	pin AA2 = IOB_W8_2;
	pin AA3 = IOB_W5_1;
	pin AA4 = IOB_W5_0;
	pin AA5 = M1;
	pin AA6 = GND;
	pin AA7 = IOB_S2_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = NC;
	pin AA10 = IOB_S12_0;
	pin AA11 = IOB_S15_2;
	pin AA12 = IOB_S20_1;
	pin AA13 = IOB_S26_1;
	pin AA14 = IOB_S27_3;
	pin AA15 = IOB_S32_0;
	pin AA16 = IOB_S34_1;
	pin AA17 = IOB_S38_1;
	pin AA18 = IOB_S42_1;
	pin AA19 = NC;
	pin AA20 = IOB_S51_1;
	pin AA21 = GND;
	pin AA22 = IOB_E1_0;
	pin AA23 = IOB_E2_2;
	pin AA24 = IOB_E2_3;
	pin AA25 = IOB_E8_2;
	pin AA26 = IOB_E8_3;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = IOB_W1_3;
	pin AB4 = IOB_W1_2;
	pin AB5 = GND;
	pin AB6 = IOB_S1_1;
	pin AB7 = IOB_S2_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = NC;
	pin AB10 = IOB_S12_1;
	pin AB11 = IOB_S17_2;
	pin AB12 = IOB_S21_2;
	pin AB13 = IOB_S26_2;
	pin AB14 = IOB_S27_2;
	pin AB15 = IOB_S31_1;
	pin AB16 = IOB_S35_3;
	pin AB17 = IOB_S38_0;
	pin AB18 = IOB_S42_0;
	pin AB19 = NC;
	pin AB20 = IOB_S51_0;
	pin AB21 = CCLK;
	pin AB22 = GND;
	pin AB23 = IOB_E1_2;
	pin AB24 = IOB_E1_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = VCCAUX;
	pin AC4 = GND;
	pin AC5 = IOB_S1_0;
	pin AC6 = IOB_S1_2;
	pin AC7 = IOB_S7_3;
	pin AC8 = NC;
	pin AC9 = NC;
	pin AC10 = IOB_S11_2;
	pin AC11 = IOB_S17_3;
	pin AC12 = IOB_S21_3;
	pin AC13 = IOB_S26_3;
	pin AC14 = IOB_S27_1;
	pin AC15 = IOB_S31_0;
	pin AC16 = IOB_S35_2;
	pin AC17 = IOB_S37_3;
	pin AC18 = IOB_S40_1;
	pin AC19 = NC;
	pin AC20 = NC;
	pin AC21 = IOB_S52_2;
	pin AC22 = IOB_S49_3;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = IOB_E4_2;
	pin AC26 = IOB_E4_3;
	pin AD1 = IOB_W2_3;
	pin AD2 = IOB_W2_2;
	pin AD3 = GND;
	pin AD4 = M0;
	pin AD5 = M2;
	pin AD6 = IOB_S1_3;
	pin AD7 = IOB_S7_2;
	pin AD8 = NC;
	pin AD9 = IOB_S13_2;
	pin AD10 = IOB_S11_3;
	pin AD11 = IOB_S18_0;
	pin AD12 = IOB_S22_0;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S27_0;
	pin AD15 = IOB_S30_1;
	pin AD16 = IOB_S33_3;
	pin AD17 = IOB_S37_2;
	pin AD18 = IOB_S40_0;
	pin AD19 = NC;
	pin AD20 = NC;
	pin AD21 = IOB_S52_3;
	pin AD22 = DONE;
	pin AD23 = PWRDWN_B;
	pin AD24 = GND;
	pin AD25 = IOB_E3_0;
	pin AD26 = IOB_E3_1;
	pin AE1 = IOB_W1_1;
	pin AE2 = GND;
	pin AE3 = IOB_S4_2;
	pin AE4 = IOB_S5_2;
	pin AE5 = IOB_S6_0;
	pin AE6 = IOB_S9_2;
	pin AE7 = VCCO5;
	pin AE8 = IOB_S10_1;
	pin AE9 = IOB_S13_3;
	pin AE10 = VCCO5;
	pin AE11 = IOB_S18_1;
	pin AE12 = IOB_S22_1;
	pin AE13 = GND;
	pin AE14 = GND;
	pin AE15 = IOB_S30_0;
	pin AE16 = IOB_S33_2;
	pin AE17 = VCCO4;
	pin AE18 = IOB_S39_3;
	pin AE19 = IOB_S43_3;
	pin AE20 = VCCO4;
	pin AE21 = IOB_S49_2;
	pin AE22 = IOB_S45_3;
	pin AE23 = IOB_S46_1;
	pin AE24 = IOB_S47_3;
	pin AE25 = GND;
	pin AE26 = IOB_S49_1;
	pin AF1 = GND;
	pin AF2 = IOB_W1_0;
	pin AF3 = IOB_S4_3;
	pin AF4 = IOB_S5_3;
	pin AF5 = IOB_S6_1;
	pin AF6 = IOB_S9_3;
	pin AF7 = IOB_S10_0;
	pin AF8 = IOB_S14_0;
	pin AF9 = IOB_S14_1;
	pin AF10 = IOB_S19_2;
	pin AF11 = IOB_S19_3;
	pin AF12 = IOB_S22_2;
	pin AF13 = IOB_S22_3;
	pin AF14 = IOB_S23_2;
	pin AF15 = IOB_S23_3;
	pin AF16 = IOB_S36_0;
	pin AF17 = IOB_S36_1;
	pin AF18 = IOB_S39_2;
	pin AF19 = IOB_S43_2;
	pin AF20 = IOB_S44_0;
	pin AF21 = IOB_S44_1;
	pin AF22 = IOB_S45_2;
	pin AF23 = IOB_S46_0;
	pin AF24 = IOB_S47_2;
	pin AF25 = IOB_S49_0;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S22_0;
	vref IOB_S25_0;
	vref IOB_S28_3;
	vref IOB_S31_3;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S42_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N22_3;
	vref IOB_N25_3;
	vref IOB_N28_0;
	vref IOB_N31_0;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N42_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
}

// xc2v3000-bf957
bond BOND20 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N56_2;
	pin A5 = IOB_N56_3;
	pin A6 = IOB_N55_0;
	pin A7 = IOB_N55_1;
	pin A8 = IOB_N51_2;
	pin A9 = IOB_N51_3;
	pin A10 = IOB_N46_2;
	pin A11 = IOB_N46_3;
	pin A12 = IOB_N40_2;
	pin A13 = IOB_N40_3;
	pin A14 = IOB_N33_0;
	pin A15 = IOB_N33_1;
	pin A16 = GND;
	pin A17 = IOB_N31_0;
	pin A18 = IOB_N31_1;
	pin A19 = IOB_N25_2;
	pin A20 = IOB_N25_3;
	pin A21 = IOB_N21_2;
	pin A22 = IOB_N21_3;
	pin A23 = IOB_N17_2;
	pin A24 = IOB_N17_3;
	pin A25 = IOB_N11_0;
	pin A26 = IOB_N11_1;
	pin A27 = IOB_N5_0;
	pin A28 = IOB_N5_1;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N62_0;
	pin B4 = NC;
	pin B5 = IOB_N62_1;
	pin B6 = IOB_N57_1;
	pin B7 = IOB_N49_0;
	pin B8 = GND;
	pin B9 = IOB_N49_1;
	pin B10 = IOB_N44_0;
	pin B11 = IOB_N44_1;
	pin B12 = IOB_N42_2;
	pin B13 = IOB_N42_3;
	pin B14 = IOB_N36_0;
	pin B15 = IOB_N36_1;
	pin B16 = VCCAUX;
	pin B17 = IOB_N28_0;
	pin B18 = IOB_N28_1;
	pin B19 = IOB_N23_2;
	pin B20 = IOB_N23_3;
	pin B21 = IOB_N18_0;
	pin B22 = IOB_N18_1;
	pin B23 = IOB_N13_0;
	pin B24 = GND;
	pin B25 = IOB_N13_1;
	pin B26 = IOB_N7_0;
	pin B27 = IOB_N7_1;
	pin B28 = DXP;
	pin B29 = IOB_N2_1;
	pin B30 = GND;
	pin B31 = GND;
	pin C1 = GND;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = TDO;
	pin C5 = IOB_N57_0;
	pin C6 = IOB_N58_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N53_0;
	pin C9 = IOB_N53_1;
	pin C10 = IOB_N49_2;
	pin C11 = IOB_N49_3;
	pin C12 = IOB_N42_0;
	pin C13 = IOB_N42_1;
	pin C14 = VCCO1;
	pin C15 = IOB_N32_2;
	pin C16 = IOB_N32_3;
	pin C17 = IOB_N26_0;
	pin C18 = VCCO0;
	pin C19 = IOB_N26_1;
	pin C20 = IOB_N22_0;
	pin C21 = IOB_N22_1;
	pin C22 = IOB_N14_2;
	pin C23 = IOB_N14_3;
	pin C24 = IOB_N8_0;
	pin C25 = VCCO0;
	pin C26 = IOB_N8_1;
	pin C27 = IOB_N2_0;
	pin C28 = TDI;
	pin C29 = GND;
	pin C30 = VCCAUX;
	pin C31 = GND;
	pin D1 = IOB_E59_1;
	pin D2 = IOB_E62_1;
	pin D3 = IOB_E63_1;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N58_2;
	pin D7 = IOB_N59_1;
	pin D8 = IOB_N52_2;
	pin D9 = IOB_N52_3;
	pin D10 = GND;
	pin D11 = IOB_N44_2;
	pin D12 = IOB_N44_3;
	pin D13 = IOB_N38_0;
	pin D14 = IOB_N38_1;
	pin D15 = IOB_N37_3;
	pin D16 = GND;
	pin D17 = IOB_N24_0;
	pin D18 = IOB_N25_0;
	pin D19 = IOB_N25_1;
	pin D20 = IOB_N19_2;
	pin D21 = IOB_N19_3;
	pin D22 = GND;
	pin D23 = IOB_N9_0;
	pin D24 = IOB_N9_1;
	pin D25 = IOB_N4_0;
	pin D26 = IOB_N4_1;
	pin D27 = PROG_B;
	pin D28 = GND;
	pin D29 = IOB_W64_3;
	pin D30 = IOB_W64_2;
	pin D31 = IOB_W60_3;
	pin E1 = IOB_E59_0;
	pin E2 = IOB_E58_1;
	pin E3 = IOB_E62_0;
	pin E4 = IOB_E63_0;
	pin E5 = GND;
	pin E6 = IOB_N59_0;
	pin E7 = IOB_N61_2;
	pin E8 = IOB_N61_3;
	pin E9 = IOB_N54_2;
	pin E10 = IOB_N54_3;
	pin E11 = IOB_N45_2;
	pin E12 = IOB_N45_3;
	pin E13 = IOB_N39_2;
	pin E14 = IOB_N39_3;
	pin E15 = IOB_N37_2;
	pin E16 = IOB_N31_2;
	pin E17 = IOB_N31_3;
	pin E18 = IOB_N24_1;
	pin E19 = IOB_N17_0;
	pin E20 = IOB_N17_1;
	pin E21 = IOB_N14_0;
	pin E22 = IOB_N14_1;
	pin E23 = IOB_N10_2;
	pin E24 = IOB_N10_3;
	pin E25 = IOB_N1_0;
	pin E26 = HSWAP_EN;
	pin E27 = GND;
	pin E28 = IOB_W61_1;
	pin E29 = IOB_W62_3;
	pin E30 = IOB_W57_1;
	pin E31 = IOB_W60_2;
	pin F1 = IOB_E52_3;
	pin F2 = IOB_E58_0;
	pin F3 = IOB_E61_0;
	pin F4 = IOB_E61_1;
	pin F5 = IOB_E64_3;
	pin F6 = GND;
	pin F7 = IOB_N62_2;
	pin F8 = IOB_N62_3;
	pin F9 = IOB_N50_2;
	pin F10 = VCCO1;
	pin F11 = IOB_N50_3;
	pin F12 = IOB_N40_0;
	pin F13 = IOB_N40_1;
	pin F14 = IOB_N35_2;
	pin F15 = IOB_N35_3;
	pin F16 = IOB_N27_0;
	pin F17 = IOB_N27_1;
	pin F18 = IOB_N20_0;
	pin F19 = IOB_N20_1;
	pin F20 = IOB_N15_0;
	pin F21 = IOB_N15_1;
	pin F22 = VCCO0;
	pin F23 = IOB_N4_2;
	pin F24 = IOB_N4_3;
	pin F25 = DXN;
	pin F26 = GND;
	pin F27 = IOB_W64_1;
	pin F28 = IOB_W61_0;
	pin F29 = IOB_W62_2;
	pin F30 = IOB_W57_0;
	pin F31 = IOB_W56_3;
	pin G1 = IOB_E52_2;
	pin G2 = IOB_E51_1;
	pin G3 = VCCO2;
	pin G4 = IOB_E64_2;
	pin G5 = IOB_E58_3;
	pin G6 = IOB_E64_1;
	pin G7 = GND;
	pin G8 = IOB_N59_2;
	pin G9 = IOB_N57_2;
	pin G10 = IOB_N57_3;
	pin G11 = IOB_N46_0;
	pin G12 = IOB_N46_1;
	pin G13 = GND;
	pin G14 = IOB_N36_2;
	pin G15 = IOB_N36_3;
	pin G16 = GND;
	pin G17 = IOB_N23_0;
	pin G18 = IOB_N23_1;
	pin G19 = GND;
	pin G20 = IOB_N10_0;
	pin G21 = IOB_N10_1;
	pin G22 = IOB_N6_0;
	pin G23 = IOB_N6_1;
	pin G24 = IOB_N1_1;
	pin G25 = GND;
	pin G26 = IOB_W64_0;
	pin G27 = IOB_W59_1;
	pin G28 = IOB_W58_3;
	pin G29 = VCCO7;
	pin G30 = IOB_W52_1;
	pin G31 = IOB_W56_2;
	pin H1 = IOB_E48_3;
	pin H2 = GND;
	pin H3 = IOB_E50_3;
	pin H4 = IOB_E57_1;
	pin H5 = IOB_E58_2;
	pin H6 = IOB_E64_0;
	pin H7 = IOB_E60_1;
	pin H8 = GND;
	pin H9 = IOB_N59_3;
	pin H10 = IOB_N55_2;
	pin H11 = IOB_N55_3;
	pin H12 = IOB_N43_2;
	pin H13 = IOB_N43_3;
	pin H14 = VCCO1;
	pin H15 = IOB_N32_0;
	pin H16 = IOB_N32_1;
	pin H17 = IOB_N21_0;
	pin H18 = VCCO0;
	pin H19 = IOB_N21_1;
	pin H20 = IOB_N12_0;
	pin H21 = IOB_N12_1;
	pin H22 = IOB_N1_2;
	pin H23 = IOB_N1_3;
	pin H24 = GND;
	pin H25 = IOB_W63_1;
	pin H26 = IOB_W63_0;
	pin H27 = IOB_W59_0;
	pin H28 = IOB_W58_2;
	pin H29 = IOB_W50_3;
	pin H30 = GND;
	pin H31 = IOB_W50_1;
	pin J1 = IOB_E48_2;
	pin J2 = IOB_E51_0;
	pin J3 = IOB_E50_2;
	pin J4 = IOB_E57_0;
	pin J5 = IOB_E49_1;
	pin J6 = IOB_E50_1;
	pin J7 = IOB_E55_1;
	pin J8 = IOB_E60_0;
	pin J9 = GND;
	pin J10 = TMS;
	pin J11 = IOB_N53_2;
	pin J12 = IOB_N53_3;
	pin J13 = IOB_N41_2;
	pin J14 = IOB_N41_3;
	pin J15 = IOB_N38_3;
	pin J16 = IOB_N30_2;
	pin J17 = IOB_N30_3;
	pin J18 = IOB_N27_2;
	pin J19 = IOB_N19_0;
	pin J20 = IOB_N19_1;
	pin J21 = IOB_N6_2;
	pin J22 = IOB_N6_3;
	pin J23 = GND;
	pin J24 = IOB_W60_1;
	pin J25 = IOB_W58_1;
	pin J26 = IOB_W49_1;
	pin J27 = IOB_W52_3;
	pin J28 = IOB_W46_3;
	pin J29 = IOB_W50_2;
	pin J30 = IOB_W52_0;
	pin J31 = IOB_W50_0;
	pin K1 = IOB_E42_3;
	pin K2 = IOB_E44_3;
	pin K3 = IOB_E46_3;
	pin K4 = GND;
	pin K5 = IOB_E49_0;
	pin K6 = VCCO2;
	pin K7 = IOB_E55_0;
	pin K8 = IOB_E56_3;
	pin K9 = IOB_E62_2;
	pin K10 = IOB_E62_3;
	pin K11 = TCK;
	pin K12 = IOB_N48_2;
	pin K13 = IOB_N48_3;
	pin K14 = IOB_N38_2;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_N27_3;
	pin K19 = IOB_N8_2;
	pin K20 = IOB_N8_3;
	pin K21 = IOB_W62_1;
	pin K22 = IOB_W62_0;
	pin K23 = IOB_W55_1;
	pin K24 = IOB_W60_0;
	pin K25 = IOB_W58_0;
	pin K26 = VCCO7;
	pin K27 = IOB_W52_2;
	pin K28 = GND;
	pin K29 = IOB_W48_1;
	pin K30 = IOB_W46_1;
	pin K31 = IOB_W44_1;
	pin L1 = IOB_E42_2;
	pin L2 = IOB_E44_2;
	pin L3 = IOB_E46_2;
	pin L4 = IOB_E43_1;
	pin L5 = IOB_E45_1;
	pin L6 = IOB_E50_0;
	pin L7 = IOB_E47_1;
	pin L8 = IOB_E56_2;
	pin L9 = IOB_E52_1;
	pin L10 = IOB_E60_3;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = VCCINT;
	pin L17 = VCCO0;
	pin L18 = VCCO0;
	pin L19 = VCCO0;
	pin L20 = VCCO0;
	pin L21 = VCCINT;
	pin L22 = IOB_W51_1;
	pin L23 = IOB_W55_0;
	pin L24 = IOB_W47_1;
	pin L25 = IOB_W48_3;
	pin L26 = IOB_W49_0;
	pin L27 = IOB_W44_3;
	pin L28 = IOB_W46_2;
	pin L29 = IOB_W48_0;
	pin L30 = IOB_W46_0;
	pin L31 = IOB_W44_0;
	pin M1 = IOB_E38_3;
	pin M2 = IOB_E39_1;
	pin M3 = IOB_E40_3;
	pin M4 = IOB_E43_0;
	pin M5 = IOB_E45_0;
	pin M6 = IOB_E44_1;
	pin M7 = IOB_E47_0;
	pin M8 = IOB_E46_1;
	pin M9 = IOB_E52_0;
	pin M10 = IOB_E60_2;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCINT;
	pin M17 = VCCO0;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = IOB_W51_0;
	pin M23 = IOB_W45_1;
	pin M24 = IOB_W47_0;
	pin M25 = IOB_W48_2;
	pin M26 = IOB_W43_1;
	pin M27 = IOB_W44_2;
	pin M28 = IOB_W42_3;
	pin M29 = IOB_W42_1;
	pin M30 = IOB_W40_1;
	pin M31 = IOB_W38_3;
	pin N1 = IOB_E38_2;
	pin N2 = IOB_E39_0;
	pin N3 = IOB_E40_2;
	pin N4 = IOB_E37_1;
	pin N5 = IOB_E41_1;
	pin N6 = IOB_E44_0;
	pin N7 = GND;
	pin N8 = IOB_E46_0;
	pin N9 = IOB_E42_1;
	pin N10 = IOB_E48_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCO7;
	pin N21 = VCCO7;
	pin N22 = IOB_W41_1;
	pin N23 = IOB_W45_0;
	pin N24 = IOB_W34_1;
	pin N25 = GND;
	pin N26 = IOB_W43_0;
	pin N27 = IOB_W40_3;
	pin N28 = IOB_W42_2;
	pin N29 = IOB_W42_0;
	pin N30 = IOB_W40_0;
	pin N31 = IOB_W38_2;
	pin P1 = IOB_E34_1;
	pin P2 = IOB_E35_1;
	pin P3 = VCCO2;
	pin P4 = IOB_E37_0;
	pin P5 = IOB_E41_0;
	pin P6 = IOB_E36_1;
	pin P7 = IOB_E38_1;
	pin P8 = VCCO2;
	pin P9 = IOB_E42_0;
	pin P10 = IOB_E48_0;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO7;
	pin P21 = VCCO7;
	pin P22 = IOB_W41_0;
	pin P23 = IOB_W39_1;
	pin P24 = VCCO7;
	pin P25 = IOB_W37_1;
	pin P26 = IOB_W36_1;
	pin P27 = IOB_W40_2;
	pin P28 = IOB_W38_1;
	pin P29 = VCCO7;
	pin P30 = IOB_W36_3;
	pin P31 = IOB_W35_1;
	pin R1 = IOB_E34_0;
	pin R2 = IOB_E35_0;
	pin R3 = IOB_E33_0;
	pin R4 = IOB_E33_1;
	pin R5 = IOB_E34_3;
	pin R6 = IOB_E36_0;
	pin R7 = IOB_E38_0;
	pin R8 = IOB_E40_1;
	pin R9 = IOB_E40_0;
	pin R10 = VCCINT;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCO7;
	pin R21 = VCCO7;
	pin R22 = VCCINT;
	pin R23 = IOB_W39_0;
	pin R24 = IOB_W34_0;
	pin R25 = IOB_W37_0;
	pin R26 = IOB_W36_0;
	pin R27 = IOB_W33_1;
	pin R28 = IOB_W38_0;
	pin R29 = IOB_W34_3;
	pin R30 = IOB_W36_2;
	pin R31 = IOB_W35_0;
	pin T1 = GND;
	pin T2 = VCCAUX;
	pin T3 = IOB_E31_1;
	pin T4 = GND;
	pin T5 = IOB_E34_2;
	pin T6 = IOB_E32_3;
	pin T7 = GND;
	pin T8 = IOB_E36_3;
	pin T9 = IOB_E36_2;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = IOB_W29_1;
	pin T24 = IOB_W31_1;
	pin T25 = GND;
	pin T26 = IOB_W29_3;
	pin T27 = IOB_W33_0;
	pin T28 = GND;
	pin T29 = IOB_W34_2;
	pin T30 = VCCAUX;
	pin T31 = GND;
	pin U1 = IOB_E30_3;
	pin U2 = IOB_E29_1;
	pin U3 = IOB_E31_0;
	pin U4 = IOB_E27_3;
	pin U5 = IOB_E32_2;
	pin U6 = IOB_E31_3;
	pin U7 = IOB_E28_3;
	pin U8 = IOB_E29_3;
	pin U9 = IOB_E22_3;
	pin U10 = VCCINT;
	pin U11 = VCCO3;
	pin U12 = VCCO3;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO6;
	pin U21 = VCCO6;
	pin U22 = VCCINT;
	pin U23 = IOB_W29_0;
	pin U24 = IOB_W31_0;
	pin U25 = IOB_W24_3;
	pin U26 = IOB_W29_2;
	pin U27 = IOB_W27_3;
	pin U28 = IOB_W30_3;
	pin U29 = IOB_W28_3;
	pin U30 = IOB_W31_3;
	pin U31 = IOB_W32_3;
	pin V1 = IOB_E30_2;
	pin V2 = IOB_E29_0;
	pin V3 = VCCO3;
	pin V4 = IOB_E27_2;
	pin V5 = IOB_E26_3;
	pin V6 = IOB_E31_2;
	pin V7 = IOB_E28_2;
	pin V8 = VCCO3;
	pin V9 = IOB_E22_2;
	pin V10 = IOB_E18_3;
	pin V11 = VCCO3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO6;
	pin V21 = VCCO6;
	pin V22 = IOB_W19_3;
	pin V23 = IOB_W25_3;
	pin V24 = VCCO6;
	pin V25 = IOB_W24_2;
	pin V26 = IOB_W21_3;
	pin V27 = IOB_W27_2;
	pin V28 = IOB_W30_2;
	pin V29 = VCCO6;
	pin V30 = IOB_W31_2;
	pin V31 = IOB_W32_2;
	pin W1 = IOB_E27_1;
	pin W2 = IOB_E25_3;
	pin W3 = IOB_E23_3;
	pin W4 = IOB_E23_1;
	pin W5 = IOB_E26_2;
	pin W6 = IOB_E25_1;
	pin W7 = GND;
	pin W8 = IOB_E29_2;
	pin W9 = IOB_E16_3;
	pin W10 = IOB_E18_2;
	pin W11 = VCCO3;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO6;
	pin W21 = VCCO6;
	pin W22 = IOB_W19_2;
	pin W23 = IOB_W25_2;
	pin W24 = IOB_W23_3;
	pin W25 = GND;
	pin W26 = IOB_W21_2;
	pin W27 = IOB_W20_3;
	pin W28 = IOB_W25_1;
	pin W29 = IOB_W28_2;
	pin W30 = IOB_W26_3;
	pin W31 = IOB_W27_1;
	pin Y1 = IOB_E27_0;
	pin Y2 = IOB_E25_2;
	pin Y3 = IOB_E23_2;
	pin Y4 = IOB_E23_0;
	pin Y5 = IOB_E24_3;
	pin Y6 = IOB_E25_0;
	pin Y7 = IOB_E21_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = IOB_E16_2;
	pin Y10 = IOB_E10_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCINT;
	pin Y13 = VCCO4;
	pin Y14 = VCCO4;
	pin Y15 = VCCO4;
	pin Y16 = VCCINT;
	pin Y17 = VCCO5;
	pin Y18 = VCCO5;
	pin Y19 = VCCO5;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W13_3;
	pin Y24 = IOB_W23_2;
	pin Y25 = IOB_W16_3;
	pin Y26 = IOB_W18_3;
	pin Y27 = IOB_W20_2;
	pin Y28 = IOB_W25_0;
	pin Y29 = IOB_W23_1;
	pin Y30 = IOB_W26_2;
	pin Y31 = IOB_W27_0;
	pin AA1 = IOB_E21_3;
	pin AA2 = IOB_E19_3;
	pin AA3 = IOB_E17_3;
	pin AA4 = IOB_E19_1;
	pin AA5 = IOB_E24_2;
	pin AA6 = IOB_E20_3;
	pin AA7 = IOB_E21_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = IOB_E7_3;
	pin AA10 = IOB_E10_2;
	pin AA11 = VCCINT;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCINT;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = IOB_W5_0;
	pin AA23 = IOB_W13_2;
	pin AA24 = IOB_W9_1;
	pin AA25 = IOB_W16_2;
	pin AA26 = IOB_W18_2;
	pin AA27 = IOB_W17_3;
	pin AA28 = IOB_W15_1;
	pin AA29 = IOB_W23_0;
	pin AA30 = IOB_W21_1;
	pin AA31 = IOB_W22_3;
	pin AB1 = IOB_E21_2;
	pin AB2 = IOB_E19_2;
	pin AB3 = IOB_E17_2;
	pin AB4 = GND;
	pin AB5 = IOB_E17_1;
	pin AB6 = VCCO3;
	pin AB7 = IOB_E13_1;
	pin AB8 = IOB_E5_3;
	pin AB9 = IOB_E7_2;
	pin AB10 = IOB_E3_3;
	pin AB11 = IOB_E3_2;
	pin AB12 = IOB_S55_3;
	pin AB13 = IOB_S55_2;
	pin AB14 = IOB_S38_3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = VCCINT;
	pin AB18 = IOB_S25_2;
	pin AB19 = IOB_S17_3;
	pin AB20 = IOB_S17_2;
	pin AB21 = IOB_S6_3;
	pin AB22 = IOB_W3_0;
	pin AB23 = IOB_W3_1;
	pin AB24 = IOB_W9_0;
	pin AB25 = IOB_W10_3;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W17_2;
	pin AB28 = GND;
	pin AB29 = IOB_W17_1;
	pin AB30 = IOB_W21_0;
	pin AB31 = IOB_W22_2;
	pin AC1 = IOB_E15_3;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E15_1;
	pin AC4 = IOB_E19_0;
	pin AC5 = IOB_E17_0;
	pin AC6 = IOB_E20_2;
	pin AC7 = IOB_E13_0;
	pin AC8 = IOB_E5_2;
	pin AC9 = GND;
	pin AC10 = IOB_S57_3;
	pin AC11 = IOB_S57_2;
	pin AC12 = IOB_S44_3;
	pin AC13 = IOB_S44_2;
	pin AC14 = IOB_S38_2;
	pin AC15 = IOB_S36_3;
	pin AC16 = IOB_S36_2;
	pin AC17 = IOB_S25_3;
	pin AC18 = IOB_S23_3;
	pin AC19 = IOB_S23_2;
	pin AC20 = IOB_S12_3;
	pin AC21 = IOB_S12_2;
	pin AC22 = IOB_S6_2;
	pin AC23 = GND;
	pin AC24 = IOB_W5_3;
	pin AC25 = IOB_W10_2;
	pin AC26 = IOB_W7_1;
	pin AC27 = IOB_W15_3;
	pin AC28 = IOB_W15_0;
	pin AC29 = IOB_W17_0;
	pin AC30 = IOB_W14_3;
	pin AC31 = IOB_W19_1;
	pin AD1 = IOB_E15_2;
	pin AD2 = GND;
	pin AD3 = IOB_E15_0;
	pin AD4 = IOB_E7_1;
	pin AD5 = IOB_E6_3;
	pin AD6 = IOB_E2_3;
	pin AD7 = IOB_E2_2;
	pin AD8 = GND;
	pin AD9 = IOB_S62_3;
	pin AD10 = IOB_S62_2;
	pin AD11 = IOB_S51_3;
	pin AD12 = IOB_S51_2;
	pin AD13 = IOB_S42_3;
	pin AD14 = VCCO4;
	pin AD15 = IOB_S42_2;
	pin AD16 = IOB_S31_1;
	pin AD17 = IOB_S31_0;
	pin AD18 = VCCO5;
	pin AD19 = IOB_S19_3;
	pin AD20 = IOB_S19_2;
	pin AD21 = IOB_S10_3;
	pin AD22 = IOB_S10_2;
	pin AD23 = IOB_S4_3;
	pin AD24 = GND;
	pin AD25 = IOB_W5_2;
	pin AD26 = IOB_W7_0;
	pin AD27 = IOB_W15_2;
	pin AD28 = IOB_W8_3;
	pin AD29 = IOB_W7_3;
	pin AD30 = GND;
	pin AD31 = IOB_W19_0;
	pin AE1 = IOB_E9_1;
	pin AE2 = IOB_E13_2;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E7_0;
	pin AE5 = IOB_E6_2;
	pin AE6 = IOB_E1_3;
	pin AE7 = GND;
	pin AE8 = IOB_S59_3;
	pin AE9 = IOB_S57_1;
	pin AE10 = IOB_S57_0;
	pin AE11 = IOB_S49_3;
	pin AE12 = IOB_S49_2;
	pin AE13 = GND;
	pin AE14 = IOB_S40_3;
	pin AE15 = IOB_S40_2;
	pin AE16 = GND;
	pin AE17 = IOB_S27_3;
	pin AE18 = IOB_S27_2;
	pin AE19 = GND;
	pin AE20 = IOB_S14_3;
	pin AE21 = IOB_S14_2;
	pin AE22 = IOB_S8_3;
	pin AE23 = IOB_S8_2;
	pin AE24 = IOB_S4_2;
	pin AE25 = GND;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W8_2;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W14_2;
	pin AE31 = IOB_W13_1;
	pin AF1 = IOB_E9_0;
	pin AF2 = IOB_E8_3;
	pin AF3 = IOB_E3_1;
	pin AF4 = IOB_E4_3;
	pin AF5 = IOB_E1_2;
	pin AF6 = GND;
	pin AF7 = IOB_S62_1;
	pin AF8 = IOB_S59_2;
	pin AF9 = IOB_S53_1;
	pin AF10 = VCCO4;
	pin AF11 = IOB_S53_0;
	pin AF12 = IOB_S46_3;
	pin AF13 = IOB_S46_2;
	pin AF14 = IOB_S40_1;
	pin AF15 = IOB_S40_0;
	pin AF16 = IOB_S33_3;
	pin AF17 = IOB_S28_2;
	pin AF18 = IOB_S21_3;
	pin AF19 = IOB_S21_2;
	pin AF20 = IOB_S15_3;
	pin AF21 = IOB_S15_2;
	pin AF22 = VCCO5;
	pin AF23 = IOB_S2_3;
	pin AF24 = IOB_S2_2;
	pin AF25 = IOB_S1_2;
	pin AF26 = GND;
	pin AF27 = IOB_W1_0;
	pin AF28 = IOB_W1_1;
	pin AF29 = IOB_W7_2;
	pin AF30 = IOB_W6_3;
	pin AF31 = IOB_W13_0;
	pin AG1 = IOB_E5_1;
	pin AG2 = IOB_E8_2;
	pin AG3 = IOB_E3_0;
	pin AG4 = IOB_E4_2;
	pin AG5 = GND;
	pin AG6 = DONE;
	pin AG7 = IOB_S62_0;
	pin AG8 = IOB_S53_3;
	pin AG9 = IOB_S53_2;
	pin AG10 = IOB_S49_1;
	pin AG11 = IOB_S49_0;
	pin AG12 = IOB_S44_1;
	pin AG13 = IOB_S44_0;
	pin AG14 = IOB_S36_1;
	pin AG15 = IOB_S36_0;
	pin AG16 = IOB_S33_2;
	pin AG17 = IOB_S28_3;
	pin AG18 = IOB_S22_3;
	pin AG19 = IOB_S22_2;
	pin AG20 = IOB_S18_3;
	pin AG21 = IOB_S18_2;
	pin AG22 = IOB_S9_3;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S7_2;
	pin AG26 = M2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_2;
	pin AG29 = IOB_W3_3;
	pin AG30 = IOB_W6_2;
	pin AG31 = IOB_W4_3;
	pin AH1 = IOB_E5_0;
	pin AH2 = IOB_E1_1;
	pin AH3 = IOB_E1_0;
	pin AH4 = GND;
	pin AH5 = PWRDWN_B;
	pin AH6 = IOB_S58_1;
	pin AH7 = IOB_S58_0;
	pin AH8 = IOB_S52_1;
	pin AH9 = IOB_S52_0;
	pin AH10 = GND;
	pin AH11 = IOB_S45_1;
	pin AH12 = IOB_S45_0;
	pin AH13 = IOB_S38_1;
	pin AH14 = IOB_S38_0;
	pin AH15 = IOB_S32_1;
	pin AH16 = GND;
	pin AH17 = IOB_S31_2;
	pin AH18 = IOB_S25_1;
	pin AH19 = IOB_S25_0;
	pin AH20 = IOB_S20_3;
	pin AH21 = IOB_S20_2;
	pin AH22 = GND;
	pin AH23 = IOB_S10_1;
	pin AH24 = IOB_S10_0;
	pin AH25 = IOB_S7_3;
	pin AH26 = IOB_S4_0;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AH31 = IOB_W4_2;
	pin AJ1 = GND;
	pin AJ2 = VCCAUX;
	pin AJ3 = GND;
	pin AJ4 = CCLK;
	pin AJ5 = IOB_S61_0;
	pin AJ6 = IOB_S55_1;
	pin AJ7 = VCCO4;
	pin AJ8 = IOB_S55_0;
	pin AJ9 = IOB_S50_1;
	pin AJ10 = IOB_S50_0;
	pin AJ11 = IOB_S42_1;
	pin AJ12 = IOB_S42_0;
	pin AJ13 = IOB_S37_1;
	pin AJ14 = VCCO4;
	pin AJ15 = IOB_S32_0;
	pin AJ16 = IOB_S31_3;
	pin AJ17 = IOB_S27_0;
	pin AJ18 = VCCO5;
	pin AJ19 = IOB_S23_1;
	pin AJ20 = IOB_S23_0;
	pin AJ21 = IOB_S17_1;
	pin AJ22 = IOB_S17_0;
	pin AJ23 = IOB_S13_3;
	pin AJ24 = IOB_S13_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S4_1;
	pin AJ27 = IOB_S5_2;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AJ31 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = IOB_S61_1;
	pin AK4 = IOB_S59_1;
	pin AK5 = IOB_S59_0;
	pin AK6 = IOB_S54_1;
	pin AK7 = IOB_S54_0;
	pin AK8 = GND;
	pin AK9 = IOB_S46_1;
	pin AK10 = IOB_S46_0;
	pin AK11 = IOB_S41_1;
	pin AK12 = IOB_S41_0;
	pin AK13 = IOB_S37_0;
	pin AK14 = IOB_S35_1;
	pin AK15 = IOB_S35_0;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S27_1;
	pin AK18 = IOB_S26_3;
	pin AK19 = IOB_S26_2;
	pin AK20 = IOB_S21_1;
	pin AK21 = IOB_S21_0;
	pin AK22 = IOB_S14_1;
	pin AK23 = IOB_S14_0;
	pin AK24 = GND;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S8_0;
	pin AK27 = IOB_S5_3;
	pin AK28 = IOB_S1_1;
	pin AK29 = IOB_S1_0;
	pin AK30 = GND;
	pin AK31 = GND;
	pin AL2 = GND;
	pin AL3 = GND;
	pin AL4 = IOB_S56_1;
	pin AL5 = IOB_S56_0;
	pin AL6 = IOB_S51_1;
	pin AL7 = IOB_S51_0;
	pin AL8 = IOB_S48_1;
	pin AL9 = IOB_S48_0;
	pin AL10 = IOB_S43_1;
	pin AL11 = IOB_S43_0;
	pin AL12 = IOB_S39_1;
	pin AL13 = IOB_S39_0;
	pin AL14 = IOB_S32_3;
	pin AL15 = IOB_S32_2;
	pin AL16 = GND;
	pin AL17 = IOB_S30_1;
	pin AL18 = IOB_S30_0;
	pin AL19 = IOB_S24_3;
	pin AL20 = IOB_S24_2;
	pin AL21 = IOB_S19_1;
	pin AL22 = IOB_S19_0;
	pin AL23 = IOB_S12_1;
	pin AL24 = IOB_S12_0;
	pin AL25 = IOB_S11_3;
	pin AL26 = IOB_S11_2;
	pin AL27 = IOB_S6_1;
	pin AL28 = IOB_S6_0;
	pin AL29 = GND;
	pin AL30 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xc2v3000-bg728 xq2v3000-bg728
bond BOND21 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N4_2;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N14_3;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N19_2;
	pin A11 = IOB_N23_2;
	pin A12 = IOB_N26_0;
	pin A13 = IOB_N30_2;
	pin A14 = GND;
	pin A15 = IOB_N32_1;
	pin A16 = IOB_N37_3;
	pin A17 = IOB_N41_3;
	pin A18 = IOB_N44_1;
	pin A19 = IOB_N49_1;
	pin A20 = IOB_N49_0;
	pin A21 = IOB_N57_1;
	pin A22 = IOB_N58_3;
	pin A23 = IOB_N61_3;
	pin A24 = IOB_N62_3;
	pin A25 = IOB_N62_1;
	pin A26 = GND;
	pin A27 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N4_3;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N9_1;
	pin B8 = GND;
	pin B9 = IOB_N13_0;
	pin B10 = IOB_N19_3;
	pin B11 = IOB_N23_3;
	pin B12 = IOB_N26_1;
	pin B13 = IOB_N30_3;
	pin B14 = VCCAUX;
	pin B15 = IOB_N32_0;
	pin B16 = IOB_N37_2;
	pin B17 = IOB_N41_2;
	pin B18 = IOB_N44_0;
	pin B19 = IOB_N50_3;
	pin B20 = GND;
	pin B21 = IOB_N57_0;
	pin B22 = IOB_N58_2;
	pin B23 = IOB_N61_2;
	pin B24 = IOB_N62_2;
	pin B25 = IOB_N62_0;
	pin B26 = GND;
	pin B27 = GND;
	pin C1 = IOB_W63_1;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = IOB_N2_1;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N8_3;
	pin C8 = IOB_N8_2;
	pin C9 = IOB_N13_1;
	pin C10 = IOB_N18_0;
	pin C11 = IOB_N22_0;
	pin C12 = VCCO0;
	pin C13 = IOB_N31_3;
	pin C14 = IOB_N31_2;
	pin C15 = IOB_N33_1;
	pin C16 = VCCO1;
	pin C17 = IOB_N42_1;
	pin C18 = IOB_N45_3;
	pin C19 = IOB_N50_2;
	pin C20 = IOB_N54_3;
	pin C21 = IOB_N54_2;
	pin C22 = IOB_N59_3;
	pin C23 = IOB_N59_2;
	pin C24 = NC;
	pin C25 = GND;
	pin C26 = VCCAUX;
	pin C27 = IOB_E64_3;
	pin D1 = IOB_W63_0;
	pin D2 = IOB_W64_2;
	pin D3 = IOB_W64_3;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N4_0;
	pin D7 = VCCO0;
	pin D8 = IOB_N6_2;
	pin D9 = IOB_N12_2;
	pin D10 = IOB_N18_1;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N25_2;
	pin D13 = IOB_N28_0;
	pin D14 = GND;
	pin D15 = IOB_N33_0;
	pin D16 = IOB_N38_1;
	pin D17 = IOB_N42_0;
	pin D18 = IOB_N45_2;
	pin D19 = IOB_N51_1;
	pin D20 = IOB_N55_1;
	pin D21 = VCCO1;
	pin D22 = IOB_N59_1;
	pin D23 = VCCBATT;
	pin D24 = GND;
	pin D25 = IOB_E64_1;
	pin D26 = IOB_E64_0;
	pin D27 = IOB_E64_2;
	pin E1 = IOB_W62_2;
	pin E2 = IOB_W62_3;
	pin E3 = IOB_W64_0;
	pin E4 = IOB_W64_1;
	pin E5 = GND;
	pin E6 = IOB_N4_1;
	pin E7 = IOB_N6_3;
	pin E8 = IOB_N7_0;
	pin E9 = IOB_N12_3;
	pin E10 = IOB_N17_2;
	pin E11 = GND;
	pin E12 = IOB_N25_3;
	pin E13 = IOB_N28_1;
	pin E14 = IOB_N31_0;
	pin E15 = IOB_N35_3;
	pin E16 = IOB_N38_0;
	pin E17 = GND;
	pin E18 = IOB_N46_1;
	pin E19 = IOB_N51_0;
	pin E20 = IOB_N56_3;
	pin E21 = IOB_N55_0;
	pin E22 = IOB_N59_0;
	pin E23 = GND;
	pin E24 = IOB_E63_1;
	pin E25 = IOB_E63_0;
	pin E26 = IOB_E62_3;
	pin E27 = IOB_E62_2;
	pin F1 = IOB_W57_1;
	pin F2 = IOB_W59_0;
	pin F3 = IOB_W59_1;
	pin F4 = IOB_W61_0;
	pin F5 = IOB_W61_1;
	pin F6 = GND;
	pin F7 = DXP;
	pin F8 = IOB_N7_1;
	pin F9 = IOB_N11_1;
	pin F10 = IOB_N17_3;
	pin F11 = IOB_N21_3;
	pin F12 = IOB_N21_2;
	pin F13 = IOB_N27_0;
	pin F14 = IOB_N31_1;
	pin F15 = IOB_N35_2;
	pin F16 = IOB_N39_3;
	pin F17 = IOB_N39_2;
	pin F18 = IOB_N46_0;
	pin F19 = IOB_N52_3;
	pin F20 = IOB_N56_2;
	pin F21 = TMS;
	pin F22 = GND;
	pin F23 = IOB_E61_1;
	pin F24 = IOB_E61_0;
	pin F25 = IOB_E60_3;
	pin F26 = IOB_E60_2;
	pin F27 = IOB_E59_1;
	pin G1 = IOB_W57_0;
	pin G2 = IOB_W58_2;
	pin G3 = IOB_W58_3;
	pin G4 = VCCO7;
	pin G5 = IOB_W60_2;
	pin G6 = IOB_W60_3;
	pin G7 = GND;
	pin G8 = DXN;
	pin G9 = IOB_N11_0;
	pin G10 = IOB_N15_1;
	pin G11 = IOB_N20_1;
	pin G12 = VCCO0;
	pin G13 = IOB_N27_1;
	pin G14 = IOB_N32_3;
	pin G15 = IOB_N36_3;
	pin G16 = VCCO1;
	pin G17 = IOB_N43_2;
	pin G18 = IOB_N43_3;
	pin G19 = IOB_N52_2;
	pin G20 = TCK;
	pin G21 = GND;
	pin G22 = TDO;
	pin G23 = IOB_E58_3;
	pin G24 = VCCO2;
	pin G25 = IOB_E57_1;
	pin G26 = IOB_E57_0;
	pin G27 = IOB_E59_0;
	pin H1 = IOB_W50_3;
	pin H2 = GND;
	pin H3 = IOB_W53_0;
	pin H4 = IOB_W53_1;
	pin H5 = IOB_W55_0;
	pin H6 = IOB_W55_1;
	pin H7 = TDI;
	pin H8 = GND;
	pin H9 = IOB_N10_3;
	pin H10 = IOB_N15_0;
	pin H11 = IOB_N20_0;
	pin H12 = IOB_N24_1;
	pin H13 = IOB_N27_2;
	pin H14 = IOB_N32_2;
	pin H15 = IOB_N36_2;
	pin H16 = IOB_N40_1;
	pin H17 = IOB_N40_0;
	pin H18 = IOB_N48_2;
	pin H19 = IOB_N48_3;
	pin H20 = GND;
	pin H21 = IOB_E56_3;
	pin H22 = IOB_E55_1;
	pin H23 = IOB_E58_2;
	pin H24 = IOB_E54_3;
	pin H25 = IOB_E54_2;
	pin H26 = GND;
	pin H27 = IOB_E53_1;
	pin J1 = IOB_W50_2;
	pin J2 = IOB_W51_0;
	pin J3 = IOB_W51_1;
	pin J4 = IOB_W52_3;
	pin J5 = IOB_W54_2;
	pin J6 = IOB_W54_3;
	pin J7 = IOB_W56_2;
	pin J8 = IOB_W56_3;
	pin J9 = IOB_N10_2;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N24_0;
	pin J13 = IOB_N27_3;
	pin J14 = GND;
	pin J15 = IOB_N36_1;
	pin J16 = IOB_N36_0;
	pin J17 = VCCO1;
	pin J18 = VCCO1;
	pin J19 = IOB_N53_1;
	pin J20 = IOB_N53_0;
	pin J21 = IOB_E56_2;
	pin J22 = IOB_E55_0;
	pin J23 = IOB_E52_3;
	pin J24 = IOB_E52_2;
	pin J25 = IOB_E51_1;
	pin J26 = IOB_E51_0;
	pin J27 = IOB_E53_0;
	pin K1 = IOB_W45_0;
	pin K2 = IOB_W45_1;
	pin K3 = IOB_W52_2;
	pin K4 = IOB_W46_2;
	pin K5 = IOB_W46_3;
	pin K6 = IOB_W48_2;
	pin K7 = IOB_W48_3;
	pin K8 = IOB_W49_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCO0;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCINT;
	pin K15 = VCCO1;
	pin K16 = VCCO1;
	pin K17 = VCCO1;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E50_3;
	pin K21 = IOB_E50_2;
	pin K22 = IOB_E49_1;
	pin K23 = IOB_E49_0;
	pin K24 = IOB_E48_3;
	pin K25 = IOB_E48_2;
	pin K26 = IOB_E47_1;
	pin K27 = IOB_E47_0;
	pin L1 = IOB_W43_0;
	pin L2 = IOB_W43_1;
	pin L3 = IOB_W44_2;
	pin L4 = IOB_W44_3;
	pin L5 = GND;
	pin L6 = IOB_W47_0;
	pin L7 = IOB_W47_1;
	pin L8 = IOB_W49_0;
	pin L9 = VCCO7;
	pin L10 = VCCO7;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = VCCO2;
	pin L20 = IOB_E46_3;
	pin L21 = IOB_E45_1;
	pin L22 = IOB_E45_0;
	pin L23 = GND;
	pin L24 = IOB_E44_3;
	pin L25 = IOB_E44_2;
	pin L26 = IOB_E43_1;
	pin L27 = IOB_E43_0;
	pin M1 = IOB_W40_2;
	pin M2 = IOB_W40_3;
	pin M3 = VCCO7;
	pin M4 = IOB_W41_0;
	pin M5 = IOB_W41_1;
	pin M6 = IOB_W39_1;
	pin M7 = VCCO7;
	pin M8 = IOB_W42_2;
	pin M9 = IOB_W42_3;
	pin M10 = VCCO7;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCO2;
	pin M19 = IOB_E42_3;
	pin M20 = IOB_E46_2;
	pin M21 = VCCO2;
	pin M22 = IOB_E41_1;
	pin M23 = IOB_E41_0;
	pin M24 = IOB_E40_3;
	pin M25 = VCCO2;
	pin M26 = IOB_E39_1;
	pin M27 = IOB_E39_0;
	pin N1 = IOB_W35_0;
	pin N2 = IOB_W35_1;
	pin N3 = IOB_W36_2;
	pin N4 = IOB_W36_3;
	pin N5 = IOB_W39_0;
	pin N6 = IOB_W37_0;
	pin N7 = IOB_W37_1;
	pin N8 = IOB_W38_3;
	pin N9 = IOB_W38_2;
	pin N10 = VCCO7;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = VCCO2;
	pin N19 = IOB_E42_2;
	pin N20 = IOB_E38_3;
	pin N21 = IOB_E38_2;
	pin N22 = IOB_E37_1;
	pin N23 = IOB_E37_0;
	pin N24 = IOB_E40_2;
	pin N25 = IOB_E36_3;
	pin N26 = IOB_E35_1;
	pin N27 = IOB_E35_0;
	pin P1 = GND;
	pin P2 = VCCAUX;
	pin P3 = IOB_W31_1;
	pin P4 = GND;
	pin P5 = IOB_W33_0;
	pin P6 = IOB_W33_1;
	pin P7 = IOB_W34_2;
	pin P8 = IOB_W34_3;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = GND;
	pin P20 = IOB_E34_3;
	pin P21 = IOB_E34_2;
	pin P22 = IOB_E33_1;
	pin P23 = IOB_E33_0;
	pin P24 = GND;
	pin P25 = IOB_E36_2;
	pin P26 = VCCAUX;
	pin P27 = GND;
	pin R1 = IOB_W32_3;
	pin R2 = IOB_W32_2;
	pin R3 = IOB_W31_0;
	pin R4 = IOB_W27_1;
	pin R5 = IOB_W30_2;
	pin R6 = IOB_W30_3;
	pin R7 = IOB_W29_0;
	pin R8 = IOB_W29_1;
	pin R9 = IOB_W25_1;
	pin R10 = VCCO6;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCO3;
	pin R19 = IOB_E28_2;
	pin R20 = IOB_E28_3;
	pin R21 = IOB_E29_0;
	pin R22 = IOB_E29_1;
	pin R23 = IOB_E30_3;
	pin R24 = IOB_E31_0;
	pin R25 = IOB_E31_1;
	pin R26 = IOB_E32_2;
	pin R27 = IOB_E32_3;
	pin T1 = IOB_W28_3;
	pin T2 = IOB_W28_2;
	pin T3 = VCCO6;
	pin T4 = IOB_W27_0;
	pin T5 = IOB_W26_2;
	pin T6 = IOB_W26_3;
	pin T7 = VCCO6;
	pin T8 = IOB_W21_1;
	pin T9 = IOB_W25_0;
	pin T10 = VCCO6;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E24_2;
	pin T20 = IOB_E24_3;
	pin T21 = VCCO3;
	pin T22 = IOB_E25_1;
	pin T23 = IOB_E30_2;
	pin T24 = IOB_E26_3;
	pin T25 = VCCO3;
	pin T26 = IOB_E27_0;
	pin T27 = IOB_E27_1;
	pin U1 = IOB_W24_3;
	pin U2 = IOB_W24_2;
	pin U3 = IOB_W23_1;
	pin U4 = IOB_W23_0;
	pin U5 = GND;
	pin U6 = IOB_W22_2;
	pin U7 = IOB_W22_3;
	pin U8 = IOB_W21_0;
	pin U9 = VCCO6;
	pin U10 = VCCO6;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = VCCO3;
	pin U20 = IOB_E21_0;
	pin U21 = IOB_E21_1;
	pin U22 = IOB_E25_0;
	pin U23 = GND;
	pin U24 = IOB_E26_2;
	pin U25 = IOB_E22_3;
	pin U26 = IOB_E23_0;
	pin U27 = IOB_E23_1;
	pin V1 = IOB_W20_3;
	pin V2 = IOB_W20_2;
	pin V3 = IOB_W19_1;
	pin V4 = IOB_W19_0;
	pin V5 = IOB_W18_2;
	pin V6 = IOB_W18_3;
	pin V7 = IOB_W17_0;
	pin V8 = IOB_W17_1;
	pin V9 = VCCO6;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCINT;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E17_0;
	pin V21 = IOB_E17_1;
	pin V22 = IOB_E18_3;
	pin V23 = IOB_E19_0;
	pin V24 = IOB_E19_1;
	pin V25 = IOB_E22_2;
	pin V26 = IOB_E20_2;
	pin V27 = IOB_E20_3;
	pin W1 = IOB_W11_1;
	pin W2 = IOB_W16_3;
	pin W3 = IOB_W16_2;
	pin W4 = IOB_W15_1;
	pin W5 = IOB_W15_0;
	pin W6 = IOB_W14_2;
	pin W7 = IOB_W14_3;
	pin W8 = IOB_W13_0;
	pin W9 = IOB_W13_1;
	pin W10 = VCCO5;
	pin W11 = VCCO5;
	pin W12 = IOB_S27_0;
	pin W13 = IOB_S27_1;
	pin W14 = GND;
	pin W15 = IOB_S36_3;
	pin W16 = IOB_S39_0;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = IOB_E11_1;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = IOB_E18_2;
	pin W23 = IOB_E14_2;
	pin W24 = IOB_E14_3;
	pin W25 = IOB_E15_0;
	pin W26 = IOB_E15_1;
	pin W27 = IOB_E16_3;
	pin Y1 = IOB_W11_0;
	pin Y2 = GND;
	pin Y3 = IOB_W10_3;
	pin Y4 = IOB_W10_2;
	pin Y5 = IOB_W9_0;
	pin Y6 = IOB_W9_1;
	pin Y7 = M1;
	pin Y8 = GND;
	pin Y9 = IOB_S15_3;
	pin Y10 = IOB_S15_2;
	pin Y11 = IOB_S23_0;
	pin Y12 = IOB_S23_1;
	pin Y13 = IOB_S27_2;
	pin Y14 = IOB_S32_1;
	pin Y15 = IOB_S36_2;
	pin Y16 = IOB_S39_1;
	pin Y17 = IOB_S43_0;
	pin Y18 = IOB_S48_0;
	pin Y19 = IOB_E11_0;
	pin Y20 = GND;
	pin Y21 = IOB_E8_2;
	pin Y22 = IOB_E8_3;
	pin Y23 = IOB_E9_1;
	pin Y24 = IOB_E10_2;
	pin Y25 = IOB_E10_3;
	pin Y26 = GND;
	pin Y27 = IOB_E16_2;
	pin AA1 = IOB_W6_3;
	pin AA2 = IOB_W8_3;
	pin AA3 = IOB_W8_2;
	pin AA4 = VCCO6;
	pin AA5 = IOB_W7_0;
	pin AA6 = IOB_W7_1;
	pin AA7 = GND;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S11_2;
	pin AA10 = IOB_S20_3;
	pin AA11 = IOB_S20_2;
	pin AA12 = VCCO5;
	pin AA13 = IOB_S27_3;
	pin AA14 = IOB_S32_0;
	pin AA15 = IOB_S36_0;
	pin AA16 = VCCO4;
	pin AA17 = IOB_S43_1;
	pin AA18 = IOB_S48_1;
	pin AA19 = IOB_S51_2;
	pin AA20 = IOB_S54_0;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AA23 = IOB_E9_0;
	pin AA24 = VCCO3;
	pin AA25 = IOB_E6_2;
	pin AA26 = IOB_E6_3;
	pin AA27 = IOB_E7_1;
	pin AB1 = IOB_W6_2;
	pin AB2 = IOB_W5_1;
	pin AB3 = IOB_W5_0;
	pin AB4 = IOB_W4_3;
	pin AB5 = IOB_W4_2;
	pin AB6 = GND;
	pin AB7 = IOB_S6_0;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S11_3;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S24_2;
	pin AB12 = IOB_S24_3;
	pin AB13 = IOB_S28_2;
	pin AB14 = IOB_S31_2;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S42_2;
	pin AB17 = IOB_S42_3;
	pin AB18 = IOB_S46_3;
	pin AB19 = IOB_S51_3;
	pin AB20 = IOB_S54_1;
	pin AB21 = IOB_S57_2;
	pin AB22 = GND;
	pin AB23 = IOB_E4_2;
	pin AB24 = IOB_E4_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AB27 = IOB_E7_0;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = IOB_W2_3;
	pin AC4 = IOB_W2_2;
	pin AC5 = GND;
	pin AC6 = M0;
	pin AC7 = IOB_S6_1;
	pin AC8 = IOB_S9_2;
	pin AC9 = IOB_S12_0;
	pin AC10 = IOB_S17_1;
	pin AC11 = GND;
	pin AC12 = IOB_S25_0;
	pin AC13 = IOB_S28_3;
	pin AC14 = IOB_S31_3;
	pin AC15 = IOB_S35_1;
	pin AC16 = IOB_S38_3;
	pin AC17 = GND;
	pin AC18 = IOB_S46_2;
	pin AC19 = IOB_S50_1;
	pin AC20 = IOB_S53_3;
	pin AC21 = IOB_S57_3;
	pin AC22 = DONE;
	pin AC23 = GND;
	pin AC24 = IOB_E2_2;
	pin AC25 = IOB_E2_3;
	pin AC26 = IOB_E3_0;
	pin AC27 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_3;
	pin AD3 = IOB_W1_2;
	pin AD4 = GND;
	pin AD5 = IOB_S2_2;
	pin AD6 = IOB_S4_2;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S9_3;
	pin AD9 = IOB_S12_1;
	pin AD10 = IOB_S18_2;
	pin AD11 = IOB_S21_0;
	pin AD12 = IOB_S25_1;
	pin AD13 = IOB_S30_0;
	pin AD14 = GND;
	pin AD15 = IOB_S35_0;
	pin AD16 = IOB_S38_2;
	pin AD17 = IOB_S41_1;
	pin AD18 = IOB_S45_1;
	pin AD19 = IOB_S50_0;
	pin AD20 = IOB_S53_2;
	pin AD21 = VCCO4;
	pin AD22 = IOB_S59_1;
	pin AD23 = IOB_S61_1;
	pin AD24 = GND;
	pin AD25 = IOB_E1_0;
	pin AD26 = IOB_E1_1;
	pin AD27 = IOB_E1_3;
	pin AE1 = IOB_W1_0;
	pin AE2 = VCCAUX;
	pin AE3 = GND;
	pin AE4 = M2;
	pin AE5 = IOB_S2_3;
	pin AE6 = IOB_S4_3;
	pin AE7 = IOB_S10_0;
	pin AE8 = IOB_S10_1;
	pin AE9 = IOB_S13_2;
	pin AE10 = IOB_S18_3;
	pin AE11 = IOB_S21_1;
	pin AE12 = VCCO5;
	pin AE13 = IOB_S30_1;
	pin AE14 = IOB_S33_2;
	pin AE15 = IOB_S33_3;
	pin AE16 = VCCO4;
	pin AE17 = IOB_S41_0;
	pin AE18 = IOB_S45_0;
	pin AE19 = IOB_S49_3;
	pin AE20 = IOB_S56_0;
	pin AE21 = IOB_S56_1;
	pin AE22 = IOB_S59_0;
	pin AE23 = IOB_S61_0;
	pin AE24 = PWRDWN_B;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AE27 = IOB_E1_2;
	pin AF1 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_S1_0;
	pin AF4 = IOB_S1_2;
	pin AF5 = IOB_S4_0;
	pin AF6 = IOB_S5_2;
	pin AF7 = IOB_S7_2;
	pin AF8 = GND;
	pin AF9 = IOB_S13_3;
	pin AF10 = IOB_S19_0;
	pin AF11 = IOB_S22_2;
	pin AF12 = IOB_S26_2;
	pin AF13 = IOB_S31_0;
	pin AF14 = VCCAUX;
	pin AF15 = IOB_S32_3;
	pin AF16 = IOB_S37_1;
	pin AF17 = IOB_S40_3;
	pin AF18 = IOB_S44_3;
	pin AF19 = IOB_S49_2;
	pin AF20 = GND;
	pin AF21 = IOB_S55_3;
	pin AF22 = IOB_S58_1;
	pin AF23 = IOB_S59_3;
	pin AF24 = IOB_S62_1;
	pin AF25 = IOB_S62_3;
	pin AF26 = GND;
	pin AF27 = GND;
	pin AG1 = GND;
	pin AG2 = GND;
	pin AG3 = IOB_S1_1;
	pin AG4 = IOB_S1_3;
	pin AG5 = IOB_S4_1;
	pin AG6 = IOB_S5_3;
	pin AG7 = IOB_S7_3;
	pin AG8 = IOB_S14_0;
	pin AG9 = IOB_S14_1;
	pin AG10 = IOB_S19_1;
	pin AG11 = IOB_S22_3;
	pin AG12 = IOB_S26_3;
	pin AG13 = IOB_S31_1;
	pin AG14 = GND;
	pin AG15 = IOB_S32_2;
	pin AG16 = IOB_S37_0;
	pin AG17 = IOB_S40_2;
	pin AG18 = IOB_S44_2;
	pin AG19 = IOB_S52_0;
	pin AG20 = IOB_S52_1;
	pin AG21 = IOB_S55_2;
	pin AG22 = IOB_S58_0;
	pin AG23 = IOB_S59_2;
	pin AG24 = IOB_S62_0;
	pin AG25 = IOB_S62_2;
	pin AG26 = GND;
	pin AG27 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xc2v3000-ff1152
bond BOND22 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N55_1;
	pin A5 = IOB_N55_0;
	pin A6 = IOB_N49_1;
	pin A7 = IOB_N49_0;
	pin A8 = GND;
	pin A9 = IOB_N48_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N40_1;
	pin A12 = IOB_N40_0;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = VCCO1;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = VCCO0;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = IOB_N21_3;
	pin A24 = IOB_N21_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N17_3;
	pin A27 = GND;
	pin A28 = IOB_N15_1;
	pin A29 = IOB_N15_0;
	pin A30 = IOB_N10_3;
	pin A31 = IOB_N10_2;
	pin A32 = GND;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N62_0;
	pin B4 = IOB_N57_1;
	pin B5 = IOB_N57_0;
	pin B6 = IOB_N53_1;
	pin B7 = IOB_N53_0;
	pin B8 = IOB_N48_3;
	pin B9 = IOB_N46_1;
	pin B10 = IOB_N46_0;
	pin B11 = IOB_N44_1;
	pin B12 = IOB_N44_0;
	pin B13 = IOB_N38_1;
	pin B14 = IOB_N38_0;
	pin B15 = GND;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = GND;
	pin B21 = IOB_N25_3;
	pin B22 = IOB_N25_2;
	pin B23 = IOB_N19_3;
	pin B24 = IOB_N19_2;
	pin B25 = NC;
	pin B26 = NC;
	pin B27 = IOB_N17_2;
	pin B28 = IOB_N14_3;
	pin B29 = IOB_N14_2;
	pin B30 = IOB_N8_3;
	pin B31 = IOB_N8_2;
	pin B32 = IOB_N6_3;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_N62_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N58_2;
	pin C7 = IOB_N51_1;
	pin C8 = IOB_N51_0;
	pin C9 = IOB_N50_2;
	pin C10 = GND;
	pin C11 = IOB_N44_3;
	pin C12 = IOB_N44_2;
	pin C13 = IOB_N37_3;
	pin C14 = IOB_N37_2;
	pin C15 = IOB_N36_0;
	pin C16 = IOB_N36_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N30_2;
	pin C19 = IOB_N30_3;
	pin C20 = NC;
	pin C21 = NC;
	pin C22 = IOB_N22_1;
	pin C23 = IOB_N22_0;
	pin C24 = IOB_N17_1;
	pin C25 = GND;
	pin C26 = IOB_N9_1;
	pin C27 = IOB_N7_1;
	pin C28 = IOB_N7_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N6_2;
	pin C34 = GND;
	pin D1 = IOB_E60_2;
	pin D2 = IOB_E64_2;
	pin D3 = IOB_E62_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N58_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N59_1;
	pin D9 = IOB_N50_3;
	pin D10 = IOB_N45_3;
	pin D11 = IOB_N45_2;
	pin D12 = IOB_N42_1;
	pin D13 = IOB_N42_0;
	pin D14 = NC;
	pin D15 = NC;
	pin D16 = IOB_N33_0;
	pin D17 = IOB_N33_1;
	pin D18 = IOB_N27_2;
	pin D19 = IOB_N27_3;
	pin D20 = IOB_N26_1;
	pin D21 = IOB_N26_0;
	pin D22 = IOB_N18_1;
	pin D23 = IOB_N18_0;
	pin D24 = IOB_N17_0;
	pin D25 = IOB_N12_3;
	pin D26 = IOB_N12_2;
	pin D27 = IOB_N9_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W61_0;
	pin D33 = IOB_W64_2;
	pin D34 = IOB_W62_2;
	pin E1 = IOB_E60_3;
	pin E2 = IOB_E64_3;
	pin E3 = IOB_E62_3;
	pin E4 = IOB_E61_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N59_0;
	pin E8 = IOB_N54_3;
	pin E9 = IOB_N54_2;
	pin E10 = IOB_N52_2;
	pin E11 = IOB_N52_3;
	pin E12 = GND;
	pin E13 = IOB_N41_3;
	pin E14 = IOB_N41_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N32_2;
	pin E17 = IOB_N32_3;
	pin E18 = IOB_N31_0;
	pin E19 = IOB_N31_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N23_3;
	pin E22 = IOB_N23_2;
	pin E23 = GND;
	pin E24 = IOB_N11_0;
	pin E25 = IOB_N11_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W60_2;
	pin E32 = IOB_W61_1;
	pin E33 = IOB_W64_3;
	pin E34 = IOB_W62_3;
	pin F1 = IOB_E52_2;
	pin F2 = IOB_E56_2;
	pin F3 = IOB_E57_0;
	pin F4 = IOB_E61_1;
	pin F5 = IOB_E63_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N61_2;
	pin F9 = IOB_N61_3;
	pin F10 = IOB_N56_3;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N43_2;
	pin F14 = IOB_N43_3;
	pin F15 = IOB_N39_3;
	pin F16 = IOB_N35_3;
	pin F17 = IOB_N35_2;
	pin F18 = IOB_N28_1;
	pin F19 = IOB_N28_0;
	pin F20 = IOB_N24_0;
	pin F21 = IOB_N20_0;
	pin F22 = IOB_N20_1;
	pin F23 = IOB_N13_1;
	pin F24 = IOB_N13_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W63_1;
	pin F31 = IOB_W60_3;
	pin F32 = IOB_W53_0;
	pin F33 = IOB_W58_2;
	pin F34 = IOB_W54_2;
	pin G1 = IOB_E52_3;
	pin G2 = IOB_E56_3;
	pin G3 = IOB_E57_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E63_0;
	pin G6 = IOB_E58_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N56_2;
	pin G10 = IOB_N55_3;
	pin G11 = IOB_N55_2;
	pin G12 = IOB_N46_3;
	pin G13 = IOB_N46_2;
	pin G14 = GND;
	pin G15 = IOB_N39_2;
	pin G16 = IOB_N36_3;
	pin G17 = IOB_N36_2;
	pin G18 = IOB_N27_1;
	pin G19 = IOB_N27_0;
	pin G20 = IOB_N24_1;
	pin G21 = GND;
	pin G22 = IOB_N19_1;
	pin G23 = IOB_N19_0;
	pin G24 = IOB_N10_1;
	pin G25 = IOB_N10_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W57_0;
	pin G30 = IOB_W63_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W53_1;
	pin G33 = IOB_W58_3;
	pin G34 = IOB_W54_3;
	pin H1 = GND;
	pin H2 = IOB_E51_0;
	pin H3 = IOB_E50_2;
	pin H4 = IOB_E53_0;
	pin H5 = IOB_E54_2;
	pin H6 = IOB_E58_3;
	pin H7 = IOB_E59_1;
	pin H8 = GND;
	pin H9 = IOB_N62_2;
	pin H10 = IOB_N62_3;
	pin H11 = IOB_N59_3;
	pin H12 = IOB_N51_2;
	pin H13 = IOB_N51_3;
	pin H14 = IOB_N40_2;
	pin H15 = IOB_N40_3;
	pin H16 = IOB_N32_0;
	pin H17 = IOB_N32_1;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = IOB_N23_0;
	pin H21 = IOB_N23_1;
	pin H22 = IOB_N12_0;
	pin H23 = IOB_N12_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W56_2;
	pin H29 = IOB_W57_1;
	pin H30 = IOB_W55_1;
	pin H31 = IOB_W52_2;
	pin H32 = IOB_W49_0;
	pin H33 = IOB_W51_0;
	pin H34 = GND;
	pin J1 = IOB_E51_1;
	pin J2 = IOB_E48_2;
	pin J3 = IOB_E50_3;
	pin J4 = IOB_E53_1;
	pin J5 = IOB_E54_3;
	pin J6 = IOB_E55_1;
	pin J7 = IOB_E59_0;
	pin J8 = IOB_E60_1;
	pin J9 = IOB_E62_1;
	pin J10 = IOB_N59_2;
	pin J11 = IOB_N57_2;
	pin J12 = IOB_N57_3;
	pin J13 = IOB_N53_3;
	pin J14 = IOB_N42_2;
	pin J15 = IOB_N42_3;
	pin J16 = GND;
	pin J17 = NC;
	pin J18 = IOB_N31_2;
	pin J19 = GND;
	pin J20 = IOB_N25_1;
	pin J21 = IOB_N14_0;
	pin J22 = IOB_N14_1;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N6_1;
	pin J25 = IOB_W64_1;
	pin J26 = IOB_W60_1;
	pin J27 = IOB_W59_1;
	pin J28 = IOB_W59_0;
	pin J29 = IOB_W56_3;
	pin J30 = IOB_W55_0;
	pin J31 = IOB_W52_3;
	pin J32 = IOB_W49_1;
	pin J33 = IOB_W50_2;
	pin J34 = IOB_W51_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E48_3;
	pin K3 = GND;
	pin K4 = IOB_E46_0;
	pin K5 = IOB_E49_0;
	pin K6 = IOB_E55_0;
	pin K7 = IOB_E54_0;
	pin K8 = IOB_E60_0;
	pin K9 = IOB_E62_0;
	pin K10 = IOB_E64_0;
	pin K11 = IOB_E64_1;
	pin K12 = IOB_N53_2;
	pin K13 = IOB_N49_2;
	pin K14 = IOB_N49_3;
	pin K15 = IOB_N38_2;
	pin K16 = IOB_N38_3;
	pin K17 = NC;
	pin K18 = IOB_N31_3;
	pin K19 = IOB_N25_0;
	pin K20 = IOB_N21_0;
	pin K21 = IOB_N21_1;
	pin K22 = IOB_N8_0;
	pin K23 = IOB_N8_1;
	pin K24 = IOB_W62_1;
	pin K25 = IOB_W64_0;
	pin K26 = IOB_W58_1;
	pin K27 = IOB_W60_0;
	pin K28 = IOB_W56_0;
	pin K29 = IOB_W46_0;
	pin K30 = IOB_W48_2;
	pin K31 = IOB_W48_3;
	pin K32 = GND;
	pin K33 = IOB_W50_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E40_2;
	pin L2 = IOB_E44_2;
	pin L3 = IOB_E46_2;
	pin L4 = IOB_E46_1;
	pin L5 = IOB_E49_1;
	pin L6 = IOB_E47_1;
	pin L7 = IOB_E54_1;
	pin L8 = IOB_E52_1;
	pin L9 = IOB_E58_0;
	pin L10 = IOB_E58_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = NC;
	pin L17 = NC;
	pin L18 = NC;
	pin L19 = NC;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W62_0;
	pin L26 = IOB_W58_0;
	pin L27 = IOB_W52_1;
	pin L28 = IOB_W56_1;
	pin L29 = IOB_W47_1;
	pin L30 = IOB_W46_1;
	pin L31 = IOB_W45_0;
	pin L32 = IOB_W44_2;
	pin L33 = IOB_W46_2;
	pin L34 = IOB_W42_2;
	pin M1 = IOB_E40_3;
	pin M2 = IOB_E44_3;
	pin M3 = IOB_E46_3;
	pin M4 = IOB_E45_0;
	pin M5 = GND;
	pin M6 = IOB_E47_0;
	pin M7 = IOB_E48_0;
	pin M8 = IOB_E52_0;
	pin M9 = IOB_E50_1;
	pin M10 = IOB_E56_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W54_1;
	pin M26 = IOB_W50_1;
	pin M27 = IOB_W52_0;
	pin M28 = IOB_W48_0;
	pin M29 = IOB_W47_0;
	pin M30 = GND;
	pin M31 = IOB_W45_1;
	pin M32 = IOB_W44_3;
	pin M33 = IOB_W46_3;
	pin M34 = IOB_W42_3;
	pin N1 = NC;
	pin N2 = IOB_E39_0;
	pin N3 = IOB_E41_0;
	pin N4 = IOB_E45_1;
	pin N5 = IOB_E42_2;
	pin N6 = IOB_E43_1;
	pin N7 = IOB_E48_1;
	pin N8 = IOB_E44_1;
	pin N9 = IOB_E50_0;
	pin N10 = IOB_E56_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W54_0;
	pin N26 = IOB_W50_0;
	pin N27 = IOB_W44_1;
	pin N28 = IOB_W48_1;
	pin N29 = IOB_W43_1;
	pin N30 = IOB_W41_0;
	pin N31 = IOB_W40_2;
	pin N32 = IOB_W37_0;
	pin N33 = IOB_W38_2;
	pin N34 = NC;
	pin P1 = NC;
	pin P2 = IOB_E39_1;
	pin P3 = IOB_E41_1;
	pin P4 = IOB_E38_2;
	pin P5 = IOB_E42_3;
	pin P6 = IOB_E43_0;
	pin P7 = GND;
	pin P8 = IOB_E44_0;
	pin P9 = IOB_E40_1;
	pin P10 = IOB_E42_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W42_1;
	pin P26 = IOB_W40_1;
	pin P27 = IOB_W44_0;
	pin P28 = GND;
	pin P29 = IOB_W43_0;
	pin P30 = IOB_W41_1;
	pin P31 = IOB_W40_3;
	pin P32 = IOB_W37_1;
	pin P33 = IOB_W38_3;
	pin P34 = NC;
	pin R1 = IOB_E36_2;
	pin R2 = GND;
	pin R3 = IOB_E37_0;
	pin R4 = IOB_E38_3;
	pin R5 = VCCO2;
	pin R6 = NC;
	pin R7 = NC;
	pin R8 = IOB_E38_1;
	pin R9 = IOB_E40_0;
	pin R10 = IOB_E42_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W42_0;
	pin R26 = IOB_W40_0;
	pin R27 = IOB_W38_1;
	pin R28 = IOB_W39_1;
	pin R29 = IOB_W39_0;
	pin R30 = VCCO7;
	pin R31 = NC;
	pin R32 = NC;
	pin R33 = GND;
	pin R34 = NC;
	pin T1 = VCCO2;
	pin T2 = IOB_E36_3;
	pin T3 = IOB_E37_1;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = IOB_E35_1;
	pin T7 = IOB_E36_0;
	pin T8 = IOB_E38_0;
	pin T9 = GND;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = NC;
	pin T25 = NC;
	pin T26 = GND;
	pin T27 = IOB_W38_0;
	pin T28 = IOB_W34_0;
	pin T29 = IOB_W35_1;
	pin T30 = IOB_W36_2;
	pin T31 = NC;
	pin T32 = NC;
	pin T33 = NC;
	pin T34 = VCCO7;
	pin U1 = IOB_E34_3;
	pin U2 = IOB_E34_2;
	pin U3 = IOB_E33_1;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = IOB_E35_0;
	pin U7 = IOB_E36_1;
	pin U8 = IOB_E34_0;
	pin U9 = IOB_E34_1;
	pin U10 = NC;
	pin U11 = NC;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = NC;
	pin U25 = NC;
	pin U26 = IOB_W36_1;
	pin U27 = IOB_W36_0;
	pin U28 = IOB_W34_1;
	pin U29 = IOB_W35_0;
	pin U30 = IOB_W36_3;
	pin U31 = IOB_W33_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W34_2;
	pin U34 = IOB_W34_3;
	pin V1 = IOB_E29_3;
	pin V2 = IOB_E29_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E33_0;
	pin V5 = IOB_E31_3;
	pin V6 = IOB_E32_3;
	pin V7 = IOB_E31_1;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = IOB_E30_3;
	pin V11 = NC;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = IOB_W31_0;
	pin V27 = IOB_W31_1;
	pin V28 = IOB_W29_1;
	pin V29 = NC;
	pin V30 = IOB_W31_3;
	pin V31 = IOB_W33_1;
	pin V32 = IOB_W32_2;
	pin V33 = IOB_W29_2;
	pin V34 = IOB_W29_3;
	pin W1 = VCCO3;
	pin W2 = NC;
	pin W3 = IOB_E29_1;
	pin W4 = NC;
	pin W5 = IOB_E31_2;
	pin W6 = IOB_E32_2;
	pin W7 = IOB_E31_0;
	pin W8 = NC;
	pin W9 = GND;
	pin W10 = IOB_E30_2;
	pin W11 = NC;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = GND;
	pin W27 = IOB_W25_1;
	pin W28 = IOB_W29_0;
	pin W29 = NC;
	pin W30 = IOB_W31_2;
	pin W31 = IOB_W30_3;
	pin W32 = IOB_W32_3;
	pin W33 = NC;
	pin W34 = VCCO6;
	pin Y1 = NC;
	pin Y2 = GND;
	pin Y3 = IOB_E29_0;
	pin Y4 = NC;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E28_3;
	pin Y7 = IOB_E27_1;
	pin Y8 = NC;
	pin Y9 = IOB_E24_2;
	pin Y10 = IOB_E26_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W21_1;
	pin Y26 = IOB_W23_1;
	pin Y27 = IOB_W25_0;
	pin Y28 = IOB_W27_0;
	pin Y29 = IOB_W27_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W30_2;
	pin Y32 = NC;
	pin Y33 = GND;
	pin Y34 = NC;
	pin AA1 = IOB_E25_3;
	pin AA2 = IOB_E23_3;
	pin AA3 = NC;
	pin AA4 = IOB_E27_3;
	pin AA5 = IOB_E25_1;
	pin AA6 = IOB_E28_2;
	pin AA7 = GND;
	pin AA8 = IOB_E27_0;
	pin AA9 = IOB_E24_3;
	pin AA10 = IOB_E26_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W21_0;
	pin AA26 = IOB_W23_0;
	pin AA27 = IOB_W20_3;
	pin AA28 = GND;
	pin AA29 = IOB_W25_3;
	pin AA30 = IOB_W28_2;
	pin AA31 = IOB_W26_3;
	pin AA32 = NC;
	pin AA33 = IOB_W27_3;
	pin AA34 = NC;
	pin AB1 = IOB_E25_2;
	pin AB2 = IOB_E23_2;
	pin AB3 = NC;
	pin AB4 = IOB_E27_2;
	pin AB5 = IOB_E25_0;
	pin AB6 = IOB_E23_1;
	pin AB7 = IOB_E20_3;
	pin AB8 = IOB_E19_0;
	pin AB9 = IOB_E16_3;
	pin AB10 = IOB_E18_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W13_1;
	pin AB26 = IOB_W17_1;
	pin AB27 = IOB_W20_2;
	pin AB28 = IOB_W19_1;
	pin AB29 = IOB_W25_2;
	pin AB30 = IOB_W28_3;
	pin AB31 = IOB_W26_2;
	pin AB32 = IOB_W22_3;
	pin AB33 = IOB_W27_2;
	pin AB34 = NC;
	pin AC1 = IOB_E22_2;
	pin AC2 = IOB_E19_3;
	pin AC3 = IOB_E21_3;
	pin AC4 = IOB_E21_1;
	pin AC5 = GND;
	pin AC6 = IOB_E23_0;
	pin AC7 = IOB_E20_2;
	pin AC8 = IOB_E19_1;
	pin AC9 = IOB_E16_2;
	pin AC10 = IOB_E18_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W13_0;
	pin AC26 = IOB_W17_0;
	pin AC27 = IOB_W15_1;
	pin AC28 = IOB_W19_0;
	pin AC29 = IOB_W17_3;
	pin AC30 = GND;
	pin AC31 = IOB_W24_2;
	pin AC32 = IOB_W22_2;
	pin AC33 = IOB_W21_3;
	pin AC34 = IOB_W23_3;
	pin AD1 = IOB_E22_3;
	pin AD2 = IOB_E19_2;
	pin AD3 = IOB_E21_2;
	pin AD4 = IOB_E21_0;
	pin AD5 = IOB_E17_3;
	pin AD6 = IOB_E15_1;
	pin AD7 = IOB_E12_3;
	pin AD8 = IOB_E11_0;
	pin AD9 = IOB_E14_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S38_1;
	pin AD17 = IOB_S38_0;
	pin AD18 = IOB_S25_3;
	pin AD19 = IOB_S25_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W11_1;
	pin AD27 = IOB_W15_0;
	pin AD28 = IOB_W10_3;
	pin AD29 = IOB_W17_2;
	pin AD30 = IOB_W16_3;
	pin AD31 = IOB_W24_3;
	pin AD32 = IOB_W14_3;
	pin AD33 = IOB_W21_2;
	pin AD34 = IOB_W23_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E15_3;
	pin AE3 = GND;
	pin AE4 = IOB_E17_1;
	pin AE5 = IOB_E17_2;
	pin AE6 = IOB_E15_0;
	pin AE7 = IOB_E12_2;
	pin AE8 = IOB_E11_1;
	pin AE9 = IOB_E14_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S55_1;
	pin AE13 = IOB_S55_0;
	pin AE14 = IOB_S44_1;
	pin AE15 = IOB_S44_0;
	pin AE16 = NC;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = NC;
	pin AE20 = IOB_S17_3;
	pin AE21 = IOB_S17_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W11_0;
	pin AE27 = IOB_W9_1;
	pin AE28 = IOB_W10_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W16_2;
	pin AE31 = IOB_W14_2;
	pin AE32 = GND;
	pin AE33 = IOB_W19_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E15_2;
	pin AF2 = IOB_E13_3;
	pin AF3 = IOB_E13_1;
	pin AF4 = IOB_E17_0;
	pin AF5 = IOB_E11_3;
	pin AF6 = IOB_E8_3;
	pin AF7 = IOB_E7_1;
	pin AF8 = IOB_E10_3;
	pin AF9 = IOB_E10_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S51_1;
	pin AF13 = IOB_S51_0;
	pin AF14 = IOB_S42_1;
	pin AF15 = IOB_S42_0;
	pin AF16 = GND;
	pin AF17 = IOB_S32_3;
	pin AF18 = IOB_S31_0;
	pin AF19 = GND;
	pin AF20 = IOB_S21_3;
	pin AF21 = IOB_S21_2;
	pin AF22 = IOB_S10_3;
	pin AF23 = IOB_S10_2;
	pin AF24 = IOB_S6_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W5_1;
	pin AF27 = IOB_W9_0;
	pin AF28 = IOB_W7_1;
	pin AF29 = IOB_W8_2;
	pin AF30 = IOB_W7_3;
	pin AF31 = IOB_W11_2;
	pin AF32 = IOB_W12_2;
	pin AF33 = IOB_W18_2;
	pin AF34 = IOB_W19_2;
	pin AG1 = GND;
	pin AG2 = IOB_E13_2;
	pin AG3 = IOB_E13_0;
	pin AG4 = IOB_E9_1;
	pin AG5 = IOB_E11_2;
	pin AG6 = IOB_E8_2;
	pin AG7 = IOB_E7_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S62_1;
	pin AG11 = IOB_S53_1;
	pin AG12 = IOB_S53_0;
	pin AG13 = IOB_S46_1;
	pin AG14 = IOB_S46_0;
	pin AG15 = IOB_S40_1;
	pin AG16 = IOB_S40_0;
	pin AG17 = IOB_S32_2;
	pin AG18 = IOB_S31_1;
	pin AG19 = IOB_S23_3;
	pin AG20 = IOB_S23_2;
	pin AG21 = IOB_S14_3;
	pin AG22 = IOB_S14_2;
	pin AG23 = IOB_S6_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W5_0;
	pin AG27 = GND;
	pin AG28 = IOB_W7_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W7_2;
	pin AG31 = IOB_W11_3;
	pin AG32 = IOB_W12_3;
	pin AG33 = IOB_W18_3;
	pin AG34 = GND;
	pin AH1 = IOB_E9_3;
	pin AH2 = IOB_E5_3;
	pin AH3 = IOB_E7_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E9_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S56_1;
	pin AH10 = IOB_S56_0;
	pin AH11 = IOB_S62_0;
	pin AH12 = IOB_S49_0;
	pin AH13 = IOB_S49_1;
	pin AH14 = GND;
	pin AH15 = NC;
	pin AH16 = NC;
	pin AH17 = NC;
	pin AH18 = IOB_S27_2;
	pin AH19 = IOB_S27_3;
	pin AH20 = IOB_S24_2;
	pin AH21 = GND;
	pin AH22 = IOB_S12_2;
	pin AH23 = IOB_S12_3;
	pin AH24 = IOB_S11_3;
	pin AH25 = IOB_S11_2;
	pin AH26 = IOB_S8_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W6_3;
	pin AH33 = IOB_W13_3;
	pin AH34 = IOB_W15_3;
	pin AJ1 = IOB_E9_2;
	pin AJ2 = IOB_E5_2;
	pin AJ3 = IOB_E7_2;
	pin AJ4 = IOB_E5_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S59_0;
	pin AJ9 = IOB_S57_0;
	pin AJ10 = IOB_S57_1;
	pin AJ11 = IOB_S48_1;
	pin AJ12 = IOB_S48_0;
	pin AJ13 = IOB_S43_1;
	pin AJ14 = IOB_S43_0;
	pin AJ15 = NC;
	pin AJ16 = IOB_S36_0;
	pin AJ17 = IOB_S36_1;
	pin AJ18 = IOB_S28_2;
	pin AJ19 = IOB_S28_3;
	pin AJ20 = IOB_S24_3;
	pin AJ21 = IOB_S20_3;
	pin AJ22 = IOB_S20_2;
	pin AJ23 = IOB_S19_2;
	pin AJ24 = IOB_S19_3;
	pin AJ25 = IOB_S8_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W6_2;
	pin AJ33 = IOB_W13_2;
	pin AJ34 = IOB_W15_2;
	pin AK1 = IOB_E6_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E5_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S61_1;
	pin AK8 = IOB_S61_0;
	pin AK9 = IOB_S59_1;
	pin AK10 = IOB_S50_1;
	pin AK11 = IOB_S50_0;
	pin AK12 = GND;
	pin AK13 = IOB_S37_0;
	pin AK14 = IOB_S37_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S32_1;
	pin AK17 = IOB_S32_0;
	pin AK18 = IOB_S31_3;
	pin AK19 = IOB_S31_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S26_2;
	pin AK22 = IOB_S26_3;
	pin AK23 = GND;
	pin AK24 = IOB_S13_3;
	pin AK25 = IOB_S13_2;
	pin AK26 = IOB_S7_3;
	pin AK27 = IOB_S7_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W5_3;
	pin AK34 = IOB_W9_3;
	pin AL1 = IOB_E6_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S62_2;
	pin AL6 = IOB_S59_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S54_0;
	pin AL9 = IOB_S51_2;
	pin AL10 = IOB_S51_3;
	pin AL11 = IOB_S45_0;
	pin AL12 = IOB_S42_2;
	pin AL13 = IOB_S42_3;
	pin AL14 = NC;
	pin AL15 = NC;
	pin AL16 = IOB_S36_3;
	pin AL17 = IOB_S36_2;
	pin AL18 = IOB_S30_1;
	pin AL19 = IOB_S30_0;
	pin AL20 = NC;
	pin AL21 = NC;
	pin AL22 = IOB_S22_2;
	pin AL23 = IOB_S22_3;
	pin AL24 = IOB_S18_2;
	pin AL25 = IOB_S18_3;
	pin AL26 = IOB_S9_2;
	pin AL27 = IOB_S9_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W5_2;
	pin AL34 = IOB_W9_2;
	pin AM1 = GND;
	pin AM2 = IOB_S57_2;
	pin AM3 = GND;
	pin AM4 = IOB_S62_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S59_2;
	pin AM7 = IOB_S58_0;
	pin AM8 = IOB_S58_1;
	pin AM9 = IOB_S54_1;
	pin AM10 = GND;
	pin AM11 = IOB_S45_1;
	pin AM12 = IOB_S41_0;
	pin AM13 = IOB_S41_1;
	pin AM14 = IOB_S35_0;
	pin AM15 = IOB_S35_1;
	pin AM16 = IOB_S33_3;
	pin AM17 = IOB_S33_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S27_1;
	pin AM20 = IOB_S27_0;
	pin AM21 = NC;
	pin AM22 = NC;
	pin AM23 = IOB_S21_0;
	pin AM24 = IOB_S21_1;
	pin AM25 = GND;
	pin AM26 = IOB_S10_0;
	pin AM27 = IOB_S10_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S6_1;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S57_3;
	pin AN4 = IOB_S55_2;
	pin AN5 = IOB_S55_3;
	pin AN6 = IOB_S52_0;
	pin AN7 = IOB_S52_1;
	pin AN8 = IOB_S46_2;
	pin AN9 = NC;
	pin AN10 = NC;
	pin AN11 = IOB_S44_2;
	pin AN12 = IOB_S44_3;
	pin AN13 = IOB_S39_0;
	pin AN14 = IOB_S39_1;
	pin AN15 = GND;
	pin AN16 = NC;
	pin AN17 = NC;
	pin AN18 = NC;
	pin AN19 = NC;
	pin AN20 = GND;
	pin AN21 = IOB_S25_0;
	pin AN22 = IOB_S25_1;
	pin AN23 = IOB_S19_0;
	pin AN24 = IOB_S19_1;
	pin AN25 = NC;
	pin AN26 = NC;
	pin AN27 = IOB_S17_1;
	pin AN28 = IOB_S14_0;
	pin AN29 = IOB_S14_1;
	pin AN30 = IOB_S8_0;
	pin AN31 = IOB_S8_1;
	pin AN32 = IOB_S6_0;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S53_2;
	pin AP5 = IOB_S53_3;
	pin AP6 = IOB_S49_2;
	pin AP7 = IOB_S49_3;
	pin AP8 = GND;
	pin AP9 = IOB_S46_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S40_2;
	pin AP12 = IOB_S40_3;
	pin AP13 = IOB_S38_2;
	pin AP14 = IOB_S38_3;
	pin AP15 = NC;
	pin AP16 = VCCO4;
	pin AP17 = NC;
	pin AP18 = NC;
	pin AP19 = VCCO5;
	pin AP20 = NC;
	pin AP21 = NC;
	pin AP22 = NC;
	pin AP23 = IOB_S23_0;
	pin AP24 = IOB_S23_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S17_0;
	pin AP27 = GND;
	pin AP28 = IOB_S15_2;
	pin AP29 = IOB_S15_3;
	pin AP30 = IOB_S12_0;
	pin AP31 = IOB_S12_1;
	pin AP32 = GND;
	pin AP33 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xc2v3000-fg676
bond BOND23 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_2;
	pin A5 = IOB_N7_0;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_1;
	pin A8 = IOB_N9_0;
	pin A9 = IOB_N18_0;
	pin A10 = IOB_N22_1;
	pin A11 = IOB_N22_0;
	pin A12 = IOB_N35_3;
	pin A13 = IOB_N35_2;
	pin A14 = IOB_N36_3;
	pin A15 = IOB_N36_2;
	pin A16 = IOB_N40_1;
	pin A17 = IOB_N40_0;
	pin A18 = IOB_N46_1;
	pin A19 = IOB_N46_0;
	pin A20 = IOB_N56_3;
	pin A21 = IOB_N56_2;
	pin A22 = IOB_N59_3;
	pin A23 = IOB_N59_2;
	pin A24 = IOB_N62_3;
	pin A25 = IOB_N62_2;
	pin A26 = GND;
	pin B1 = IOB_N1_1;
	pin B2 = GND;
	pin B3 = IOB_N4_3;
	pin B4 = IOB_N6_3;
	pin B5 = IOB_N7_1;
	pin B6 = IOB_N8_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N14_2;
	pin B9 = IOB_N18_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N26_1;
	pin B12 = IOB_N26_0;
	pin B13 = GND;
	pin B14 = GND;
	pin B15 = IOB_N36_1;
	pin B16 = IOB_N41_3;
	pin B17 = VCCO1;
	pin B18 = IOB_N49_1;
	pin B19 = IOB_N54_3;
	pin B20 = VCCO1;
	pin B21 = IOB_N58_3;
	pin B22 = IOB_N58_2;
	pin B23 = IOB_N62_1;
	pin B24 = IOB_N62_0;
	pin B25 = GND;
	pin B26 = IOB_E64_3;
	pin C1 = IOB_W63_0;
	pin C2 = IOB_W63_1;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = DXP;
	pin C6 = IOB_N1_2;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N14_3;
	pin C9 = IOB_N19_3;
	pin C10 = IOB_N19_2;
	pin C11 = IOB_N25_2;
	pin C12 = IOB_N28_0;
	pin C13 = IOB_N31_0;
	pin C14 = VCCAUX;
	pin C15 = IOB_N36_0;
	pin C16 = IOB_N41_2;
	pin C17 = IOB_N43_3;
	pin C18 = IOB_N49_0;
	pin C19 = IOB_N54_2;
	pin C20 = IOB_N61_3;
	pin C21 = IOB_N59_1;
	pin C22 = NC;
	pin C23 = VCCBATT;
	pin C24 = GND;
	pin C25 = IOB_E63_1;
	pin C26 = IOB_E64_2;
	pin D1 = IOB_W62_2;
	pin D2 = IOB_W62_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N1_3;
	pin D7 = IOB_N2_1;
	pin D8 = IOB_N10_2;
	pin D9 = IOB_N15_1;
	pin D10 = IOB_N21_2;
	pin D11 = IOB_N25_3;
	pin D12 = IOB_N28_1;
	pin D13 = IOB_N31_1;
	pin D14 = IOB_N33_0;
	pin D15 = IOB_N37_3;
	pin D16 = IOB_N42_1;
	pin D17 = IOB_N43_2;
	pin D18 = IOB_N48_2;
	pin D19 = IOB_N55_1;
	pin D20 = IOB_N61_2;
	pin D21 = IOB_N59_0;
	pin D22 = TMS;
	pin D23 = GND;
	pin D24 = VCCAUX;
	pin D25 = IOB_E63_0;
	pin D26 = IOB_E60_3;
	pin E1 = IOB_W61_0;
	pin E2 = IOB_W61_1;
	pin E3 = IOB_W64_0;
	pin E4 = IOB_W64_1;
	pin E5 = GND;
	pin E6 = IOB_N5_1;
	pin E7 = IOB_N5_0;
	pin E8 = IOB_N10_3;
	pin E9 = IOB_N15_0;
	pin E10 = IOB_N21_3;
	pin E11 = IOB_N23_2;
	pin E12 = IOB_N27_0;
	pin E13 = IOB_N31_2;
	pin E14 = IOB_N33_1;
	pin E15 = IOB_N37_2;
	pin E16 = IOB_N42_0;
	pin E17 = IOB_N45_3;
	pin E18 = IOB_N48_3;
	pin E19 = IOB_N55_0;
	pin E20 = IOB_N57_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E62_3;
	pin E24 = IOB_E62_2;
	pin E25 = IOB_E58_3;
	pin E26 = IOB_E60_2;
	pin F1 = IOB_W57_1;
	pin F2 = IOB_W59_1;
	pin F3 = IOB_W59_0;
	pin F4 = IOB_W64_3;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = DXN;
	pin F8 = IOB_N11_0;
	pin F9 = IOB_N17_3;
	pin F10 = IOB_N20_1;
	pin F11 = IOB_N23_3;
	pin F12 = IOB_N27_1;
	pin F13 = IOB_N31_3;
	pin F14 = IOB_N32_0;
	pin F15 = IOB_N38_1;
	pin F16 = IOB_N39_2;
	pin F17 = IOB_N45_2;
	pin F18 = IOB_N52_2;
	pin F19 = IOB_N52_3;
	pin F20 = IOB_N57_0;
	pin F21 = GND;
	pin F22 = TDO;
	pin F23 = IOB_E59_1;
	pin F24 = IOB_E59_0;
	pin F25 = IOB_E58_2;
	pin F26 = IOB_E52_3;
	pin G1 = IOB_W57_0;
	pin G2 = VCCO7;
	pin G3 = IOB_W58_2;
	pin G4 = IOB_W58_3;
	pin G5 = IOB_W64_2;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N4_0;
	pin G8 = IOB_N11_1;
	pin G9 = IOB_N17_2;
	pin G10 = IOB_N20_0;
	pin G11 = IOB_N24_1;
	pin G12 = IOB_N27_3;
	pin G13 = IOB_N30_3;
	pin G14 = IOB_N32_1;
	pin G15 = IOB_N38_0;
	pin G16 = IOB_N39_3;
	pin G17 = IOB_N44_0;
	pin G18 = IOB_N53_1;
	pin G19 = IOB_N53_0;
	pin G20 = IOB_E64_1;
	pin G21 = IOB_E61_1;
	pin G22 = IOB_E61_0;
	pin G23 = IOB_E56_3;
	pin G24 = IOB_E56_2;
	pin G25 = VCCO2;
	pin G26 = IOB_E52_2;
	pin H1 = IOB_W48_3;
	pin H2 = IOB_W56_2;
	pin H3 = IOB_W56_3;
	pin H4 = IOB_W51_1;
	pin H5 = IOB_W51_0;
	pin H6 = IOB_W60_2;
	pin H7 = IOB_W60_3;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N24_0;
	pin H12 = IOB_N27_2;
	pin H13 = IOB_N30_2;
	pin H14 = IOB_N32_3;
	pin H15 = IOB_N32_2;
	pin H16 = IOB_N44_1;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E64_0;
	pin H21 = IOB_E57_0;
	pin H22 = IOB_E57_1;
	pin H23 = IOB_E51_1;
	pin H24 = IOB_E51_0;
	pin H25 = IOB_E49_1;
	pin H26 = IOB_E49_0;
	pin J1 = IOB_W44_3;
	pin J2 = IOB_W48_2;
	pin J3 = IOB_W49_0;
	pin J4 = IOB_W49_1;
	pin J5 = IOB_W50_2;
	pin J6 = IOB_W50_3;
	pin J7 = IOB_W52_3;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E50_2;
	pin J21 = IOB_E50_3;
	pin J22 = IOB_E48_3;
	pin J23 = IOB_E48_2;
	pin J24 = IOB_E45_1;
	pin J25 = IOB_E45_0;
	pin J26 = IOB_E43_1;
	pin K1 = IOB_W44_2;
	pin K2 = VCCO7;
	pin K3 = IOB_W45_0;
	pin K4 = IOB_W45_1;
	pin K5 = IOB_W46_2;
	pin K6 = IOB_W46_3;
	pin K7 = IOB_W52_2;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E46_3;
	pin K21 = IOB_E47_1;
	pin K22 = IOB_E47_0;
	pin K23 = IOB_E44_3;
	pin K24 = IOB_E44_2;
	pin K25 = VCCO2;
	pin K26 = IOB_E43_0;
	pin L1 = IOB_W41_0;
	pin L2 = IOB_W41_1;
	pin L3 = IOB_W43_0;
	pin L4 = IOB_W43_1;
	pin L5 = IOB_W42_2;
	pin L6 = IOB_W42_3;
	pin L7 = IOB_W47_1;
	pin L8 = IOB_W47_0;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E40_3;
	pin L20 = IOB_E46_2;
	pin L21 = IOB_E42_2;
	pin L22 = IOB_E42_3;
	pin L23 = IOB_E39_1;
	pin L24 = IOB_E39_0;
	pin L25 = IOB_E41_1;
	pin L26 = IOB_E41_0;
	pin M1 = IOB_W37_0;
	pin M2 = IOB_W37_1;
	pin M3 = IOB_W39_0;
	pin M4 = IOB_W39_1;
	pin M5 = IOB_W38_2;
	pin M6 = IOB_W38_3;
	pin M7 = IOB_W40_2;
	pin M8 = IOB_W40_3;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E40_2;
	pin M20 = IOB_E35_1;
	pin M21 = IOB_E38_2;
	pin M22 = IOB_E38_3;
	pin M23 = IOB_E37_1;
	pin M24 = IOB_E37_0;
	pin M25 = IOB_E36_3;
	pin M26 = IOB_E36_2;
	pin N1 = IOB_W33_1;
	pin N2 = GND;
	pin N3 = VCCAUX;
	pin N4 = IOB_W34_2;
	pin N5 = IOB_W34_3;
	pin N6 = IOB_W35_0;
	pin N7 = IOB_W35_1;
	pin N8 = IOB_W36_3;
	pin N9 = VCCO7;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO2;
	pin N19 = IOB_E30_2;
	pin N20 = IOB_E35_0;
	pin N21 = IOB_E34_2;
	pin N22 = IOB_E34_3;
	pin N23 = IOB_E33_0;
	pin N24 = IOB_E33_1;
	pin N25 = GND;
	pin N26 = IOB_E32_3;
	pin P1 = IOB_W33_0;
	pin P2 = GND;
	pin P3 = IOB_W32_3;
	pin P4 = IOB_W32_2;
	pin P5 = IOB_W31_1;
	pin P6 = IOB_W31_0;
	pin P7 = IOB_W30_3;
	pin P8 = IOB_W36_2;
	pin P9 = VCCO6;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO3;
	pin P19 = IOB_E30_3;
	pin P20 = IOB_E29_0;
	pin P21 = IOB_E29_1;
	pin P22 = IOB_E31_0;
	pin P23 = IOB_E31_1;
	pin P24 = VCCAUX;
	pin P25 = GND;
	pin P26 = IOB_E32_2;
	pin R1 = IOB_W29_1;
	pin R2 = IOB_W29_0;
	pin R3 = IOB_W28_3;
	pin R4 = IOB_W28_2;
	pin R5 = IOB_W27_1;
	pin R6 = IOB_W27_0;
	pin R7 = IOB_W30_2;
	pin R8 = IOB_W24_3;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E27_0;
	pin R20 = IOB_E27_1;
	pin R21 = IOB_E25_0;
	pin R22 = IOB_E25_1;
	pin R23 = IOB_E26_2;
	pin R24 = IOB_E26_3;
	pin R25 = IOB_E28_2;
	pin R26 = IOB_E28_3;
	pin T1 = IOB_W25_1;
	pin T2 = IOB_W25_0;
	pin T3 = IOB_W26_3;
	pin T4 = IOB_W26_2;
	pin T5 = IOB_W23_0;
	pin T6 = IOB_W23_1;
	pin T7 = IOB_W20_3;
	pin T8 = IOB_W24_2;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E23_0;
	pin T20 = IOB_E23_1;
	pin T21 = IOB_E21_0;
	pin T22 = IOB_E21_1;
	pin T23 = IOB_E22_2;
	pin T24 = IOB_E22_3;
	pin T25 = IOB_E24_2;
	pin T26 = IOB_E24_3;
	pin U1 = IOB_W19_1;
	pin U2 = VCCO6;
	pin U3 = IOB_W21_1;
	pin U4 = IOB_W21_0;
	pin U5 = IOB_W22_3;
	pin U6 = IOB_W22_2;
	pin U7 = IOB_W20_2;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E14_3;
	pin U21 = IOB_E18_2;
	pin U22 = IOB_E18_3;
	pin U23 = IOB_E19_0;
	pin U24 = IOB_E19_1;
	pin U25 = VCCO3;
	pin U26 = IOB_E20_3;
	pin V1 = IOB_W19_0;
	pin V2 = IOB_W18_3;
	pin V3 = IOB_W18_2;
	pin V4 = IOB_W17_1;
	pin V5 = IOB_W17_0;
	pin V6 = IOB_W16_2;
	pin V7 = IOB_W16_3;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E14_2;
	pin V21 = IOB_E9_1;
	pin V22 = IOB_E16_2;
	pin V23 = IOB_E16_3;
	pin V24 = IOB_E17_0;
	pin V25 = IOB_E17_1;
	pin V26 = IOB_E20_2;
	pin W1 = IOB_W15_1;
	pin W2 = IOB_W14_2;
	pin W3 = IOB_W14_3;
	pin W4 = IOB_W13_1;
	pin W5 = IOB_W13_0;
	pin W6 = IOB_W7_0;
	pin W7 = IOB_W7_1;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S21_1;
	pin W12 = IOB_S30_0;
	pin W13 = IOB_S30_1;
	pin W14 = IOB_S33_3;
	pin W15 = IOB_S36_3;
	pin W16 = IOB_S36_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_S58_1;
	pin W21 = IOB_E9_0;
	pin W22 = IOB_E6_3;
	pin W23 = IOB_E6_2;
	pin W24 = IOB_E13_0;
	pin W25 = IOB_E13_1;
	pin W26 = IOB_E15_1;
	pin Y1 = IOB_W15_0;
	pin Y2 = VCCO6;
	pin Y3 = IOB_W9_1;
	pin Y4 = IOB_W9_0;
	pin Y5 = IOB_W6_3;
	pin Y6 = IOB_W6_2;
	pin Y7 = IOB_S4_0;
	pin Y8 = IOB_S4_1;
	pin Y9 = IOB_S10_0;
	pin Y10 = IOB_S21_0;
	pin Y11 = IOB_S20_3;
	pin Y12 = IOB_S25_0;
	pin Y13 = IOB_S31_0;
	pin Y14 = IOB_S33_2;
	pin Y15 = IOB_S37_1;
	pin Y16 = IOB_S39_0;
	pin Y17 = IOB_S46_2;
	pin Y18 = IOB_S46_3;
	pin Y19 = IOB_S62_0;
	pin Y20 = IOB_S62_1;
	pin Y21 = IOB_S58_0;
	pin Y22 = IOB_E1_1;
	pin Y23 = IOB_E7_0;
	pin Y24 = IOB_E7_1;
	pin Y25 = VCCO3;
	pin Y26 = IOB_E15_0;
	pin AA1 = IOB_W8_3;
	pin AA2 = IOB_W8_2;
	pin AA3 = IOB_W5_1;
	pin AA4 = IOB_W5_0;
	pin AA5 = M1;
	pin AA6 = GND;
	pin AA7 = IOB_S2_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S10_1;
	pin AA10 = IOB_S17_0;
	pin AA11 = IOB_S20_2;
	pin AA12 = IOB_S25_1;
	pin AA13 = IOB_S31_1;
	pin AA14 = IOB_S32_3;
	pin AA15 = IOB_S37_0;
	pin AA16 = IOB_S39_1;
	pin AA17 = IOB_S43_1;
	pin AA18 = IOB_S48_1;
	pin AA19 = IOB_S53_3;
	pin AA20 = IOB_S61_1;
	pin AA21 = GND;
	pin AA22 = IOB_E1_0;
	pin AA23 = IOB_E2_2;
	pin AA24 = IOB_E2_3;
	pin AA25 = IOB_E8_2;
	pin AA26 = IOB_E8_3;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = IOB_W1_3;
	pin AB4 = IOB_W1_2;
	pin AB5 = GND;
	pin AB6 = IOB_S1_1;
	pin AB7 = IOB_S2_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S11_3;
	pin AB10 = IOB_S17_1;
	pin AB11 = IOB_S22_2;
	pin AB12 = IOB_S26_2;
	pin AB13 = IOB_S31_2;
	pin AB14 = IOB_S32_2;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S40_3;
	pin AB17 = IOB_S43_0;
	pin AB18 = IOB_S48_0;
	pin AB19 = IOB_S53_2;
	pin AB20 = IOB_S61_0;
	pin AB21 = CCLK;
	pin AB22 = GND;
	pin AB23 = IOB_E1_2;
	pin AB24 = IOB_E1_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = VCCAUX;
	pin AC4 = GND;
	pin AC5 = IOB_S1_0;
	pin AC6 = IOB_S1_2;
	pin AC7 = IOB_S7_3;
	pin AC8 = IOB_S12_0;
	pin AC9 = IOB_S11_2;
	pin AC10 = IOB_S15_2;
	pin AC11 = IOB_S22_3;
	pin AC12 = IOB_S26_3;
	pin AC13 = IOB_S31_3;
	pin AC14 = IOB_S32_1;
	pin AC15 = IOB_S36_0;
	pin AC16 = IOB_S40_2;
	pin AC17 = IOB_S42_3;
	pin AC18 = IOB_S45_1;
	pin AC19 = IOB_S51_3;
	pin AC20 = IOB_S52_0;
	pin AC21 = IOB_S62_2;
	pin AC22 = IOB_S59_3;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = IOB_E4_2;
	pin AC26 = IOB_E4_3;
	pin AD1 = IOB_W2_3;
	pin AD2 = IOB_W2_2;
	pin AD3 = GND;
	pin AD4 = M0;
	pin AD5 = M2;
	pin AD6 = IOB_S1_3;
	pin AD7 = IOB_S7_2;
	pin AD8 = IOB_S12_1;
	pin AD9 = IOB_S18_2;
	pin AD10 = IOB_S15_3;
	pin AD11 = IOB_S23_0;
	pin AD12 = IOB_S27_0;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S32_0;
	pin AD15 = IOB_S35_1;
	pin AD16 = IOB_S38_3;
	pin AD17 = IOB_S42_2;
	pin AD18 = IOB_S45_0;
	pin AD19 = IOB_S51_2;
	pin AD20 = IOB_S52_1;
	pin AD21 = IOB_S62_3;
	pin AD22 = DONE;
	pin AD23 = PWRDWN_B;
	pin AD24 = GND;
	pin AD25 = IOB_E3_0;
	pin AD26 = IOB_E3_1;
	pin AE1 = IOB_W1_1;
	pin AE2 = GND;
	pin AE3 = IOB_S4_2;
	pin AE4 = IOB_S5_2;
	pin AE5 = IOB_S6_0;
	pin AE6 = IOB_S9_2;
	pin AE7 = VCCO5;
	pin AE8 = IOB_S14_1;
	pin AE9 = IOB_S18_3;
	pin AE10 = VCCO5;
	pin AE11 = IOB_S23_1;
	pin AE12 = IOB_S27_1;
	pin AE13 = GND;
	pin AE14 = GND;
	pin AE15 = IOB_S35_0;
	pin AE16 = IOB_S38_2;
	pin AE17 = VCCO4;
	pin AE18 = IOB_S44_3;
	pin AE19 = IOB_S49_3;
	pin AE20 = VCCO4;
	pin AE21 = IOB_S59_2;
	pin AE22 = IOB_S55_3;
	pin AE23 = IOB_S56_1;
	pin AE24 = IOB_S57_3;
	pin AE25 = GND;
	pin AE26 = IOB_S59_1;
	pin AF1 = GND;
	pin AF2 = IOB_W1_0;
	pin AF3 = IOB_S4_3;
	pin AF4 = IOB_S5_3;
	pin AF5 = IOB_S6_1;
	pin AF6 = IOB_S9_3;
	pin AF7 = IOB_S14_0;
	pin AF8 = IOB_S19_0;
	pin AF9 = IOB_S19_1;
	pin AF10 = IOB_S24_2;
	pin AF11 = IOB_S24_3;
	pin AF12 = IOB_S27_2;
	pin AF13 = IOB_S27_3;
	pin AF14 = IOB_S28_2;
	pin AF15 = IOB_S28_3;
	pin AF16 = IOB_S41_0;
	pin AF17 = IOB_S41_1;
	pin AF18 = IOB_S44_2;
	pin AF19 = IOB_S49_2;
	pin AF20 = IOB_S54_0;
	pin AF21 = IOB_S54_1;
	pin AF22 = IOB_S55_2;
	pin AF23 = IOB_S56_0;
	pin AF24 = IOB_S57_2;
	pin AF25 = IOB_S59_0;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xq2v3000-cg717 xqr2v3000-cg717
bond BOND24 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N4_2;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N14_3;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N19_2;
	pin A11 = IOB_N23_2;
	pin A12 = IOB_N26_0;
	pin A13 = IOB_N30_2;
	pin A14 = GND;
	pin A15 = IOB_N32_1;
	pin A16 = IOB_N37_3;
	pin A17 = IOB_N41_3;
	pin A18 = IOB_N44_1;
	pin A19 = IOB_N49_1;
	pin A20 = IOB_N49_0;
	pin A21 = IOB_N57_1;
	pin A22 = IOB_N58_3;
	pin A23 = IOB_N61_3;
	pin A24 = IOB_N62_3;
	pin A25 = IOB_N62_1;
	pin B2 = GND;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N4_3;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N9_1;
	pin B8 = GND;
	pin B9 = IOB_N13_0;
	pin B10 = IOB_N19_3;
	pin B11 = IOB_N23_3;
	pin B12 = IOB_N26_1;
	pin B13 = IOB_N30_3;
	pin B14 = VCCAUX;
	pin B15 = IOB_N32_0;
	pin B16 = IOB_N37_2;
	pin B17 = IOB_N41_2;
	pin B18 = IOB_N44_0;
	pin B19 = IOB_N50_3;
	pin B20 = GND;
	pin B21 = IOB_N57_0;
	pin B22 = IOB_N58_2;
	pin B23 = IOB_N61_2;
	pin B24 = IOB_N62_2;
	pin B25 = IOB_N62_0;
	pin B26 = GND;
	pin C1 = IOB_W63_1;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = IOB_N2_1;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N8_3;
	pin C8 = IOB_N8_2;
	pin C9 = IOB_N13_1;
	pin C10 = IOB_N18_0;
	pin C11 = IOB_N22_0;
	pin C12 = VCCO0;
	pin C13 = IOB_N31_3;
	pin C14 = IOB_N31_2;
	pin C15 = IOB_N33_1;
	pin C16 = VCCO1;
	pin C17 = IOB_N42_1;
	pin C18 = IOB_N45_3;
	pin C19 = IOB_N50_2;
	pin C20 = IOB_N54_3;
	pin C21 = IOB_N54_2;
	pin C22 = IOB_N59_3;
	pin C23 = IOB_N59_2;
	pin C24 = NC;
	pin C25 = GND;
	pin C26 = VCCAUX;
	pin C27 = IOB_E64_3;
	pin D1 = IOB_W63_0;
	pin D2 = IOB_W64_2;
	pin D3 = IOB_W64_3;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N4_0;
	pin D7 = VCCO0;
	pin D8 = IOB_N6_2;
	pin D9 = IOB_N12_2;
	pin D10 = IOB_N18_1;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N25_2;
	pin D13 = IOB_N28_0;
	pin D14 = GND;
	pin D15 = IOB_N33_0;
	pin D16 = IOB_N38_1;
	pin D17 = IOB_N42_0;
	pin D18 = IOB_N45_2;
	pin D19 = IOB_N51_1;
	pin D20 = IOB_N55_1;
	pin D21 = VCCO1;
	pin D22 = IOB_N59_1;
	pin D23 = VCCBATT;
	pin D24 = GND;
	pin D25 = IOB_E64_1;
	pin D26 = IOB_E64_0;
	pin D27 = IOB_E64_2;
	pin E1 = IOB_W62_2;
	pin E2 = IOB_W62_3;
	pin E3 = IOB_W64_0;
	pin E4 = IOB_W64_1;
	pin E5 = GND;
	pin E6 = IOB_N4_1;
	pin E7 = IOB_N6_3;
	pin E8 = IOB_N7_0;
	pin E9 = IOB_N12_3;
	pin E10 = IOB_N17_2;
	pin E11 = GND;
	pin E12 = IOB_N25_3;
	pin E13 = IOB_N28_1;
	pin E14 = IOB_N31_0;
	pin E15 = IOB_N35_3;
	pin E16 = IOB_N38_0;
	pin E17 = GND;
	pin E18 = IOB_N46_1;
	pin E19 = IOB_N51_0;
	pin E20 = IOB_N56_3;
	pin E21 = IOB_N55_0;
	pin E22 = IOB_N59_0;
	pin E23 = GND;
	pin E24 = IOB_E63_1;
	pin E25 = IOB_E63_0;
	pin E26 = IOB_E62_3;
	pin E27 = IOB_E62_2;
	pin F1 = IOB_W57_1;
	pin F2 = IOB_W59_0;
	pin F3 = IOB_W59_1;
	pin F4 = IOB_W61_0;
	pin F5 = IOB_W61_1;
	pin F6 = GND;
	pin F7 = DXP;
	pin F8 = IOB_N7_1;
	pin F9 = IOB_N11_1;
	pin F10 = IOB_N17_3;
	pin F11 = IOB_N21_3;
	pin F12 = IOB_N21_2;
	pin F13 = IOB_N27_0;
	pin F14 = IOB_N31_1;
	pin F15 = IOB_N35_2;
	pin F16 = IOB_N39_3;
	pin F17 = IOB_N39_2;
	pin F18 = IOB_N46_0;
	pin F19 = IOB_N52_3;
	pin F20 = IOB_N56_2;
	pin F21 = TMS;
	pin F22 = GND;
	pin F23 = IOB_E61_1;
	pin F24 = IOB_E61_0;
	pin F25 = IOB_E60_3;
	pin F26 = IOB_E60_2;
	pin F27 = IOB_E59_1;
	pin G1 = IOB_W57_0;
	pin G2 = IOB_W58_2;
	pin G3 = IOB_W58_3;
	pin G4 = VCCO7;
	pin G5 = IOB_W60_2;
	pin G6 = IOB_W60_3;
	pin G7 = GND;
	pin G8 = DXN;
	pin G9 = IOB_N11_0;
	pin G10 = IOB_N15_1;
	pin G11 = IOB_N20_1;
	pin G12 = VCCO0;
	pin G13 = IOB_N27_1;
	pin G14 = IOB_N32_3;
	pin G15 = IOB_N36_3;
	pin G16 = VCCO1;
	pin G17 = IOB_N43_2;
	pin G18 = IOB_N43_3;
	pin G19 = IOB_N52_2;
	pin G20 = TCK;
	pin G21 = GND;
	pin G22 = TDO;
	pin G23 = IOB_E58_3;
	pin G24 = VCCO2;
	pin G25 = IOB_E57_1;
	pin G26 = IOB_E57_0;
	pin G27 = IOB_E59_0;
	pin H1 = IOB_W50_3;
	pin H2 = GND;
	pin H3 = IOB_W53_0;
	pin H4 = IOB_W53_1;
	pin H5 = IOB_W55_0;
	pin H6 = IOB_W55_1;
	pin H7 = TDI;
	pin H8 = GND;
	pin H9 = IOB_N10_3;
	pin H10 = IOB_N15_0;
	pin H11 = IOB_N20_0;
	pin H12 = IOB_N24_1;
	pin H13 = IOB_N27_2;
	pin H14 = IOB_N32_2;
	pin H15 = IOB_N36_2;
	pin H16 = IOB_N40_1;
	pin H17 = IOB_N40_0;
	pin H18 = IOB_N48_2;
	pin H19 = IOB_N48_3;
	pin H20 = GND;
	pin H21 = IOB_E56_3;
	pin H22 = IOB_E55_1;
	pin H23 = IOB_E58_2;
	pin H24 = IOB_E54_3;
	pin H25 = IOB_E54_2;
	pin H26 = GND;
	pin H27 = IOB_E53_1;
	pin J1 = IOB_W50_2;
	pin J2 = IOB_W51_0;
	pin J3 = IOB_W51_1;
	pin J4 = IOB_W52_3;
	pin J5 = IOB_W54_2;
	pin J6 = IOB_W54_3;
	pin J7 = IOB_W56_2;
	pin J8 = IOB_W56_3;
	pin J9 = IOB_N10_2;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N24_0;
	pin J13 = IOB_N27_3;
	pin J14 = GND;
	pin J15 = IOB_N36_1;
	pin J16 = IOB_N36_0;
	pin J17 = VCCO1;
	pin J18 = VCCO1;
	pin J19 = IOB_N53_1;
	pin J20 = IOB_N53_0;
	pin J21 = IOB_E56_2;
	pin J22 = IOB_E55_0;
	pin J23 = IOB_E52_3;
	pin J24 = IOB_E52_2;
	pin J25 = IOB_E51_1;
	pin J26 = IOB_E51_0;
	pin J27 = IOB_E53_0;
	pin K1 = IOB_W45_0;
	pin K2 = IOB_W45_1;
	pin K3 = IOB_W52_2;
	pin K4 = IOB_W46_2;
	pin K5 = IOB_W46_3;
	pin K6 = IOB_W48_2;
	pin K7 = IOB_W48_3;
	pin K8 = IOB_W49_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCO0;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCINT;
	pin K15 = VCCO1;
	pin K16 = VCCO1;
	pin K17 = VCCO1;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E50_3;
	pin K21 = IOB_E50_2;
	pin K22 = IOB_E49_1;
	pin K23 = IOB_E49_0;
	pin K24 = IOB_E48_3;
	pin K25 = IOB_E48_2;
	pin K26 = IOB_E47_1;
	pin K27 = IOB_E47_0;
	pin L1 = IOB_W43_0;
	pin L2 = IOB_W43_1;
	pin L3 = IOB_W44_2;
	pin L4 = IOB_W44_3;
	pin L5 = GND;
	pin L6 = IOB_W47_0;
	pin L7 = IOB_W47_1;
	pin L8 = IOB_W49_0;
	pin L9 = VCCO7;
	pin L10 = VCCO7;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = VCCO2;
	pin L20 = IOB_E46_3;
	pin L21 = IOB_E45_1;
	pin L22 = IOB_E45_0;
	pin L23 = GND;
	pin L24 = IOB_E44_3;
	pin L25 = IOB_E44_2;
	pin L26 = IOB_E43_1;
	pin L27 = IOB_E43_0;
	pin M1 = IOB_W40_2;
	pin M2 = IOB_W40_3;
	pin M3 = VCCO7;
	pin M4 = IOB_W41_0;
	pin M5 = IOB_W41_1;
	pin M6 = IOB_W39_1;
	pin M7 = VCCO7;
	pin M8 = IOB_W42_2;
	pin M9 = IOB_W42_3;
	pin M10 = VCCO7;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCO2;
	pin M19 = IOB_E42_3;
	pin M20 = IOB_E46_2;
	pin M21 = VCCO2;
	pin M22 = IOB_E41_1;
	pin M23 = IOB_E41_0;
	pin M24 = IOB_E40_3;
	pin M25 = VCCO2;
	pin M26 = IOB_E39_1;
	pin M27 = IOB_E39_0;
	pin N1 = IOB_W35_0;
	pin N2 = IOB_W35_1;
	pin N3 = IOB_W36_2;
	pin N4 = IOB_W36_3;
	pin N5 = IOB_W39_0;
	pin N6 = IOB_W37_0;
	pin N7 = IOB_W37_1;
	pin N8 = IOB_W38_3;
	pin N9 = IOB_W38_2;
	pin N10 = VCCO7;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = VCCO2;
	pin N19 = IOB_E42_2;
	pin N20 = IOB_E38_3;
	pin N21 = IOB_E38_2;
	pin N22 = IOB_E37_1;
	pin N23 = IOB_E37_0;
	pin N24 = IOB_E40_2;
	pin N25 = IOB_E36_3;
	pin N26 = IOB_E35_1;
	pin N27 = IOB_E35_0;
	pin P1 = GND;
	pin P2 = VCCAUX;
	pin P3 = IOB_W31_1;
	pin P4 = GND;
	pin P5 = IOB_W33_0;
	pin P6 = IOB_W33_1;
	pin P7 = IOB_W34_2;
	pin P8 = IOB_W34_3;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = GND;
	pin P20 = IOB_E34_3;
	pin P21 = IOB_E34_2;
	pin P22 = IOB_E33_1;
	pin P23 = IOB_E33_0;
	pin P24 = GND;
	pin P25 = IOB_E36_2;
	pin P26 = VCCAUX;
	pin P27 = GND;
	pin R1 = IOB_W32_3;
	pin R2 = IOB_W32_2;
	pin R3 = IOB_W31_0;
	pin R4 = IOB_W27_1;
	pin R5 = IOB_W30_2;
	pin R6 = IOB_W30_3;
	pin R7 = IOB_W29_0;
	pin R8 = IOB_W29_1;
	pin R9 = IOB_W25_1;
	pin R10 = VCCO6;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCO3;
	pin R19 = IOB_E28_2;
	pin R20 = IOB_E28_3;
	pin R21 = IOB_E29_0;
	pin R22 = IOB_E29_1;
	pin R23 = IOB_E30_3;
	pin R24 = IOB_E31_0;
	pin R25 = IOB_E31_1;
	pin R26 = IOB_E32_2;
	pin R27 = IOB_E32_3;
	pin T1 = IOB_W28_3;
	pin T2 = IOB_W28_2;
	pin T3 = VCCO6;
	pin T4 = IOB_W27_0;
	pin T5 = IOB_W26_2;
	pin T6 = IOB_W26_3;
	pin T7 = VCCO6;
	pin T8 = IOB_W21_1;
	pin T9 = IOB_W25_0;
	pin T10 = VCCO6;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E24_2;
	pin T20 = IOB_E24_3;
	pin T21 = VCCO3;
	pin T22 = IOB_E25_1;
	pin T23 = IOB_E30_2;
	pin T24 = IOB_E26_3;
	pin T25 = VCCO3;
	pin T26 = IOB_E27_0;
	pin T27 = IOB_E27_1;
	pin U1 = IOB_W24_3;
	pin U2 = IOB_W24_2;
	pin U3 = IOB_W23_1;
	pin U4 = IOB_W23_0;
	pin U5 = GND;
	pin U6 = IOB_W22_2;
	pin U7 = IOB_W22_3;
	pin U8 = IOB_W21_0;
	pin U9 = VCCO6;
	pin U10 = VCCO6;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = VCCO3;
	pin U20 = IOB_E21_0;
	pin U21 = IOB_E21_1;
	pin U22 = IOB_E25_0;
	pin U23 = GND;
	pin U24 = IOB_E26_2;
	pin U25 = IOB_E22_3;
	pin U26 = IOB_E23_0;
	pin U27 = IOB_E23_1;
	pin V1 = IOB_W20_3;
	pin V2 = IOB_W20_2;
	pin V3 = IOB_W19_1;
	pin V4 = IOB_W19_0;
	pin V5 = IOB_W18_2;
	pin V6 = IOB_W18_3;
	pin V7 = IOB_W17_0;
	pin V8 = IOB_W17_1;
	pin V9 = VCCO6;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCINT;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E17_0;
	pin V21 = IOB_E17_1;
	pin V22 = IOB_E18_3;
	pin V23 = IOB_E19_0;
	pin V24 = IOB_E19_1;
	pin V25 = IOB_E22_2;
	pin V26 = IOB_E20_2;
	pin V27 = IOB_E20_3;
	pin W1 = IOB_W11_1;
	pin W2 = IOB_W16_3;
	pin W3 = IOB_W16_2;
	pin W4 = IOB_W15_1;
	pin W5 = IOB_W15_0;
	pin W6 = IOB_W14_2;
	pin W7 = IOB_W14_3;
	pin W8 = IOB_W13_0;
	pin W9 = IOB_W13_1;
	pin W10 = VCCO5;
	pin W11 = VCCO5;
	pin W12 = IOB_S27_0;
	pin W13 = IOB_S27_1;
	pin W14 = GND;
	pin W15 = IOB_S36_3;
	pin W16 = IOB_S39_0;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = IOB_E11_1;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = IOB_E18_2;
	pin W23 = IOB_E14_2;
	pin W24 = IOB_E14_3;
	pin W25 = IOB_E15_0;
	pin W26 = IOB_E15_1;
	pin W27 = IOB_E16_3;
	pin Y1 = IOB_W11_0;
	pin Y2 = GND;
	pin Y3 = IOB_W10_3;
	pin Y4 = IOB_W10_2;
	pin Y5 = IOB_W9_0;
	pin Y6 = IOB_W9_1;
	pin Y7 = M1;
	pin Y8 = GND;
	pin Y9 = IOB_S15_3;
	pin Y10 = IOB_S15_2;
	pin Y11 = IOB_S23_0;
	pin Y12 = IOB_S23_1;
	pin Y13 = IOB_S27_2;
	pin Y14 = IOB_S32_1;
	pin Y15 = IOB_S36_2;
	pin Y16 = IOB_S39_1;
	pin Y17 = IOB_S43_0;
	pin Y18 = IOB_S48_0;
	pin Y19 = IOB_E11_0;
	pin Y20 = GND;
	pin Y21 = IOB_E8_2;
	pin Y22 = IOB_E8_3;
	pin Y23 = IOB_E9_1;
	pin Y24 = IOB_E10_2;
	pin Y25 = IOB_E10_3;
	pin Y26 = GND;
	pin Y27 = IOB_E16_2;
	pin AA1 = IOB_W6_3;
	pin AA2 = IOB_W8_3;
	pin AA3 = IOB_W8_2;
	pin AA4 = VCCO6;
	pin AA5 = IOB_W7_0;
	pin AA6 = IOB_W7_1;
	pin AA7 = GND;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S11_2;
	pin AA10 = IOB_S20_3;
	pin AA11 = IOB_S20_2;
	pin AA12 = VCCO5;
	pin AA13 = IOB_S27_3;
	pin AA14 = IOB_S32_0;
	pin AA15 = IOB_S36_0;
	pin AA16 = VCCO4;
	pin AA17 = IOB_S43_1;
	pin AA18 = IOB_S48_1;
	pin AA19 = IOB_S51_2;
	pin AA20 = IOB_S54_0;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AA23 = IOB_E9_0;
	pin AA24 = VCCO3;
	pin AA25 = IOB_E6_2;
	pin AA26 = IOB_E6_3;
	pin AA27 = IOB_E7_1;
	pin AB1 = IOB_W6_2;
	pin AB2 = IOB_W5_1;
	pin AB3 = IOB_W5_0;
	pin AB4 = IOB_W4_3;
	pin AB5 = IOB_W4_2;
	pin AB6 = GND;
	pin AB7 = IOB_S6_0;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S11_3;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S24_2;
	pin AB12 = IOB_S24_3;
	pin AB13 = IOB_S28_2;
	pin AB14 = IOB_S31_2;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S42_2;
	pin AB17 = IOB_S42_3;
	pin AB18 = IOB_S46_3;
	pin AB19 = IOB_S51_3;
	pin AB20 = IOB_S54_1;
	pin AB21 = IOB_S57_2;
	pin AB22 = GND;
	pin AB23 = IOB_E4_2;
	pin AB24 = IOB_E4_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AB27 = IOB_E7_0;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = IOB_W2_3;
	pin AC4 = IOB_W2_2;
	pin AC5 = GND;
	pin AC6 = M0;
	pin AC7 = IOB_S6_1;
	pin AC8 = IOB_S9_2;
	pin AC9 = IOB_S12_0;
	pin AC10 = IOB_S17_1;
	pin AC11 = GND;
	pin AC12 = IOB_S25_0;
	pin AC13 = IOB_S28_3;
	pin AC14 = IOB_S31_3;
	pin AC15 = IOB_S35_1;
	pin AC16 = IOB_S38_3;
	pin AC17 = GND;
	pin AC18 = IOB_S46_2;
	pin AC19 = IOB_S50_1;
	pin AC20 = IOB_S53_3;
	pin AC21 = IOB_S57_3;
	pin AC22 = DONE;
	pin AC23 = GND;
	pin AC24 = IOB_E2_2;
	pin AC25 = IOB_E2_3;
	pin AC26 = IOB_E3_0;
	pin AC27 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_3;
	pin AD3 = IOB_W1_2;
	pin AD4 = GND;
	pin AD5 = IOB_S2_2;
	pin AD6 = IOB_S4_2;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S9_3;
	pin AD9 = IOB_S12_1;
	pin AD10 = IOB_S18_2;
	pin AD11 = IOB_S21_0;
	pin AD12 = IOB_S25_1;
	pin AD13 = IOB_S30_0;
	pin AD14 = GND;
	pin AD15 = IOB_S35_0;
	pin AD16 = IOB_S38_2;
	pin AD17 = IOB_S41_1;
	pin AD18 = IOB_S45_1;
	pin AD19 = IOB_S50_0;
	pin AD20 = IOB_S53_2;
	pin AD21 = VCCO4;
	pin AD22 = IOB_S59_1;
	pin AD23 = IOB_S61_1;
	pin AD24 = GND;
	pin AD25 = IOB_E1_0;
	pin AD26 = IOB_E1_1;
	pin AD27 = IOB_E1_3;
	pin AE1 = IOB_W1_0;
	pin AE2 = VCCAUX;
	pin AE3 = GND;
	pin AE4 = M2;
	pin AE5 = IOB_S2_3;
	pin AE6 = IOB_S4_3;
	pin AE7 = IOB_S10_0;
	pin AE8 = IOB_S10_1;
	pin AE9 = IOB_S13_2;
	pin AE10 = IOB_S18_3;
	pin AE11 = IOB_S21_1;
	pin AE12 = VCCO5;
	pin AE13 = IOB_S30_1;
	pin AE14 = IOB_S33_2;
	pin AE15 = IOB_S33_3;
	pin AE16 = VCCO4;
	pin AE17 = IOB_S41_0;
	pin AE18 = IOB_S45_0;
	pin AE19 = IOB_S49_3;
	pin AE20 = IOB_S56_0;
	pin AE21 = IOB_S56_1;
	pin AE22 = IOB_S59_0;
	pin AE23 = IOB_S61_0;
	pin AE24 = PWRDWN_B;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AE27 = IOB_E1_2;
	pin AF2 = GND;
	pin AF3 = IOB_S1_0;
	pin AF4 = IOB_S1_2;
	pin AF5 = IOB_S4_0;
	pin AF6 = IOB_S5_2;
	pin AF7 = IOB_S7_2;
	pin AF8 = GND;
	pin AF9 = IOB_S13_3;
	pin AF10 = IOB_S19_0;
	pin AF11 = IOB_S22_2;
	pin AF12 = IOB_S26_2;
	pin AF13 = IOB_S31_0;
	pin AF14 = VCCAUX;
	pin AF15 = IOB_S32_3;
	pin AF16 = IOB_S37_1;
	pin AF17 = IOB_S40_3;
	pin AF18 = IOB_S44_3;
	pin AF19 = IOB_S49_2;
	pin AF20 = GND;
	pin AF21 = IOB_S55_3;
	pin AF22 = IOB_S58_1;
	pin AF23 = IOB_S59_3;
	pin AF24 = IOB_S62_1;
	pin AF25 = IOB_S62_3;
	pin AF26 = GND;
	pin AG3 = IOB_S1_1;
	pin AG4 = IOB_S1_3;
	pin AG5 = IOB_S4_1;
	pin AG6 = IOB_S5_3;
	pin AG7 = IOB_S7_3;
	pin AG8 = IOB_S14_0;
	pin AG9 = IOB_S14_1;
	pin AG10 = IOB_S19_1;
	pin AG11 = IOB_S22_3;
	pin AG12 = IOB_S26_3;
	pin AG13 = IOB_S31_1;
	pin AG14 = GND;
	pin AG15 = IOB_S32_2;
	pin AG16 = IOB_S37_0;
	pin AG17 = IOB_S40_2;
	pin AG18 = IOB_S44_2;
	pin AG19 = IOB_S52_0;
	pin AG20 = IOB_S52_1;
	pin AG21 = IOB_S55_2;
	pin AG22 = IOB_S58_0;
	pin AG23 = IOB_S59_2;
	pin AG24 = IOB_S62_0;
	pin AG25 = IOB_S62_2;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xc2v4000-bf957
bond BOND25 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N72_2;
	pin A5 = IOB_N72_3;
	pin A6 = IOB_N71_0;
	pin A7 = IOB_N71_1;
	pin A8 = IOB_N67_2;
	pin A9 = IOB_N67_3;
	pin A10 = IOB_N63_2;
	pin A11 = IOB_N63_3;
	pin A12 = IOB_N52_2;
	pin A13 = IOB_N52_3;
	pin A14 = IOB_N41_0;
	pin A15 = IOB_N41_1;
	pin A16 = GND;
	pin A17 = IOB_N39_0;
	pin A18 = IOB_N39_1;
	pin A19 = IOB_N29_2;
	pin A20 = IOB_N29_3;
	pin A21 = IOB_N25_2;
	pin A22 = IOB_N25_3;
	pin A23 = IOB_N16_2;
	pin A24 = IOB_N16_3;
	pin A25 = IOB_N11_0;
	pin A26 = IOB_N11_1;
	pin A27 = IOB_N5_0;
	pin A28 = IOB_N5_1;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N78_0;
	pin B4 = NC;
	pin B5 = IOB_N78_1;
	pin B6 = IOB_N73_1;
	pin B7 = IOB_N65_0;
	pin B8 = GND;
	pin B9 = IOB_N65_1;
	pin B10 = IOB_N56_0;
	pin B11 = IOB_N56_1;
	pin B12 = IOB_N54_2;
	pin B13 = IOB_N54_3;
	pin B14 = IOB_N44_0;
	pin B15 = IOB_N44_1;
	pin B16 = VCCAUX;
	pin B17 = IOB_N36_0;
	pin B18 = IOB_N36_1;
	pin B19 = IOB_N27_2;
	pin B20 = IOB_N27_3;
	pin B21 = IOB_N17_0;
	pin B22 = IOB_N17_1;
	pin B23 = IOB_N13_0;
	pin B24 = GND;
	pin B25 = IOB_N13_1;
	pin B26 = IOB_N7_0;
	pin B27 = IOB_N7_1;
	pin B28 = DXP;
	pin B29 = IOB_N2_1;
	pin B30 = GND;
	pin B31 = GND;
	pin C1 = GND;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = TDO;
	pin C5 = IOB_N73_0;
	pin C6 = IOB_N74_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N69_0;
	pin C9 = IOB_N69_1;
	pin C10 = IOB_N65_2;
	pin C11 = IOB_N65_3;
	pin C12 = IOB_N54_0;
	pin C13 = IOB_N54_1;
	pin C14 = VCCO1;
	pin C15 = IOB_N40_2;
	pin C16 = IOB_N40_3;
	pin C17 = IOB_N30_0;
	pin C18 = VCCO0;
	pin C19 = IOB_N30_1;
	pin C20 = IOB_N26_0;
	pin C21 = IOB_N26_1;
	pin C22 = IOB_N14_2;
	pin C23 = IOB_N14_3;
	pin C24 = IOB_N8_0;
	pin C25 = VCCO0;
	pin C26 = IOB_N8_1;
	pin C27 = IOB_N2_0;
	pin C28 = TDI;
	pin C29 = GND;
	pin C30 = VCCAUX;
	pin C31 = GND;
	pin D1 = IOB_E75_1;
	pin D2 = IOB_E78_1;
	pin D3 = IOB_E79_1;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N74_2;
	pin D7 = IOB_N75_1;
	pin D8 = IOB_N68_2;
	pin D9 = IOB_N68_3;
	pin D10 = GND;
	pin D11 = IOB_N56_2;
	pin D12 = IOB_N56_3;
	pin D13 = IOB_N50_0;
	pin D14 = IOB_N50_1;
	pin D15 = IOB_N49_3;
	pin D16 = GND;
	pin D17 = IOB_N28_0;
	pin D18 = IOB_N29_0;
	pin D19 = IOB_N29_1;
	pin D20 = IOB_N23_2;
	pin D21 = IOB_N23_3;
	pin D22 = GND;
	pin D23 = IOB_N9_0;
	pin D24 = IOB_N9_1;
	pin D25 = IOB_N4_0;
	pin D26 = IOB_N4_1;
	pin D27 = PROG_B;
	pin D28 = GND;
	pin D29 = IOB_W80_3;
	pin D30 = IOB_W80_2;
	pin D31 = IOB_W76_3;
	pin E1 = IOB_E75_0;
	pin E2 = IOB_E74_1;
	pin E3 = IOB_E78_0;
	pin E4 = IOB_E79_0;
	pin E5 = GND;
	pin E6 = IOB_N75_0;
	pin E7 = IOB_N77_2;
	pin E8 = IOB_N77_3;
	pin E9 = IOB_N70_2;
	pin E10 = IOB_N70_3;
	pin E11 = IOB_N62_2;
	pin E12 = IOB_N62_3;
	pin E13 = IOB_N51_2;
	pin E14 = IOB_N51_3;
	pin E15 = IOB_N49_2;
	pin E16 = IOB_N39_2;
	pin E17 = IOB_N39_3;
	pin E18 = IOB_N28_1;
	pin E19 = IOB_N16_0;
	pin E20 = IOB_N16_1;
	pin E21 = IOB_N14_0;
	pin E22 = IOB_N14_1;
	pin E23 = IOB_N10_2;
	pin E24 = IOB_N10_3;
	pin E25 = IOB_N1_0;
	pin E26 = HSWAP_EN;
	pin E27 = GND;
	pin E28 = IOB_W77_1;
	pin E29 = IOB_W78_3;
	pin E30 = IOB_W73_1;
	pin E31 = IOB_W76_2;
	pin F1 = IOB_E68_3;
	pin F2 = IOB_E74_0;
	pin F3 = IOB_E77_0;
	pin F4 = IOB_E77_1;
	pin F5 = IOB_E80_3;
	pin F6 = GND;
	pin F7 = IOB_N78_2;
	pin F8 = IOB_N78_3;
	pin F9 = IOB_N66_2;
	pin F10 = VCCO1;
	pin F11 = IOB_N66_3;
	pin F12 = IOB_N52_0;
	pin F13 = IOB_N52_1;
	pin F14 = IOB_N43_2;
	pin F15 = IOB_N43_3;
	pin F16 = IOB_N35_0;
	pin F17 = IOB_N35_1;
	pin F18 = IOB_N24_0;
	pin F19 = IOB_N24_1;
	pin F20 = IOB_N15_0;
	pin F21 = IOB_N15_1;
	pin F22 = VCCO0;
	pin F23 = IOB_N4_2;
	pin F24 = IOB_N4_3;
	pin F25 = DXN;
	pin F26 = GND;
	pin F27 = IOB_W80_1;
	pin F28 = IOB_W77_0;
	pin F29 = IOB_W78_2;
	pin F30 = IOB_W73_0;
	pin F31 = IOB_W72_3;
	pin G1 = IOB_E68_2;
	pin G2 = IOB_E67_1;
	pin G3 = VCCO2;
	pin G4 = IOB_E80_2;
	pin G5 = IOB_E74_3;
	pin G6 = IOB_E80_1;
	pin G7 = GND;
	pin G8 = IOB_N75_2;
	pin G9 = IOB_N73_2;
	pin G10 = IOB_N73_3;
	pin G11 = IOB_N63_0;
	pin G12 = IOB_N63_1;
	pin G13 = GND;
	pin G14 = IOB_N44_2;
	pin G15 = IOB_N44_3;
	pin G16 = GND;
	pin G17 = IOB_N27_0;
	pin G18 = IOB_N27_1;
	pin G19 = GND;
	pin G20 = IOB_N10_0;
	pin G21 = IOB_N10_1;
	pin G22 = IOB_N6_0;
	pin G23 = IOB_N6_1;
	pin G24 = IOB_N1_1;
	pin G25 = GND;
	pin G26 = IOB_W80_0;
	pin G27 = IOB_W75_1;
	pin G28 = IOB_W74_3;
	pin G29 = VCCO7;
	pin G30 = IOB_W68_1;
	pin G31 = IOB_W72_2;
	pin H1 = IOB_E64_3;
	pin H2 = GND;
	pin H3 = IOB_E66_3;
	pin H4 = IOB_E73_1;
	pin H5 = IOB_E74_2;
	pin H6 = IOB_E80_0;
	pin H7 = IOB_E76_1;
	pin H8 = GND;
	pin H9 = IOB_N75_3;
	pin H10 = IOB_N71_2;
	pin H11 = IOB_N71_3;
	pin H12 = IOB_N55_2;
	pin H13 = IOB_N55_3;
	pin H14 = VCCO1;
	pin H15 = IOB_N40_0;
	pin H16 = IOB_N40_1;
	pin H17 = IOB_N25_0;
	pin H18 = VCCO0;
	pin H19 = IOB_N25_1;
	pin H20 = IOB_N12_0;
	pin H21 = IOB_N12_1;
	pin H22 = IOB_N1_2;
	pin H23 = IOB_N1_3;
	pin H24 = GND;
	pin H25 = IOB_W79_1;
	pin H26 = IOB_W79_0;
	pin H27 = IOB_W75_0;
	pin H28 = IOB_W74_2;
	pin H29 = IOB_W66_3;
	pin H30 = GND;
	pin H31 = IOB_W66_1;
	pin J1 = IOB_E64_2;
	pin J2 = IOB_E67_0;
	pin J3 = IOB_E66_2;
	pin J4 = IOB_E73_0;
	pin J5 = IOB_E65_1;
	pin J6 = IOB_E66_1;
	pin J7 = IOB_E71_1;
	pin J8 = IOB_E76_0;
	pin J9 = GND;
	pin J10 = TMS;
	pin J11 = IOB_N69_2;
	pin J12 = IOB_N69_3;
	pin J13 = IOB_N53_2;
	pin J14 = IOB_N53_3;
	pin J15 = IOB_N50_3;
	pin J16 = IOB_N38_2;
	pin J17 = IOB_N38_3;
	pin J18 = IOB_N35_2;
	pin J19 = IOB_N23_0;
	pin J20 = IOB_N23_1;
	pin J21 = IOB_N6_2;
	pin J22 = IOB_N6_3;
	pin J23 = GND;
	pin J24 = IOB_W76_1;
	pin J25 = IOB_W74_1;
	pin J26 = IOB_W65_1;
	pin J27 = IOB_W68_3;
	pin J28 = IOB_W62_3;
	pin J29 = IOB_W66_2;
	pin J30 = IOB_W68_0;
	pin J31 = IOB_W66_0;
	pin K1 = IOB_E54_3;
	pin K2 = IOB_E56_3;
	pin K3 = IOB_E62_3;
	pin K4 = GND;
	pin K5 = IOB_E65_0;
	pin K6 = VCCO2;
	pin K7 = IOB_E71_0;
	pin K8 = IOB_E72_3;
	pin K9 = IOB_E78_2;
	pin K10 = IOB_E78_3;
	pin K11 = TCK;
	pin K12 = IOB_N64_2;
	pin K13 = IOB_N64_3;
	pin K14 = IOB_N50_2;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_N35_3;
	pin K19 = IOB_N8_2;
	pin K20 = IOB_N8_3;
	pin K21 = IOB_W78_1;
	pin K22 = IOB_W78_0;
	pin K23 = IOB_W71_1;
	pin K24 = IOB_W76_0;
	pin K25 = IOB_W74_0;
	pin K26 = VCCO7;
	pin K27 = IOB_W68_2;
	pin K28 = GND;
	pin K29 = IOB_W64_1;
	pin K30 = IOB_W62_1;
	pin K31 = IOB_W56_1;
	pin L1 = IOB_E54_2;
	pin L2 = IOB_E56_2;
	pin L3 = IOB_E62_2;
	pin L4 = IOB_E55_1;
	pin L5 = IOB_E61_1;
	pin L6 = IOB_E66_0;
	pin L7 = IOB_E63_1;
	pin L8 = IOB_E72_2;
	pin L9 = IOB_E68_1;
	pin L10 = IOB_E76_3;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = VCCINT;
	pin L17 = VCCO0;
	pin L18 = VCCO0;
	pin L19 = VCCO0;
	pin L20 = VCCO0;
	pin L21 = VCCINT;
	pin L22 = IOB_W67_1;
	pin L23 = IOB_W71_0;
	pin L24 = IOB_W63_1;
	pin L25 = IOB_W64_3;
	pin L26 = IOB_W65_0;
	pin L27 = IOB_W56_3;
	pin L28 = IOB_W62_2;
	pin L29 = IOB_W64_0;
	pin L30 = IOB_W62_0;
	pin L31 = IOB_W56_0;
	pin M1 = IOB_E50_3;
	pin M2 = IOB_E51_1;
	pin M3 = IOB_E52_3;
	pin M4 = IOB_E55_0;
	pin M5 = IOB_E61_0;
	pin M6 = IOB_E56_1;
	pin M7 = IOB_E63_0;
	pin M8 = IOB_E62_1;
	pin M9 = IOB_E68_0;
	pin M10 = IOB_E76_2;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCINT;
	pin M17 = VCCO0;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = IOB_W67_0;
	pin M23 = IOB_W61_1;
	pin M24 = IOB_W63_0;
	pin M25 = IOB_W64_2;
	pin M26 = IOB_W55_1;
	pin M27 = IOB_W56_2;
	pin M28 = IOB_W54_3;
	pin M29 = IOB_W54_1;
	pin M30 = IOB_W52_1;
	pin M31 = IOB_W50_3;
	pin N1 = IOB_E50_2;
	pin N2 = IOB_E51_0;
	pin N3 = IOB_E52_2;
	pin N4 = IOB_E49_1;
	pin N5 = IOB_E53_1;
	pin N6 = IOB_E56_0;
	pin N7 = GND;
	pin N8 = IOB_E62_0;
	pin N9 = IOB_E54_1;
	pin N10 = IOB_E64_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCO7;
	pin N21 = VCCO7;
	pin N22 = IOB_W53_1;
	pin N23 = IOB_W61_0;
	pin N24 = IOB_W42_1;
	pin N25 = GND;
	pin N26 = IOB_W55_0;
	pin N27 = IOB_W52_3;
	pin N28 = IOB_W54_2;
	pin N29 = IOB_W54_0;
	pin N30 = IOB_W52_0;
	pin N31 = IOB_W50_2;
	pin P1 = IOB_E42_1;
	pin P2 = IOB_E43_1;
	pin P3 = VCCO2;
	pin P4 = IOB_E49_0;
	pin P5 = IOB_E53_0;
	pin P6 = IOB_E44_1;
	pin P7 = IOB_E50_1;
	pin P8 = VCCO2;
	pin P9 = IOB_E54_0;
	pin P10 = IOB_E64_0;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO7;
	pin P21 = VCCO7;
	pin P22 = IOB_W53_0;
	pin P23 = IOB_W51_1;
	pin P24 = VCCO7;
	pin P25 = IOB_W49_1;
	pin P26 = IOB_W44_1;
	pin P27 = IOB_W52_2;
	pin P28 = IOB_W50_1;
	pin P29 = VCCO7;
	pin P30 = IOB_W44_3;
	pin P31 = IOB_W43_1;
	pin R1 = IOB_E42_0;
	pin R2 = IOB_E43_0;
	pin R3 = IOB_E41_0;
	pin R4 = IOB_E41_1;
	pin R5 = IOB_E42_3;
	pin R6 = IOB_E44_0;
	pin R7 = IOB_E50_0;
	pin R8 = IOB_E52_1;
	pin R9 = IOB_E52_0;
	pin R10 = VCCINT;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCO7;
	pin R21 = VCCO7;
	pin R22 = VCCINT;
	pin R23 = IOB_W51_0;
	pin R24 = IOB_W42_0;
	pin R25 = IOB_W49_0;
	pin R26 = IOB_W44_0;
	pin R27 = IOB_W41_1;
	pin R28 = IOB_W50_0;
	pin R29 = IOB_W42_3;
	pin R30 = IOB_W44_2;
	pin R31 = IOB_W43_0;
	pin T1 = GND;
	pin T2 = VCCAUX;
	pin T3 = IOB_E39_1;
	pin T4 = GND;
	pin T5 = IOB_E42_2;
	pin T6 = IOB_E40_3;
	pin T7 = GND;
	pin T8 = IOB_E44_3;
	pin T9 = IOB_E44_2;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = IOB_W37_1;
	pin T24 = IOB_W39_1;
	pin T25 = GND;
	pin T26 = IOB_W37_3;
	pin T27 = IOB_W41_0;
	pin T28 = GND;
	pin T29 = IOB_W42_2;
	pin T30 = VCCAUX;
	pin T31 = GND;
	pin U1 = IOB_E38_3;
	pin U2 = IOB_E37_1;
	pin U3 = IOB_E39_0;
	pin U4 = IOB_E31_3;
	pin U5 = IOB_E40_2;
	pin U6 = IOB_E39_3;
	pin U7 = IOB_E32_3;
	pin U8 = IOB_E37_3;
	pin U9 = IOB_E26_3;
	pin U10 = VCCINT;
	pin U11 = VCCO3;
	pin U12 = VCCO3;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO6;
	pin U21 = VCCO6;
	pin U22 = VCCINT;
	pin U23 = IOB_W37_0;
	pin U24 = IOB_W39_0;
	pin U25 = IOB_W28_3;
	pin U26 = IOB_W37_2;
	pin U27 = IOB_W31_3;
	pin U28 = IOB_W38_3;
	pin U29 = IOB_W32_3;
	pin U30 = IOB_W39_3;
	pin U31 = IOB_W40_3;
	pin V1 = IOB_E38_2;
	pin V2 = IOB_E37_0;
	pin V3 = VCCO3;
	pin V4 = IOB_E31_2;
	pin V5 = IOB_E30_3;
	pin V6 = IOB_E39_2;
	pin V7 = IOB_E32_2;
	pin V8 = VCCO3;
	pin V9 = IOB_E26_2;
	pin V10 = IOB_E18_3;
	pin V11 = VCCO3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO6;
	pin V21 = VCCO6;
	pin V22 = IOB_W19_3;
	pin V23 = IOB_W29_3;
	pin V24 = VCCO6;
	pin V25 = IOB_W28_2;
	pin V26 = IOB_W25_3;
	pin V27 = IOB_W31_2;
	pin V28 = IOB_W38_2;
	pin V29 = VCCO6;
	pin V30 = IOB_W39_2;
	pin V31 = IOB_W40_2;
	pin W1 = IOB_E31_1;
	pin W2 = IOB_E29_3;
	pin W3 = IOB_E27_3;
	pin W4 = IOB_E27_1;
	pin W5 = IOB_E30_2;
	pin W6 = IOB_E29_1;
	pin W7 = GND;
	pin W8 = IOB_E37_2;
	pin W9 = IOB_E16_3;
	pin W10 = IOB_E18_2;
	pin W11 = VCCO3;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO6;
	pin W21 = VCCO6;
	pin W22 = IOB_W19_2;
	pin W23 = IOB_W29_2;
	pin W24 = IOB_W27_3;
	pin W25 = GND;
	pin W26 = IOB_W25_2;
	pin W27 = IOB_W20_3;
	pin W28 = IOB_W29_1;
	pin W29 = IOB_W32_2;
	pin W30 = IOB_W30_3;
	pin W31 = IOB_W31_1;
	pin Y1 = IOB_E31_0;
	pin Y2 = IOB_E29_2;
	pin Y3 = IOB_E27_2;
	pin Y4 = IOB_E27_0;
	pin Y5 = IOB_E28_3;
	pin Y6 = IOB_E29_0;
	pin Y7 = IOB_E25_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = IOB_E16_2;
	pin Y10 = IOB_E10_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCINT;
	pin Y13 = VCCO4;
	pin Y14 = VCCO4;
	pin Y15 = VCCO4;
	pin Y16 = VCCINT;
	pin Y17 = VCCO5;
	pin Y18 = VCCO5;
	pin Y19 = VCCO5;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W13_3;
	pin Y24 = IOB_W27_2;
	pin Y25 = IOB_W16_3;
	pin Y26 = IOB_W18_3;
	pin Y27 = IOB_W20_2;
	pin Y28 = IOB_W29_0;
	pin Y29 = IOB_W27_1;
	pin Y30 = IOB_W30_2;
	pin Y31 = IOB_W31_0;
	pin AA1 = IOB_E25_3;
	pin AA2 = IOB_E19_3;
	pin AA3 = IOB_E17_3;
	pin AA4 = IOB_E19_1;
	pin AA5 = IOB_E28_2;
	pin AA6 = IOB_E20_3;
	pin AA7 = IOB_E25_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = IOB_E7_3;
	pin AA10 = IOB_E10_2;
	pin AA11 = VCCINT;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCINT;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = IOB_W5_0;
	pin AA23 = IOB_W13_2;
	pin AA24 = IOB_W9_1;
	pin AA25 = IOB_W16_2;
	pin AA26 = IOB_W18_2;
	pin AA27 = IOB_W17_3;
	pin AA28 = IOB_W15_1;
	pin AA29 = IOB_W27_0;
	pin AA30 = IOB_W25_1;
	pin AA31 = IOB_W26_3;
	pin AB1 = IOB_E25_2;
	pin AB2 = IOB_E19_2;
	pin AB3 = IOB_E17_2;
	pin AB4 = GND;
	pin AB5 = IOB_E17_1;
	pin AB6 = VCCO3;
	pin AB7 = IOB_E13_1;
	pin AB8 = IOB_E5_3;
	pin AB9 = IOB_E7_2;
	pin AB10 = IOB_E3_3;
	pin AB11 = IOB_E3_2;
	pin AB12 = IOB_S71_3;
	pin AB13 = IOB_S71_2;
	pin AB14 = IOB_S50_3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = VCCINT;
	pin AB18 = IOB_S29_2;
	pin AB19 = IOB_S16_3;
	pin AB20 = IOB_S16_2;
	pin AB21 = IOB_S6_3;
	pin AB22 = IOB_W3_0;
	pin AB23 = IOB_W3_1;
	pin AB24 = IOB_W9_0;
	pin AB25 = IOB_W10_3;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W17_2;
	pin AB28 = GND;
	pin AB29 = IOB_W17_1;
	pin AB30 = IOB_W25_0;
	pin AB31 = IOB_W26_2;
	pin AC1 = IOB_E15_3;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E15_1;
	pin AC4 = IOB_E19_0;
	pin AC5 = IOB_E17_0;
	pin AC6 = IOB_E20_2;
	pin AC7 = IOB_E13_0;
	pin AC8 = IOB_E5_2;
	pin AC9 = GND;
	pin AC10 = IOB_S73_3;
	pin AC11 = IOB_S73_2;
	pin AC12 = IOB_S56_3;
	pin AC13 = IOB_S56_2;
	pin AC14 = IOB_S50_2;
	pin AC15 = IOB_S44_3;
	pin AC16 = IOB_S44_2;
	pin AC17 = IOB_S29_3;
	pin AC18 = IOB_S27_3;
	pin AC19 = IOB_S27_2;
	pin AC20 = IOB_S12_3;
	pin AC21 = IOB_S12_2;
	pin AC22 = IOB_S6_2;
	pin AC23 = GND;
	pin AC24 = IOB_W5_3;
	pin AC25 = IOB_W10_2;
	pin AC26 = IOB_W7_1;
	pin AC27 = IOB_W15_3;
	pin AC28 = IOB_W15_0;
	pin AC29 = IOB_W17_0;
	pin AC30 = IOB_W14_3;
	pin AC31 = IOB_W19_1;
	pin AD1 = IOB_E15_2;
	pin AD2 = GND;
	pin AD3 = IOB_E15_0;
	pin AD4 = IOB_E7_1;
	pin AD5 = IOB_E6_3;
	pin AD6 = IOB_E2_3;
	pin AD7 = IOB_E2_2;
	pin AD8 = GND;
	pin AD9 = IOB_S78_3;
	pin AD10 = IOB_S78_2;
	pin AD11 = IOB_S67_3;
	pin AD12 = IOB_S67_2;
	pin AD13 = IOB_S54_3;
	pin AD14 = VCCO4;
	pin AD15 = IOB_S54_2;
	pin AD16 = IOB_S39_1;
	pin AD17 = IOB_S39_0;
	pin AD18 = VCCO5;
	pin AD19 = IOB_S23_3;
	pin AD20 = IOB_S23_2;
	pin AD21 = IOB_S10_3;
	pin AD22 = IOB_S10_2;
	pin AD23 = IOB_S4_3;
	pin AD24 = GND;
	pin AD25 = IOB_W5_2;
	pin AD26 = IOB_W7_0;
	pin AD27 = IOB_W15_2;
	pin AD28 = IOB_W8_3;
	pin AD29 = IOB_W7_3;
	pin AD30 = GND;
	pin AD31 = IOB_W19_0;
	pin AE1 = IOB_E9_1;
	pin AE2 = IOB_E13_2;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E7_0;
	pin AE5 = IOB_E6_2;
	pin AE6 = IOB_E1_3;
	pin AE7 = GND;
	pin AE8 = IOB_S75_3;
	pin AE9 = IOB_S73_1;
	pin AE10 = IOB_S73_0;
	pin AE11 = IOB_S65_3;
	pin AE12 = IOB_S65_2;
	pin AE13 = GND;
	pin AE14 = IOB_S52_3;
	pin AE15 = IOB_S52_2;
	pin AE16 = GND;
	pin AE17 = IOB_S35_3;
	pin AE18 = IOB_S35_2;
	pin AE19 = GND;
	pin AE20 = IOB_S14_3;
	pin AE21 = IOB_S14_2;
	pin AE22 = IOB_S8_3;
	pin AE23 = IOB_S8_2;
	pin AE24 = IOB_S4_2;
	pin AE25 = GND;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W8_2;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W14_2;
	pin AE31 = IOB_W13_1;
	pin AF1 = IOB_E9_0;
	pin AF2 = IOB_E8_3;
	pin AF3 = IOB_E3_1;
	pin AF4 = IOB_E4_3;
	pin AF5 = IOB_E1_2;
	pin AF6 = GND;
	pin AF7 = IOB_S78_1;
	pin AF8 = IOB_S75_2;
	pin AF9 = IOB_S69_1;
	pin AF10 = VCCO4;
	pin AF11 = IOB_S69_0;
	pin AF12 = IOB_S63_3;
	pin AF13 = IOB_S63_2;
	pin AF14 = IOB_S52_1;
	pin AF15 = IOB_S52_0;
	pin AF16 = IOB_S41_3;
	pin AF17 = IOB_S36_2;
	pin AF18 = IOB_S25_3;
	pin AF19 = IOB_S25_2;
	pin AF20 = IOB_S15_3;
	pin AF21 = IOB_S15_2;
	pin AF22 = VCCO5;
	pin AF23 = IOB_S2_3;
	pin AF24 = IOB_S2_2;
	pin AF25 = IOB_S1_2;
	pin AF26 = GND;
	pin AF27 = IOB_W1_0;
	pin AF28 = IOB_W1_1;
	pin AF29 = IOB_W7_2;
	pin AF30 = IOB_W6_3;
	pin AF31 = IOB_W13_0;
	pin AG1 = IOB_E5_1;
	pin AG2 = IOB_E8_2;
	pin AG3 = IOB_E3_0;
	pin AG4 = IOB_E4_2;
	pin AG5 = GND;
	pin AG6 = DONE;
	pin AG7 = IOB_S78_0;
	pin AG8 = IOB_S69_3;
	pin AG9 = IOB_S69_2;
	pin AG10 = IOB_S65_1;
	pin AG11 = IOB_S65_0;
	pin AG12 = IOB_S56_1;
	pin AG13 = IOB_S56_0;
	pin AG14 = IOB_S44_1;
	pin AG15 = IOB_S44_0;
	pin AG16 = IOB_S41_2;
	pin AG17 = IOB_S36_3;
	pin AG18 = IOB_S26_3;
	pin AG19 = IOB_S26_2;
	pin AG20 = IOB_S17_3;
	pin AG21 = IOB_S17_2;
	pin AG22 = IOB_S9_3;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S7_2;
	pin AG26 = M2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_2;
	pin AG29 = IOB_W3_3;
	pin AG30 = IOB_W6_2;
	pin AG31 = IOB_W4_3;
	pin AH1 = IOB_E5_0;
	pin AH2 = IOB_E1_1;
	pin AH3 = IOB_E1_0;
	pin AH4 = GND;
	pin AH5 = PWRDWN_B;
	pin AH6 = IOB_S74_1;
	pin AH7 = IOB_S74_0;
	pin AH8 = IOB_S68_1;
	pin AH9 = IOB_S68_0;
	pin AH10 = GND;
	pin AH11 = IOB_S62_1;
	pin AH12 = IOB_S62_0;
	pin AH13 = IOB_S50_1;
	pin AH14 = IOB_S50_0;
	pin AH15 = IOB_S40_1;
	pin AH16 = GND;
	pin AH17 = IOB_S39_2;
	pin AH18 = IOB_S29_1;
	pin AH19 = IOB_S29_0;
	pin AH20 = IOB_S24_3;
	pin AH21 = IOB_S24_2;
	pin AH22 = GND;
	pin AH23 = IOB_S10_1;
	pin AH24 = IOB_S10_0;
	pin AH25 = IOB_S7_3;
	pin AH26 = IOB_S4_0;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AH31 = IOB_W4_2;
	pin AJ1 = GND;
	pin AJ2 = VCCAUX;
	pin AJ3 = GND;
	pin AJ4 = CCLK;
	pin AJ5 = IOB_S77_0;
	pin AJ6 = IOB_S71_1;
	pin AJ7 = VCCO4;
	pin AJ8 = IOB_S71_0;
	pin AJ9 = IOB_S66_1;
	pin AJ10 = IOB_S66_0;
	pin AJ11 = IOB_S54_1;
	pin AJ12 = IOB_S54_0;
	pin AJ13 = IOB_S49_1;
	pin AJ14 = VCCO4;
	pin AJ15 = IOB_S40_0;
	pin AJ16 = IOB_S39_3;
	pin AJ17 = IOB_S35_0;
	pin AJ18 = VCCO5;
	pin AJ19 = IOB_S27_1;
	pin AJ20 = IOB_S27_0;
	pin AJ21 = IOB_S16_1;
	pin AJ22 = IOB_S16_0;
	pin AJ23 = IOB_S13_3;
	pin AJ24 = IOB_S13_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S4_1;
	pin AJ27 = IOB_S5_2;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AJ31 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = IOB_S77_1;
	pin AK4 = IOB_S75_1;
	pin AK5 = IOB_S75_0;
	pin AK6 = IOB_S70_1;
	pin AK7 = IOB_S70_0;
	pin AK8 = GND;
	pin AK9 = IOB_S63_1;
	pin AK10 = IOB_S63_0;
	pin AK11 = IOB_S53_1;
	pin AK12 = IOB_S53_0;
	pin AK13 = IOB_S49_0;
	pin AK14 = IOB_S43_1;
	pin AK15 = IOB_S43_0;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S35_1;
	pin AK18 = IOB_S30_3;
	pin AK19 = IOB_S30_2;
	pin AK20 = IOB_S25_1;
	pin AK21 = IOB_S25_0;
	pin AK22 = IOB_S14_1;
	pin AK23 = IOB_S14_0;
	pin AK24 = GND;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S8_0;
	pin AK27 = IOB_S5_3;
	pin AK28 = IOB_S1_1;
	pin AK29 = IOB_S1_0;
	pin AK30 = GND;
	pin AK31 = GND;
	pin AL2 = GND;
	pin AL3 = GND;
	pin AL4 = IOB_S72_1;
	pin AL5 = IOB_S72_0;
	pin AL6 = IOB_S67_1;
	pin AL7 = IOB_S67_0;
	pin AL8 = IOB_S64_1;
	pin AL9 = IOB_S64_0;
	pin AL10 = IOB_S55_1;
	pin AL11 = IOB_S55_0;
	pin AL12 = IOB_S51_1;
	pin AL13 = IOB_S51_0;
	pin AL14 = IOB_S40_3;
	pin AL15 = IOB_S40_2;
	pin AL16 = GND;
	pin AL17 = IOB_S38_1;
	pin AL18 = IOB_S38_0;
	pin AL19 = IOB_S28_3;
	pin AL20 = IOB_S28_2;
	pin AL21 = IOB_S23_1;
	pin AL22 = IOB_S23_0;
	pin AL23 = IOB_S12_1;
	pin AL24 = IOB_S12_0;
	pin AL25 = IOB_S11_3;
	pin AL26 = IOB_S11_2;
	pin AL27 = IOB_S6_1;
	pin AL28 = IOB_S6_0;
	pin AL29 = GND;
	pin AL30 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W38_3;
	vref IOB_W43_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W63_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W79_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E38_3;
	vref IOB_E43_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E63_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E79_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S24_3;
	vref IOB_S28_3;
	vref IOB_S35_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_S44_3;
	vref IOB_S51_0;
	vref IOB_S55_0;
	vref IOB_S64_0;
	vref IOB_S68_0;
	vref IOB_S72_0;
	vref IOB_S75_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N24_0;
	vref IOB_N28_0;
	vref IOB_N35_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
	vref IOB_N44_0;
	vref IOB_N51_3;
	vref IOB_N55_3;
	vref IOB_N64_3;
	vref IOB_N68_3;
	vref IOB_N72_3;
	vref IOB_N75_0;
}

// xc2v4000-ff1152
bond BOND26 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N71_1;
	pin A5 = IOB_N71_0;
	pin A6 = IOB_N65_1;
	pin A7 = IOB_N65_0;
	pin A8 = GND;
	pin A9 = IOB_N64_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N52_1;
	pin A12 = IOB_N52_0;
	pin A13 = IOB_N48_1;
	pin A14 = IOB_N48_0;
	pin A15 = IOB_N47_3;
	pin A16 = VCCO1;
	pin A17 = IOB_N46_0;
	pin A18 = IOB_N33_3;
	pin A19 = VCCO0;
	pin A20 = IOB_N32_0;
	pin A21 = IOB_N31_3;
	pin A22 = IOB_N31_2;
	pin A23 = IOB_N25_3;
	pin A24 = IOB_N25_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N16_3;
	pin A27 = GND;
	pin A28 = IOB_N15_1;
	pin A29 = IOB_N15_0;
	pin A30 = IOB_N10_3;
	pin A31 = IOB_N10_2;
	pin A32 = GND;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N78_0;
	pin B4 = IOB_N73_1;
	pin B5 = IOB_N73_0;
	pin B6 = IOB_N69_1;
	pin B7 = IOB_N69_0;
	pin B8 = IOB_N64_3;
	pin B9 = IOB_N63_1;
	pin B10 = IOB_N63_0;
	pin B11 = IOB_N56_1;
	pin B12 = IOB_N56_0;
	pin B13 = IOB_N50_1;
	pin B14 = IOB_N50_0;
	pin B15 = GND;
	pin B16 = IOB_N47_2;
	pin B17 = IOB_N46_1;
	pin B18 = IOB_N33_2;
	pin B19 = IOB_N32_1;
	pin B20 = GND;
	pin B21 = IOB_N29_3;
	pin B22 = IOB_N29_2;
	pin B23 = IOB_N23_3;
	pin B24 = IOB_N23_2;
	pin B25 = IOB_N22_1;
	pin B26 = IOB_N22_0;
	pin B27 = IOB_N16_2;
	pin B28 = IOB_N14_3;
	pin B29 = IOB_N14_2;
	pin B30 = IOB_N8_3;
	pin B31 = IOB_N8_2;
	pin B32 = IOB_N6_3;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_N78_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N74_2;
	pin C7 = IOB_N67_1;
	pin C8 = IOB_N67_0;
	pin C9 = IOB_N66_2;
	pin C10 = GND;
	pin C11 = IOB_N56_3;
	pin C12 = IOB_N56_2;
	pin C13 = IOB_N49_3;
	pin C14 = IOB_N49_2;
	pin C15 = IOB_N44_0;
	pin C16 = IOB_N44_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N38_2;
	pin C19 = IOB_N38_3;
	pin C20 = IOB_N34_1;
	pin C21 = IOB_N34_0;
	pin C22 = IOB_N26_1;
	pin C23 = IOB_N26_0;
	pin C24 = IOB_N16_1;
	pin C25 = GND;
	pin C26 = IOB_N9_1;
	pin C27 = IOB_N7_1;
	pin C28 = IOB_N7_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N6_2;
	pin C34 = GND;
	pin D1 = IOB_E76_2;
	pin D2 = IOB_E80_2;
	pin D3 = IOB_E78_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N74_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N75_1;
	pin D9 = IOB_N66_3;
	pin D10 = IOB_N62_3;
	pin D11 = IOB_N62_2;
	pin D12 = IOB_N54_1;
	pin D13 = IOB_N54_0;
	pin D14 = IOB_N45_3;
	pin D15 = IOB_N45_2;
	pin D16 = IOB_N41_0;
	pin D17 = IOB_N41_1;
	pin D18 = IOB_N35_2;
	pin D19 = IOB_N35_3;
	pin D20 = IOB_N30_1;
	pin D21 = IOB_N30_0;
	pin D22 = IOB_N17_1;
	pin D23 = IOB_N17_0;
	pin D24 = IOB_N16_0;
	pin D25 = IOB_N12_3;
	pin D26 = IOB_N12_2;
	pin D27 = IOB_N9_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W77_0;
	pin D33 = IOB_W80_2;
	pin D34 = IOB_W78_2;
	pin E1 = IOB_E76_3;
	pin E2 = IOB_E80_3;
	pin E3 = IOB_E78_3;
	pin E4 = IOB_E77_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N75_0;
	pin E8 = IOB_N70_3;
	pin E9 = IOB_N70_2;
	pin E10 = IOB_N68_2;
	pin E11 = IOB_N68_3;
	pin E12 = GND;
	pin E13 = IOB_N53_3;
	pin E14 = IOB_N53_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N40_2;
	pin E17 = IOB_N40_3;
	pin E18 = IOB_N39_0;
	pin E19 = IOB_N39_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N27_3;
	pin E22 = IOB_N27_2;
	pin E23 = GND;
	pin E24 = IOB_N11_0;
	pin E25 = IOB_N11_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W76_2;
	pin E32 = IOB_W77_1;
	pin E33 = IOB_W80_3;
	pin E34 = IOB_W78_3;
	pin F1 = IOB_E68_2;
	pin F2 = IOB_E72_2;
	pin F3 = IOB_E73_0;
	pin F4 = IOB_E77_1;
	pin F5 = IOB_E79_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N77_2;
	pin F9 = IOB_N77_3;
	pin F10 = IOB_N72_3;
	pin F11 = IOB_N57_3;
	pin F12 = IOB_N57_2;
	pin F13 = IOB_N55_2;
	pin F14 = IOB_N55_3;
	pin F15 = IOB_N51_3;
	pin F16 = IOB_N43_3;
	pin F17 = IOB_N43_2;
	pin F18 = IOB_N36_1;
	pin F19 = IOB_N36_0;
	pin F20 = IOB_N28_0;
	pin F21 = IOB_N24_0;
	pin F22 = IOB_N24_1;
	pin F23 = IOB_N13_1;
	pin F24 = IOB_N13_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W79_1;
	pin F31 = IOB_W76_3;
	pin F32 = IOB_W69_0;
	pin F33 = IOB_W74_2;
	pin F34 = IOB_W70_2;
	pin G1 = IOB_E68_3;
	pin G2 = IOB_E72_3;
	pin G3 = IOB_E73_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E79_0;
	pin G6 = IOB_E74_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N72_2;
	pin G10 = IOB_N71_3;
	pin G11 = IOB_N71_2;
	pin G12 = IOB_N63_3;
	pin G13 = IOB_N63_2;
	pin G14 = GND;
	pin G15 = IOB_N51_2;
	pin G16 = IOB_N44_3;
	pin G17 = IOB_N44_2;
	pin G18 = IOB_N35_1;
	pin G19 = IOB_N35_0;
	pin G20 = IOB_N28_1;
	pin G21 = GND;
	pin G22 = IOB_N23_1;
	pin G23 = IOB_N23_0;
	pin G24 = IOB_N10_1;
	pin G25 = IOB_N10_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W73_0;
	pin G30 = IOB_W79_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W69_1;
	pin G33 = IOB_W74_3;
	pin G34 = IOB_W70_3;
	pin H1 = GND;
	pin H2 = IOB_E67_0;
	pin H3 = IOB_E66_2;
	pin H4 = IOB_E69_0;
	pin H5 = IOB_E70_2;
	pin H6 = IOB_E74_3;
	pin H7 = IOB_E75_1;
	pin H8 = GND;
	pin H9 = IOB_N78_2;
	pin H10 = IOB_N78_3;
	pin H11 = IOB_N75_3;
	pin H12 = IOB_N67_2;
	pin H13 = IOB_N67_3;
	pin H14 = IOB_N52_2;
	pin H15 = IOB_N52_3;
	pin H16 = IOB_N40_0;
	pin H17 = IOB_N40_1;
	pin H18 = IOB_N33_0;
	pin H19 = IOB_N33_1;
	pin H20 = IOB_N27_0;
	pin H21 = IOB_N27_1;
	pin H22 = IOB_N12_0;
	pin H23 = IOB_N12_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W72_2;
	pin H29 = IOB_W73_1;
	pin H30 = IOB_W71_1;
	pin H31 = IOB_W68_2;
	pin H32 = IOB_W65_0;
	pin H33 = IOB_W67_0;
	pin H34 = GND;
	pin J1 = IOB_E67_1;
	pin J2 = IOB_E64_2;
	pin J3 = IOB_E66_3;
	pin J4 = IOB_E69_1;
	pin J5 = IOB_E70_3;
	pin J6 = IOB_E71_1;
	pin J7 = IOB_E75_0;
	pin J8 = IOB_E76_1;
	pin J9 = IOB_E78_1;
	pin J10 = IOB_N75_2;
	pin J11 = IOB_N73_2;
	pin J12 = IOB_N73_3;
	pin J13 = IOB_N69_3;
	pin J14 = IOB_N54_2;
	pin J15 = IOB_N54_3;
	pin J16 = GND;
	pin J17 = IOB_N46_3;
	pin J18 = IOB_N39_2;
	pin J19 = GND;
	pin J20 = IOB_N29_1;
	pin J21 = IOB_N14_0;
	pin J22 = IOB_N14_1;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N6_1;
	pin J25 = IOB_W80_1;
	pin J26 = IOB_W76_1;
	pin J27 = IOB_W75_1;
	pin J28 = IOB_W75_0;
	pin J29 = IOB_W72_3;
	pin J30 = IOB_W71_0;
	pin J31 = IOB_W68_3;
	pin J32 = IOB_W65_1;
	pin J33 = IOB_W66_2;
	pin J34 = IOB_W67_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E64_3;
	pin K3 = GND;
	pin K4 = IOB_E62_0;
	pin K5 = IOB_E65_0;
	pin K6 = IOB_E71_0;
	pin K7 = IOB_E70_0;
	pin K8 = IOB_E76_0;
	pin K9 = IOB_E78_0;
	pin K10 = IOB_E80_0;
	pin K11 = IOB_E80_1;
	pin K12 = IOB_N69_2;
	pin K13 = IOB_N65_2;
	pin K14 = IOB_N65_3;
	pin K15 = IOB_N50_2;
	pin K16 = IOB_N50_3;
	pin K17 = IOB_N46_2;
	pin K18 = IOB_N39_3;
	pin K19 = IOB_N29_0;
	pin K20 = IOB_N25_0;
	pin K21 = IOB_N25_1;
	pin K22 = IOB_N8_0;
	pin K23 = IOB_N8_1;
	pin K24 = IOB_W78_1;
	pin K25 = IOB_W80_0;
	pin K26 = IOB_W74_1;
	pin K27 = IOB_W76_0;
	pin K28 = IOB_W72_0;
	pin K29 = IOB_W62_0;
	pin K30 = IOB_W64_2;
	pin K31 = IOB_W64_3;
	pin K32 = GND;
	pin K33 = IOB_W66_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E52_2;
	pin L2 = IOB_E56_2;
	pin L3 = IOB_E62_2;
	pin L4 = IOB_E62_1;
	pin L5 = IOB_E65_1;
	pin L6 = IOB_E63_1;
	pin L7 = IOB_E70_1;
	pin L8 = IOB_E68_1;
	pin L9 = IOB_E74_0;
	pin L10 = IOB_E74_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N48_2;
	pin L17 = IOB_N48_3;
	pin L18 = IOB_N31_0;
	pin L19 = IOB_N31_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W78_0;
	pin L26 = IOB_W74_0;
	pin L27 = IOB_W68_1;
	pin L28 = IOB_W72_1;
	pin L29 = IOB_W63_1;
	pin L30 = IOB_W62_1;
	pin L31 = IOB_W61_0;
	pin L32 = IOB_W56_2;
	pin L33 = IOB_W62_2;
	pin L34 = IOB_W54_2;
	pin M1 = IOB_E52_3;
	pin M2 = IOB_E56_3;
	pin M3 = IOB_E62_3;
	pin M4 = IOB_E61_0;
	pin M5 = GND;
	pin M6 = IOB_E63_0;
	pin M7 = IOB_E64_0;
	pin M8 = IOB_E68_0;
	pin M9 = IOB_E66_1;
	pin M10 = IOB_E72_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W70_1;
	pin M26 = IOB_W66_1;
	pin M27 = IOB_W68_0;
	pin M28 = IOB_W64_0;
	pin M29 = IOB_W63_0;
	pin M30 = GND;
	pin M31 = IOB_W61_1;
	pin M32 = IOB_W56_3;
	pin M33 = IOB_W62_3;
	pin M34 = IOB_W54_3;
	pin N1 = IOB_E48_2;
	pin N2 = IOB_E51_0;
	pin N3 = IOB_E53_0;
	pin N4 = IOB_E61_1;
	pin N5 = IOB_E54_2;
	pin N6 = IOB_E55_1;
	pin N7 = IOB_E64_1;
	pin N8 = IOB_E56_1;
	pin N9 = IOB_E66_0;
	pin N10 = IOB_E72_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W70_0;
	pin N26 = IOB_W66_0;
	pin N27 = IOB_W56_1;
	pin N28 = IOB_W64_1;
	pin N29 = IOB_W55_1;
	pin N30 = IOB_W53_0;
	pin N31 = IOB_W52_2;
	pin N32 = IOB_W49_0;
	pin N33 = IOB_W50_2;
	pin N34 = IOB_W47_0;
	pin P1 = IOB_E48_3;
	pin P2 = IOB_E51_1;
	pin P3 = IOB_E53_1;
	pin P4 = IOB_E50_2;
	pin P5 = IOB_E54_3;
	pin P6 = IOB_E55_0;
	pin P7 = GND;
	pin P8 = IOB_E56_0;
	pin P9 = IOB_E52_1;
	pin P10 = IOB_E54_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W54_1;
	pin P26 = IOB_W52_1;
	pin P27 = IOB_W56_0;
	pin P28 = GND;
	pin P29 = IOB_W55_0;
	pin P30 = IOB_W53_1;
	pin P31 = IOB_W52_3;
	pin P32 = IOB_W49_1;
	pin P33 = IOB_W50_3;
	pin P34 = IOB_W47_1;
	pin R1 = IOB_E44_2;
	pin R2 = GND;
	pin R3 = IOB_E49_0;
	pin R4 = IOB_E50_3;
	pin R5 = VCCO2;
	pin R6 = IOB_E47_0;
	pin R7 = IOB_E47_1;
	pin R8 = IOB_E50_1;
	pin R9 = IOB_E52_0;
	pin R10 = IOB_E54_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W54_0;
	pin R26 = IOB_W52_0;
	pin R27 = IOB_W50_1;
	pin R28 = IOB_W51_1;
	pin R29 = IOB_W51_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W48_2;
	pin R32 = IOB_W45_0;
	pin R33 = GND;
	pin R34 = IOB_W46_2;
	pin T1 = VCCO2;
	pin T2 = IOB_E44_3;
	pin T3 = IOB_E49_1;
	pin T4 = IOB_E45_0;
	pin T5 = IOB_E46_2;
	pin T6 = IOB_E43_1;
	pin T7 = IOB_E44_0;
	pin T8 = IOB_E50_0;
	pin T9 = GND;
	pin T10 = IOB_E46_1;
	pin T11 = IOB_E48_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W48_1;
	pin T25 = IOB_W46_1;
	pin T26 = GND;
	pin T27 = IOB_W50_0;
	pin T28 = IOB_W42_0;
	pin T29 = IOB_W43_1;
	pin T30 = IOB_W44_2;
	pin T31 = IOB_W48_3;
	pin T32 = IOB_W45_1;
	pin T33 = IOB_W46_3;
	pin T34 = VCCO7;
	pin U1 = IOB_E42_3;
	pin U2 = IOB_E42_2;
	pin U3 = IOB_E41_1;
	pin U4 = IOB_E45_1;
	pin U5 = IOB_E46_3;
	pin U6 = IOB_E43_0;
	pin U7 = IOB_E44_1;
	pin U8 = IOB_E42_0;
	pin U9 = IOB_E42_1;
	pin U10 = IOB_E46_0;
	pin U11 = IOB_E48_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W48_0;
	pin U25 = IOB_W46_0;
	pin U26 = IOB_W44_1;
	pin U27 = IOB_W44_0;
	pin U28 = IOB_W42_1;
	pin U29 = IOB_W43_0;
	pin U30 = IOB_W44_3;
	pin U31 = IOB_W41_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W42_2;
	pin U34 = IOB_W42_3;
	pin V1 = IOB_E37_3;
	pin V2 = IOB_E37_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E41_0;
	pin V5 = IOB_E39_3;
	pin V6 = IOB_E40_3;
	pin V7 = IOB_E39_1;
	pin V8 = IOB_E36_2;
	pin V9 = IOB_E36_3;
	pin V10 = IOB_E38_3;
	pin V11 = IOB_E35_0;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W33_1;
	pin V25 = IOB_W35_1;
	pin V26 = IOB_W39_0;
	pin V27 = IOB_W39_1;
	pin V28 = IOB_W37_1;
	pin V29 = IOB_W36_3;
	pin V30 = IOB_W39_3;
	pin V31 = IOB_W41_1;
	pin V32 = IOB_W40_2;
	pin V33 = IOB_W37_2;
	pin V34 = IOB_W37_3;
	pin W1 = VCCO3;
	pin W2 = IOB_E33_3;
	pin W3 = IOB_E37_1;
	pin W4 = IOB_E35_3;
	pin W5 = IOB_E39_2;
	pin W6 = IOB_E40_2;
	pin W7 = IOB_E39_0;
	pin W8 = IOB_E34_3;
	pin W9 = GND;
	pin W10 = IOB_E38_2;
	pin W11 = IOB_E35_1;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W33_0;
	pin W25 = IOB_W35_0;
	pin W26 = GND;
	pin W27 = IOB_W29_1;
	pin W28 = IOB_W37_0;
	pin W29 = IOB_W36_2;
	pin W30 = IOB_W39_2;
	pin W31 = IOB_W38_3;
	pin W32 = IOB_W40_3;
	pin W33 = IOB_W34_2;
	pin W34 = VCCO6;
	pin Y1 = IOB_E33_2;
	pin Y2 = GND;
	pin Y3 = IOB_E37_0;
	pin Y4 = IOB_E35_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E32_3;
	pin Y7 = IOB_E31_1;
	pin Y8 = IOB_E34_2;
	pin Y9 = IOB_E28_2;
	pin Y10 = IOB_E30_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W25_1;
	pin Y26 = IOB_W27_1;
	pin Y27 = IOB_W29_0;
	pin Y28 = IOB_W31_0;
	pin Y29 = IOB_W31_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W38_2;
	pin Y32 = IOB_W35_2;
	pin Y33 = GND;
	pin Y34 = IOB_W34_3;
	pin AA1 = IOB_E29_3;
	pin AA2 = IOB_E27_3;
	pin AA3 = IOB_E33_1;
	pin AA4 = IOB_E31_3;
	pin AA5 = IOB_E29_1;
	pin AA6 = IOB_E32_2;
	pin AA7 = GND;
	pin AA8 = IOB_E31_0;
	pin AA9 = IOB_E28_3;
	pin AA10 = IOB_E30_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W25_0;
	pin AA26 = IOB_W27_0;
	pin AA27 = IOB_W20_3;
	pin AA28 = GND;
	pin AA29 = IOB_W29_3;
	pin AA30 = IOB_W32_2;
	pin AA31 = IOB_W30_3;
	pin AA32 = IOB_W35_3;
	pin AA33 = IOB_W31_3;
	pin AA34 = IOB_W33_3;
	pin AB1 = IOB_E29_2;
	pin AB2 = IOB_E27_2;
	pin AB3 = IOB_E33_0;
	pin AB4 = IOB_E31_2;
	pin AB5 = IOB_E29_0;
	pin AB6 = IOB_E27_1;
	pin AB7 = IOB_E20_3;
	pin AB8 = IOB_E19_0;
	pin AB9 = IOB_E16_3;
	pin AB10 = IOB_E18_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W13_1;
	pin AB26 = IOB_W17_1;
	pin AB27 = IOB_W20_2;
	pin AB28 = IOB_W19_1;
	pin AB29 = IOB_W29_2;
	pin AB30 = IOB_W32_3;
	pin AB31 = IOB_W30_2;
	pin AB32 = IOB_W26_3;
	pin AB33 = IOB_W31_2;
	pin AB34 = IOB_W33_2;
	pin AC1 = IOB_E26_2;
	pin AC2 = IOB_E19_3;
	pin AC3 = IOB_E25_3;
	pin AC4 = IOB_E25_1;
	pin AC5 = GND;
	pin AC6 = IOB_E27_0;
	pin AC7 = IOB_E20_2;
	pin AC8 = IOB_E19_1;
	pin AC9 = IOB_E16_2;
	pin AC10 = IOB_E18_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W13_0;
	pin AC26 = IOB_W17_0;
	pin AC27 = IOB_W15_1;
	pin AC28 = IOB_W19_0;
	pin AC29 = IOB_W17_3;
	pin AC30 = GND;
	pin AC31 = IOB_W28_2;
	pin AC32 = IOB_W26_2;
	pin AC33 = IOB_W25_3;
	pin AC34 = IOB_W27_3;
	pin AD1 = IOB_E26_3;
	pin AD2 = IOB_E19_2;
	pin AD3 = IOB_E25_2;
	pin AD4 = IOB_E25_0;
	pin AD5 = IOB_E17_3;
	pin AD6 = IOB_E15_1;
	pin AD7 = IOB_E12_3;
	pin AD8 = IOB_E11_0;
	pin AD9 = IOB_E14_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S50_1;
	pin AD17 = IOB_S50_0;
	pin AD18 = IOB_S29_3;
	pin AD19 = IOB_S29_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W11_1;
	pin AD27 = IOB_W15_0;
	pin AD28 = IOB_W10_3;
	pin AD29 = IOB_W17_2;
	pin AD30 = IOB_W16_3;
	pin AD31 = IOB_W28_3;
	pin AD32 = IOB_W14_3;
	pin AD33 = IOB_W25_2;
	pin AD34 = IOB_W27_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E15_3;
	pin AE3 = GND;
	pin AE4 = IOB_E17_1;
	pin AE5 = IOB_E17_2;
	pin AE6 = IOB_E15_0;
	pin AE7 = IOB_E12_2;
	pin AE8 = IOB_E11_1;
	pin AE9 = IOB_E14_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S71_1;
	pin AE13 = IOB_S71_0;
	pin AE14 = IOB_S56_1;
	pin AE15 = IOB_S56_0;
	pin AE16 = IOB_S48_1;
	pin AE17 = IOB_S48_0;
	pin AE18 = IOB_S31_3;
	pin AE19 = IOB_S31_2;
	pin AE20 = IOB_S16_3;
	pin AE21 = IOB_S16_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W11_0;
	pin AE27 = IOB_W9_1;
	pin AE28 = IOB_W10_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W16_2;
	pin AE31 = IOB_W14_2;
	pin AE32 = GND;
	pin AE33 = IOB_W19_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E15_2;
	pin AF2 = IOB_E13_3;
	pin AF3 = IOB_E13_1;
	pin AF4 = IOB_E17_0;
	pin AF5 = IOB_E11_3;
	pin AF6 = IOB_E8_3;
	pin AF7 = IOB_E7_1;
	pin AF8 = IOB_E10_3;
	pin AF9 = IOB_E10_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S67_1;
	pin AF13 = IOB_S67_0;
	pin AF14 = IOB_S54_1;
	pin AF15 = IOB_S54_0;
	pin AF16 = GND;
	pin AF17 = IOB_S40_3;
	pin AF18 = IOB_S39_0;
	pin AF19 = GND;
	pin AF20 = IOB_S25_3;
	pin AF21 = IOB_S25_2;
	pin AF22 = IOB_S10_3;
	pin AF23 = IOB_S10_2;
	pin AF24 = IOB_S6_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W5_1;
	pin AF27 = IOB_W9_0;
	pin AF28 = IOB_W7_1;
	pin AF29 = IOB_W8_2;
	pin AF30 = IOB_W7_3;
	pin AF31 = IOB_W11_2;
	pin AF32 = IOB_W12_2;
	pin AF33 = IOB_W18_2;
	pin AF34 = IOB_W19_2;
	pin AG1 = GND;
	pin AG2 = IOB_E13_2;
	pin AG3 = IOB_E13_0;
	pin AG4 = IOB_E9_1;
	pin AG5 = IOB_E11_2;
	pin AG6 = IOB_E8_2;
	pin AG7 = IOB_E7_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S78_1;
	pin AG11 = IOB_S69_1;
	pin AG12 = IOB_S69_0;
	pin AG13 = IOB_S63_1;
	pin AG14 = IOB_S63_0;
	pin AG15 = IOB_S52_1;
	pin AG16 = IOB_S52_0;
	pin AG17 = IOB_S40_2;
	pin AG18 = IOB_S39_1;
	pin AG19 = IOB_S27_3;
	pin AG20 = IOB_S27_2;
	pin AG21 = IOB_S14_3;
	pin AG22 = IOB_S14_2;
	pin AG23 = IOB_S6_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W5_0;
	pin AG27 = GND;
	pin AG28 = IOB_W7_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W7_2;
	pin AG31 = IOB_W11_3;
	pin AG32 = IOB_W12_3;
	pin AG33 = IOB_W18_3;
	pin AG34 = GND;
	pin AH1 = IOB_E9_3;
	pin AH2 = IOB_E5_3;
	pin AH3 = IOB_E7_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E9_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S72_1;
	pin AH10 = IOB_S72_0;
	pin AH11 = IOB_S78_0;
	pin AH12 = IOB_S65_0;
	pin AH13 = IOB_S65_1;
	pin AH14 = GND;
	pin AH15 = IOB_S47_1;
	pin AH16 = IOB_S46_0;
	pin AH17 = IOB_S46_1;
	pin AH18 = IOB_S35_2;
	pin AH19 = IOB_S35_3;
	pin AH20 = IOB_S28_2;
	pin AH21 = GND;
	pin AH22 = IOB_S12_2;
	pin AH23 = IOB_S12_3;
	pin AH24 = IOB_S11_3;
	pin AH25 = IOB_S11_2;
	pin AH26 = IOB_S8_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W6_3;
	pin AH33 = IOB_W13_3;
	pin AH34 = IOB_W15_3;
	pin AJ1 = IOB_E9_2;
	pin AJ2 = IOB_E5_2;
	pin AJ3 = IOB_E7_2;
	pin AJ4 = IOB_E5_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S75_0;
	pin AJ9 = IOB_S73_0;
	pin AJ10 = IOB_S73_1;
	pin AJ11 = IOB_S64_1;
	pin AJ12 = IOB_S64_0;
	pin AJ13 = IOB_S55_1;
	pin AJ14 = IOB_S55_0;
	pin AJ15 = IOB_S47_0;
	pin AJ16 = IOB_S44_0;
	pin AJ17 = IOB_S44_1;
	pin AJ18 = IOB_S36_2;
	pin AJ19 = IOB_S36_3;
	pin AJ20 = IOB_S28_3;
	pin AJ21 = IOB_S24_3;
	pin AJ22 = IOB_S24_2;
	pin AJ23 = IOB_S23_2;
	pin AJ24 = IOB_S23_3;
	pin AJ25 = IOB_S8_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W6_2;
	pin AJ33 = IOB_W13_2;
	pin AJ34 = IOB_W15_2;
	pin AK1 = IOB_E6_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E5_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S77_1;
	pin AK8 = IOB_S77_0;
	pin AK9 = IOB_S75_1;
	pin AK10 = IOB_S66_1;
	pin AK11 = IOB_S66_0;
	pin AK12 = GND;
	pin AK13 = IOB_S49_0;
	pin AK14 = IOB_S49_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S40_1;
	pin AK17 = IOB_S40_0;
	pin AK18 = IOB_S39_3;
	pin AK19 = IOB_S39_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S30_2;
	pin AK22 = IOB_S30_3;
	pin AK23 = GND;
	pin AK24 = IOB_S13_3;
	pin AK25 = IOB_S13_2;
	pin AK26 = IOB_S7_3;
	pin AK27 = IOB_S7_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W5_3;
	pin AK34 = IOB_W9_3;
	pin AL1 = IOB_E6_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S78_2;
	pin AL6 = IOB_S75_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S70_0;
	pin AL9 = IOB_S67_2;
	pin AL10 = IOB_S67_3;
	pin AL11 = IOB_S62_0;
	pin AL12 = IOB_S54_2;
	pin AL13 = IOB_S54_3;
	pin AL14 = IOB_S45_0;
	pin AL15 = IOB_S45_1;
	pin AL16 = IOB_S44_3;
	pin AL17 = IOB_S44_2;
	pin AL18 = IOB_S38_1;
	pin AL19 = IOB_S38_0;
	pin AL20 = IOB_S34_2;
	pin AL21 = IOB_S34_3;
	pin AL22 = IOB_S26_2;
	pin AL23 = IOB_S26_3;
	pin AL24 = IOB_S17_2;
	pin AL25 = IOB_S17_3;
	pin AL26 = IOB_S9_2;
	pin AL27 = IOB_S9_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W5_2;
	pin AL34 = IOB_W9_2;
	pin AM1 = GND;
	pin AM2 = IOB_S73_2;
	pin AM3 = GND;
	pin AM4 = IOB_S78_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S75_2;
	pin AM7 = IOB_S74_0;
	pin AM8 = IOB_S74_1;
	pin AM9 = IOB_S70_1;
	pin AM10 = GND;
	pin AM11 = IOB_S62_1;
	pin AM12 = IOB_S53_0;
	pin AM13 = IOB_S53_1;
	pin AM14 = IOB_S43_0;
	pin AM15 = IOB_S43_1;
	pin AM16 = IOB_S41_3;
	pin AM17 = IOB_S41_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S35_1;
	pin AM20 = IOB_S35_0;
	pin AM21 = IOB_S33_2;
	pin AM22 = IOB_S33_3;
	pin AM23 = IOB_S25_0;
	pin AM24 = IOB_S25_1;
	pin AM25 = GND;
	pin AM26 = IOB_S10_0;
	pin AM27 = IOB_S10_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S6_1;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S73_3;
	pin AN4 = IOB_S71_2;
	pin AN5 = IOB_S71_3;
	pin AN6 = IOB_S68_0;
	pin AN7 = IOB_S68_1;
	pin AN8 = IOB_S63_2;
	pin AN9 = IOB_S57_0;
	pin AN10 = IOB_S57_1;
	pin AN11 = IOB_S56_2;
	pin AN12 = IOB_S56_3;
	pin AN13 = IOB_S51_0;
	pin AN14 = IOB_S51_1;
	pin AN15 = GND;
	pin AN16 = IOB_S48_3;
	pin AN17 = IOB_S46_2;
	pin AN18 = IOB_S33_1;
	pin AN19 = IOB_S32_2;
	pin AN20 = GND;
	pin AN21 = IOB_S29_0;
	pin AN22 = IOB_S29_1;
	pin AN23 = IOB_S23_0;
	pin AN24 = IOB_S23_1;
	pin AN25 = IOB_S22_2;
	pin AN26 = IOB_S22_3;
	pin AN27 = IOB_S16_1;
	pin AN28 = IOB_S14_0;
	pin AN29 = IOB_S14_1;
	pin AN30 = IOB_S8_0;
	pin AN31 = IOB_S8_1;
	pin AN32 = IOB_S6_0;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S69_2;
	pin AP5 = IOB_S69_3;
	pin AP6 = IOB_S65_2;
	pin AP7 = IOB_S65_3;
	pin AP8 = GND;
	pin AP9 = IOB_S63_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S52_2;
	pin AP12 = IOB_S52_3;
	pin AP13 = IOB_S50_2;
	pin AP14 = IOB_S50_3;
	pin AP15 = IOB_S48_2;
	pin AP16 = VCCO4;
	pin AP17 = IOB_S46_3;
	pin AP18 = IOB_S33_0;
	pin AP19 = VCCO5;
	pin AP20 = IOB_S32_3;
	pin AP21 = IOB_S31_0;
	pin AP22 = IOB_S31_1;
	pin AP23 = IOB_S27_0;
	pin AP24 = IOB_S27_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S16_0;
	pin AP27 = GND;
	pin AP28 = IOB_S15_2;
	pin AP29 = IOB_S15_3;
	pin AP30 = IOB_S12_0;
	pin AP31 = IOB_S12_1;
	pin AP32 = GND;
	pin AP33 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W63_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W79_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E63_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E79_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S24_3;
	vref IOB_S28_3;
	vref IOB_S32_3;
	vref IOB_S35_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_S44_3;
	vref IOB_S47_0;
	vref IOB_S51_0;
	vref IOB_S55_0;
	vref IOB_S64_0;
	vref IOB_S68_0;
	vref IOB_S72_0;
	vref IOB_S75_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N24_0;
	vref IOB_N28_0;
	vref IOB_N32_0;
	vref IOB_N35_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
	vref IOB_N44_0;
	vref IOB_N47_3;
	vref IOB_N51_3;
	vref IOB_N55_3;
	vref IOB_N64_3;
	vref IOB_N68_3;
	vref IOB_N72_3;
	vref IOB_N75_0;
}

// xc2v4000-ff1517
bond BOND27 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = IOB_N71_1;
	pin A7 = IOB_N71_0;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = IOB_N65_1;
	pin A11 = IOB_N65_0;
	pin A12 = IOB_N61_1;
	pin A13 = IOB_N61_0;
	pin A14 = IOB_N54_1;
	pin A15 = IOB_N54_0;
	pin A16 = IOB_N48_1;
	pin A17 = IOB_N48_0;
	pin A18 = IOB_N44_1;
	pin A19 = IOB_N44_0;
	pin A20 = GND;
	pin A21 = IOB_N38_3;
	pin A22 = IOB_N38_2;
	pin A23 = IOB_N33_3;
	pin A24 = IOB_N33_2;
	pin A25 = IOB_N25_3;
	pin A26 = IOB_N25_2;
	pin A27 = IOB_N21_3;
	pin A28 = IOB_N21_2;
	pin A29 = IOB_N16_3;
	pin A30 = IOB_N16_2;
	pin A31 = NC;
	pin A32 = NC;
	pin A33 = IOB_N8_3;
	pin A34 = IOB_N8_2;
	pin A35 = NC;
	pin A36 = NC;
	pin A37 = GND;
	pin A38 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = IOB_N78_0;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = IOB_N69_1;
	pin B8 = IOB_N69_0;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = GND;
	pin B12 = IOB_N62_3;
	pin B13 = IOB_N62_2;
	pin B14 = VCCO1;
	pin B15 = IOB_N56_0;
	pin B16 = IOB_N50_1;
	pin B17 = IOB_N50_0;
	pin B18 = IOB_N46_1;
	pin B19 = IOB_N46_0;
	pin B20 = VCCAUX;
	pin B21 = IOB_N35_3;
	pin B22 = IOB_N35_2;
	pin B23 = IOB_N31_3;
	pin B24 = IOB_N31_2;
	pin B25 = IOB_N27_3;
	pin B26 = VCCO0;
	pin B27 = IOB_N18_3;
	pin B28 = IOB_N18_2;
	pin B29 = GND;
	pin B30 = NC;
	pin B31 = NC;
	pin B32 = IOB_N10_3;
	pin B33 = IOB_N10_2;
	pin B34 = NC;
	pin B35 = NC;
	pin B36 = IOB_N1_3;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = IOB_N78_1;
	pin C5 = IOB_N75_1;
	pin C6 = IOB_N75_0;
	pin C7 = IOB_N73_1;
	pin C8 = IOB_N73_0;
	pin C9 = IOB_N67_1;
	pin C10 = IOB_N67_0;
	pin C11 = IOB_N63_1;
	pin C12 = IOB_N63_0;
	pin C13 = IOB_N58_1;
	pin C14 = IOB_N58_0;
	pin C15 = IOB_N56_1;
	pin C16 = IOB_N52_1;
	pin C17 = IOB_N52_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N41_1;
	pin C20 = IOB_N41_0;
	pin C21 = IOB_N39_1;
	pin C22 = VCCO0;
	pin C23 = IOB_N29_3;
	pin C24 = IOB_N29_2;
	pin C25 = IOB_N27_2;
	pin C26 = IOB_N23_3;
	pin C27 = IOB_N23_2;
	pin C28 = IOB_N14_3;
	pin C29 = IOB_N14_2;
	pin C30 = IOB_N12_3;
	pin C31 = IOB_N12_2;
	pin C32 = IOB_N6_3;
	pin C33 = IOB_N6_2;
	pin C34 = IOB_N4_3;
	pin C35 = IOB_N4_2;
	pin C36 = IOB_N1_2;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = IOB_E78_2;
	pin D2 = IOB_E80_2;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N77_3;
	pin D7 = IOB_N77_2;
	pin D8 = IOB_N73_3;
	pin D9 = IOB_N70_3;
	pin D10 = IOB_N70_2;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = IOB_N60_3;
	pin D14 = IOB_N60_2;
	pin D15 = IOB_N53_3;
	pin D16 = IOB_N53_2;
	pin D17 = GND;
	pin D18 = IOB_N45_3;
	pin D19 = IOB_N45_2;
	pin D20 = GND;
	pin D21 = IOB_N39_0;
	pin D22 = IOB_N36_0;
	pin D23 = GND;
	pin D24 = IOB_N24_1;
	pin D25 = IOB_N24_0;
	pin D26 = IOB_N17_1;
	pin D27 = IOB_N17_0;
	pin D28 = NC;
	pin D29 = NC;
	pin D30 = IOB_N13_1;
	pin D31 = IOB_N13_0;
	pin D32 = IOB_N5_1;
	pin D33 = IOB_N2_1;
	pin D34 = IOB_N2_0;
	pin D35 = TDI;
	pin D36 = GND;
	pin D37 = VCCAUX;
	pin D38 = IOB_W80_2;
	pin D39 = NC;
	pin E1 = IOB_E78_3;
	pin E2 = NC;
	pin E3 = IOB_E80_3;
	pin E4 = IOB_E79_0;
	pin E5 = GND;
	pin E6 = TDO;
	pin E7 = IOB_N73_2;
	pin E8 = IOB_N74_2;
	pin E9 = IOB_N72_3;
	pin E10 = IOB_N72_2;
	pin E11 = VCCO1;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = GND;
	pin E15 = IOB_N55_3;
	pin E16 = IOB_N55_2;
	pin E17 = IOB_N48_2;
	pin E18 = IOB_N48_3;
	pin E19 = IOB_N43_3;
	pin E20 = IOB_N43_2;
	pin E21 = IOB_N36_1;
	pin E22 = IOB_N30_1;
	pin E23 = IOB_N30_0;
	pin E24 = IOB_N22_1;
	pin E25 = IOB_N22_0;
	pin E26 = GND;
	pin E27 = IOB_N15_1;
	pin E28 = IOB_N15_0;
	pin E29 = VCCO0;
	pin E30 = IOB_N7_1;
	pin E31 = IOB_N7_0;
	pin E32 = NC;
	pin E33 = IOB_N5_0;
	pin E34 = HSWAP_EN;
	pin E35 = GND;
	pin E36 = IOB_W79_0;
	pin E37 = IOB_W80_3;
	pin E38 = NC;
	pin E39 = NC;
	pin F1 = IOB_E76_2;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = IOB_E79_1;
	pin F5 = IOB_E77_0;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N74_3;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = IOB_N66_3;
	pin F12 = IOB_N66_2;
	pin F13 = IOB_N64_3;
	pin F14 = IOB_N64_2;
	pin F15 = IOB_N57_3;
	pin F16 = IOB_N57_2;
	pin F17 = IOB_N49_3;
	pin F18 = IOB_N49_2;
	pin F19 = IOB_N40_3;
	pin F20 = IOB_N40_2;
	pin F21 = IOB_N34_1;
	pin F22 = IOB_N34_0;
	pin F23 = IOB_N28_1;
	pin F24 = IOB_N28_0;
	pin F25 = IOB_N19_1;
	pin F26 = IOB_N19_0;
	pin F27 = NC;
	pin F28 = NC;
	pin F29 = IOB_N9_1;
	pin F30 = IOB_N9_0;
	pin F31 = NC;
	pin F32 = NC;
	pin F33 = DXP;
	pin F34 = GND;
	pin F35 = IOB_W79_1;
	pin F36 = IOB_W78_2;
	pin F37 = IOB_W78_3;
	pin F38 = NC;
	pin F39 = IOB_W74_2;
	pin G1 = IOB_E76_3;
	pin G2 = IOB_E74_2;
	pin G3 = NC;
	pin G4 = IOB_E73_0;
	pin G5 = NC;
	pin G6 = IOB_E77_1;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = IOB_N68_3;
	pin G12 = IOB_N68_2;
	pin G13 = VCCO1;
	pin G14 = IOB_N63_2;
	pin G15 = IOB_N63_3;
	pin G16 = IOB_N51_3;
	pin G17 = IOB_N51_2;
	pin G18 = IOB_N47_3;
	pin G19 = IOB_N47_2;
	pin G20 = GND;
	pin G21 = IOB_N32_1;
	pin G22 = IOB_N32_0;
	pin G23 = IOB_N26_1;
	pin G24 = IOB_N26_0;
	pin G25 = IOB_N16_0;
	pin G26 = IOB_N16_1;
	pin G27 = VCCO0;
	pin G28 = IOB_N11_1;
	pin G29 = IOB_N11_0;
	pin G30 = IOB_N4_0;
	pin G31 = NC;
	pin G32 = DXN;
	pin G33 = GND;
	pin G34 = IOB_W77_0;
	pin G35 = NC;
	pin G36 = IOB_W75_0;
	pin G37 = IOB_W76_2;
	pin G38 = IOB_W72_2;
	pin G39 = IOB_W74_3;
	pin H1 = NC;
	pin H2 = IOB_E74_3;
	pin H3 = IOB_E72_2;
	pin H4 = IOB_E73_1;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = NC;
	pin H8 = GND;
	pin H9 = NC;
	pin H10 = IOB_N78_3;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N58_2;
	pin H16 = IOB_N58_3;
	pin H17 = GND;
	pin H18 = IOB_N40_0;
	pin H19 = IOB_N40_1;
	pin H20 = IOB_N39_3;
	pin H21 = IOB_N33_0;
	pin H22 = IOB_N33_1;
	pin H23 = GND;
	pin H24 = IOB_N18_0;
	pin H25 = IOB_N18_1;
	pin H26 = NC;
	pin H27 = NC;
	pin H28 = NC;
	pin H29 = NC;
	pin H30 = IOB_N4_1;
	pin H31 = PROG_B;
	pin H32 = GND;
	pin H33 = IOB_W78_1;
	pin H34 = IOB_W77_1;
	pin H35 = NC;
	pin H36 = IOB_W75_1;
	pin H37 = IOB_W76_3;
	pin H38 = IOB_W72_3;
	pin H39 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = IOB_E72_3;
	pin J4 = NC;
	pin J5 = IOB_E70_2;
	pin J6 = IOB_E71_0;
	pin J7 = IOB_E75_0;
	pin J8 = NC;
	pin J9 = GND;
	pin J10 = IOB_N78_2;
	pin J11 = IOB_N75_3;
	pin J12 = IOB_N71_2;
	pin J13 = IOB_N71_3;
	pin J14 = NC;
	pin J15 = VCCO1;
	pin J16 = IOB_N54_2;
	pin J17 = IOB_N54_3;
	pin J18 = IOB_N44_2;
	pin J19 = IOB_N44_3;
	pin J20 = IOB_N39_2;
	pin J21 = IOB_N31_0;
	pin J22 = IOB_N31_1;
	pin J23 = IOB_N23_0;
	pin J24 = IOB_N23_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N12_0;
	pin J27 = IOB_N12_1;
	pin J28 = NC;
	pin J29 = IOB_N1_0;
	pin J30 = IOB_N1_1;
	pin J31 = GND;
	pin J32 = IOB_W78_0;
	pin J33 = NC;
	pin J34 = IOB_W73_0;
	pin J35 = IOB_W71_0;
	pin J36 = IOB_W69_0;
	pin J37 = IOB_W70_2;
	pin J38 = NC;
	pin J39 = NC;
	pin K1 = IOB_E66_2;
	pin K2 = NC;
	pin K3 = IOB_E68_2;
	pin K4 = NC;
	pin K5 = IOB_E70_3;
	pin K6 = IOB_E71_1;
	pin K7 = IOB_E75_1;
	pin K8 = NC;
	pin K9 = IOB_E76_1;
	pin K10 = GND;
	pin K11 = IOB_N75_2;
	pin K12 = NC;
	pin K13 = NC;
	pin K14 = IOB_N67_3;
	pin K15 = NC;
	pin K16 = IOB_N56_2;
	pin K17 = IOB_N56_3;
	pin K18 = IOB_N46_2;
	pin K19 = IOB_N46_3;
	pin K20 = GND;
	pin K21 = IOB_N29_0;
	pin K22 = IOB_N29_1;
	pin K23 = IOB_N21_0;
	pin K24 = IOB_N21_1;
	pin K25 = IOB_N14_1;
	pin K26 = IOB_N8_0;
	pin K27 = IOB_N8_1;
	pin K28 = NC;
	pin K29 = NC;
	pin K30 = GND;
	pin K31 = IOB_W74_1;
	pin K32 = IOB_W74_0;
	pin K33 = NC;
	pin K34 = IOB_W73_1;
	pin K35 = IOB_W71_1;
	pin K36 = IOB_W69_1;
	pin K37 = IOB_W70_3;
	pin K38 = NC;
	pin K39 = IOB_W68_2;
	pin L1 = IOB_E66_3;
	pin L2 = GND;
	pin L3 = IOB_E68_3;
	pin L4 = IOB_E67_0;
	pin L5 = VCCO2;
	pin L6 = NC;
	pin L7 = IOB_E69_0;
	pin L8 = NC;
	pin L9 = IOB_E74_1;
	pin L10 = IOB_E76_0;
	pin L11 = GND;
	pin L12 = IOB_E78_1;
	pin L13 = IOB_E80_1;
	pin L14 = IOB_N67_2;
	pin L15 = IOB_N65_2;
	pin L16 = IOB_N65_3;
	pin L17 = VCCO1;
	pin L18 = IOB_N50_2;
	pin L19 = IOB_N50_3;
	pin L20 = IOB_N35_1;
	pin L21 = IOB_N27_0;
	pin L22 = IOB_N27_1;
	pin L23 = VCCO0;
	pin L24 = IOB_N14_0;
	pin L25 = IOB_N10_0;
	pin L26 = IOB_N10_1;
	pin L27 = IOB_W80_1;
	pin L28 = NC;
	pin L29 = GND;
	pin L30 = NC;
	pin L31 = IOB_W72_1;
	pin L32 = NC;
	pin L33 = NC;
	pin L34 = NC;
	pin L35 = VCCO7;
	pin L36 = IOB_W67_0;
	pin L37 = IOB_W64_2;
	pin L38 = GND;
	pin L39 = IOB_W68_3;
	pin M1 = IOB_E60_2;
	pin M2 = IOB_E62_2;
	pin M3 = IOB_E64_2;
	pin M4 = IOB_E67_1;
	pin M5 = IOB_E65_0;
	pin M6 = NC;
	pin M7 = IOB_E69_1;
	pin M8 = NC;
	pin M9 = IOB_E74_0;
	pin M10 = IOB_E72_1;
	pin M11 = IOB_E78_0;
	pin M12 = NC;
	pin M13 = IOB_E80_0;
	pin M14 = IOB_N69_2;
	pin M15 = IOB_N69_3;
	pin M16 = IOB_N61_2;
	pin M17 = IOB_N61_3;
	pin M18 = IOB_N52_2;
	pin M19 = IOB_N52_3;
	pin M20 = IOB_N35_0;
	pin M21 = IOB_N25_0;
	pin M22 = IOB_N25_1;
	pin M23 = NC;
	pin M24 = NC;
	pin M25 = IOB_N6_0;
	pin M26 = IOB_N6_1;
	pin M27 = IOB_W80_0;
	pin M28 = IOB_W76_1;
	pin M29 = NC;
	pin M30 = IOB_W70_1;
	pin M31 = IOB_W72_0;
	pin M32 = NC;
	pin M33 = NC;
	pin M34 = NC;
	pin M35 = IOB_W66_2;
	pin M36 = IOB_W67_1;
	pin M37 = IOB_W64_3;
	pin M38 = IOB_W62_2;
	pin M39 = IOB_W60_2;
	pin N1 = IOB_E60_3;
	pin N2 = IOB_E62_3;
	pin N3 = IOB_E64_3;
	pin N4 = IOB_E57_0;
	pin N5 = IOB_E65_1;
	pin N6 = IOB_E61_0;
	pin N7 = VCCO2;
	pin N8 = IOB_E64_1;
	pin N9 = IOB_E68_1;
	pin N10 = IOB_E72_0;
	pin N11 = IOB_E70_1;
	pin N12 = NC;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = VCCO1;
	pin N18 = VCCO1;
	pin N19 = VCCO1;
	pin N20 = VCCINT;
	pin N21 = VCCO0;
	pin N22 = VCCO0;
	pin N23 = VCCO0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = IOB_W76_0;
	pin N29 = NC;
	pin N30 = IOB_W70_0;
	pin N31 = IOB_W66_1;
	pin N32 = IOB_W64_1;
	pin N33 = VCCO7;
	pin N34 = IOB_W65_0;
	pin N35 = IOB_W66_3;
	pin N36 = IOB_W61_0;
	pin N37 = IOB_W58_2;
	pin N38 = IOB_W62_3;
	pin N39 = IOB_W60_3;
	pin P1 = IOB_E54_2;
	pin P2 = VCCO2;
	pin P3 = IOB_E58_2;
	pin P4 = IOB_E57_1;
	pin P5 = GND;
	pin P6 = IOB_E61_1;
	pin P7 = IOB_E59_0;
	pin P8 = IOB_E64_0;
	pin P9 = IOB_E68_0;
	pin P10 = IOB_E66_1;
	pin P11 = IOB_E70_0;
	pin P12 = NC;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCINT;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W68_1;
	pin P29 = NC;
	pin P30 = IOB_W62_1;
	pin P31 = IOB_W66_0;
	pin P32 = IOB_W64_0;
	pin P33 = IOB_W63_0;
	pin P34 = IOB_W65_1;
	pin P35 = GND;
	pin P36 = IOB_W61_1;
	pin P37 = IOB_W58_3;
	pin P38 = VCCO7;
	pin P39 = IOB_W56_2;
	pin R1 = IOB_E54_3;
	pin R2 = IOB_E52_2;
	pin R3 = IOB_E58_3;
	pin R4 = IOB_E53_0;
	pin R5 = IOB_E55_0;
	pin R6 = IOB_E56_2;
	pin R7 = IOB_E59_1;
	pin R8 = IOB_E60_1;
	pin R9 = VCCO2;
	pin R10 = IOB_E66_0;
	pin R11 = IOB_E63_0;
	pin R12 = NC;
	pin R13 = VCCO2;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = VCCO7;
	pin R28 = IOB_W68_0;
	pin R29 = IOB_W60_1;
	pin R30 = IOB_W62_0;
	pin R31 = VCCO7;
	pin R32 = IOB_W56_1;
	pin R33 = IOB_W63_1;
	pin R34 = IOB_W59_0;
	pin R35 = IOB_W57_0;
	pin R36 = IOB_W55_0;
	pin R37 = IOB_W54_2;
	pin R38 = IOB_W52_2;
	pin R39 = IOB_W56_3;
	pin T1 = IOB_E48_2;
	pin T2 = IOB_E52_3;
	pin T3 = IOB_E50_2;
	pin T4 = IOB_E53_1;
	pin T5 = IOB_E55_1;
	pin T6 = IOB_E56_3;
	pin T7 = IOB_E51_0;
	pin T8 = IOB_E60_0;
	pin T9 = IOB_E56_1;
	pin T10 = IOB_E58_1;
	pin T11 = IOB_E63_1;
	pin T12 = IOB_E62_1;
	pin T13 = VCCO2;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = VCCO7;
	pin T28 = IOB_W58_1;
	pin T29 = IOB_W60_0;
	pin T30 = IOB_W54_1;
	pin T31 = IOB_W52_1;
	pin T32 = IOB_W56_0;
	pin T33 = IOB_W53_0;
	pin T34 = IOB_W59_1;
	pin T35 = IOB_W57_1;
	pin T36 = IOB_W55_1;
	pin T37 = IOB_W54_3;
	pin T38 = IOB_W52_3;
	pin T39 = IOB_W48_2;
	pin U1 = IOB_E48_3;
	pin U2 = IOB_E46_2;
	pin U3 = IOB_E50_3;
	pin U4 = GND;
	pin U5 = IOB_E47_0;
	pin U6 = IOB_E49_0;
	pin U7 = IOB_E51_1;
	pin U8 = GND;
	pin U9 = IOB_E56_0;
	pin U10 = IOB_E58_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E62_0;
	pin U13 = VCCO2;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = VCCO7;
	pin U28 = IOB_W58_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W54_0;
	pin U31 = IOB_W52_0;
	pin U32 = GND;
	pin U33 = IOB_W53_1;
	pin U34 = IOB_W51_0;
	pin U35 = IOB_W49_0;
	pin U36 = GND;
	pin U37 = IOB_W50_2;
	pin U38 = IOB_W50_3;
	pin U39 = IOB_W48_3;
	pin V1 = IOB_E44_2;
	pin V2 = IOB_E46_3;
	pin V3 = VCCO2;
	pin V4 = IOB_E43_0;
	pin V5 = IOB_E47_1;
	pin V6 = IOB_E49_1;
	pin V7 = IOB_E45_0;
	pin V8 = IOB_E46_1;
	pin V9 = IOB_E48_1;
	pin V10 = IOB_E50_1;
	pin V11 = IOB_E52_1;
	pin V12 = IOB_E54_1;
	pin V13 = VCCO2;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = VCCO7;
	pin V28 = IOB_W50_1;
	pin V29 = IOB_W48_1;
	pin V30 = IOB_W46_1;
	pin V31 = IOB_W44_1;
	pin V32 = IOB_W42_1;
	pin V33 = IOB_W47_0;
	pin V34 = IOB_W51_1;
	pin V35 = IOB_W49_1;
	pin V36 = IOB_W45_0;
	pin V37 = VCCO7;
	pin V38 = IOB_W46_2;
	pin V39 = IOB_W44_2;
	pin W1 = IOB_E44_3;
	pin W2 = IOB_E42_3;
	pin W3 = IOB_E42_2;
	pin W4 = IOB_E43_1;
	pin W5 = IOB_E41_1;
	pin W6 = IOB_E41_0;
	pin W7 = IOB_E45_1;
	pin W8 = IOB_E46_0;
	pin W9 = IOB_E48_0;
	pin W10 = IOB_E50_0;
	pin W11 = IOB_E52_0;
	pin W12 = IOB_E54_0;
	pin W13 = VCCO2;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = VCCO7;
	pin W28 = IOB_W50_0;
	pin W29 = IOB_W48_0;
	pin W30 = IOB_W46_0;
	pin W31 = IOB_W44_0;
	pin W32 = IOB_W42_0;
	pin W33 = IOB_W47_1;
	pin W34 = IOB_W41_0;
	pin W35 = IOB_W43_0;
	pin W36 = IOB_W45_1;
	pin W37 = IOB_W42_2;
	pin W38 = IOB_W46_3;
	pin W39 = IOB_W44_3;
	pin Y1 = GND;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E39_3;
	pin Y4 = GND;
	pin Y5 = IOB_E37_1;
	pin Y6 = IOB_E39_1;
	pin Y7 = GND;
	pin Y8 = IOB_E42_1;
	pin Y9 = IOB_E42_0;
	pin Y10 = GND;
	pin Y11 = IOB_E44_1;
	pin Y12 = IOB_E44_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCINT;
	pin Y27 = VCCINT;
	pin Y28 = IOB_W37_0;
	pin Y29 = IOB_W37_1;
	pin Y30 = GND;
	pin Y31 = IOB_W39_0;
	pin Y32 = IOB_W39_1;
	pin Y33 = GND;
	pin Y34 = IOB_W41_1;
	pin Y35 = IOB_W43_1;
	pin Y36 = GND;
	pin Y37 = IOB_W42_3;
	pin Y38 = VCCAUX;
	pin Y39 = GND;
	pin AA1 = IOB_E37_3;
	pin AA2 = IOB_E35_3;
	pin AA3 = IOB_E39_2;
	pin AA4 = IOB_E35_1;
	pin AA5 = IOB_E37_0;
	pin AA6 = IOB_E39_0;
	pin AA7 = IOB_E33_1;
	pin AA8 = IOB_E40_2;
	pin AA9 = IOB_E38_2;
	pin AA10 = IOB_E36_2;
	pin AA11 = IOB_E34_2;
	pin AA12 = IOB_E32_2;
	pin AA13 = VCCO3;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = VCCO6;
	pin AA28 = IOB_W27_1;
	pin AA29 = IOB_W29_1;
	pin AA30 = IOB_W31_1;
	pin AA31 = IOB_W33_1;
	pin AA32 = IOB_W35_1;
	pin AA33 = IOB_W36_2;
	pin AA34 = IOB_W40_3;
	pin AA35 = IOB_W40_2;
	pin AA36 = IOB_W38_2;
	pin AA37 = IOB_W39_2;
	pin AA38 = IOB_W39_3;
	pin AA39 = IOB_W37_3;
	pin AB1 = IOB_E37_2;
	pin AB2 = IOB_E35_2;
	pin AB3 = VCCO3;
	pin AB4 = IOB_E35_0;
	pin AB5 = IOB_E31_1;
	pin AB6 = IOB_E29_1;
	pin AB7 = IOB_E33_0;
	pin AB8 = IOB_E40_3;
	pin AB9 = IOB_E38_3;
	pin AB10 = IOB_E36_3;
	pin AB11 = IOB_E34_3;
	pin AB12 = IOB_E32_3;
	pin AB13 = VCCO3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = VCCO6;
	pin AB28 = IOB_W27_0;
	pin AB29 = IOB_W29_0;
	pin AB30 = IOB_W31_0;
	pin AB31 = IOB_W33_0;
	pin AB32 = IOB_W35_0;
	pin AB33 = IOB_W36_3;
	pin AB34 = IOB_W32_2;
	pin AB35 = IOB_W34_2;
	pin AB36 = IOB_W38_3;
	pin AB37 = VCCO6;
	pin AB38 = IOB_W35_3;
	pin AB39 = IOB_W37_2;
	pin AC1 = IOB_E33_3;
	pin AC2 = IOB_E31_3;
	pin AC3 = IOB_E31_2;
	pin AC4 = GND;
	pin AC5 = IOB_E31_0;
	pin AC6 = IOB_E29_0;
	pin AC7 = IOB_E27_1;
	pin AC8 = GND;
	pin AC9 = IOB_E30_2;
	pin AC10 = IOB_E28_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E24_2;
	pin AC13 = VCCO3;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = VCCO6;
	pin AC28 = IOB_W19_1;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W23_1;
	pin AC31 = IOB_W25_1;
	pin AC32 = GND;
	pin AC33 = IOB_W30_2;
	pin AC34 = IOB_W32_3;
	pin AC35 = IOB_W34_3;
	pin AC36 = GND;
	pin AC37 = IOB_W31_3;
	pin AC38 = IOB_W35_2;
	pin AC39 = IOB_W33_3;
	pin AD1 = IOB_E33_2;
	pin AD2 = IOB_E29_3;
	pin AD3 = IOB_E27_3;
	pin AD4 = IOB_E25_1;
	pin AD5 = IOB_E23_1;
	pin AD6 = IOB_E21_1;
	pin AD7 = IOB_E27_0;
	pin AD8 = IOB_E26_2;
	pin AD9 = IOB_E30_3;
	pin AD10 = IOB_E28_3;
	pin AD11 = IOB_E22_2;
	pin AD12 = IOB_E24_3;
	pin AD13 = VCCO3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W19_0;
	pin AD29 = IOB_W18_2;
	pin AD30 = IOB_W23_0;
	pin AD31 = IOB_W25_0;
	pin AD32 = IOB_W21_1;
	pin AD33 = IOB_W30_3;
	pin AD34 = IOB_W25_3;
	pin AD35 = IOB_W26_2;
	pin AD36 = IOB_W28_2;
	pin AD37 = IOB_W31_2;
	pin AD38 = IOB_W29_3;
	pin AD39 = IOB_W33_2;
	pin AE1 = IOB_E25_3;
	pin AE2 = IOB_E29_2;
	pin AE3 = IOB_E27_2;
	pin AE4 = IOB_E25_0;
	pin AE5 = IOB_E23_0;
	pin AE6 = IOB_E21_0;
	pin AE7 = IOB_E17_1;
	pin AE8 = IOB_E26_3;
	pin AE9 = VCCO3;
	pin AE10 = IOB_E20_2;
	pin AE11 = IOB_E22_3;
	pin AE12 = IOB_E14_2;
	pin AE13 = VCCO3;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = VCCO6;
	pin AE28 = NC;
	pin AE29 = IOB_W18_3;
	pin AE30 = IOB_W15_1;
	pin AE31 = VCCO6;
	pin AE32 = IOB_W21_0;
	pin AE33 = IOB_W22_2;
	pin AE34 = IOB_W25_2;
	pin AE35 = IOB_W26_3;
	pin AE36 = IOB_W28_3;
	pin AE37 = IOB_W23_3;
	pin AE38 = IOB_W29_2;
	pin AE39 = IOB_W27_3;
	pin AF1 = IOB_E25_2;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E23_3;
	pin AF4 = IOB_E19_1;
	pin AF5 = GND;
	pin AF6 = IOB_E15_3;
	pin AF7 = IOB_E17_0;
	pin AF8 = IOB_E18_2;
	pin AF9 = IOB_E16_2;
	pin AF10 = IOB_E20_3;
	pin AF11 = NC;
	pin AF12 = IOB_E14_3;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = VCCINT;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = NC;
	pin AF29 = IOB_W11_1;
	pin AF30 = IOB_W15_0;
	pin AF31 = IOB_W13_1;
	pin AF32 = IOB_W17_1;
	pin AF33 = IOB_W22_3;
	pin AF34 = IOB_W20_2;
	pin AF35 = GND;
	pin AF36 = IOB_W24_2;
	pin AF37 = IOB_W23_2;
	pin AF38 = VCCO6;
	pin AF39 = IOB_W27_2;
	pin AG1 = IOB_E21_3;
	pin AG2 = IOB_E19_3;
	pin AG3 = IOB_E23_2;
	pin AG4 = IOB_E19_0;
	pin AG5 = IOB_E15_1;
	pin AG6 = IOB_E15_2;
	pin AG7 = VCCO3;
	pin AG8 = IOB_E18_3;
	pin AG9 = IOB_E16_3;
	pin AG10 = IOB_E12_2;
	pin AG11 = NC;
	pin AG12 = IOB_E6_2;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = VCCO4;
	pin AG18 = VCCO4;
	pin AG19 = VCCO4;
	pin AG20 = VCCINT;
	pin AG21 = VCCO5;
	pin AG22 = VCCO5;
	pin AG23 = VCCO5;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = NC;
	pin AG29 = IOB_W11_0;
	pin AG30 = IOB_W9_1;
	pin AG31 = IOB_W13_0;
	pin AG32 = IOB_W17_0;
	pin AG33 = VCCO6;
	pin AG34 = IOB_W20_3;
	pin AG35 = IOB_W16_2;
	pin AG36 = IOB_W24_3;
	pin AG37 = IOB_W17_3;
	pin AG38 = IOB_W19_3;
	pin AG39 = IOB_W21_3;
	pin AH1 = IOB_E21_2;
	pin AH2 = IOB_E19_2;
	pin AH3 = IOB_E17_3;
	pin AH4 = IOB_E13_1;
	pin AH5 = IOB_E15_0;
	pin AH6 = NC;
	pin AH7 = NC;
	pin AH8 = NC;
	pin AH9 = IOB_E10_2;
	pin AH10 = IOB_E12_3;
	pin AH11 = NC;
	pin AH12 = IOB_E6_3;
	pin AH13 = IOB_E2_2;
	pin AH14 = IOB_S73_1;
	pin AH15 = IOB_S73_0;
	pin AH16 = NC;
	pin AH17 = NC;
	pin AH18 = IOB_S54_1;
	pin AH19 = IOB_S54_0;
	pin AH20 = IOB_S44_1;
	pin AH21 = IOB_S27_3;
	pin AH22 = IOB_S27_2;
	pin AH23 = IOB_S18_3;
	pin AH24 = IOB_S18_2;
	pin AH25 = IOB_S10_3;
	pin AH26 = IOB_S10_2;
	pin AH27 = IOB_W1_1;
	pin AH28 = NC;
	pin AH29 = IOB_W3_1;
	pin AH30 = IOB_W9_0;
	pin AH31 = IOB_W7_1;
	pin AH32 = NC;
	pin AH33 = IOB_W12_2;
	pin AH34 = NC;
	pin AH35 = IOB_W16_3;
	pin AH36 = IOB_W14_2;
	pin AH37 = IOB_W17_2;
	pin AH38 = IOB_W19_2;
	pin AH39 = IOB_W21_2;
	pin AJ1 = IOB_E13_3;
	pin AJ2 = GND;
	pin AJ3 = IOB_E17_2;
	pin AJ4 = IOB_E13_0;
	pin AJ5 = VCCO3;
	pin AJ6 = NC;
	pin AJ7 = NC;
	pin AJ8 = NC;
	pin AJ9 = IOB_E10_3;
	pin AJ10 = NC;
	pin AJ11 = GND;
	pin AJ12 = NC;
	pin AJ13 = IOB_E2_3;
	pin AJ14 = IOB_S69_1;
	pin AJ15 = IOB_S69_0;
	pin AJ16 = IOB_S65_0;
	pin AJ17 = VCCO4;
	pin AJ18 = IOB_S52_1;
	pin AJ19 = IOB_S52_0;
	pin AJ20 = IOB_S44_0;
	pin AJ21 = IOB_S29_3;
	pin AJ22 = IOB_S29_2;
	pin AJ23 = VCCO5;
	pin AJ24 = IOB_S14_3;
	pin AJ25 = IOB_S14_2;
	pin AJ26 = NC;
	pin AJ27 = IOB_W1_0;
	pin AJ28 = IOB_W3_0;
	pin AJ29 = GND;
	pin AJ30 = IOB_W5_1;
	pin AJ31 = IOB_W7_0;
	pin AJ32 = NC;
	pin AJ33 = IOB_W12_3;
	pin AJ34 = NC;
	pin AJ35 = VCCO6;
	pin AJ36 = IOB_W14_3;
	pin AJ37 = IOB_W13_3;
	pin AJ38 = GND;
	pin AJ39 = IOB_W15_3;
	pin AK1 = IOB_E13_2;
	pin AK2 = NC;
	pin AK3 = IOB_E11_3;
	pin AK4 = IOB_E11_1;
	pin AK5 = IOB_E9_1;
	pin AK6 = IOB_E7_1;
	pin AK7 = NC;
	pin AK8 = IOB_E8_2;
	pin AK9 = IOB_E8_3;
	pin AK10 = GND;
	pin AK11 = NC;
	pin AK12 = NC;
	pin AK13 = IOB_S71_1;
	pin AK14 = IOB_S71_0;
	pin AK15 = IOB_S65_1;
	pin AK16 = IOB_S58_1;
	pin AK17 = IOB_S58_0;
	pin AK18 = IOB_S50_1;
	pin AK19 = IOB_S50_0;
	pin AK20 = GND;
	pin AK21 = IOB_S31_3;
	pin AK22 = IOB_S31_2;
	pin AK23 = IOB_S23_3;
	pin AK24 = IOB_S23_2;
	pin AK25 = NC;
	pin AK26 = NC;
	pin AK27 = NC;
	pin AK28 = NC;
	pin AK29 = NC;
	pin AK30 = GND;
	pin AK31 = IOB_W5_0;
	pin AK32 = NC;
	pin AK33 = IOB_W6_2;
	pin AK34 = IOB_W10_2;
	pin AK35 = IOB_W11_3;
	pin AK36 = NC;
	pin AK37 = IOB_W13_2;
	pin AK38 = NC;
	pin AK39 = IOB_W15_2;
	pin AL1 = NC;
	pin AL2 = NC;
	pin AL3 = IOB_E11_2;
	pin AL4 = IOB_E11_0;
	pin AL5 = IOB_E9_0;
	pin AL6 = IOB_E7_0;
	pin AL7 = NC;
	pin AL8 = IOB_E4_2;
	pin AL9 = GND;
	pin AL10 = IOB_S75_1;
	pin AL11 = IOB_S75_0;
	pin AL12 = NC;
	pin AL13 = IOB_S67_1;
	pin AL14 = IOB_S67_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S56_1;
	pin AL17 = IOB_S56_0;
	pin AL18 = IOB_S48_1;
	pin AL19 = IOB_S48_0;
	pin AL20 = IOB_S40_3;
	pin AL21 = IOB_S33_3;
	pin AL22 = IOB_S33_2;
	pin AL23 = IOB_S24_2;
	pin AL24 = IOB_S24_3;
	pin AL25 = VCCO5;
	pin AL26 = NC;
	pin AL27 = IOB_S8_3;
	pin AL28 = IOB_S8_2;
	pin AL29 = NC;
	pin AL30 = IOB_S4_2;
	pin AL31 = GND;
	pin AL32 = NC;
	pin AL33 = IOB_W6_3;
	pin AL34 = IOB_W10_3;
	pin AL35 = IOB_W11_2;
	pin AL36 = NC;
	pin AL37 = IOB_W9_3;
	pin AL38 = NC;
	pin AL39 = NC;
	pin AM1 = NC;
	pin AM2 = IOB_E9_3;
	pin AM3 = IOB_E5_3;
	pin AM4 = IOB_E5_1;
	pin AM5 = NC;
	pin AM6 = IOB_E3_1;
	pin AM7 = IOB_E4_3;
	pin AM8 = GND;
	pin AM9 = IOB_S78_1;
	pin AM10 = IOB_S78_0;
	pin AM11 = NC;
	pin AM12 = NC;
	pin AM13 = NC;
	pin AM14 = NC;
	pin AM15 = IOB_S61_1;
	pin AM16 = IOB_S61_0;
	pin AM17 = GND;
	pin AM18 = IOB_S46_1;
	pin AM19 = IOB_S46_0;
	pin AM20 = IOB_S40_2;
	pin AM21 = IOB_S35_3;
	pin AM22 = IOB_S35_2;
	pin AM23 = GND;
	pin AM24 = IOB_S21_3;
	pin AM25 = IOB_S21_2;
	pin AM26 = IOB_S13_2;
	pin AM27 = IOB_S13_3;
	pin AM28 = IOB_S6_3;
	pin AM29 = IOB_S6_2;
	pin AM30 = IOB_S4_3;
	pin AM31 = IOB_S1_2;
	pin AM32 = GND;
	pin AM33 = NC;
	pin AM34 = NC;
	pin AM35 = NC;
	pin AM36 = IOB_W8_2;
	pin AM37 = IOB_W9_2;
	pin AM38 = IOB_W7_3;
	pin AM39 = NC;
	pin AN1 = IOB_E7_3;
	pin AN2 = IOB_E9_2;
	pin AN3 = IOB_E5_2;
	pin AN4 = IOB_E5_0;
	pin AN5 = NC;
	pin AN6 = IOB_E3_0;
	pin AN7 = GND;
	pin AN8 = PWRDWN_B;
	pin AN9 = NC;
	pin AN10 = NC;
	pin AN11 = IOB_S66_0;
	pin AN12 = IOB_S66_1;
	pin AN13 = VCCO4;
	pin AN14 = IOB_S63_2;
	pin AN15 = IOB_S63_3;
	pin AN16 = IOB_S53_0;
	pin AN17 = IOB_S53_1;
	pin AN18 = IOB_S47_0;
	pin AN19 = IOB_S47_1;
	pin AN20 = GND;
	pin AN21 = IOB_S39_1;
	pin AN22 = IOB_S39_0;
	pin AN23 = IOB_S25_3;
	pin AN24 = IOB_S25_2;
	pin AN25 = IOB_S16_3;
	pin AN26 = IOB_S16_2;
	pin AN27 = VCCO5;
	pin AN28 = IOB_S12_3;
	pin AN29 = IOB_S12_2;
	pin AN30 = IOB_S7_3;
	pin AN31 = IOB_S1_3;
	pin AN32 = M0;
	pin AN33 = GND;
	pin AN34 = IOB_W4_2;
	pin AN35 = NC;
	pin AN36 = IOB_W8_3;
	pin AN37 = NC;
	pin AN38 = IOB_W7_2;
	pin AN39 = IOB_W5_3;
	pin AP1 = IOB_E7_2;
	pin AP2 = NC;
	pin AP3 = IOB_E3_3;
	pin AP4 = IOB_E3_2;
	pin AP5 = IOB_E1_1;
	pin AP6 = GND;
	pin AP7 = DONE;
	pin AP8 = NC;
	pin AP9 = NC;
	pin AP10 = IOB_S68_0;
	pin AP11 = IOB_S68_1;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = IOB_S60_0;
	pin AP15 = IOB_S60_1;
	pin AP16 = IOB_S51_0;
	pin AP17 = IOB_S51_1;
	pin AP18 = IOB_S45_0;
	pin AP19 = IOB_S45_1;
	pin AP20 = IOB_S39_2;
	pin AP21 = IOB_S39_3;
	pin AP22 = IOB_S30_2;
	pin AP23 = IOB_S30_3;
	pin AP24 = IOB_S22_2;
	pin AP25 = IOB_S22_3;
	pin AP26 = IOB_S17_2;
	pin AP27 = IOB_S17_3;
	pin AP28 = NC;
	pin AP29 = NC;
	pin AP30 = IOB_S7_2;
	pin AP31 = NC;
	pin AP32 = NC;
	pin AP33 = M1;
	pin AP34 = GND;
	pin AP35 = IOB_W4_3;
	pin AP36 = IOB_W2_2;
	pin AP37 = NC;
	pin AP38 = NC;
	pin AP39 = IOB_W5_2;
	pin AR1 = NC;
	pin AR2 = NC;
	pin AR3 = IOB_E1_3;
	pin AR4 = IOB_E1_0;
	pin AR5 = GND;
	pin AR6 = IOB_S77_0;
	pin AR7 = IOB_S74_0;
	pin AR8 = IOB_S74_1;
	pin AR9 = IOB_S70_0;
	pin AR10 = IOB_S70_1;
	pin AR11 = VCCO4;
	pin AR12 = IOB_S63_1;
	pin AR13 = IOB_S63_0;
	pin AR14 = GND;
	pin AR15 = IOB_S57_0;
	pin AR16 = IOB_S57_1;
	pin AR17 = IOB_S49_0;
	pin AR18 = IOB_S49_1;
	pin AR19 = IOB_S43_1;
	pin AR20 = IOB_S36_2;
	pin AR21 = IOB_S36_3;
	pin AR22 = IOB_S32_2;
	pin AR23 = IOB_S32_3;
	pin AR24 = IOB_S26_2;
	pin AR25 = IOB_S26_3;
	pin AR26 = GND;
	pin AR27 = IOB_S15_2;
	pin AR28 = IOB_S15_3;
	pin AR29 = VCCO5;
	pin AR30 = IOB_S9_2;
	pin AR31 = IOB_S9_3;
	pin AR32 = IOB_S5_2;
	pin AR33 = IOB_S5_3;
	pin AR34 = IOB_S2_3;
	pin AR35 = GND;
	pin AR36 = IOB_W2_3;
	pin AR37 = IOB_W1_3;
	pin AR38 = NC;
	pin AR39 = IOB_W3_3;
	pin AT1 = NC;
	pin AT2 = IOB_E1_2;
	pin AT3 = VCCAUX;
	pin AT4 = GND;
	pin AT5 = CCLK;
	pin AT6 = IOB_S77_1;
	pin AT7 = IOB_S72_0;
	pin AT8 = IOB_S72_1;
	pin AT9 = NC;
	pin AT10 = NC;
	pin AT11 = IOB_S64_0;
	pin AT12 = IOB_S64_1;
	pin AT13 = IOB_S62_0;
	pin AT14 = IOB_S62_1;
	pin AT15 = IOB_S55_0;
	pin AT16 = IOB_S55_1;
	pin AT17 = GND;
	pin AT18 = IOB_S43_0;
	pin AT19 = IOB_S40_0;
	pin AT20 = GND;
	pin AT21 = IOB_S34_2;
	pin AT22 = IOB_S34_3;
	pin AT23 = GND;
	pin AT24 = IOB_S28_2;
	pin AT25 = IOB_S28_3;
	pin AT26 = IOB_S19_2;
	pin AT27 = IOB_S19_3;
	pin AT28 = NC;
	pin AT29 = NC;
	pin AT30 = IOB_S11_2;
	pin AT31 = IOB_S11_3;
	pin AT32 = NC;
	pin AT33 = NC;
	pin AT34 = IOB_S2_2;
	pin AT35 = M2;
	pin AT36 = GND;
	pin AT37 = VCCAUX;
	pin AT38 = IOB_W1_2;
	pin AT39 = IOB_W3_2;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = IOB_S78_2;
	pin AU5 = IOB_S75_2;
	pin AU6 = IOB_S75_3;
	pin AU7 = IOB_S73_2;
	pin AU8 = IOB_S73_3;
	pin AU9 = IOB_S67_2;
	pin AU10 = IOB_S67_3;
	pin AU11 = IOB_S65_2;
	pin AU12 = IOB_S65_3;
	pin AU13 = IOB_S54_2;
	pin AU14 = IOB_S54_3;
	pin AU15 = IOB_S50_2;
	pin AU16 = IOB_S48_2;
	pin AU17 = IOB_S48_3;
	pin AU18 = VCCO4;
	pin AU19 = IOB_S40_1;
	pin AU20 = IOB_S38_0;
	pin AU21 = IOB_S38_1;
	pin AU22 = VCCO5;
	pin AU23 = IOB_S29_0;
	pin AU24 = IOB_S29_1;
	pin AU25 = IOB_S25_1;
	pin AU26 = IOB_S23_0;
	pin AU27 = IOB_S23_1;
	pin AU28 = IOB_S16_0;
	pin AU29 = IOB_S16_1;
	pin AU30 = IOB_S12_0;
	pin AU31 = IOB_S12_1;
	pin AU32 = IOB_S6_0;
	pin AU33 = IOB_S6_1;
	pin AU34 = IOB_S4_0;
	pin AU35 = IOB_S4_1;
	pin AU36 = IOB_S1_1;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = GND;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = IOB_S78_3;
	pin AV5 = NC;
	pin AV6 = NC;
	pin AV7 = IOB_S69_2;
	pin AV8 = IOB_S69_3;
	pin AV9 = NC;
	pin AV10 = NC;
	pin AV11 = GND;
	pin AV12 = IOB_S58_2;
	pin AV13 = IOB_S58_3;
	pin AV14 = VCCO4;
	pin AV15 = IOB_S50_3;
	pin AV16 = IOB_S46_2;
	pin AV17 = IOB_S46_3;
	pin AV18 = IOB_S44_2;
	pin AV19 = IOB_S44_3;
	pin AV20 = VCCAUX;
	pin AV21 = NC;
	pin AV22 = NC;
	pin AV23 = IOB_S31_0;
	pin AV24 = IOB_S31_1;
	pin AV25 = IOB_S25_0;
	pin AV26 = VCCO5;
	pin AV27 = IOB_S18_0;
	pin AV28 = IOB_S18_1;
	pin AV29 = GND;
	pin AV30 = NC;
	pin AV31 = NC;
	pin AV32 = IOB_S10_0;
	pin AV33 = IOB_S10_1;
	pin AV34 = NC;
	pin AV35 = NC;
	pin AV36 = IOB_S1_0;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = GND;
	pin AW2 = GND;
	pin AW3 = GND;
	pin AW4 = NC;
	pin AW5 = NC;
	pin AW6 = IOB_S71_2;
	pin AW7 = IOB_S71_3;
	pin AW8 = NC;
	pin AW9 = NC;
	pin AW10 = IOB_S61_2;
	pin AW11 = IOB_S61_3;
	pin AW12 = IOB_S56_2;
	pin AW13 = IOB_S56_3;
	pin AW14 = IOB_S52_2;
	pin AW15 = IOB_S52_3;
	pin AW16 = NC;
	pin AW17 = NC;
	pin AW18 = IOB_S41_2;
	pin AW19 = IOB_S41_3;
	pin AW20 = GND;
	pin AW21 = IOB_S35_0;
	pin AW22 = IOB_S35_1;
	pin AW23 = IOB_S33_0;
	pin AW24 = IOB_S33_1;
	pin AW25 = IOB_S27_0;
	pin AW26 = IOB_S27_1;
	pin AW27 = IOB_S21_0;
	pin AW28 = IOB_S21_1;
	pin AW29 = IOB_S14_0;
	pin AW30 = IOB_S14_1;
	pin AW31 = NC;
	pin AW32 = NC;
	pin AW33 = IOB_S8_0;
	pin AW34 = IOB_S8_1;
	pin AW35 = NC;
	pin AW36 = NC;
	pin AW37 = GND;
	pin AW38 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W79_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E79_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S24_3;
	vref IOB_S28_3;
	vref IOB_S32_3;
	vref IOB_S35_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_S44_3;
	vref IOB_S47_0;
	vref IOB_S51_0;
	vref IOB_S55_0;
	vref IOB_S60_0;
	vref IOB_S64_0;
	vref IOB_S68_0;
	vref IOB_S72_0;
	vref IOB_S75_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N24_0;
	vref IOB_N28_0;
	vref IOB_N32_0;
	vref IOB_N35_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
	vref IOB_N44_0;
	vref IOB_N47_3;
	vref IOB_N51_3;
	vref IOB_N55_3;
	vref IOB_N60_3;
	vref IOB_N64_3;
	vref IOB_N68_3;
	vref IOB_N72_3;
	vref IOB_N75_0;
}

// xc2v6000-bf957
bond BOND28 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N84_2;
	pin A5 = IOB_N84_3;
	pin A6 = IOB_N83_0;
	pin A7 = IOB_N83_1;
	pin A8 = IOB_N79_2;
	pin A9 = IOB_N79_3;
	pin A10 = IOB_N70_2;
	pin A11 = IOB_N70_3;
	pin A12 = IOB_N60_2;
	pin A13 = IOB_N60_3;
	pin A14 = IOB_N49_0;
	pin A15 = IOB_N49_1;
	pin A16 = GND;
	pin A17 = IOB_N47_0;
	pin A18 = IOB_N47_1;
	pin A19 = IOB_N37_2;
	pin A20 = IOB_N37_3;
	pin A21 = IOB_N33_2;
	pin A22 = IOB_N33_3;
	pin A23 = IOB_N25_2;
	pin A24 = IOB_N25_3;
	pin A25 = IOB_N15_0;
	pin A26 = IOB_N15_1;
	pin A27 = IOB_N5_0;
	pin A28 = IOB_N5_1;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N94_0;
	pin B4 = NC;
	pin B5 = IOB_N94_1;
	pin B6 = IOB_N85_1;
	pin B7 = IOB_N73_0;
	pin B8 = GND;
	pin B9 = IOB_N73_1;
	pin B10 = IOB_N64_0;
	pin B11 = IOB_N64_1;
	pin B12 = IOB_N62_2;
	pin B13 = IOB_N62_3;
	pin B14 = IOB_N52_0;
	pin B15 = IOB_N52_1;
	pin B16 = VCCAUX;
	pin B17 = IOB_N44_0;
	pin B18 = IOB_N44_1;
	pin B19 = IOB_N35_2;
	pin B20 = IOB_N35_3;
	pin B21 = IOB_N26_0;
	pin B22 = IOB_N26_1;
	pin B23 = IOB_N17_0;
	pin B24 = GND;
	pin B25 = IOB_N17_1;
	pin B26 = IOB_N11_0;
	pin B27 = IOB_N11_1;
	pin B28 = DXP;
	pin B29 = IOB_N2_1;
	pin B30 = GND;
	pin B31 = GND;
	pin C1 = GND;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = TDO;
	pin C5 = IOB_N85_0;
	pin C6 = IOB_N90_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N81_0;
	pin C9 = IOB_N81_1;
	pin C10 = IOB_N73_2;
	pin C11 = IOB_N73_3;
	pin C12 = IOB_N62_0;
	pin C13 = IOB_N62_1;
	pin C14 = VCCO1;
	pin C15 = IOB_N48_2;
	pin C16 = IOB_N48_3;
	pin C17 = IOB_N38_0;
	pin C18 = VCCO0;
	pin C19 = IOB_N38_1;
	pin C20 = IOB_N34_0;
	pin C21 = IOB_N34_1;
	pin C22 = IOB_N22_2;
	pin C23 = IOB_N22_3;
	pin C24 = IOB_N12_0;
	pin C25 = VCCO0;
	pin C26 = IOB_N12_1;
	pin C27 = IOB_N2_0;
	pin C28 = TDI;
	pin C29 = GND;
	pin C30 = VCCAUX;
	pin C31 = GND;
	pin D1 = IOB_E87_1;
	pin D2 = IOB_E94_1;
	pin D3 = IOB_E95_1;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N90_2;
	pin D7 = IOB_N91_1;
	pin D8 = IOB_N80_2;
	pin D9 = IOB_N80_3;
	pin D10 = GND;
	pin D11 = IOB_N64_2;
	pin D12 = IOB_N64_3;
	pin D13 = IOB_N58_0;
	pin D14 = IOB_N58_1;
	pin D15 = IOB_N57_3;
	pin D16 = GND;
	pin D17 = IOB_N36_0;
	pin D18 = IOB_N37_0;
	pin D19 = IOB_N37_1;
	pin D20 = IOB_N31_2;
	pin D21 = IOB_N31_3;
	pin D22 = GND;
	pin D23 = IOB_N13_0;
	pin D24 = IOB_N13_1;
	pin D25 = IOB_N4_0;
	pin D26 = IOB_N4_1;
	pin D27 = PROG_B;
	pin D28 = GND;
	pin D29 = IOB_W96_3;
	pin D30 = IOB_W96_2;
	pin D31 = IOB_W88_3;
	pin E1 = IOB_E87_0;
	pin E2 = IOB_E86_1;
	pin E3 = IOB_E94_0;
	pin E4 = IOB_E95_0;
	pin E5 = GND;
	pin E6 = IOB_N91_0;
	pin E7 = IOB_N93_2;
	pin E8 = IOB_N93_3;
	pin E9 = IOB_N82_2;
	pin E10 = IOB_N82_3;
	pin E11 = IOB_N69_2;
	pin E12 = IOB_N69_3;
	pin E13 = IOB_N59_2;
	pin E14 = IOB_N59_3;
	pin E15 = IOB_N57_2;
	pin E16 = IOB_N47_2;
	pin E17 = IOB_N47_3;
	pin E18 = IOB_N36_1;
	pin E19 = IOB_N25_0;
	pin E20 = IOB_N25_1;
	pin E21 = IOB_N22_0;
	pin E22 = IOB_N22_1;
	pin E23 = IOB_N14_2;
	pin E24 = IOB_N14_3;
	pin E25 = IOB_N1_0;
	pin E26 = HSWAP_EN;
	pin E27 = GND;
	pin E28 = IOB_W93_1;
	pin E29 = IOB_W94_3;
	pin E30 = IOB_W85_1;
	pin E31 = IOB_W88_2;
	pin F1 = IOB_E76_3;
	pin F2 = IOB_E86_0;
	pin F3 = IOB_E93_0;
	pin F4 = IOB_E93_1;
	pin F5 = IOB_E96_3;
	pin F6 = GND;
	pin F7 = IOB_N94_2;
	pin F8 = IOB_N94_3;
	pin F9 = IOB_N78_2;
	pin F10 = VCCO1;
	pin F11 = IOB_N78_3;
	pin F12 = IOB_N60_0;
	pin F13 = IOB_N60_1;
	pin F14 = IOB_N51_2;
	pin F15 = IOB_N51_3;
	pin F16 = IOB_N43_0;
	pin F17 = IOB_N43_1;
	pin F18 = IOB_N32_0;
	pin F19 = IOB_N32_1;
	pin F20 = IOB_N23_0;
	pin F21 = IOB_N23_1;
	pin F22 = VCCO0;
	pin F23 = IOB_N4_2;
	pin F24 = IOB_N4_3;
	pin F25 = DXN;
	pin F26 = GND;
	pin F27 = IOB_W96_1;
	pin F28 = IOB_W93_0;
	pin F29 = IOB_W94_2;
	pin F30 = IOB_W85_0;
	pin F31 = IOB_W84_3;
	pin G1 = IOB_E76_2;
	pin G2 = IOB_E75_1;
	pin G3 = VCCO2;
	pin G4 = IOB_E96_2;
	pin G5 = IOB_E86_3;
	pin G6 = IOB_E96_1;
	pin G7 = GND;
	pin G8 = IOB_N91_2;
	pin G9 = IOB_N85_2;
	pin G10 = IOB_N85_3;
	pin G11 = IOB_N70_0;
	pin G12 = IOB_N70_1;
	pin G13 = GND;
	pin G14 = IOB_N52_2;
	pin G15 = IOB_N52_3;
	pin G16 = GND;
	pin G17 = IOB_N35_0;
	pin G18 = IOB_N35_1;
	pin G19 = GND;
	pin G20 = IOB_N14_0;
	pin G21 = IOB_N14_1;
	pin G22 = IOB_N10_0;
	pin G23 = IOB_N10_1;
	pin G24 = IOB_N1_1;
	pin G25 = GND;
	pin G26 = IOB_W96_0;
	pin G27 = IOB_W87_1;
	pin G28 = IOB_W86_3;
	pin G29 = VCCO7;
	pin G30 = IOB_W76_1;
	pin G31 = IOB_W84_2;
	pin H1 = IOB_E72_3;
	pin H2 = GND;
	pin H3 = IOB_E74_3;
	pin H4 = IOB_E85_1;
	pin H5 = IOB_E86_2;
	pin H6 = IOB_E96_0;
	pin H7 = IOB_E88_1;
	pin H8 = GND;
	pin H9 = IOB_N91_3;
	pin H10 = IOB_N83_2;
	pin H11 = IOB_N83_3;
	pin H12 = IOB_N63_2;
	pin H13 = IOB_N63_3;
	pin H14 = VCCO1;
	pin H15 = IOB_N48_0;
	pin H16 = IOB_N48_1;
	pin H17 = IOB_N33_0;
	pin H18 = VCCO0;
	pin H19 = IOB_N33_1;
	pin H20 = IOB_N16_0;
	pin H21 = IOB_N16_1;
	pin H22 = IOB_N1_2;
	pin H23 = IOB_N1_3;
	pin H24 = GND;
	pin H25 = IOB_W95_1;
	pin H26 = IOB_W95_0;
	pin H27 = IOB_W87_0;
	pin H28 = IOB_W86_2;
	pin H29 = IOB_W74_3;
	pin H30 = GND;
	pin H31 = IOB_W74_1;
	pin J1 = IOB_E72_2;
	pin J2 = IOB_E75_0;
	pin J3 = IOB_E74_2;
	pin J4 = IOB_E85_0;
	pin J5 = IOB_E73_1;
	pin J6 = IOB_E74_1;
	pin J7 = IOB_E83_1;
	pin J8 = IOB_E88_0;
	pin J9 = GND;
	pin J10 = TMS;
	pin J11 = IOB_N81_2;
	pin J12 = IOB_N81_3;
	pin J13 = IOB_N61_2;
	pin J14 = IOB_N61_3;
	pin J15 = IOB_N58_3;
	pin J16 = IOB_N46_2;
	pin J17 = IOB_N46_3;
	pin J18 = IOB_N43_2;
	pin J19 = IOB_N31_0;
	pin J20 = IOB_N31_1;
	pin J21 = IOB_N10_2;
	pin J22 = IOB_N10_3;
	pin J23 = GND;
	pin J24 = IOB_W88_1;
	pin J25 = IOB_W86_1;
	pin J26 = IOB_W73_1;
	pin J27 = IOB_W76_3;
	pin J28 = IOB_W70_3;
	pin J29 = IOB_W74_2;
	pin J30 = IOB_W76_0;
	pin J31 = IOB_W74_0;
	pin K1 = IOB_E62_3;
	pin K2 = IOB_E64_3;
	pin K3 = IOB_E70_3;
	pin K4 = GND;
	pin K5 = IOB_E73_0;
	pin K6 = VCCO2;
	pin K7 = IOB_E83_0;
	pin K8 = IOB_E84_3;
	pin K9 = IOB_E94_2;
	pin K10 = IOB_E94_3;
	pin K11 = TCK;
	pin K12 = IOB_N72_2;
	pin K13 = IOB_N72_3;
	pin K14 = IOB_N58_2;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_N43_3;
	pin K19 = IOB_N12_2;
	pin K20 = IOB_N12_3;
	pin K21 = IOB_W94_1;
	pin K22 = IOB_W94_0;
	pin K23 = IOB_W83_1;
	pin K24 = IOB_W88_0;
	pin K25 = IOB_W86_0;
	pin K26 = VCCO7;
	pin K27 = IOB_W76_2;
	pin K28 = GND;
	pin K29 = IOB_W72_1;
	pin K30 = IOB_W70_1;
	pin K31 = IOB_W64_1;
	pin L1 = IOB_E62_2;
	pin L2 = IOB_E64_2;
	pin L3 = IOB_E70_2;
	pin L4 = IOB_E63_1;
	pin L5 = IOB_E69_1;
	pin L6 = IOB_E74_0;
	pin L7 = IOB_E71_1;
	pin L8 = IOB_E84_2;
	pin L9 = IOB_E76_1;
	pin L10 = IOB_E88_3;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = VCCINT;
	pin L17 = VCCO0;
	pin L18 = VCCO0;
	pin L19 = VCCO0;
	pin L20 = VCCO0;
	pin L21 = VCCINT;
	pin L22 = IOB_W75_1;
	pin L23 = IOB_W83_0;
	pin L24 = IOB_W71_1;
	pin L25 = IOB_W72_3;
	pin L26 = IOB_W73_0;
	pin L27 = IOB_W64_3;
	pin L28 = IOB_W70_2;
	pin L29 = IOB_W72_0;
	pin L30 = IOB_W70_0;
	pin L31 = IOB_W64_0;
	pin M1 = IOB_E58_3;
	pin M2 = IOB_E59_1;
	pin M3 = IOB_E60_3;
	pin M4 = IOB_E63_0;
	pin M5 = IOB_E69_0;
	pin M6 = IOB_E64_1;
	pin M7 = IOB_E71_0;
	pin M8 = IOB_E70_1;
	pin M9 = IOB_E76_0;
	pin M10 = IOB_E88_2;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCINT;
	pin M17 = VCCO0;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = IOB_W75_0;
	pin M23 = IOB_W69_1;
	pin M24 = IOB_W71_0;
	pin M25 = IOB_W72_2;
	pin M26 = IOB_W63_1;
	pin M27 = IOB_W64_2;
	pin M28 = IOB_W62_3;
	pin M29 = IOB_W62_1;
	pin M30 = IOB_W60_1;
	pin M31 = IOB_W58_3;
	pin N1 = IOB_E58_2;
	pin N2 = IOB_E59_0;
	pin N3 = IOB_E60_2;
	pin N4 = IOB_E57_1;
	pin N5 = IOB_E61_1;
	pin N6 = IOB_E64_0;
	pin N7 = GND;
	pin N8 = IOB_E70_0;
	pin N9 = IOB_E62_1;
	pin N10 = IOB_E72_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCO7;
	pin N21 = VCCO7;
	pin N22 = IOB_W61_1;
	pin N23 = IOB_W69_0;
	pin N24 = IOB_W50_1;
	pin N25 = GND;
	pin N26 = IOB_W63_0;
	pin N27 = IOB_W60_3;
	pin N28 = IOB_W62_2;
	pin N29 = IOB_W62_0;
	pin N30 = IOB_W60_0;
	pin N31 = IOB_W58_2;
	pin P1 = IOB_E50_1;
	pin P2 = IOB_E51_1;
	pin P3 = VCCO2;
	pin P4 = IOB_E57_0;
	pin P5 = IOB_E61_0;
	pin P6 = IOB_E52_1;
	pin P7 = IOB_E58_1;
	pin P8 = VCCO2;
	pin P9 = IOB_E62_0;
	pin P10 = IOB_E72_0;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO7;
	pin P21 = VCCO7;
	pin P22 = IOB_W61_0;
	pin P23 = IOB_W59_1;
	pin P24 = VCCO7;
	pin P25 = IOB_W57_1;
	pin P26 = IOB_W52_1;
	pin P27 = IOB_W60_2;
	pin P28 = IOB_W58_1;
	pin P29 = VCCO7;
	pin P30 = IOB_W52_3;
	pin P31 = IOB_W51_1;
	pin R1 = IOB_E50_0;
	pin R2 = IOB_E51_0;
	pin R3 = IOB_E49_0;
	pin R4 = IOB_E49_1;
	pin R5 = IOB_E50_3;
	pin R6 = IOB_E52_0;
	pin R7 = IOB_E58_0;
	pin R8 = IOB_E60_1;
	pin R9 = IOB_E60_0;
	pin R10 = VCCINT;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCO7;
	pin R21 = VCCO7;
	pin R22 = VCCINT;
	pin R23 = IOB_W59_0;
	pin R24 = IOB_W50_0;
	pin R25 = IOB_W57_0;
	pin R26 = IOB_W52_0;
	pin R27 = IOB_W49_1;
	pin R28 = IOB_W58_0;
	pin R29 = IOB_W50_3;
	pin R30 = IOB_W52_2;
	pin R31 = IOB_W51_0;
	pin T1 = GND;
	pin T2 = VCCAUX;
	pin T3 = IOB_E47_1;
	pin T4 = GND;
	pin T5 = IOB_E50_2;
	pin T6 = IOB_E48_3;
	pin T7 = GND;
	pin T8 = IOB_E52_3;
	pin T9 = IOB_E52_2;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = IOB_W45_1;
	pin T24 = IOB_W47_1;
	pin T25 = GND;
	pin T26 = IOB_W45_3;
	pin T27 = IOB_W49_0;
	pin T28 = GND;
	pin T29 = IOB_W50_2;
	pin T30 = VCCAUX;
	pin T31 = GND;
	pin U1 = IOB_E46_3;
	pin U2 = IOB_E45_1;
	pin U3 = IOB_E47_0;
	pin U4 = IOB_E39_3;
	pin U5 = IOB_E48_2;
	pin U6 = IOB_E47_3;
	pin U7 = IOB_E40_3;
	pin U8 = IOB_E45_3;
	pin U9 = IOB_E34_3;
	pin U10 = VCCINT;
	pin U11 = VCCO3;
	pin U12 = VCCO3;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO6;
	pin U21 = VCCO6;
	pin U22 = VCCINT;
	pin U23 = IOB_W45_0;
	pin U24 = IOB_W47_0;
	pin U25 = IOB_W36_3;
	pin U26 = IOB_W45_2;
	pin U27 = IOB_W39_3;
	pin U28 = IOB_W46_3;
	pin U29 = IOB_W40_3;
	pin U30 = IOB_W47_3;
	pin U31 = IOB_W48_3;
	pin V1 = IOB_E46_2;
	pin V2 = IOB_E45_0;
	pin V3 = VCCO3;
	pin V4 = IOB_E39_2;
	pin V5 = IOB_E38_3;
	pin V6 = IOB_E47_2;
	pin V7 = IOB_E40_2;
	pin V8 = VCCO3;
	pin V9 = IOB_E34_2;
	pin V10 = IOB_E26_3;
	pin V11 = VCCO3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO6;
	pin V21 = VCCO6;
	pin V22 = IOB_W27_3;
	pin V23 = IOB_W37_3;
	pin V24 = VCCO6;
	pin V25 = IOB_W36_2;
	pin V26 = IOB_W33_3;
	pin V27 = IOB_W39_2;
	pin V28 = IOB_W46_2;
	pin V29 = VCCO6;
	pin V30 = IOB_W47_2;
	pin V31 = IOB_W48_2;
	pin W1 = IOB_E39_1;
	pin W2 = IOB_E37_3;
	pin W3 = IOB_E35_3;
	pin W4 = IOB_E35_1;
	pin W5 = IOB_E38_2;
	pin W6 = IOB_E37_1;
	pin W7 = GND;
	pin W8 = IOB_E45_2;
	pin W9 = IOB_E24_3;
	pin W10 = IOB_E26_2;
	pin W11 = VCCO3;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO6;
	pin W21 = VCCO6;
	pin W22 = IOB_W27_2;
	pin W23 = IOB_W37_2;
	pin W24 = IOB_W35_3;
	pin W25 = GND;
	pin W26 = IOB_W33_2;
	pin W27 = IOB_W28_3;
	pin W28 = IOB_W37_1;
	pin W29 = IOB_W40_2;
	pin W30 = IOB_W38_3;
	pin W31 = IOB_W39_1;
	pin Y1 = IOB_E39_0;
	pin Y2 = IOB_E37_2;
	pin Y3 = IOB_E35_2;
	pin Y4 = IOB_E35_0;
	pin Y5 = IOB_E36_3;
	pin Y6 = IOB_E37_0;
	pin Y7 = IOB_E33_1;
	pin Y8 = IOB_E22_3;
	pin Y9 = IOB_E24_2;
	pin Y10 = IOB_E14_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCINT;
	pin Y13 = VCCO4;
	pin Y14 = VCCO4;
	pin Y15 = VCCO4;
	pin Y16 = VCCINT;
	pin Y17 = VCCO5;
	pin Y18 = VCCO5;
	pin Y19 = VCCO5;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = IOB_W9_1;
	pin Y23 = IOB_W21_3;
	pin Y24 = IOB_W35_2;
	pin Y25 = IOB_W24_3;
	pin Y26 = IOB_W26_3;
	pin Y27 = IOB_W28_2;
	pin Y28 = IOB_W37_0;
	pin Y29 = IOB_W35_1;
	pin Y30 = IOB_W38_2;
	pin Y31 = IOB_W39_0;
	pin AA1 = IOB_E33_3;
	pin AA2 = IOB_E27_3;
	pin AA3 = IOB_E25_3;
	pin AA4 = IOB_E27_1;
	pin AA5 = IOB_E36_2;
	pin AA6 = IOB_E28_3;
	pin AA7 = IOB_E33_0;
	pin AA8 = IOB_E22_2;
	pin AA9 = IOB_E11_3;
	pin AA10 = IOB_E14_2;
	pin AA11 = VCCINT;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCINT;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = IOB_W9_0;
	pin AA23 = IOB_W21_2;
	pin AA24 = IOB_W13_1;
	pin AA25 = IOB_W24_2;
	pin AA26 = IOB_W26_2;
	pin AA27 = IOB_W25_3;
	pin AA28 = IOB_W23_1;
	pin AA29 = IOB_W35_0;
	pin AA30 = IOB_W33_1;
	pin AA31 = IOB_W34_3;
	pin AB1 = IOB_E33_2;
	pin AB2 = IOB_E27_2;
	pin AB3 = IOB_E25_2;
	pin AB4 = GND;
	pin AB5 = IOB_E25_1;
	pin AB6 = VCCO3;
	pin AB7 = IOB_E21_1;
	pin AB8 = IOB_E9_3;
	pin AB9 = IOB_E11_2;
	pin AB10 = IOB_E3_3;
	pin AB11 = IOB_E3_2;
	pin AB12 = IOB_S83_3;
	pin AB13 = IOB_S83_2;
	pin AB14 = IOB_S58_3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = VCCINT;
	pin AB18 = IOB_S37_2;
	pin AB19 = IOB_S25_3;
	pin AB20 = IOB_S25_2;
	pin AB21 = IOB_S10_3;
	pin AB22 = IOB_W3_0;
	pin AB23 = IOB_W3_1;
	pin AB24 = IOB_W13_0;
	pin AB25 = IOB_W14_3;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W25_2;
	pin AB28 = GND;
	pin AB29 = IOB_W25_1;
	pin AB30 = IOB_W33_0;
	pin AB31 = IOB_W34_2;
	pin AC1 = IOB_E23_3;
	pin AC2 = IOB_E21_3;
	pin AC3 = IOB_E23_1;
	pin AC4 = IOB_E27_0;
	pin AC5 = IOB_E25_0;
	pin AC6 = IOB_E28_2;
	pin AC7 = IOB_E21_0;
	pin AC8 = IOB_E9_2;
	pin AC9 = GND;
	pin AC10 = IOB_S85_3;
	pin AC11 = IOB_S85_2;
	pin AC12 = IOB_S64_3;
	pin AC13 = IOB_S64_2;
	pin AC14 = IOB_S58_2;
	pin AC15 = IOB_S52_3;
	pin AC16 = IOB_S52_2;
	pin AC17 = IOB_S37_3;
	pin AC18 = IOB_S35_3;
	pin AC19 = IOB_S35_2;
	pin AC20 = IOB_S16_3;
	pin AC21 = IOB_S16_2;
	pin AC22 = IOB_S10_2;
	pin AC23 = GND;
	pin AC24 = IOB_W9_3;
	pin AC25 = IOB_W14_2;
	pin AC26 = IOB_W11_1;
	pin AC27 = IOB_W23_3;
	pin AC28 = IOB_W23_0;
	pin AC29 = IOB_W25_0;
	pin AC30 = IOB_W22_3;
	pin AC31 = IOB_W27_1;
	pin AD1 = IOB_E23_2;
	pin AD2 = GND;
	pin AD3 = IOB_E23_0;
	pin AD4 = IOB_E11_1;
	pin AD5 = IOB_E10_3;
	pin AD6 = IOB_E2_3;
	pin AD7 = IOB_E2_2;
	pin AD8 = GND;
	pin AD9 = IOB_S94_3;
	pin AD10 = IOB_S94_2;
	pin AD11 = IOB_S79_3;
	pin AD12 = IOB_S79_2;
	pin AD13 = IOB_S62_3;
	pin AD14 = VCCO4;
	pin AD15 = IOB_S62_2;
	pin AD16 = IOB_S47_1;
	pin AD17 = IOB_S47_0;
	pin AD18 = VCCO5;
	pin AD19 = IOB_S31_3;
	pin AD20 = IOB_S31_2;
	pin AD21 = IOB_S14_3;
	pin AD22 = IOB_S14_2;
	pin AD23 = IOB_S4_3;
	pin AD24 = GND;
	pin AD25 = IOB_W9_2;
	pin AD26 = IOB_W11_0;
	pin AD27 = IOB_W23_2;
	pin AD28 = IOB_W12_3;
	pin AD29 = IOB_W11_3;
	pin AD30 = GND;
	pin AD31 = IOB_W27_0;
	pin AE1 = IOB_E13_1;
	pin AE2 = IOB_E21_2;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E11_0;
	pin AE5 = IOB_E10_2;
	pin AE6 = IOB_E1_3;
	pin AE7 = GND;
	pin AE8 = IOB_S91_3;
	pin AE9 = IOB_S85_1;
	pin AE10 = IOB_S85_0;
	pin AE11 = IOB_S73_3;
	pin AE12 = IOB_S73_2;
	pin AE13 = GND;
	pin AE14 = IOB_S60_3;
	pin AE15 = IOB_S60_2;
	pin AE16 = GND;
	pin AE17 = IOB_S43_3;
	pin AE18 = IOB_S43_2;
	pin AE19 = GND;
	pin AE20 = IOB_S22_3;
	pin AE21 = IOB_S22_2;
	pin AE22 = IOB_S12_3;
	pin AE23 = IOB_S12_2;
	pin AE24 = IOB_S4_2;
	pin AE25 = GND;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W12_2;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W22_2;
	pin AE31 = IOB_W21_1;
	pin AF1 = IOB_E13_0;
	pin AF2 = IOB_E12_3;
	pin AF3 = IOB_E3_1;
	pin AF4 = IOB_E4_3;
	pin AF5 = IOB_E1_2;
	pin AF6 = GND;
	pin AF7 = IOB_S94_1;
	pin AF8 = IOB_S91_2;
	pin AF9 = IOB_S81_1;
	pin AF10 = VCCO4;
	pin AF11 = IOB_S81_0;
	pin AF12 = IOB_S70_3;
	pin AF13 = IOB_S70_2;
	pin AF14 = IOB_S60_1;
	pin AF15 = IOB_S60_0;
	pin AF16 = IOB_S49_3;
	pin AF17 = IOB_S44_2;
	pin AF18 = IOB_S33_3;
	pin AF19 = IOB_S33_2;
	pin AF20 = IOB_S23_3;
	pin AF21 = IOB_S23_2;
	pin AF22 = VCCO5;
	pin AF23 = IOB_S2_3;
	pin AF24 = IOB_S2_2;
	pin AF25 = IOB_S1_2;
	pin AF26 = GND;
	pin AF27 = IOB_W1_0;
	pin AF28 = IOB_W1_1;
	pin AF29 = IOB_W11_2;
	pin AF30 = IOB_W10_3;
	pin AF31 = IOB_W21_0;
	pin AG1 = IOB_E9_1;
	pin AG2 = IOB_E12_2;
	pin AG3 = IOB_E3_0;
	pin AG4 = IOB_E4_2;
	pin AG5 = GND;
	pin AG6 = DONE;
	pin AG7 = IOB_S94_0;
	pin AG8 = IOB_S81_3;
	pin AG9 = IOB_S81_2;
	pin AG10 = IOB_S73_1;
	pin AG11 = IOB_S73_0;
	pin AG12 = IOB_S64_1;
	pin AG13 = IOB_S64_0;
	pin AG14 = IOB_S52_1;
	pin AG15 = IOB_S52_0;
	pin AG16 = IOB_S49_2;
	pin AG17 = IOB_S44_3;
	pin AG18 = IOB_S34_3;
	pin AG19 = IOB_S34_2;
	pin AG20 = IOB_S26_3;
	pin AG21 = IOB_S26_2;
	pin AG22 = IOB_S13_3;
	pin AG23 = IOB_S13_2;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S11_2;
	pin AG26 = M2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_2;
	pin AG29 = IOB_W3_3;
	pin AG30 = IOB_W10_2;
	pin AG31 = IOB_W4_3;
	pin AH1 = IOB_E9_0;
	pin AH2 = IOB_E1_1;
	pin AH3 = IOB_E1_0;
	pin AH4 = GND;
	pin AH5 = PWRDWN_B;
	pin AH6 = IOB_S90_1;
	pin AH7 = IOB_S90_0;
	pin AH8 = IOB_S80_1;
	pin AH9 = IOB_S80_0;
	pin AH10 = GND;
	pin AH11 = IOB_S69_1;
	pin AH12 = IOB_S69_0;
	pin AH13 = IOB_S58_1;
	pin AH14 = IOB_S58_0;
	pin AH15 = IOB_S48_1;
	pin AH16 = GND;
	pin AH17 = IOB_S47_2;
	pin AH18 = IOB_S37_1;
	pin AH19 = IOB_S37_0;
	pin AH20 = IOB_S32_3;
	pin AH21 = IOB_S32_2;
	pin AH22 = GND;
	pin AH23 = IOB_S14_1;
	pin AH24 = IOB_S14_0;
	pin AH25 = IOB_S11_3;
	pin AH26 = IOB_S4_0;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AH31 = IOB_W4_2;
	pin AJ1 = GND;
	pin AJ2 = VCCAUX;
	pin AJ3 = GND;
	pin AJ4 = CCLK;
	pin AJ5 = IOB_S93_0;
	pin AJ6 = IOB_S83_1;
	pin AJ7 = VCCO4;
	pin AJ8 = IOB_S83_0;
	pin AJ9 = IOB_S78_1;
	pin AJ10 = IOB_S78_0;
	pin AJ11 = IOB_S62_1;
	pin AJ12 = IOB_S62_0;
	pin AJ13 = IOB_S57_1;
	pin AJ14 = VCCO4;
	pin AJ15 = IOB_S48_0;
	pin AJ16 = IOB_S47_3;
	pin AJ17 = IOB_S43_0;
	pin AJ18 = VCCO5;
	pin AJ19 = IOB_S35_1;
	pin AJ20 = IOB_S35_0;
	pin AJ21 = IOB_S25_1;
	pin AJ22 = IOB_S25_0;
	pin AJ23 = IOB_S17_3;
	pin AJ24 = IOB_S17_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S4_1;
	pin AJ27 = IOB_S5_2;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AJ31 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = IOB_S93_1;
	pin AK4 = IOB_S91_1;
	pin AK5 = IOB_S91_0;
	pin AK6 = IOB_S82_1;
	pin AK7 = IOB_S82_0;
	pin AK8 = GND;
	pin AK9 = IOB_S70_1;
	pin AK10 = IOB_S70_0;
	pin AK11 = IOB_S61_1;
	pin AK12 = IOB_S61_0;
	pin AK13 = IOB_S57_0;
	pin AK14 = IOB_S51_1;
	pin AK15 = IOB_S51_0;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S43_1;
	pin AK18 = IOB_S38_3;
	pin AK19 = IOB_S38_2;
	pin AK20 = IOB_S33_1;
	pin AK21 = IOB_S33_0;
	pin AK22 = IOB_S22_1;
	pin AK23 = IOB_S22_0;
	pin AK24 = GND;
	pin AK25 = IOB_S12_1;
	pin AK26 = IOB_S12_0;
	pin AK27 = IOB_S5_3;
	pin AK28 = IOB_S1_1;
	pin AK29 = IOB_S1_0;
	pin AK30 = GND;
	pin AK31 = GND;
	pin AL2 = GND;
	pin AL3 = GND;
	pin AL4 = IOB_S84_1;
	pin AL5 = IOB_S84_0;
	pin AL6 = IOB_S79_1;
	pin AL7 = IOB_S79_0;
	pin AL8 = IOB_S72_1;
	pin AL9 = IOB_S72_0;
	pin AL10 = IOB_S63_1;
	pin AL11 = IOB_S63_0;
	pin AL12 = IOB_S59_1;
	pin AL13 = IOB_S59_0;
	pin AL14 = IOB_S48_3;
	pin AL15 = IOB_S48_2;
	pin AL16 = GND;
	pin AL17 = IOB_S46_1;
	pin AL18 = IOB_S46_0;
	pin AL19 = IOB_S36_3;
	pin AL20 = IOB_S36_2;
	pin AL21 = IOB_S31_1;
	pin AL22 = IOB_S31_0;
	pin AL23 = IOB_S16_1;
	pin AL24 = IOB_S16_0;
	pin AL25 = IOB_S15_3;
	pin AL26 = IOB_S15_2;
	pin AL27 = IOB_S10_1;
	pin AL28 = IOB_S10_0;
	pin AL29 = GND;
	pin AL30 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W46_3;
	vref IOB_W51_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W95_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E46_3;
	vref IOB_E51_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E95_0;
	vref IOB_S4_0;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S23_3;
	vref IOB_S32_3;
	vref IOB_S36_3;
	vref IOB_S43_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_S52_3;
	vref IOB_S59_0;
	vref IOB_S63_0;
	vref IOB_S72_0;
	vref IOB_S80_0;
	vref IOB_S84_0;
	vref IOB_S91_3;
	vref IOB_N4_3;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N23_0;
	vref IOB_N32_0;
	vref IOB_N36_0;
	vref IOB_N43_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
	vref IOB_N52_0;
	vref IOB_N59_3;
	vref IOB_N63_3;
	vref IOB_N72_3;
	vref IOB_N80_3;
	vref IOB_N84_3;
	vref IOB_N91_0;
}

// xc2v6000-ff1152
bond BOND29 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N83_1;
	pin A5 = IOB_N83_0;
	pin A6 = IOB_N73_1;
	pin A7 = IOB_N73_0;
	pin A8 = GND;
	pin A9 = IOB_N72_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N60_1;
	pin A12 = IOB_N60_0;
	pin A13 = IOB_N56_1;
	pin A14 = IOB_N56_0;
	pin A15 = IOB_N55_3;
	pin A16 = VCCO1;
	pin A17 = IOB_N54_0;
	pin A18 = IOB_N41_3;
	pin A19 = VCCO0;
	pin A20 = IOB_N40_0;
	pin A21 = IOB_N39_3;
	pin A22 = IOB_N39_2;
	pin A23 = IOB_N33_3;
	pin A24 = IOB_N33_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N25_3;
	pin A27 = GND;
	pin A28 = IOB_N23_1;
	pin A29 = IOB_N23_0;
	pin A30 = IOB_N14_3;
	pin A31 = IOB_N14_2;
	pin A32 = GND;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N94_0;
	pin B4 = IOB_N85_1;
	pin B5 = IOB_N85_0;
	pin B6 = IOB_N81_1;
	pin B7 = IOB_N81_0;
	pin B8 = IOB_N72_3;
	pin B9 = IOB_N70_1;
	pin B10 = IOB_N70_0;
	pin B11 = IOB_N64_1;
	pin B12 = IOB_N64_0;
	pin B13 = IOB_N58_1;
	pin B14 = IOB_N58_0;
	pin B15 = GND;
	pin B16 = IOB_N55_2;
	pin B17 = IOB_N54_1;
	pin B18 = IOB_N41_2;
	pin B19 = IOB_N40_1;
	pin B20 = GND;
	pin B21 = IOB_N37_3;
	pin B22 = IOB_N37_2;
	pin B23 = IOB_N31_3;
	pin B24 = IOB_N31_2;
	pin B25 = IOB_N30_1;
	pin B26 = IOB_N30_0;
	pin B27 = IOB_N25_2;
	pin B28 = IOB_N22_3;
	pin B29 = IOB_N22_2;
	pin B30 = IOB_N12_3;
	pin B31 = IOB_N12_2;
	pin B32 = IOB_N10_3;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_N94_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N90_2;
	pin C7 = IOB_N79_1;
	pin C8 = IOB_N79_0;
	pin C9 = IOB_N78_2;
	pin C10 = GND;
	pin C11 = IOB_N64_3;
	pin C12 = IOB_N64_2;
	pin C13 = IOB_N57_3;
	pin C14 = IOB_N57_2;
	pin C15 = IOB_N52_0;
	pin C16 = IOB_N52_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N46_2;
	pin C19 = IOB_N46_3;
	pin C20 = IOB_N42_1;
	pin C21 = IOB_N42_0;
	pin C22 = IOB_N34_1;
	pin C23 = IOB_N34_0;
	pin C24 = IOB_N25_1;
	pin C25 = GND;
	pin C26 = IOB_N13_1;
	pin C27 = IOB_N11_1;
	pin C28 = IOB_N11_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N10_2;
	pin C34 = GND;
	pin D1 = IOB_E88_2;
	pin D2 = IOB_E96_2;
	pin D3 = IOB_E94_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N90_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N91_1;
	pin D9 = IOB_N78_3;
	pin D10 = IOB_N69_3;
	pin D11 = IOB_N69_2;
	pin D12 = IOB_N62_1;
	pin D13 = IOB_N62_0;
	pin D14 = IOB_N53_3;
	pin D15 = IOB_N53_2;
	pin D16 = IOB_N49_0;
	pin D17 = IOB_N49_1;
	pin D18 = IOB_N43_2;
	pin D19 = IOB_N43_3;
	pin D20 = IOB_N38_1;
	pin D21 = IOB_N38_0;
	pin D22 = IOB_N26_1;
	pin D23 = IOB_N26_0;
	pin D24 = IOB_N25_0;
	pin D25 = IOB_N16_3;
	pin D26 = IOB_N16_2;
	pin D27 = IOB_N13_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W93_0;
	pin D33 = IOB_W96_2;
	pin D34 = IOB_W94_2;
	pin E1 = IOB_E88_3;
	pin E2 = IOB_E96_3;
	pin E3 = IOB_E94_3;
	pin E4 = IOB_E93_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N91_0;
	pin E8 = IOB_N82_3;
	pin E9 = IOB_N82_2;
	pin E10 = IOB_N80_2;
	pin E11 = IOB_N80_3;
	pin E12 = GND;
	pin E13 = IOB_N61_3;
	pin E14 = IOB_N61_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N48_2;
	pin E17 = IOB_N48_3;
	pin E18 = IOB_N47_0;
	pin E19 = IOB_N47_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N35_3;
	pin E22 = IOB_N35_2;
	pin E23 = GND;
	pin E24 = IOB_N15_0;
	pin E25 = IOB_N15_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W88_2;
	pin E32 = IOB_W93_1;
	pin E33 = IOB_W96_3;
	pin E34 = IOB_W94_3;
	pin F1 = IOB_E76_2;
	pin F2 = IOB_E84_2;
	pin F3 = IOB_E85_0;
	pin F4 = IOB_E93_1;
	pin F5 = IOB_E95_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N93_2;
	pin F9 = IOB_N93_3;
	pin F10 = IOB_N84_3;
	pin F11 = IOB_N65_3;
	pin F12 = IOB_N65_2;
	pin F13 = IOB_N63_2;
	pin F14 = IOB_N63_3;
	pin F15 = IOB_N59_3;
	pin F16 = IOB_N51_3;
	pin F17 = IOB_N51_2;
	pin F18 = IOB_N44_1;
	pin F19 = IOB_N44_0;
	pin F20 = IOB_N36_0;
	pin F21 = IOB_N32_0;
	pin F22 = IOB_N32_1;
	pin F23 = IOB_N17_1;
	pin F24 = IOB_N17_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W95_1;
	pin F31 = IOB_W88_3;
	pin F32 = IOB_W81_0;
	pin F33 = IOB_W86_2;
	pin F34 = IOB_W82_2;
	pin G1 = IOB_E76_3;
	pin G2 = IOB_E84_3;
	pin G3 = IOB_E85_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E95_0;
	pin G6 = IOB_E86_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N84_2;
	pin G10 = IOB_N83_3;
	pin G11 = IOB_N83_2;
	pin G12 = IOB_N70_3;
	pin G13 = IOB_N70_2;
	pin G14 = GND;
	pin G15 = IOB_N59_2;
	pin G16 = IOB_N52_3;
	pin G17 = IOB_N52_2;
	pin G18 = IOB_N43_1;
	pin G19 = IOB_N43_0;
	pin G20 = IOB_N36_1;
	pin G21 = GND;
	pin G22 = IOB_N31_1;
	pin G23 = IOB_N31_0;
	pin G24 = IOB_N14_1;
	pin G25 = IOB_N14_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W85_0;
	pin G30 = IOB_W95_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W81_1;
	pin G33 = IOB_W86_3;
	pin G34 = IOB_W82_3;
	pin H1 = GND;
	pin H2 = IOB_E75_0;
	pin H3 = IOB_E74_2;
	pin H4 = IOB_E81_0;
	pin H5 = IOB_E82_2;
	pin H6 = IOB_E86_3;
	pin H7 = IOB_E87_1;
	pin H8 = GND;
	pin H9 = IOB_N94_2;
	pin H10 = IOB_N94_3;
	pin H11 = IOB_N91_3;
	pin H12 = IOB_N79_2;
	pin H13 = IOB_N79_3;
	pin H14 = IOB_N60_2;
	pin H15 = IOB_N60_3;
	pin H16 = IOB_N48_0;
	pin H17 = IOB_N48_1;
	pin H18 = IOB_N41_0;
	pin H19 = IOB_N41_1;
	pin H20 = IOB_N35_0;
	pin H21 = IOB_N35_1;
	pin H22 = IOB_N16_0;
	pin H23 = IOB_N16_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W84_2;
	pin H29 = IOB_W85_1;
	pin H30 = IOB_W83_1;
	pin H31 = IOB_W76_2;
	pin H32 = IOB_W73_0;
	pin H33 = IOB_W75_0;
	pin H34 = GND;
	pin J1 = IOB_E75_1;
	pin J2 = IOB_E72_2;
	pin J3 = IOB_E74_3;
	pin J4 = IOB_E81_1;
	pin J5 = IOB_E82_3;
	pin J6 = IOB_E83_1;
	pin J7 = IOB_E87_0;
	pin J8 = IOB_E88_1;
	pin J9 = IOB_E94_1;
	pin J10 = IOB_N91_2;
	pin J11 = IOB_N85_2;
	pin J12 = IOB_N85_3;
	pin J13 = IOB_N81_3;
	pin J14 = IOB_N62_2;
	pin J15 = IOB_N62_3;
	pin J16 = GND;
	pin J17 = IOB_N54_3;
	pin J18 = IOB_N47_2;
	pin J19 = GND;
	pin J20 = IOB_N37_1;
	pin J21 = IOB_N22_0;
	pin J22 = IOB_N22_1;
	pin J23 = IOB_N10_0;
	pin J24 = IOB_N10_1;
	pin J25 = IOB_W96_1;
	pin J26 = IOB_W88_1;
	pin J27 = IOB_W87_1;
	pin J28 = IOB_W87_0;
	pin J29 = IOB_W84_3;
	pin J30 = IOB_W83_0;
	pin J31 = IOB_W76_3;
	pin J32 = IOB_W73_1;
	pin J33 = IOB_W74_2;
	pin J34 = IOB_W75_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E72_3;
	pin K3 = GND;
	pin K4 = IOB_E70_0;
	pin K5 = IOB_E73_0;
	pin K6 = IOB_E83_0;
	pin K7 = IOB_E82_0;
	pin K8 = IOB_E88_0;
	pin K9 = IOB_E94_0;
	pin K10 = IOB_E96_0;
	pin K11 = IOB_E96_1;
	pin K12 = IOB_N81_2;
	pin K13 = IOB_N73_2;
	pin K14 = IOB_N73_3;
	pin K15 = IOB_N58_2;
	pin K16 = IOB_N58_3;
	pin K17 = IOB_N54_2;
	pin K18 = IOB_N47_3;
	pin K19 = IOB_N37_0;
	pin K20 = IOB_N33_0;
	pin K21 = IOB_N33_1;
	pin K22 = IOB_N12_0;
	pin K23 = IOB_N12_1;
	pin K24 = IOB_W94_1;
	pin K25 = IOB_W96_0;
	pin K26 = IOB_W86_1;
	pin K27 = IOB_W88_0;
	pin K28 = IOB_W84_0;
	pin K29 = IOB_W70_0;
	pin K30 = IOB_W72_2;
	pin K31 = IOB_W72_3;
	pin K32 = GND;
	pin K33 = IOB_W74_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E60_2;
	pin L2 = IOB_E64_2;
	pin L3 = IOB_E70_2;
	pin L4 = IOB_E70_1;
	pin L5 = IOB_E73_1;
	pin L6 = IOB_E71_1;
	pin L7 = IOB_E82_1;
	pin L8 = IOB_E76_1;
	pin L9 = IOB_E86_0;
	pin L10 = IOB_E86_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N56_2;
	pin L17 = IOB_N56_3;
	pin L18 = IOB_N39_0;
	pin L19 = IOB_N39_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W94_0;
	pin L26 = IOB_W86_0;
	pin L27 = IOB_W76_1;
	pin L28 = IOB_W84_1;
	pin L29 = IOB_W71_1;
	pin L30 = IOB_W70_1;
	pin L31 = IOB_W69_0;
	pin L32 = IOB_W64_2;
	pin L33 = IOB_W70_2;
	pin L34 = IOB_W62_2;
	pin M1 = IOB_E60_3;
	pin M2 = IOB_E64_3;
	pin M3 = IOB_E70_3;
	pin M4 = IOB_E69_0;
	pin M5 = GND;
	pin M6 = IOB_E71_0;
	pin M7 = IOB_E72_0;
	pin M8 = IOB_E76_0;
	pin M9 = IOB_E74_1;
	pin M10 = IOB_E84_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W82_1;
	pin M26 = IOB_W74_1;
	pin M27 = IOB_W76_0;
	pin M28 = IOB_W72_0;
	pin M29 = IOB_W71_0;
	pin M30 = GND;
	pin M31 = IOB_W69_1;
	pin M32 = IOB_W64_3;
	pin M33 = IOB_W70_3;
	pin M34 = IOB_W62_3;
	pin N1 = IOB_E56_2;
	pin N2 = IOB_E59_0;
	pin N3 = IOB_E61_0;
	pin N4 = IOB_E69_1;
	pin N5 = IOB_E62_2;
	pin N6 = IOB_E63_1;
	pin N7 = IOB_E72_1;
	pin N8 = IOB_E64_1;
	pin N9 = IOB_E74_0;
	pin N10 = IOB_E84_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W82_0;
	pin N26 = IOB_W74_0;
	pin N27 = IOB_W64_1;
	pin N28 = IOB_W72_1;
	pin N29 = IOB_W63_1;
	pin N30 = IOB_W61_0;
	pin N31 = IOB_W60_2;
	pin N32 = IOB_W57_0;
	pin N33 = IOB_W58_2;
	pin N34 = IOB_W55_0;
	pin P1 = IOB_E56_3;
	pin P2 = IOB_E59_1;
	pin P3 = IOB_E61_1;
	pin P4 = IOB_E58_2;
	pin P5 = IOB_E62_3;
	pin P6 = IOB_E63_0;
	pin P7 = GND;
	pin P8 = IOB_E64_0;
	pin P9 = IOB_E60_1;
	pin P10 = IOB_E62_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W62_1;
	pin P26 = IOB_W60_1;
	pin P27 = IOB_W64_0;
	pin P28 = GND;
	pin P29 = IOB_W63_0;
	pin P30 = IOB_W61_1;
	pin P31 = IOB_W60_3;
	pin P32 = IOB_W57_1;
	pin P33 = IOB_W58_3;
	pin P34 = IOB_W55_1;
	pin R1 = IOB_E52_2;
	pin R2 = GND;
	pin R3 = IOB_E57_0;
	pin R4 = IOB_E58_3;
	pin R5 = VCCO2;
	pin R6 = IOB_E55_0;
	pin R7 = IOB_E55_1;
	pin R8 = IOB_E58_1;
	pin R9 = IOB_E60_0;
	pin R10 = IOB_E62_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W62_0;
	pin R26 = IOB_W60_0;
	pin R27 = IOB_W58_1;
	pin R28 = IOB_W59_1;
	pin R29 = IOB_W59_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W56_2;
	pin R32 = IOB_W53_0;
	pin R33 = GND;
	pin R34 = IOB_W54_2;
	pin T1 = VCCO2;
	pin T2 = IOB_E52_3;
	pin T3 = IOB_E57_1;
	pin T4 = IOB_E53_0;
	pin T5 = IOB_E54_2;
	pin T6 = IOB_E51_1;
	pin T7 = IOB_E52_0;
	pin T8 = IOB_E58_0;
	pin T9 = GND;
	pin T10 = IOB_E54_1;
	pin T11 = IOB_E56_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W56_1;
	pin T25 = IOB_W54_1;
	pin T26 = GND;
	pin T27 = IOB_W58_0;
	pin T28 = IOB_W50_0;
	pin T29 = IOB_W51_1;
	pin T30 = IOB_W52_2;
	pin T31 = IOB_W56_3;
	pin T32 = IOB_W53_1;
	pin T33 = IOB_W54_3;
	pin T34 = VCCO7;
	pin U1 = IOB_E50_3;
	pin U2 = IOB_E50_2;
	pin U3 = IOB_E49_1;
	pin U4 = IOB_E53_1;
	pin U5 = IOB_E54_3;
	pin U6 = IOB_E51_0;
	pin U7 = IOB_E52_1;
	pin U8 = IOB_E50_0;
	pin U9 = IOB_E50_1;
	pin U10 = IOB_E54_0;
	pin U11 = IOB_E56_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W56_0;
	pin U25 = IOB_W54_0;
	pin U26 = IOB_W52_1;
	pin U27 = IOB_W52_0;
	pin U28 = IOB_W50_1;
	pin U29 = IOB_W51_0;
	pin U30 = IOB_W52_3;
	pin U31 = IOB_W49_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W50_2;
	pin U34 = IOB_W50_3;
	pin V1 = IOB_E45_3;
	pin V2 = IOB_E45_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E49_0;
	pin V5 = IOB_E47_3;
	pin V6 = IOB_E48_3;
	pin V7 = IOB_E47_1;
	pin V8 = IOB_E44_2;
	pin V9 = IOB_E44_3;
	pin V10 = IOB_E46_3;
	pin V11 = IOB_E43_0;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W41_1;
	pin V25 = IOB_W43_1;
	pin V26 = IOB_W47_0;
	pin V27 = IOB_W47_1;
	pin V28 = IOB_W45_1;
	pin V29 = IOB_W44_3;
	pin V30 = IOB_W47_3;
	pin V31 = IOB_W49_1;
	pin V32 = IOB_W48_2;
	pin V33 = IOB_W45_2;
	pin V34 = IOB_W45_3;
	pin W1 = VCCO3;
	pin W2 = IOB_E41_3;
	pin W3 = IOB_E45_1;
	pin W4 = IOB_E43_3;
	pin W5 = IOB_E47_2;
	pin W6 = IOB_E48_2;
	pin W7 = IOB_E47_0;
	pin W8 = IOB_E42_3;
	pin W9 = GND;
	pin W10 = IOB_E46_2;
	pin W11 = IOB_E43_1;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W41_0;
	pin W25 = IOB_W43_0;
	pin W26 = GND;
	pin W27 = IOB_W37_1;
	pin W28 = IOB_W45_0;
	pin W29 = IOB_W44_2;
	pin W30 = IOB_W47_2;
	pin W31 = IOB_W46_3;
	pin W32 = IOB_W48_3;
	pin W33 = IOB_W42_2;
	pin W34 = VCCO6;
	pin Y1 = IOB_E41_2;
	pin Y2 = GND;
	pin Y3 = IOB_E45_0;
	pin Y4 = IOB_E43_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E40_3;
	pin Y7 = IOB_E39_1;
	pin Y8 = IOB_E42_2;
	pin Y9 = IOB_E36_2;
	pin Y10 = IOB_E38_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W33_1;
	pin Y26 = IOB_W35_1;
	pin Y27 = IOB_W37_0;
	pin Y28 = IOB_W39_0;
	pin Y29 = IOB_W39_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W46_2;
	pin Y32 = IOB_W43_2;
	pin Y33 = GND;
	pin Y34 = IOB_W42_3;
	pin AA1 = IOB_E37_3;
	pin AA2 = IOB_E35_3;
	pin AA3 = IOB_E41_1;
	pin AA4 = IOB_E39_3;
	pin AA5 = IOB_E37_1;
	pin AA6 = IOB_E40_2;
	pin AA7 = GND;
	pin AA8 = IOB_E39_0;
	pin AA9 = IOB_E36_3;
	pin AA10 = IOB_E38_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W33_0;
	pin AA26 = IOB_W35_0;
	pin AA27 = IOB_W28_3;
	pin AA28 = GND;
	pin AA29 = IOB_W37_3;
	pin AA30 = IOB_W40_2;
	pin AA31 = IOB_W38_3;
	pin AA32 = IOB_W43_3;
	pin AA33 = IOB_W39_3;
	pin AA34 = IOB_W41_3;
	pin AB1 = IOB_E37_2;
	pin AB2 = IOB_E35_2;
	pin AB3 = IOB_E41_0;
	pin AB4 = IOB_E39_2;
	pin AB5 = IOB_E37_0;
	pin AB6 = IOB_E35_1;
	pin AB7 = IOB_E28_3;
	pin AB8 = IOB_E27_0;
	pin AB9 = IOB_E24_3;
	pin AB10 = IOB_E26_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W21_1;
	pin AB26 = IOB_W25_1;
	pin AB27 = IOB_W28_2;
	pin AB28 = IOB_W27_1;
	pin AB29 = IOB_W37_2;
	pin AB30 = IOB_W40_3;
	pin AB31 = IOB_W38_2;
	pin AB32 = IOB_W34_3;
	pin AB33 = IOB_W39_2;
	pin AB34 = IOB_W41_2;
	pin AC1 = IOB_E34_2;
	pin AC2 = IOB_E27_3;
	pin AC3 = IOB_E33_3;
	pin AC4 = IOB_E33_1;
	pin AC5 = GND;
	pin AC6 = IOB_E35_0;
	pin AC7 = IOB_E28_2;
	pin AC8 = IOB_E27_1;
	pin AC9 = IOB_E24_2;
	pin AC10 = IOB_E26_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_0;
	pin AC26 = IOB_W25_0;
	pin AC27 = IOB_W23_1;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W25_3;
	pin AC30 = GND;
	pin AC31 = IOB_W36_2;
	pin AC32 = IOB_W34_2;
	pin AC33 = IOB_W33_3;
	pin AC34 = IOB_W35_3;
	pin AD1 = IOB_E34_3;
	pin AD2 = IOB_E27_2;
	pin AD3 = IOB_E33_2;
	pin AD4 = IOB_E33_0;
	pin AD5 = IOB_E25_3;
	pin AD6 = IOB_E23_1;
	pin AD7 = IOB_E16_3;
	pin AD8 = IOB_E15_0;
	pin AD9 = IOB_E22_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S58_1;
	pin AD17 = IOB_S58_0;
	pin AD18 = IOB_S37_3;
	pin AD19 = IOB_S37_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W15_1;
	pin AD27 = IOB_W23_0;
	pin AD28 = IOB_W14_3;
	pin AD29 = IOB_W25_2;
	pin AD30 = IOB_W24_3;
	pin AD31 = IOB_W36_3;
	pin AD32 = IOB_W22_3;
	pin AD33 = IOB_W33_2;
	pin AD34 = IOB_W35_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E23_3;
	pin AE3 = GND;
	pin AE4 = IOB_E25_1;
	pin AE5 = IOB_E25_2;
	pin AE6 = IOB_E23_0;
	pin AE7 = IOB_E16_2;
	pin AE8 = IOB_E15_1;
	pin AE9 = IOB_E22_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S83_1;
	pin AE13 = IOB_S83_0;
	pin AE14 = IOB_S64_1;
	pin AE15 = IOB_S64_0;
	pin AE16 = IOB_S56_1;
	pin AE17 = IOB_S56_0;
	pin AE18 = IOB_S39_3;
	pin AE19 = IOB_S39_2;
	pin AE20 = IOB_S25_3;
	pin AE21 = IOB_S25_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W15_0;
	pin AE27 = IOB_W13_1;
	pin AE28 = IOB_W14_2;
	pin AE29 = IOB_W12_3;
	pin AE30 = IOB_W24_2;
	pin AE31 = IOB_W22_2;
	pin AE32 = GND;
	pin AE33 = IOB_W27_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E23_2;
	pin AF2 = IOB_E21_3;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E25_0;
	pin AF5 = IOB_E15_3;
	pin AF6 = IOB_E12_3;
	pin AF7 = IOB_E11_1;
	pin AF8 = IOB_E14_3;
	pin AF9 = IOB_E14_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S79_1;
	pin AF13 = IOB_S79_0;
	pin AF14 = IOB_S62_1;
	pin AF15 = IOB_S62_0;
	pin AF16 = GND;
	pin AF17 = IOB_S48_3;
	pin AF18 = IOB_S47_0;
	pin AF19 = GND;
	pin AF20 = IOB_S33_3;
	pin AF21 = IOB_S33_2;
	pin AF22 = IOB_S14_3;
	pin AF23 = IOB_S14_2;
	pin AF24 = IOB_S10_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W9_1;
	pin AF27 = IOB_W13_0;
	pin AF28 = IOB_W11_1;
	pin AF29 = IOB_W12_2;
	pin AF30 = IOB_W11_3;
	pin AF31 = IOB_W15_2;
	pin AF32 = IOB_W16_2;
	pin AF33 = IOB_W26_2;
	pin AF34 = IOB_W27_2;
	pin AG1 = GND;
	pin AG2 = IOB_E21_2;
	pin AG3 = IOB_E21_0;
	pin AG4 = IOB_E13_1;
	pin AG5 = IOB_E15_2;
	pin AG6 = IOB_E12_2;
	pin AG7 = IOB_E11_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S94_1;
	pin AG11 = IOB_S81_1;
	pin AG12 = IOB_S81_0;
	pin AG13 = IOB_S70_1;
	pin AG14 = IOB_S70_0;
	pin AG15 = IOB_S60_1;
	pin AG16 = IOB_S60_0;
	pin AG17 = IOB_S48_2;
	pin AG18 = IOB_S47_1;
	pin AG19 = IOB_S35_3;
	pin AG20 = IOB_S35_2;
	pin AG21 = IOB_S22_3;
	pin AG22 = IOB_S22_2;
	pin AG23 = IOB_S10_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W9_0;
	pin AG27 = GND;
	pin AG28 = IOB_W11_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W11_2;
	pin AG31 = IOB_W15_3;
	pin AG32 = IOB_W16_3;
	pin AG33 = IOB_W26_3;
	pin AG34 = GND;
	pin AH1 = IOB_E13_3;
	pin AH2 = IOB_E9_3;
	pin AH3 = IOB_E11_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E13_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S84_1;
	pin AH10 = IOB_S84_0;
	pin AH11 = IOB_S94_0;
	pin AH12 = IOB_S73_0;
	pin AH13 = IOB_S73_1;
	pin AH14 = GND;
	pin AH15 = IOB_S55_1;
	pin AH16 = IOB_S54_0;
	pin AH17 = IOB_S54_1;
	pin AH18 = IOB_S43_2;
	pin AH19 = IOB_S43_3;
	pin AH20 = IOB_S36_2;
	pin AH21 = GND;
	pin AH22 = IOB_S16_2;
	pin AH23 = IOB_S16_3;
	pin AH24 = IOB_S15_3;
	pin AH25 = IOB_S15_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W10_3;
	pin AH33 = IOB_W21_3;
	pin AH34 = IOB_W23_3;
	pin AJ1 = IOB_E13_2;
	pin AJ2 = IOB_E9_2;
	pin AJ3 = IOB_E11_2;
	pin AJ4 = IOB_E9_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S91_0;
	pin AJ9 = IOB_S85_0;
	pin AJ10 = IOB_S85_1;
	pin AJ11 = IOB_S72_1;
	pin AJ12 = IOB_S72_0;
	pin AJ13 = IOB_S63_1;
	pin AJ14 = IOB_S63_0;
	pin AJ15 = IOB_S55_0;
	pin AJ16 = IOB_S52_0;
	pin AJ17 = IOB_S52_1;
	pin AJ18 = IOB_S44_2;
	pin AJ19 = IOB_S44_3;
	pin AJ20 = IOB_S36_3;
	pin AJ21 = IOB_S32_3;
	pin AJ22 = IOB_S32_2;
	pin AJ23 = IOB_S31_2;
	pin AJ24 = IOB_S31_3;
	pin AJ25 = IOB_S12_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W10_2;
	pin AJ33 = IOB_W21_2;
	pin AJ34 = IOB_W23_2;
	pin AK1 = IOB_E10_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E9_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S93_1;
	pin AK8 = IOB_S93_0;
	pin AK9 = IOB_S91_1;
	pin AK10 = IOB_S78_1;
	pin AK11 = IOB_S78_0;
	pin AK12 = GND;
	pin AK13 = IOB_S57_0;
	pin AK14 = IOB_S57_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S48_1;
	pin AK17 = IOB_S48_0;
	pin AK18 = IOB_S47_3;
	pin AK19 = IOB_S47_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S38_2;
	pin AK22 = IOB_S38_3;
	pin AK23 = GND;
	pin AK24 = IOB_S17_3;
	pin AK25 = IOB_S17_2;
	pin AK26 = IOB_S11_3;
	pin AK27 = IOB_S11_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W9_3;
	pin AK34 = IOB_W13_3;
	pin AL1 = IOB_E10_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S94_2;
	pin AL6 = IOB_S91_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S82_0;
	pin AL9 = IOB_S79_2;
	pin AL10 = IOB_S79_3;
	pin AL11 = IOB_S69_0;
	pin AL12 = IOB_S62_2;
	pin AL13 = IOB_S62_3;
	pin AL14 = IOB_S53_0;
	pin AL15 = IOB_S53_1;
	pin AL16 = IOB_S52_3;
	pin AL17 = IOB_S52_2;
	pin AL18 = IOB_S46_1;
	pin AL19 = IOB_S46_0;
	pin AL20 = IOB_S42_2;
	pin AL21 = IOB_S42_3;
	pin AL22 = IOB_S34_2;
	pin AL23 = IOB_S34_3;
	pin AL24 = IOB_S26_2;
	pin AL25 = IOB_S26_3;
	pin AL26 = IOB_S13_2;
	pin AL27 = IOB_S13_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W9_2;
	pin AL34 = IOB_W13_2;
	pin AM1 = GND;
	pin AM2 = IOB_S85_2;
	pin AM3 = GND;
	pin AM4 = IOB_S94_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S91_2;
	pin AM7 = IOB_S90_0;
	pin AM8 = IOB_S90_1;
	pin AM9 = IOB_S82_1;
	pin AM10 = GND;
	pin AM11 = IOB_S69_1;
	pin AM12 = IOB_S61_0;
	pin AM13 = IOB_S61_1;
	pin AM14 = IOB_S51_0;
	pin AM15 = IOB_S51_1;
	pin AM16 = IOB_S49_3;
	pin AM17 = IOB_S49_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S43_1;
	pin AM20 = IOB_S43_0;
	pin AM21 = IOB_S41_2;
	pin AM22 = IOB_S41_3;
	pin AM23 = IOB_S33_0;
	pin AM24 = IOB_S33_1;
	pin AM25 = GND;
	pin AM26 = IOB_S14_0;
	pin AM27 = IOB_S14_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S10_1;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S85_3;
	pin AN4 = IOB_S83_2;
	pin AN5 = IOB_S83_3;
	pin AN6 = IOB_S80_0;
	pin AN7 = IOB_S80_1;
	pin AN8 = IOB_S70_2;
	pin AN9 = IOB_S65_0;
	pin AN10 = IOB_S65_1;
	pin AN11 = IOB_S64_2;
	pin AN12 = IOB_S64_3;
	pin AN13 = IOB_S59_0;
	pin AN14 = IOB_S59_1;
	pin AN15 = GND;
	pin AN16 = IOB_S56_3;
	pin AN17 = IOB_S54_2;
	pin AN18 = IOB_S41_1;
	pin AN19 = IOB_S40_2;
	pin AN20 = GND;
	pin AN21 = IOB_S37_0;
	pin AN22 = IOB_S37_1;
	pin AN23 = IOB_S31_0;
	pin AN24 = IOB_S31_1;
	pin AN25 = IOB_S30_2;
	pin AN26 = IOB_S30_3;
	pin AN27 = IOB_S25_1;
	pin AN28 = IOB_S22_0;
	pin AN29 = IOB_S22_1;
	pin AN30 = IOB_S12_0;
	pin AN31 = IOB_S12_1;
	pin AN32 = IOB_S10_0;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S81_2;
	pin AP5 = IOB_S81_3;
	pin AP6 = IOB_S73_2;
	pin AP7 = IOB_S73_3;
	pin AP8 = GND;
	pin AP9 = IOB_S70_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S60_2;
	pin AP12 = IOB_S60_3;
	pin AP13 = IOB_S58_2;
	pin AP14 = IOB_S58_3;
	pin AP15 = IOB_S56_2;
	pin AP16 = VCCO4;
	pin AP17 = IOB_S54_3;
	pin AP18 = IOB_S41_0;
	pin AP19 = VCCO5;
	pin AP20 = IOB_S40_3;
	pin AP21 = IOB_S39_0;
	pin AP22 = IOB_S39_1;
	pin AP23 = IOB_S35_0;
	pin AP24 = IOB_S35_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S25_0;
	pin AP27 = GND;
	pin AP28 = IOB_S23_2;
	pin AP29 = IOB_S23_3;
	pin AP30 = IOB_S16_0;
	pin AP31 = IOB_S16_1;
	pin AP32 = GND;
	pin AP33 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W95_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E95_0;
	vref IOB_S4_0;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S23_3;
	vref IOB_S32_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S43_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_S52_3;
	vref IOB_S55_0;
	vref IOB_S59_0;
	vref IOB_S63_0;
	vref IOB_S72_0;
	vref IOB_S80_0;
	vref IOB_S84_0;
	vref IOB_S91_3;
	vref IOB_N4_3;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N23_0;
	vref IOB_N32_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N43_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
	vref IOB_N52_0;
	vref IOB_N55_3;
	vref IOB_N59_3;
	vref IOB_N63_3;
	vref IOB_N72_3;
	vref IOB_N80_3;
	vref IOB_N84_3;
	vref IOB_N91_0;
}

// xc2v6000-ff1517
bond BOND30 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N89_1;
	pin A5 = IOB_N89_0;
	pin A6 = IOB_N83_1;
	pin A7 = IOB_N83_0;
	pin A8 = IOB_N77_1;
	pin A9 = IOB_N77_0;
	pin A10 = IOB_N73_1;
	pin A11 = IOB_N73_0;
	pin A12 = IOB_N68_1;
	pin A13 = IOB_N68_0;
	pin A14 = IOB_N62_1;
	pin A15 = IOB_N62_0;
	pin A16 = IOB_N56_1;
	pin A17 = IOB_N56_0;
	pin A18 = IOB_N52_1;
	pin A19 = IOB_N52_0;
	pin A20 = GND;
	pin A21 = IOB_N46_3;
	pin A22 = IOB_N46_2;
	pin A23 = IOB_N41_3;
	pin A24 = IOB_N41_2;
	pin A25 = IOB_N33_3;
	pin A26 = IOB_N33_2;
	pin A27 = IOB_N29_3;
	pin A28 = IOB_N29_2;
	pin A29 = IOB_N25_3;
	pin A30 = IOB_N25_2;
	pin A31 = IOB_N18_3;
	pin A32 = IOB_N18_2;
	pin A33 = IOB_N12_3;
	pin A34 = IOB_N12_2;
	pin A35 = IOB_N6_3;
	pin A36 = IOB_N6_2;
	pin A37 = GND;
	pin A38 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = IOB_N94_0;
	pin B5 = IOB_N87_1;
	pin B6 = IOB_N87_0;
	pin B7 = IOB_N81_1;
	pin B8 = IOB_N81_0;
	pin B9 = IOB_N75_1;
	pin B10 = IOB_N75_0;
	pin B11 = GND;
	pin B12 = IOB_N69_3;
	pin B13 = IOB_N69_2;
	pin B14 = VCCO1;
	pin B15 = IOB_N64_0;
	pin B16 = IOB_N58_1;
	pin B17 = IOB_N58_0;
	pin B18 = IOB_N54_1;
	pin B19 = IOB_N54_0;
	pin B20 = VCCAUX;
	pin B21 = IOB_N43_3;
	pin B22 = IOB_N43_2;
	pin B23 = IOB_N39_3;
	pin B24 = IOB_N39_2;
	pin B25 = IOB_N35_3;
	pin B26 = VCCO0;
	pin B27 = IOB_N27_3;
	pin B28 = IOB_N27_2;
	pin B29 = GND;
	pin B30 = IOB_N20_3;
	pin B31 = IOB_N20_2;
	pin B32 = IOB_N14_3;
	pin B33 = IOB_N14_2;
	pin B34 = IOB_N8_3;
	pin B35 = IOB_N8_2;
	pin B36 = IOB_N1_3;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = IOB_N94_1;
	pin C5 = IOB_N91_1;
	pin C6 = IOB_N91_0;
	pin C7 = IOB_N85_1;
	pin C8 = IOB_N85_0;
	pin C9 = IOB_N79_1;
	pin C10 = IOB_N79_0;
	pin C11 = IOB_N70_1;
	pin C12 = IOB_N70_0;
	pin C13 = IOB_N66_1;
	pin C14 = IOB_N66_0;
	pin C15 = IOB_N64_1;
	pin C16 = IOB_N60_1;
	pin C17 = IOB_N60_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N49_1;
	pin C20 = IOB_N49_0;
	pin C21 = IOB_N47_1;
	pin C22 = VCCO0;
	pin C23 = IOB_N37_3;
	pin C24 = IOB_N37_2;
	pin C25 = IOB_N35_2;
	pin C26 = IOB_N31_3;
	pin C27 = IOB_N31_2;
	pin C28 = IOB_N22_3;
	pin C29 = IOB_N22_2;
	pin C30 = IOB_N16_3;
	pin C31 = IOB_N16_2;
	pin C32 = IOB_N10_3;
	pin C33 = IOB_N10_2;
	pin C34 = IOB_N4_3;
	pin C35 = IOB_N4_2;
	pin C36 = IOB_N1_2;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = IOB_E94_2;
	pin D2 = IOB_E96_2;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N93_3;
	pin D7 = IOB_N93_2;
	pin D8 = IOB_N85_3;
	pin D9 = IOB_N82_3;
	pin D10 = IOB_N82_2;
	pin D11 = IOB_N76_3;
	pin D12 = IOB_N76_2;
	pin D13 = IOB_N67_3;
	pin D14 = IOB_N67_2;
	pin D15 = IOB_N61_3;
	pin D16 = IOB_N61_2;
	pin D17 = GND;
	pin D18 = IOB_N53_3;
	pin D19 = IOB_N53_2;
	pin D20 = GND;
	pin D21 = IOB_N47_0;
	pin D22 = IOB_N44_0;
	pin D23 = GND;
	pin D24 = IOB_N32_1;
	pin D25 = IOB_N32_0;
	pin D26 = IOB_N26_1;
	pin D27 = IOB_N26_0;
	pin D28 = IOB_N21_1;
	pin D29 = IOB_N21_0;
	pin D30 = IOB_N17_1;
	pin D31 = IOB_N17_0;
	pin D32 = IOB_N5_1;
	pin D33 = IOB_N2_1;
	pin D34 = IOB_N2_0;
	pin D35 = TDI;
	pin D36 = GND;
	pin D37 = VCCAUX;
	pin D38 = IOB_W96_2;
	pin D39 = IOB_W92_2;
	pin E1 = IOB_E94_3;
	pin E2 = IOB_E92_2;
	pin E3 = IOB_E96_3;
	pin E4 = IOB_E95_0;
	pin E5 = GND;
	pin E6 = TDO;
	pin E7 = IOB_N85_2;
	pin E8 = IOB_N90_2;
	pin E9 = IOB_N84_3;
	pin E10 = IOB_N84_2;
	pin E11 = VCCO1;
	pin E12 = IOB_N74_3;
	pin E13 = IOB_N74_2;
	pin E14 = GND;
	pin E15 = IOB_N63_3;
	pin E16 = IOB_N63_2;
	pin E17 = IOB_N56_2;
	pin E18 = IOB_N56_3;
	pin E19 = IOB_N51_3;
	pin E20 = IOB_N51_2;
	pin E21 = IOB_N44_1;
	pin E22 = IOB_N38_1;
	pin E23 = IOB_N38_0;
	pin E24 = IOB_N30_1;
	pin E25 = IOB_N30_0;
	pin E26 = GND;
	pin E27 = IOB_N23_1;
	pin E28 = IOB_N23_0;
	pin E29 = VCCO0;
	pin E30 = IOB_N11_1;
	pin E31 = IOB_N11_0;
	pin E32 = IOB_N7_1;
	pin E33 = IOB_N5_0;
	pin E34 = HSWAP_EN;
	pin E35 = GND;
	pin E36 = IOB_W95_0;
	pin E37 = IOB_W96_3;
	pin E38 = IOB_W90_2;
	pin E39 = IOB_W92_3;
	pin F1 = IOB_E88_2;
	pin F2 = IOB_E92_3;
	pin F3 = IOB_E90_2;
	pin F4 = IOB_E95_1;
	pin F5 = IOB_E93_0;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N90_3;
	pin F9 = IOB_N86_3;
	pin F10 = IOB_N86_2;
	pin F11 = IOB_N78_3;
	pin F12 = IOB_N78_2;
	pin F13 = IOB_N72_3;
	pin F14 = IOB_N72_2;
	pin F15 = IOB_N65_3;
	pin F16 = IOB_N65_2;
	pin F17 = IOB_N57_3;
	pin F18 = IOB_N57_2;
	pin F19 = IOB_N48_3;
	pin F20 = IOB_N48_2;
	pin F21 = IOB_N42_1;
	pin F22 = IOB_N42_0;
	pin F23 = IOB_N36_1;
	pin F24 = IOB_N36_0;
	pin F25 = IOB_N28_1;
	pin F26 = IOB_N28_0;
	pin F27 = IOB_N19_1;
	pin F28 = IOB_N19_0;
	pin F29 = IOB_N13_1;
	pin F30 = IOB_N13_0;
	pin F31 = IOB_N9_1;
	pin F32 = IOB_N7_0;
	pin F33 = DXP;
	pin F34 = GND;
	pin F35 = IOB_W95_1;
	pin F36 = IOB_W94_2;
	pin F37 = IOB_W94_3;
	pin F38 = IOB_W90_3;
	pin F39 = IOB_W86_2;
	pin G1 = IOB_E88_3;
	pin G2 = IOB_E86_2;
	pin G3 = IOB_E90_3;
	pin G4 = IOB_E85_0;
	pin G5 = IOB_E89_0;
	pin G6 = IOB_E93_1;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N88_3;
	pin G10 = IOB_N88_2;
	pin G11 = IOB_N80_3;
	pin G12 = IOB_N80_2;
	pin G13 = VCCO1;
	pin G14 = IOB_N70_2;
	pin G15 = IOB_N70_3;
	pin G16 = IOB_N59_3;
	pin G17 = IOB_N59_2;
	pin G18 = IOB_N55_3;
	pin G19 = IOB_N55_2;
	pin G20 = GND;
	pin G21 = IOB_N40_1;
	pin G22 = IOB_N40_0;
	pin G23 = IOB_N34_1;
	pin G24 = IOB_N34_0;
	pin G25 = IOB_N25_0;
	pin G26 = IOB_N25_1;
	pin G27 = VCCO0;
	pin G28 = IOB_N15_1;
	pin G29 = IOB_N15_0;
	pin G30 = IOB_N4_0;
	pin G31 = IOB_N9_0;
	pin G32 = DXN;
	pin G33 = GND;
	pin G34 = IOB_W93_0;
	pin G35 = IOB_W91_0;
	pin G36 = IOB_W87_0;
	pin G37 = IOB_W88_2;
	pin G38 = IOB_W84_2;
	pin G39 = IOB_W86_3;
	pin H1 = IOB_E80_2;
	pin H2 = IOB_E86_3;
	pin H3 = IOB_E84_2;
	pin H4 = IOB_E85_1;
	pin H5 = IOB_E89_1;
	pin H6 = IOB_E91_1;
	pin H7 = IOB_E91_0;
	pin H8 = GND;
	pin H9 = NC;
	pin H10 = IOB_N94_3;
	pin H11 = IOB_N87_2;
	pin H12 = IOB_N87_3;
	pin H13 = IOB_N77_2;
	pin H14 = IOB_N77_3;
	pin H15 = IOB_N66_2;
	pin H16 = IOB_N66_3;
	pin H17 = GND;
	pin H18 = IOB_N48_0;
	pin H19 = IOB_N48_1;
	pin H20 = IOB_N47_3;
	pin H21 = IOB_N41_0;
	pin H22 = IOB_N41_1;
	pin H23 = GND;
	pin H24 = IOB_N27_0;
	pin H25 = IOB_N27_1;
	pin H26 = IOB_N18_0;
	pin H27 = IOB_N18_1;
	pin H28 = IOB_N8_0;
	pin H29 = IOB_N8_1;
	pin H30 = IOB_N4_1;
	pin H31 = PROG_B;
	pin H32 = GND;
	pin H33 = IOB_W94_1;
	pin H34 = IOB_W93_1;
	pin H35 = IOB_W91_1;
	pin H36 = IOB_W87_1;
	pin H37 = IOB_W88_3;
	pin H38 = IOB_W84_3;
	pin H39 = IOB_W80_2;
	pin J1 = IOB_E80_3;
	pin J2 = IOB_E78_2;
	pin J3 = IOB_E84_3;
	pin J4 = IOB_E79_0;
	pin J5 = IOB_E82_2;
	pin J6 = IOB_E83_0;
	pin J7 = IOB_E87_0;
	pin J8 = IOB_E90_1;
	pin J9 = GND;
	pin J10 = IOB_N94_2;
	pin J11 = IOB_N91_3;
	pin J12 = IOB_N83_2;
	pin J13 = IOB_N83_3;
	pin J14 = IOB_N75_2;
	pin J15 = VCCO1;
	pin J16 = IOB_N62_2;
	pin J17 = IOB_N62_3;
	pin J18 = IOB_N52_2;
	pin J19 = IOB_N52_3;
	pin J20 = IOB_N47_2;
	pin J21 = IOB_N39_0;
	pin J22 = IOB_N39_1;
	pin J23 = IOB_N31_0;
	pin J24 = IOB_N31_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N16_0;
	pin J27 = IOB_N16_1;
	pin J28 = IOB_N6_0;
	pin J29 = IOB_N1_0;
	pin J30 = IOB_N1_1;
	pin J31 = GND;
	pin J32 = IOB_W94_0;
	pin J33 = IOB_W89_0;
	pin J34 = IOB_W85_0;
	pin J35 = IOB_W83_0;
	pin J36 = IOB_W81_0;
	pin J37 = IOB_W82_2;
	pin J38 = IOB_W78_2;
	pin J39 = IOB_W80_3;
	pin K1 = IOB_E74_2;
	pin K2 = IOB_E78_3;
	pin K3 = IOB_E76_2;
	pin K4 = IOB_E79_1;
	pin K5 = IOB_E82_3;
	pin K6 = IOB_E83_1;
	pin K7 = IOB_E87_1;
	pin K8 = IOB_E90_0;
	pin K9 = IOB_E88_1;
	pin K10 = GND;
	pin K11 = IOB_N91_2;
	pin K12 = IOB_N89_2;
	pin K13 = IOB_N89_3;
	pin K14 = IOB_N79_3;
	pin K15 = IOB_N75_3;
	pin K16 = IOB_N64_2;
	pin K17 = IOB_N64_3;
	pin K18 = IOB_N54_2;
	pin K19 = IOB_N54_3;
	pin K20 = GND;
	pin K21 = IOB_N37_0;
	pin K22 = IOB_N37_1;
	pin K23 = IOB_N29_0;
	pin K24 = IOB_N29_1;
	pin K25 = IOB_N22_1;
	pin K26 = IOB_N12_0;
	pin K27 = IOB_N12_1;
	pin K28 = IOB_N6_1;
	pin K29 = IOB_W92_1;
	pin K30 = GND;
	pin K31 = IOB_W86_1;
	pin K32 = IOB_W86_0;
	pin K33 = IOB_W89_1;
	pin K34 = IOB_W85_1;
	pin K35 = IOB_W83_1;
	pin K36 = IOB_W81_1;
	pin K37 = IOB_W82_3;
	pin K38 = IOB_W78_3;
	pin K39 = IOB_W76_2;
	pin L1 = IOB_E74_3;
	pin L2 = GND;
	pin L3 = IOB_E76_3;
	pin L4 = IOB_E75_0;
	pin L5 = VCCO2;
	pin L6 = IOB_E77_0;
	pin L7 = IOB_E81_0;
	pin L8 = IOB_E80_1;
	pin L9 = IOB_E86_1;
	pin L10 = IOB_E88_0;
	pin L11 = GND;
	pin L12 = IOB_E94_1;
	pin L13 = IOB_E96_1;
	pin L14 = IOB_N79_2;
	pin L15 = IOB_N73_2;
	pin L16 = IOB_N73_3;
	pin L17 = VCCO1;
	pin L18 = IOB_N58_2;
	pin L19 = IOB_N58_3;
	pin L20 = IOB_N43_1;
	pin L21 = IOB_N35_0;
	pin L22 = IOB_N35_1;
	pin L23 = VCCO0;
	pin L24 = IOB_N22_0;
	pin L25 = IOB_N14_0;
	pin L26 = IOB_N14_1;
	pin L27 = IOB_W96_1;
	pin L28 = IOB_W90_1;
	pin L29 = GND;
	pin L30 = IOB_W92_0;
	pin L31 = IOB_W84_1;
	pin L32 = IOB_W80_1;
	pin L33 = IOB_W79_0;
	pin L34 = IOB_W77_0;
	pin L35 = VCCO7;
	pin L36 = IOB_W75_0;
	pin L37 = IOB_W72_2;
	pin L38 = GND;
	pin L39 = IOB_W76_3;
	pin M1 = IOB_E68_2;
	pin M2 = IOB_E70_2;
	pin M3 = IOB_E72_2;
	pin M4 = IOB_E75_1;
	pin M5 = IOB_E73_0;
	pin M6 = IOB_E77_1;
	pin M7 = IOB_E81_1;
	pin M8 = IOB_E80_0;
	pin M9 = IOB_E86_0;
	pin M10 = IOB_E84_1;
	pin M11 = IOB_E94_0;
	pin M12 = IOB_E92_1;
	pin M13 = IOB_E96_0;
	pin M14 = IOB_N81_2;
	pin M15 = IOB_N81_3;
	pin M16 = IOB_N68_2;
	pin M17 = IOB_N68_3;
	pin M18 = IOB_N60_2;
	pin M19 = IOB_N60_3;
	pin M20 = IOB_N43_0;
	pin M21 = IOB_N33_0;
	pin M22 = IOB_N33_1;
	pin M23 = IOB_N20_0;
	pin M24 = IOB_N20_1;
	pin M25 = IOB_N10_0;
	pin M26 = IOB_N10_1;
	pin M27 = IOB_W96_0;
	pin M28 = IOB_W88_1;
	pin M29 = IOB_W90_0;
	pin M30 = IOB_W82_1;
	pin M31 = IOB_W84_0;
	pin M32 = IOB_W80_0;
	pin M33 = IOB_W79_1;
	pin M34 = IOB_W77_1;
	pin M35 = IOB_W74_2;
	pin M36 = IOB_W75_1;
	pin M37 = IOB_W72_3;
	pin M38 = IOB_W70_2;
	pin M39 = IOB_W68_2;
	pin N1 = IOB_E68_3;
	pin N2 = IOB_E70_3;
	pin N3 = IOB_E72_3;
	pin N4 = IOB_E65_0;
	pin N5 = IOB_E73_1;
	pin N6 = IOB_E69_0;
	pin N7 = VCCO2;
	pin N8 = IOB_E72_1;
	pin N9 = IOB_E76_1;
	pin N10 = IOB_E84_0;
	pin N11 = IOB_E82_1;
	pin N12 = IOB_E92_0;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = VCCO1;
	pin N18 = VCCO1;
	pin N19 = VCCO1;
	pin N20 = VCCINT;
	pin N21 = VCCO0;
	pin N22 = VCCO0;
	pin N23 = VCCO0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = IOB_W88_0;
	pin N29 = IOB_W78_1;
	pin N30 = IOB_W82_0;
	pin N31 = IOB_W74_1;
	pin N32 = IOB_W72_1;
	pin N33 = VCCO7;
	pin N34 = IOB_W73_0;
	pin N35 = IOB_W74_3;
	pin N36 = IOB_W69_0;
	pin N37 = IOB_W66_2;
	pin N38 = IOB_W70_3;
	pin N39 = IOB_W68_3;
	pin P1 = IOB_E62_2;
	pin P2 = VCCO2;
	pin P3 = IOB_E66_2;
	pin P4 = IOB_E65_1;
	pin P5 = GND;
	pin P6 = IOB_E69_1;
	pin P7 = IOB_E67_0;
	pin P8 = IOB_E72_0;
	pin P9 = IOB_E76_0;
	pin P10 = IOB_E74_1;
	pin P11 = IOB_E82_0;
	pin P12 = IOB_E78_1;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCINT;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W76_1;
	pin P29 = IOB_W78_0;
	pin P30 = IOB_W70_1;
	pin P31 = IOB_W74_0;
	pin P32 = IOB_W72_0;
	pin P33 = IOB_W71_0;
	pin P34 = IOB_W73_1;
	pin P35 = GND;
	pin P36 = IOB_W69_1;
	pin P37 = IOB_W66_3;
	pin P38 = VCCO7;
	pin P39 = IOB_W64_2;
	pin R1 = IOB_E62_3;
	pin R2 = IOB_E60_2;
	pin R3 = IOB_E66_3;
	pin R4 = IOB_E61_0;
	pin R5 = IOB_E63_0;
	pin R6 = IOB_E64_2;
	pin R7 = IOB_E67_1;
	pin R8 = IOB_E68_1;
	pin R9 = VCCO2;
	pin R10 = IOB_E74_0;
	pin R11 = IOB_E71_0;
	pin R12 = IOB_E78_0;
	pin R13 = VCCO2;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = VCCO7;
	pin R28 = IOB_W76_0;
	pin R29 = IOB_W68_1;
	pin R30 = IOB_W70_0;
	pin R31 = VCCO7;
	pin R32 = IOB_W64_1;
	pin R33 = IOB_W71_1;
	pin R34 = IOB_W67_0;
	pin R35 = IOB_W65_0;
	pin R36 = IOB_W63_0;
	pin R37 = IOB_W62_2;
	pin R38 = IOB_W60_2;
	pin R39 = IOB_W64_3;
	pin T1 = IOB_E56_2;
	pin T2 = IOB_E60_3;
	pin T3 = IOB_E58_2;
	pin T4 = IOB_E61_1;
	pin T5 = IOB_E63_1;
	pin T6 = IOB_E64_3;
	pin T7 = IOB_E59_0;
	pin T8 = IOB_E68_0;
	pin T9 = IOB_E64_1;
	pin T10 = IOB_E66_1;
	pin T11 = IOB_E71_1;
	pin T12 = IOB_E70_1;
	pin T13 = VCCO2;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = VCCO7;
	pin T28 = IOB_W66_1;
	pin T29 = IOB_W68_0;
	pin T30 = IOB_W62_1;
	pin T31 = IOB_W60_1;
	pin T32 = IOB_W64_0;
	pin T33 = IOB_W61_0;
	pin T34 = IOB_W67_1;
	pin T35 = IOB_W65_1;
	pin T36 = IOB_W63_1;
	pin T37 = IOB_W62_3;
	pin T38 = IOB_W60_3;
	pin T39 = IOB_W56_2;
	pin U1 = IOB_E56_3;
	pin U2 = IOB_E54_2;
	pin U3 = IOB_E58_3;
	pin U4 = GND;
	pin U5 = IOB_E55_0;
	pin U6 = IOB_E57_0;
	pin U7 = IOB_E59_1;
	pin U8 = GND;
	pin U9 = IOB_E64_0;
	pin U10 = IOB_E66_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E70_0;
	pin U13 = VCCO2;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = VCCO7;
	pin U28 = IOB_W66_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W62_0;
	pin U31 = IOB_W60_0;
	pin U32 = GND;
	pin U33 = IOB_W61_1;
	pin U34 = IOB_W59_0;
	pin U35 = IOB_W57_0;
	pin U36 = GND;
	pin U37 = IOB_W58_2;
	pin U38 = IOB_W58_3;
	pin U39 = IOB_W56_3;
	pin V1 = IOB_E52_2;
	pin V2 = IOB_E54_3;
	pin V3 = VCCO2;
	pin V4 = IOB_E51_0;
	pin V5 = IOB_E55_1;
	pin V6 = IOB_E57_1;
	pin V7 = IOB_E53_0;
	pin V8 = IOB_E54_1;
	pin V9 = IOB_E56_1;
	pin V10 = IOB_E58_1;
	pin V11 = IOB_E60_1;
	pin V12 = IOB_E62_1;
	pin V13 = VCCO2;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = VCCO7;
	pin V28 = IOB_W58_1;
	pin V29 = IOB_W56_1;
	pin V30 = IOB_W54_1;
	pin V31 = IOB_W52_1;
	pin V32 = IOB_W50_1;
	pin V33 = IOB_W55_0;
	pin V34 = IOB_W59_1;
	pin V35 = IOB_W57_1;
	pin V36 = IOB_W53_0;
	pin V37 = VCCO7;
	pin V38 = IOB_W54_2;
	pin V39 = IOB_W52_2;
	pin W1 = IOB_E52_3;
	pin W2 = IOB_E50_3;
	pin W3 = IOB_E50_2;
	pin W4 = IOB_E51_1;
	pin W5 = IOB_E49_1;
	pin W6 = IOB_E49_0;
	pin W7 = IOB_E53_1;
	pin W8 = IOB_E54_0;
	pin W9 = IOB_E56_0;
	pin W10 = IOB_E58_0;
	pin W11 = IOB_E60_0;
	pin W12 = IOB_E62_0;
	pin W13 = VCCO2;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = VCCO7;
	pin W28 = IOB_W58_0;
	pin W29 = IOB_W56_0;
	pin W30 = IOB_W54_0;
	pin W31 = IOB_W52_0;
	pin W32 = IOB_W50_0;
	pin W33 = IOB_W55_1;
	pin W34 = IOB_W49_0;
	pin W35 = IOB_W51_0;
	pin W36 = IOB_W53_1;
	pin W37 = IOB_W50_2;
	pin W38 = IOB_W54_3;
	pin W39 = IOB_W52_3;
	pin Y1 = GND;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E47_3;
	pin Y4 = GND;
	pin Y5 = IOB_E45_1;
	pin Y6 = IOB_E47_1;
	pin Y7 = GND;
	pin Y8 = IOB_E50_1;
	pin Y9 = IOB_E50_0;
	pin Y10 = GND;
	pin Y11 = IOB_E52_1;
	pin Y12 = IOB_E52_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCINT;
	pin Y27 = VCCINT;
	pin Y28 = IOB_W45_0;
	pin Y29 = IOB_W45_1;
	pin Y30 = GND;
	pin Y31 = IOB_W47_0;
	pin Y32 = IOB_W47_1;
	pin Y33 = GND;
	pin Y34 = IOB_W49_1;
	pin Y35 = IOB_W51_1;
	pin Y36 = GND;
	pin Y37 = IOB_W50_3;
	pin Y38 = VCCAUX;
	pin Y39 = GND;
	pin AA1 = IOB_E45_3;
	pin AA2 = IOB_E43_3;
	pin AA3 = IOB_E47_2;
	pin AA4 = IOB_E43_1;
	pin AA5 = IOB_E45_0;
	pin AA6 = IOB_E47_0;
	pin AA7 = IOB_E41_1;
	pin AA8 = IOB_E48_2;
	pin AA9 = IOB_E46_2;
	pin AA10 = IOB_E44_2;
	pin AA11 = IOB_E42_2;
	pin AA12 = IOB_E40_2;
	pin AA13 = VCCO3;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = VCCO6;
	pin AA28 = IOB_W35_1;
	pin AA29 = IOB_W37_1;
	pin AA30 = IOB_W39_1;
	pin AA31 = IOB_W41_1;
	pin AA32 = IOB_W43_1;
	pin AA33 = IOB_W44_2;
	pin AA34 = IOB_W48_3;
	pin AA35 = IOB_W48_2;
	pin AA36 = IOB_W46_2;
	pin AA37 = IOB_W47_2;
	pin AA38 = IOB_W47_3;
	pin AA39 = IOB_W45_3;
	pin AB1 = IOB_E45_2;
	pin AB2 = IOB_E43_2;
	pin AB3 = VCCO3;
	pin AB4 = IOB_E43_0;
	pin AB5 = IOB_E39_1;
	pin AB6 = IOB_E37_1;
	pin AB7 = IOB_E41_0;
	pin AB8 = IOB_E48_3;
	pin AB9 = IOB_E46_3;
	pin AB10 = IOB_E44_3;
	pin AB11 = IOB_E42_3;
	pin AB12 = IOB_E40_3;
	pin AB13 = VCCO3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = VCCO6;
	pin AB28 = IOB_W35_0;
	pin AB29 = IOB_W37_0;
	pin AB30 = IOB_W39_0;
	pin AB31 = IOB_W41_0;
	pin AB32 = IOB_W43_0;
	pin AB33 = IOB_W44_3;
	pin AB34 = IOB_W40_2;
	pin AB35 = IOB_W42_2;
	pin AB36 = IOB_W46_3;
	pin AB37 = VCCO6;
	pin AB38 = IOB_W43_3;
	pin AB39 = IOB_W45_2;
	pin AC1 = IOB_E41_3;
	pin AC2 = IOB_E39_3;
	pin AC3 = IOB_E39_2;
	pin AC4 = GND;
	pin AC5 = IOB_E39_0;
	pin AC6 = IOB_E37_0;
	pin AC7 = IOB_E35_1;
	pin AC8 = GND;
	pin AC9 = IOB_E38_2;
	pin AC10 = IOB_E36_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E32_2;
	pin AC13 = VCCO3;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = VCCO6;
	pin AC28 = IOB_W27_1;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W31_1;
	pin AC31 = IOB_W33_1;
	pin AC32 = GND;
	pin AC33 = IOB_W38_2;
	pin AC34 = IOB_W40_3;
	pin AC35 = IOB_W42_3;
	pin AC36 = GND;
	pin AC37 = IOB_W39_3;
	pin AC38 = IOB_W43_2;
	pin AC39 = IOB_W41_3;
	pin AD1 = IOB_E41_2;
	pin AD2 = IOB_E37_3;
	pin AD3 = IOB_E35_3;
	pin AD4 = IOB_E33_1;
	pin AD5 = IOB_E31_1;
	pin AD6 = IOB_E29_1;
	pin AD7 = IOB_E35_0;
	pin AD8 = IOB_E34_2;
	pin AD9 = IOB_E38_3;
	pin AD10 = IOB_E36_3;
	pin AD11 = IOB_E30_2;
	pin AD12 = IOB_E32_3;
	pin AD13 = VCCO3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W27_0;
	pin AD29 = IOB_W26_2;
	pin AD30 = IOB_W31_0;
	pin AD31 = IOB_W33_0;
	pin AD32 = IOB_W29_1;
	pin AD33 = IOB_W38_3;
	pin AD34 = IOB_W33_3;
	pin AD35 = IOB_W34_2;
	pin AD36 = IOB_W36_2;
	pin AD37 = IOB_W39_2;
	pin AD38 = IOB_W37_3;
	pin AD39 = IOB_W41_2;
	pin AE1 = IOB_E33_3;
	pin AE2 = IOB_E37_2;
	pin AE3 = IOB_E35_2;
	pin AE4 = IOB_E33_0;
	pin AE5 = IOB_E31_0;
	pin AE6 = IOB_E29_0;
	pin AE7 = IOB_E25_1;
	pin AE8 = IOB_E34_3;
	pin AE9 = VCCO3;
	pin AE10 = IOB_E28_2;
	pin AE11 = IOB_E30_3;
	pin AE12 = IOB_E22_2;
	pin AE13 = VCCO3;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = VCCO6;
	pin AE28 = IOB_W19_1;
	pin AE29 = IOB_W26_3;
	pin AE30 = IOB_W23_1;
	pin AE31 = VCCO6;
	pin AE32 = IOB_W29_0;
	pin AE33 = IOB_W30_2;
	pin AE34 = IOB_W33_2;
	pin AE35 = IOB_W34_3;
	pin AE36 = IOB_W36_3;
	pin AE37 = IOB_W31_3;
	pin AE38 = IOB_W37_2;
	pin AE39 = IOB_W35_3;
	pin AF1 = IOB_E33_2;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E31_3;
	pin AF4 = IOB_E27_1;
	pin AF5 = GND;
	pin AF6 = IOB_E23_3;
	pin AF7 = IOB_E25_0;
	pin AF8 = IOB_E26_2;
	pin AF9 = IOB_E24_2;
	pin AF10 = IOB_E28_3;
	pin AF11 = IOB_E20_2;
	pin AF12 = IOB_E22_3;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = VCCINT;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = IOB_W19_0;
	pin AF29 = IOB_W15_1;
	pin AF30 = IOB_W23_0;
	pin AF31 = IOB_W21_1;
	pin AF32 = IOB_W25_1;
	pin AF33 = IOB_W30_3;
	pin AF34 = IOB_W28_2;
	pin AF35 = GND;
	pin AF36 = IOB_W32_2;
	pin AF37 = IOB_W31_2;
	pin AF38 = VCCO6;
	pin AF39 = IOB_W35_2;
	pin AG1 = IOB_E29_3;
	pin AG2 = IOB_E27_3;
	pin AG3 = IOB_E31_2;
	pin AG4 = IOB_E27_0;
	pin AG5 = IOB_E23_1;
	pin AG6 = IOB_E23_2;
	pin AG7 = VCCO3;
	pin AG8 = IOB_E26_3;
	pin AG9 = IOB_E24_3;
	pin AG10 = IOB_E16_2;
	pin AG11 = IOB_E20_3;
	pin AG12 = IOB_E10_2;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = VCCO4;
	pin AG18 = VCCO4;
	pin AG19 = VCCO4;
	pin AG20 = VCCINT;
	pin AG21 = VCCO5;
	pin AG22 = VCCO5;
	pin AG23 = VCCO5;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = IOB_W5_1;
	pin AG29 = IOB_W15_0;
	pin AG30 = IOB_W13_1;
	pin AG31 = IOB_W21_0;
	pin AG32 = IOB_W25_0;
	pin AG33 = VCCO6;
	pin AG34 = IOB_W28_3;
	pin AG35 = IOB_W24_2;
	pin AG36 = IOB_W32_3;
	pin AG37 = IOB_W25_3;
	pin AG38 = IOB_W27_3;
	pin AG39 = IOB_W29_3;
	pin AH1 = IOB_E29_2;
	pin AH2 = IOB_E27_2;
	pin AH3 = IOB_E25_3;
	pin AH4 = IOB_E21_1;
	pin AH5 = IOB_E23_0;
	pin AH6 = IOB_E19_1;
	pin AH7 = IOB_E17_1;
	pin AH8 = IOB_E18_2;
	pin AH9 = IOB_E14_2;
	pin AH10 = IOB_E16_3;
	pin AH11 = IOB_E8_2;
	pin AH12 = IOB_E10_3;
	pin AH13 = IOB_E2_2;
	pin AH14 = IOB_S85_1;
	pin AH15 = IOB_S85_0;
	pin AH16 = IOB_S75_1;
	pin AH17 = IOB_S75_0;
	pin AH18 = IOB_S62_1;
	pin AH19 = IOB_S62_0;
	pin AH20 = IOB_S52_1;
	pin AH21 = IOB_S35_3;
	pin AH22 = IOB_S35_2;
	pin AH23 = IOB_S27_3;
	pin AH24 = IOB_S27_2;
	pin AH25 = IOB_S14_3;
	pin AH26 = IOB_S14_2;
	pin AH27 = IOB_W1_1;
	pin AH28 = IOB_W5_0;
	pin AH29 = IOB_W3_1;
	pin AH30 = IOB_W13_0;
	pin AH31 = IOB_W11_1;
	pin AH32 = IOB_W17_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W20_2;
	pin AH35 = IOB_W24_3;
	pin AH36 = IOB_W22_2;
	pin AH37 = IOB_W25_2;
	pin AH38 = IOB_W27_2;
	pin AH39 = IOB_W29_2;
	pin AJ1 = IOB_E21_3;
	pin AJ2 = GND;
	pin AJ3 = IOB_E25_2;
	pin AJ4 = IOB_E21_0;
	pin AJ5 = VCCO3;
	pin AJ6 = IOB_E19_0;
	pin AJ7 = IOB_E17_0;
	pin AJ8 = IOB_E18_3;
	pin AJ9 = IOB_E14_3;
	pin AJ10 = IOB_E6_2;
	pin AJ11 = GND;
	pin AJ12 = IOB_E8_3;
	pin AJ13 = IOB_E2_3;
	pin AJ14 = IOB_S81_1;
	pin AJ15 = IOB_S81_0;
	pin AJ16 = IOB_S73_0;
	pin AJ17 = VCCO4;
	pin AJ18 = IOB_S60_1;
	pin AJ19 = IOB_S60_0;
	pin AJ20 = IOB_S52_0;
	pin AJ21 = IOB_S37_3;
	pin AJ22 = IOB_S37_2;
	pin AJ23 = VCCO5;
	pin AJ24 = IOB_S22_3;
	pin AJ25 = IOB_S22_2;
	pin AJ26 = IOB_S18_2;
	pin AJ27 = IOB_W1_0;
	pin AJ28 = IOB_W3_0;
	pin AJ29 = GND;
	pin AJ30 = IOB_W9_1;
	pin AJ31 = IOB_W11_0;
	pin AJ32 = IOB_W17_0;
	pin AJ33 = IOB_W16_3;
	pin AJ34 = IOB_W20_3;
	pin AJ35 = VCCO6;
	pin AJ36 = IOB_W22_3;
	pin AJ37 = IOB_W21_3;
	pin AJ38 = GND;
	pin AJ39 = IOB_W23_3;
	pin AK1 = IOB_E21_2;
	pin AK2 = IOB_E19_3;
	pin AK3 = IOB_E15_3;
	pin AK4 = IOB_E15_1;
	pin AK5 = IOB_E13_1;
	pin AK6 = IOB_E11_1;
	pin AK7 = IOB_E7_1;
	pin AK8 = IOB_E12_2;
	pin AK9 = IOB_E12_3;
	pin AK10 = GND;
	pin AK11 = IOB_E6_3;
	pin AK12 = IOB_S89_1;
	pin AK13 = IOB_S83_1;
	pin AK14 = IOB_S83_0;
	pin AK15 = IOB_S73_1;
	pin AK16 = IOB_S66_1;
	pin AK17 = IOB_S66_0;
	pin AK18 = IOB_S58_1;
	pin AK19 = IOB_S58_0;
	pin AK20 = GND;
	pin AK21 = IOB_S39_3;
	pin AK22 = IOB_S39_2;
	pin AK23 = IOB_S31_3;
	pin AK24 = IOB_S31_2;
	pin AK25 = IOB_S20_3;
	pin AK26 = IOB_S18_3;
	pin AK27 = IOB_S8_3;
	pin AK28 = IOB_S8_2;
	pin AK29 = IOB_S6_2;
	pin AK30 = GND;
	pin AK31 = IOB_W9_0;
	pin AK32 = IOB_W7_1;
	pin AK33 = IOB_W10_2;
	pin AK34 = IOB_W14_2;
	pin AK35 = IOB_W15_3;
	pin AK36 = IOB_W18_2;
	pin AK37 = IOB_W21_2;
	pin AK38 = IOB_W19_3;
	pin AK39 = IOB_W23_2;
	pin AL1 = IOB_E17_3;
	pin AL2 = IOB_E19_2;
	pin AL3 = IOB_E15_2;
	pin AL4 = IOB_E15_0;
	pin AL5 = IOB_E13_0;
	pin AL6 = IOB_E11_0;
	pin AL7 = IOB_E7_0;
	pin AL8 = IOB_E4_2;
	pin AL9 = GND;
	pin AL10 = IOB_S91_1;
	pin AL11 = IOB_S91_0;
	pin AL12 = IOB_S89_0;
	pin AL13 = IOB_S79_1;
	pin AL14 = IOB_S79_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S64_1;
	pin AL17 = IOB_S64_0;
	pin AL18 = IOB_S56_1;
	pin AL19 = IOB_S56_0;
	pin AL20 = IOB_S48_3;
	pin AL21 = IOB_S41_3;
	pin AL22 = IOB_S41_2;
	pin AL23 = IOB_S32_2;
	pin AL24 = IOB_S32_3;
	pin AL25 = VCCO5;
	pin AL26 = IOB_S20_2;
	pin AL27 = IOB_S12_3;
	pin AL28 = IOB_S12_2;
	pin AL29 = IOB_S6_3;
	pin AL30 = IOB_S4_2;
	pin AL31 = GND;
	pin AL32 = IOB_W7_0;
	pin AL33 = IOB_W10_3;
	pin AL34 = IOB_W14_3;
	pin AL35 = IOB_W15_2;
	pin AL36 = IOB_W18_3;
	pin AL37 = IOB_W13_3;
	pin AL38 = IOB_W19_2;
	pin AL39 = IOB_W17_3;
	pin AM1 = IOB_E17_2;
	pin AM2 = IOB_E13_3;
	pin AM3 = IOB_E9_3;
	pin AM4 = IOB_E9_1;
	pin AM5 = IOB_E5_1;
	pin AM6 = IOB_E3_1;
	pin AM7 = IOB_E4_3;
	pin AM8 = GND;
	pin AM9 = IOB_S94_1;
	pin AM10 = IOB_S94_0;
	pin AM11 = IOB_S87_1;
	pin AM12 = IOB_S87_0;
	pin AM13 = IOB_S77_1;
	pin AM14 = IOB_S77_0;
	pin AM15 = IOB_S68_1;
	pin AM16 = IOB_S68_0;
	pin AM17 = GND;
	pin AM18 = IOB_S54_1;
	pin AM19 = IOB_S54_0;
	pin AM20 = IOB_S48_2;
	pin AM21 = IOB_S43_3;
	pin AM22 = IOB_S43_2;
	pin AM23 = GND;
	pin AM24 = IOB_S29_3;
	pin AM25 = IOB_S29_2;
	pin AM26 = IOB_S17_2;
	pin AM27 = IOB_S17_3;
	pin AM28 = IOB_S10_3;
	pin AM29 = IOB_S10_2;
	pin AM30 = IOB_S4_3;
	pin AM31 = IOB_S1_2;
	pin AM32 = GND;
	pin AM33 = IOB_W6_3;
	pin AM34 = IOB_W6_2;
	pin AM35 = IOB_W8_2;
	pin AM36 = IOB_W12_2;
	pin AM37 = IOB_W13_2;
	pin AM38 = IOB_W11_3;
	pin AM39 = IOB_W17_2;
	pin AN1 = IOB_E11_3;
	pin AN2 = IOB_E13_2;
	pin AN3 = IOB_E9_2;
	pin AN4 = IOB_E9_0;
	pin AN5 = IOB_E5_0;
	pin AN6 = IOB_E3_0;
	pin AN7 = GND;
	pin AN8 = PWRDWN_B;
	pin AN9 = IOB_S86_0;
	pin AN10 = IOB_S86_1;
	pin AN11 = IOB_S78_0;
	pin AN12 = IOB_S78_1;
	pin AN13 = VCCO4;
	pin AN14 = IOB_S70_2;
	pin AN15 = IOB_S70_3;
	pin AN16 = IOB_S61_0;
	pin AN17 = IOB_S61_1;
	pin AN18 = IOB_S55_0;
	pin AN19 = IOB_S55_1;
	pin AN20 = GND;
	pin AN21 = IOB_S47_1;
	pin AN22 = IOB_S47_0;
	pin AN23 = IOB_S33_3;
	pin AN24 = IOB_S33_2;
	pin AN25 = IOB_S25_3;
	pin AN26 = IOB_S25_2;
	pin AN27 = VCCO5;
	pin AN28 = IOB_S16_3;
	pin AN29 = IOB_S16_2;
	pin AN30 = IOB_S11_3;
	pin AN31 = IOB_S1_3;
	pin AN32 = M0;
	pin AN33 = GND;
	pin AN34 = IOB_W4_2;
	pin AN35 = IOB_W8_3;
	pin AN36 = IOB_W12_3;
	pin AN37 = IOB_W7_3;
	pin AN38 = IOB_W11_2;
	pin AN39 = IOB_W9_3;
	pin AP1 = IOB_E11_2;
	pin AP2 = IOB_E7_3;
	pin AP3 = IOB_E3_3;
	pin AP4 = IOB_E3_2;
	pin AP5 = IOB_E1_1;
	pin AP6 = GND;
	pin AP7 = DONE;
	pin AP8 = IOB_S88_0;
	pin AP9 = IOB_S88_1;
	pin AP10 = IOB_S80_0;
	pin AP11 = IOB_S80_1;
	pin AP12 = IOB_S74_0;
	pin AP13 = IOB_S74_1;
	pin AP14 = IOB_S67_0;
	pin AP15 = IOB_S67_1;
	pin AP16 = IOB_S59_0;
	pin AP17 = IOB_S59_1;
	pin AP18 = IOB_S53_0;
	pin AP19 = IOB_S53_1;
	pin AP20 = IOB_S47_2;
	pin AP21 = IOB_S47_3;
	pin AP22 = IOB_S38_2;
	pin AP23 = IOB_S38_3;
	pin AP24 = IOB_S30_2;
	pin AP25 = IOB_S30_3;
	pin AP26 = IOB_S26_2;
	pin AP27 = IOB_S26_3;
	pin AP28 = IOB_S19_2;
	pin AP29 = IOB_S19_3;
	pin AP30 = IOB_S11_2;
	pin AP31 = IOB_S7_2;
	pin AP32 = IOB_S7_3;
	pin AP33 = M1;
	pin AP34 = GND;
	pin AP35 = IOB_W4_3;
	pin AP36 = IOB_W2_2;
	pin AP37 = IOB_W7_2;
	pin AP38 = IOB_W5_3;
	pin AP39 = IOB_W9_2;
	pin AR1 = IOB_E5_3;
	pin AR2 = IOB_E7_2;
	pin AR3 = IOB_E1_3;
	pin AR4 = IOB_E1_0;
	pin AR5 = GND;
	pin AR6 = IOB_S93_0;
	pin AR7 = IOB_S90_0;
	pin AR8 = IOB_S90_1;
	pin AR9 = IOB_S82_0;
	pin AR10 = IOB_S82_1;
	pin AR11 = VCCO4;
	pin AR12 = IOB_S70_1;
	pin AR13 = IOB_S70_0;
	pin AR14 = GND;
	pin AR15 = IOB_S65_0;
	pin AR16 = IOB_S65_1;
	pin AR17 = IOB_S57_0;
	pin AR18 = IOB_S57_1;
	pin AR19 = IOB_S51_1;
	pin AR20 = IOB_S44_2;
	pin AR21 = IOB_S44_3;
	pin AR22 = IOB_S40_2;
	pin AR23 = IOB_S40_3;
	pin AR24 = IOB_S34_2;
	pin AR25 = IOB_S34_3;
	pin AR26 = GND;
	pin AR27 = IOB_S23_2;
	pin AR28 = IOB_S23_3;
	pin AR29 = VCCO5;
	pin AR30 = IOB_S13_2;
	pin AR31 = IOB_S13_3;
	pin AR32 = IOB_S5_2;
	pin AR33 = IOB_S5_3;
	pin AR34 = IOB_S2_3;
	pin AR35 = GND;
	pin AR36 = IOB_W2_3;
	pin AR37 = IOB_W1_3;
	pin AR38 = IOB_W5_2;
	pin AR39 = IOB_W3_3;
	pin AT1 = IOB_E5_2;
	pin AT2 = IOB_E1_2;
	pin AT3 = VCCAUX;
	pin AT4 = GND;
	pin AT5 = CCLK;
	pin AT6 = IOB_S93_1;
	pin AT7 = IOB_S84_0;
	pin AT8 = IOB_S84_1;
	pin AT9 = IOB_S76_0;
	pin AT10 = IOB_S76_1;
	pin AT11 = IOB_S72_0;
	pin AT12 = IOB_S72_1;
	pin AT13 = IOB_S69_0;
	pin AT14 = IOB_S69_1;
	pin AT15 = IOB_S63_0;
	pin AT16 = IOB_S63_1;
	pin AT17 = GND;
	pin AT18 = IOB_S51_0;
	pin AT19 = IOB_S48_0;
	pin AT20 = GND;
	pin AT21 = IOB_S42_2;
	pin AT22 = IOB_S42_3;
	pin AT23 = GND;
	pin AT24 = IOB_S36_2;
	pin AT25 = IOB_S36_3;
	pin AT26 = IOB_S28_2;
	pin AT27 = IOB_S28_3;
	pin AT28 = IOB_S21_2;
	pin AT29 = IOB_S21_3;
	pin AT30 = IOB_S15_2;
	pin AT31 = IOB_S15_3;
	pin AT32 = IOB_S9_2;
	pin AT33 = IOB_S9_3;
	pin AT34 = IOB_S2_2;
	pin AT35 = M2;
	pin AT36 = GND;
	pin AT37 = VCCAUX;
	pin AT38 = IOB_W1_2;
	pin AT39 = IOB_W3_2;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = IOB_S94_2;
	pin AU5 = IOB_S91_2;
	pin AU6 = IOB_S91_3;
	pin AU7 = IOB_S85_2;
	pin AU8 = IOB_S85_3;
	pin AU9 = IOB_S79_2;
	pin AU10 = IOB_S79_3;
	pin AU11 = IOB_S73_2;
	pin AU12 = IOB_S73_3;
	pin AU13 = IOB_S62_2;
	pin AU14 = IOB_S62_3;
	pin AU15 = IOB_S58_2;
	pin AU16 = IOB_S56_2;
	pin AU17 = IOB_S56_3;
	pin AU18 = VCCO4;
	pin AU19 = IOB_S48_1;
	pin AU20 = IOB_S46_0;
	pin AU21 = IOB_S46_1;
	pin AU22 = VCCO5;
	pin AU23 = IOB_S37_0;
	pin AU24 = IOB_S37_1;
	pin AU25 = IOB_S33_1;
	pin AU26 = IOB_S31_0;
	pin AU27 = IOB_S31_1;
	pin AU28 = IOB_S25_0;
	pin AU29 = IOB_S25_1;
	pin AU30 = IOB_S16_0;
	pin AU31 = IOB_S16_1;
	pin AU32 = IOB_S10_0;
	pin AU33 = IOB_S10_1;
	pin AU34 = IOB_S4_0;
	pin AU35 = IOB_S4_1;
	pin AU36 = IOB_S1_1;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = GND;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = IOB_S94_3;
	pin AV5 = IOB_S87_2;
	pin AV6 = IOB_S87_3;
	pin AV7 = IOB_S81_2;
	pin AV8 = IOB_S81_3;
	pin AV9 = IOB_S75_2;
	pin AV10 = IOB_S75_3;
	pin AV11 = GND;
	pin AV12 = IOB_S66_2;
	pin AV13 = IOB_S66_3;
	pin AV14 = VCCO4;
	pin AV15 = IOB_S58_3;
	pin AV16 = IOB_S54_2;
	pin AV17 = IOB_S54_3;
	pin AV18 = IOB_S52_2;
	pin AV19 = IOB_S52_3;
	pin AV20 = VCCAUX;
	pin AV21 = NC;
	pin AV22 = NC;
	pin AV23 = IOB_S39_0;
	pin AV24 = IOB_S39_1;
	pin AV25 = IOB_S33_0;
	pin AV26 = VCCO5;
	pin AV27 = IOB_S27_0;
	pin AV28 = IOB_S27_1;
	pin AV29 = GND;
	pin AV30 = IOB_S20_0;
	pin AV31 = IOB_S20_1;
	pin AV32 = IOB_S14_0;
	pin AV33 = IOB_S14_1;
	pin AV34 = IOB_S8_0;
	pin AV35 = IOB_S8_1;
	pin AV36 = IOB_S1_0;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = GND;
	pin AW2 = GND;
	pin AW3 = GND;
	pin AW4 = IOB_S89_2;
	pin AW5 = IOB_S89_3;
	pin AW6 = IOB_S83_2;
	pin AW7 = IOB_S83_3;
	pin AW8 = IOB_S77_2;
	pin AW9 = IOB_S77_3;
	pin AW10 = IOB_S68_2;
	pin AW11 = IOB_S68_3;
	pin AW12 = IOB_S64_2;
	pin AW13 = IOB_S64_3;
	pin AW14 = IOB_S60_2;
	pin AW15 = IOB_S60_3;
	pin AW16 = NC;
	pin AW17 = NC;
	pin AW18 = IOB_S49_2;
	pin AW19 = IOB_S49_3;
	pin AW20 = GND;
	pin AW21 = IOB_S43_0;
	pin AW22 = IOB_S43_1;
	pin AW23 = IOB_S41_0;
	pin AW24 = IOB_S41_1;
	pin AW25 = IOB_S35_0;
	pin AW26 = IOB_S35_1;
	pin AW27 = IOB_S29_0;
	pin AW28 = IOB_S29_1;
	pin AW29 = IOB_S22_0;
	pin AW30 = IOB_S22_1;
	pin AW31 = IOB_S18_0;
	pin AW32 = IOB_S18_1;
	pin AW33 = IOB_S12_0;
	pin AW34 = IOB_S12_1;
	pin AW35 = IOB_S6_0;
	pin AW36 = IOB_S6_1;
	pin AW37 = GND;
	pin AW38 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W79_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W91_0;
	vref IOB_W95_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E79_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E91_0;
	vref IOB_E95_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S23_3;
	vref IOB_S28_3;
	vref IOB_S32_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S43_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_S52_3;
	vref IOB_S55_0;
	vref IOB_S59_0;
	vref IOB_S63_0;
	vref IOB_S67_0;
	vref IOB_S72_0;
	vref IOB_S76_0;
	vref IOB_S80_0;
	vref IOB_S84_0;
	vref IOB_S88_0;
	vref IOB_S91_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N23_0;
	vref IOB_N28_0;
	vref IOB_N32_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N43_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
	vref IOB_N52_0;
	vref IOB_N55_3;
	vref IOB_N59_3;
	vref IOB_N63_3;
	vref IOB_N67_3;
	vref IOB_N72_3;
	vref IOB_N76_3;
	vref IOB_N80_3;
	vref IOB_N84_3;
	vref IOB_N88_3;
	vref IOB_N91_0;
}

// xq2v6000-cf1144 xqr2v6000-cf1144
bond BOND31 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A3 = GND;
	pin A4 = IOB_N83_1;
	pin A5 = IOB_N83_0;
	pin A6 = IOB_N73_1;
	pin A7 = IOB_N73_0;
	pin A8 = GND;
	pin A9 = IOB_N72_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N60_1;
	pin A12 = IOB_N60_0;
	pin A13 = IOB_N56_1;
	pin A14 = IOB_N56_0;
	pin A15 = IOB_N55_3;
	pin A16 = VCCO1;
	pin A17 = IOB_N54_0;
	pin A18 = IOB_N41_3;
	pin A19 = VCCO0;
	pin A20 = IOB_N40_0;
	pin A21 = IOB_N39_3;
	pin A22 = IOB_N39_2;
	pin A23 = IOB_N33_3;
	pin A24 = IOB_N33_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N25_3;
	pin A27 = GND;
	pin A28 = IOB_N23_1;
	pin A29 = IOB_N23_0;
	pin A30 = IOB_N14_3;
	pin A31 = IOB_N14_2;
	pin A32 = GND;
	pin B2 = GND;
	pin B3 = IOB_N94_0;
	pin B4 = IOB_N85_1;
	pin B5 = IOB_N85_0;
	pin B6 = IOB_N81_1;
	pin B7 = IOB_N81_0;
	pin B8 = IOB_N72_3;
	pin B9 = IOB_N70_1;
	pin B10 = IOB_N70_0;
	pin B11 = IOB_N64_1;
	pin B12 = IOB_N64_0;
	pin B13 = IOB_N58_1;
	pin B14 = IOB_N58_0;
	pin B15 = GND;
	pin B16 = IOB_N55_2;
	pin B17 = IOB_N54_1;
	pin B18 = IOB_N41_2;
	pin B19 = IOB_N40_1;
	pin B20 = GND;
	pin B21 = IOB_N37_3;
	pin B22 = IOB_N37_2;
	pin B23 = IOB_N31_3;
	pin B24 = IOB_N31_2;
	pin B25 = IOB_N30_1;
	pin B26 = IOB_N30_0;
	pin B27 = IOB_N25_2;
	pin B28 = IOB_N22_3;
	pin B29 = IOB_N22_2;
	pin B30 = IOB_N12_3;
	pin B31 = IOB_N12_2;
	pin B32 = IOB_N10_3;
	pin B33 = GND;
	pin C1 = GND;
	pin C2 = IOB_N94_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N90_2;
	pin C7 = IOB_N79_1;
	pin C8 = IOB_N79_0;
	pin C9 = IOB_N78_2;
	pin C10 = GND;
	pin C11 = IOB_N64_3;
	pin C12 = IOB_N64_2;
	pin C13 = IOB_N57_3;
	pin C14 = IOB_N57_2;
	pin C15 = IOB_N52_0;
	pin C16 = IOB_N52_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N46_2;
	pin C19 = IOB_N46_3;
	pin C20 = IOB_N42_1;
	pin C21 = IOB_N42_0;
	pin C22 = IOB_N34_1;
	pin C23 = IOB_N34_0;
	pin C24 = IOB_N25_1;
	pin C25 = GND;
	pin C26 = IOB_N13_1;
	pin C27 = IOB_N11_1;
	pin C28 = IOB_N11_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N10_2;
	pin C34 = GND;
	pin D1 = IOB_E88_2;
	pin D2 = IOB_E96_2;
	pin D3 = IOB_E94_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N90_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N91_1;
	pin D9 = IOB_N78_3;
	pin D10 = IOB_N69_3;
	pin D11 = IOB_N69_2;
	pin D12 = IOB_N62_1;
	pin D13 = IOB_N62_0;
	pin D14 = IOB_N53_3;
	pin D15 = IOB_N53_2;
	pin D16 = IOB_N49_0;
	pin D17 = IOB_N49_1;
	pin D18 = IOB_N43_2;
	pin D19 = IOB_N43_3;
	pin D20 = IOB_N38_1;
	pin D21 = IOB_N38_0;
	pin D22 = IOB_N26_1;
	pin D23 = IOB_N26_0;
	pin D24 = IOB_N25_0;
	pin D25 = IOB_N16_3;
	pin D26 = IOB_N16_2;
	pin D27 = IOB_N13_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W93_0;
	pin D33 = IOB_W96_2;
	pin D34 = IOB_W94_2;
	pin E1 = IOB_E88_3;
	pin E2 = IOB_E96_3;
	pin E3 = IOB_E94_3;
	pin E4 = IOB_E93_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N91_0;
	pin E8 = IOB_N82_3;
	pin E9 = IOB_N82_2;
	pin E10 = IOB_N80_2;
	pin E11 = IOB_N80_3;
	pin E12 = GND;
	pin E13 = IOB_N61_3;
	pin E14 = IOB_N61_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N48_2;
	pin E17 = IOB_N48_3;
	pin E18 = IOB_N47_0;
	pin E19 = IOB_N47_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N35_3;
	pin E22 = IOB_N35_2;
	pin E23 = GND;
	pin E24 = IOB_N15_0;
	pin E25 = IOB_N15_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W88_2;
	pin E32 = IOB_W93_1;
	pin E33 = IOB_W96_3;
	pin E34 = IOB_W94_3;
	pin F1 = IOB_E76_2;
	pin F2 = IOB_E84_2;
	pin F3 = IOB_E85_0;
	pin F4 = IOB_E93_1;
	pin F5 = IOB_E95_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N93_2;
	pin F9 = IOB_N93_3;
	pin F10 = IOB_N84_3;
	pin F11 = IOB_N65_3;
	pin F12 = IOB_N65_2;
	pin F13 = IOB_N63_2;
	pin F14 = IOB_N63_3;
	pin F15 = IOB_N59_3;
	pin F16 = IOB_N51_3;
	pin F17 = IOB_N51_2;
	pin F18 = IOB_N44_1;
	pin F19 = IOB_N44_0;
	pin F20 = IOB_N36_0;
	pin F21 = IOB_N32_0;
	pin F22 = IOB_N32_1;
	pin F23 = IOB_N17_1;
	pin F24 = IOB_N17_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W95_1;
	pin F31 = IOB_W88_3;
	pin F32 = IOB_W81_0;
	pin F33 = IOB_W86_2;
	pin F34 = IOB_W82_2;
	pin G1 = IOB_E76_3;
	pin G2 = IOB_E84_3;
	pin G3 = IOB_E85_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E95_0;
	pin G6 = IOB_E86_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N84_2;
	pin G10 = IOB_N83_3;
	pin G11 = IOB_N83_2;
	pin G12 = IOB_N70_3;
	pin G13 = IOB_N70_2;
	pin G14 = GND;
	pin G15 = IOB_N59_2;
	pin G16 = IOB_N52_3;
	pin G17 = IOB_N52_2;
	pin G18 = IOB_N43_1;
	pin G19 = IOB_N43_0;
	pin G20 = IOB_N36_1;
	pin G21 = GND;
	pin G22 = IOB_N31_1;
	pin G23 = IOB_N31_0;
	pin G24 = IOB_N14_1;
	pin G25 = IOB_N14_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W85_0;
	pin G30 = IOB_W95_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W81_1;
	pin G33 = IOB_W86_3;
	pin G34 = IOB_W82_3;
	pin H1 = GND;
	pin H2 = IOB_E75_0;
	pin H3 = IOB_E74_2;
	pin H4 = IOB_E81_0;
	pin H5 = IOB_E82_2;
	pin H6 = IOB_E86_3;
	pin H7 = IOB_E87_1;
	pin H8 = GND;
	pin H9 = IOB_N94_2;
	pin H10 = IOB_N94_3;
	pin H11 = IOB_N91_3;
	pin H12 = IOB_N79_2;
	pin H13 = IOB_N79_3;
	pin H14 = IOB_N60_2;
	pin H15 = IOB_N60_3;
	pin H16 = IOB_N48_0;
	pin H17 = IOB_N48_1;
	pin H18 = IOB_N41_0;
	pin H19 = IOB_N41_1;
	pin H20 = IOB_N35_0;
	pin H21 = IOB_N35_1;
	pin H22 = IOB_N16_0;
	pin H23 = IOB_N16_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W84_2;
	pin H29 = IOB_W85_1;
	pin H30 = IOB_W83_1;
	pin H31 = IOB_W76_2;
	pin H32 = IOB_W73_0;
	pin H33 = IOB_W75_0;
	pin H34 = GND;
	pin J1 = IOB_E75_1;
	pin J2 = IOB_E72_2;
	pin J3 = IOB_E74_3;
	pin J4 = IOB_E81_1;
	pin J5 = IOB_E82_3;
	pin J6 = IOB_E83_1;
	pin J7 = IOB_E87_0;
	pin J8 = IOB_E88_1;
	pin J9 = IOB_E94_1;
	pin J10 = IOB_N91_2;
	pin J11 = IOB_N85_2;
	pin J12 = IOB_N85_3;
	pin J13 = IOB_N81_3;
	pin J14 = IOB_N62_2;
	pin J15 = IOB_N62_3;
	pin J16 = GND;
	pin J17 = IOB_N54_3;
	pin J18 = IOB_N47_2;
	pin J19 = GND;
	pin J20 = IOB_N37_1;
	pin J21 = IOB_N22_0;
	pin J22 = IOB_N22_1;
	pin J23 = IOB_N10_0;
	pin J24 = IOB_N10_1;
	pin J25 = IOB_W96_1;
	pin J26 = IOB_W88_1;
	pin J27 = IOB_W87_1;
	pin J28 = IOB_W87_0;
	pin J29 = IOB_W84_3;
	pin J30 = IOB_W83_0;
	pin J31 = IOB_W76_3;
	pin J32 = IOB_W73_1;
	pin J33 = IOB_W74_2;
	pin J34 = IOB_W75_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E72_3;
	pin K3 = GND;
	pin K4 = IOB_E70_0;
	pin K5 = IOB_E73_0;
	pin K6 = IOB_E83_0;
	pin K7 = IOB_E82_0;
	pin K8 = IOB_E88_0;
	pin K9 = IOB_E94_0;
	pin K10 = IOB_E96_0;
	pin K11 = IOB_E96_1;
	pin K12 = IOB_N81_2;
	pin K13 = IOB_N73_2;
	pin K14 = IOB_N73_3;
	pin K15 = IOB_N58_2;
	pin K16 = IOB_N58_3;
	pin K17 = IOB_N54_2;
	pin K18 = IOB_N47_3;
	pin K19 = IOB_N37_0;
	pin K20 = IOB_N33_0;
	pin K21 = IOB_N33_1;
	pin K22 = IOB_N12_0;
	pin K23 = IOB_N12_1;
	pin K24 = IOB_W94_1;
	pin K25 = IOB_W96_0;
	pin K26 = IOB_W86_1;
	pin K27 = IOB_W88_0;
	pin K28 = IOB_W84_0;
	pin K29 = IOB_W70_0;
	pin K30 = IOB_W72_2;
	pin K31 = IOB_W72_3;
	pin K32 = GND;
	pin K33 = IOB_W74_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E60_2;
	pin L2 = IOB_E64_2;
	pin L3 = IOB_E70_2;
	pin L4 = IOB_E70_1;
	pin L5 = IOB_E73_1;
	pin L6 = IOB_E71_1;
	pin L7 = IOB_E82_1;
	pin L8 = IOB_E76_1;
	pin L9 = IOB_E86_0;
	pin L10 = IOB_E86_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N56_2;
	pin L17 = IOB_N56_3;
	pin L18 = IOB_N39_0;
	pin L19 = IOB_N39_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W94_0;
	pin L26 = IOB_W86_0;
	pin L27 = IOB_W76_1;
	pin L28 = IOB_W84_1;
	pin L29 = IOB_W71_1;
	pin L30 = IOB_W70_1;
	pin L31 = IOB_W69_0;
	pin L32 = IOB_W64_2;
	pin L33 = IOB_W70_2;
	pin L34 = IOB_W62_2;
	pin M1 = IOB_E60_3;
	pin M2 = IOB_E64_3;
	pin M3 = IOB_E70_3;
	pin M4 = IOB_E69_0;
	pin M5 = GND;
	pin M6 = IOB_E71_0;
	pin M7 = IOB_E72_0;
	pin M8 = IOB_E76_0;
	pin M9 = IOB_E74_1;
	pin M10 = IOB_E84_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W82_1;
	pin M26 = IOB_W74_1;
	pin M27 = IOB_W76_0;
	pin M28 = IOB_W72_0;
	pin M29 = IOB_W71_0;
	pin M30 = GND;
	pin M31 = IOB_W69_1;
	pin M32 = IOB_W64_3;
	pin M33 = IOB_W70_3;
	pin M34 = IOB_W62_3;
	pin N1 = IOB_E56_2;
	pin N2 = IOB_E59_0;
	pin N3 = IOB_E61_0;
	pin N4 = IOB_E69_1;
	pin N5 = IOB_E62_2;
	pin N6 = IOB_E63_1;
	pin N7 = IOB_E72_1;
	pin N8 = IOB_E64_1;
	pin N9 = IOB_E74_0;
	pin N10 = IOB_E84_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W82_0;
	pin N26 = IOB_W74_0;
	pin N27 = IOB_W64_1;
	pin N28 = IOB_W72_1;
	pin N29 = IOB_W63_1;
	pin N30 = IOB_W61_0;
	pin N31 = IOB_W60_2;
	pin N32 = IOB_W57_0;
	pin N33 = IOB_W58_2;
	pin N34 = IOB_W55_0;
	pin P1 = IOB_E56_3;
	pin P2 = IOB_E59_1;
	pin P3 = IOB_E61_1;
	pin P4 = IOB_E58_2;
	pin P5 = IOB_E62_3;
	pin P6 = IOB_E63_0;
	pin P7 = GND;
	pin P8 = IOB_E64_0;
	pin P9 = IOB_E60_1;
	pin P10 = IOB_E62_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W62_1;
	pin P26 = IOB_W60_1;
	pin P27 = IOB_W64_0;
	pin P28 = GND;
	pin P29 = IOB_W63_0;
	pin P30 = IOB_W61_1;
	pin P31 = IOB_W60_3;
	pin P32 = IOB_W57_1;
	pin P33 = IOB_W58_3;
	pin P34 = IOB_W55_1;
	pin R1 = IOB_E52_2;
	pin R2 = GND;
	pin R3 = IOB_E57_0;
	pin R4 = IOB_E58_3;
	pin R5 = VCCO2;
	pin R6 = IOB_E55_0;
	pin R7 = IOB_E55_1;
	pin R8 = IOB_E58_1;
	pin R9 = IOB_E60_0;
	pin R10 = IOB_E62_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W62_0;
	pin R26 = IOB_W60_0;
	pin R27 = IOB_W58_1;
	pin R28 = IOB_W59_1;
	pin R29 = IOB_W59_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W56_2;
	pin R32 = IOB_W53_0;
	pin R33 = GND;
	pin R34 = IOB_W54_2;
	pin T1 = VCCO2;
	pin T2 = IOB_E52_3;
	pin T3 = IOB_E57_1;
	pin T4 = IOB_E53_0;
	pin T5 = IOB_E54_2;
	pin T6 = IOB_E51_1;
	pin T7 = IOB_E52_0;
	pin T8 = IOB_E58_0;
	pin T9 = GND;
	pin T10 = IOB_E54_1;
	pin T11 = IOB_E56_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W56_1;
	pin T25 = IOB_W54_1;
	pin T26 = GND;
	pin T27 = IOB_W58_0;
	pin T28 = IOB_W50_0;
	pin T29 = IOB_W51_1;
	pin T30 = IOB_W52_2;
	pin T31 = IOB_W56_3;
	pin T32 = IOB_W53_1;
	pin T33 = IOB_W54_3;
	pin T34 = VCCO7;
	pin U1 = IOB_E50_3;
	pin U2 = IOB_E50_2;
	pin U3 = IOB_E49_1;
	pin U4 = IOB_E53_1;
	pin U5 = IOB_E54_3;
	pin U6 = IOB_E51_0;
	pin U7 = IOB_E52_1;
	pin U8 = IOB_E50_0;
	pin U9 = IOB_E50_1;
	pin U10 = IOB_E54_0;
	pin U11 = IOB_E56_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W56_0;
	pin U25 = IOB_W54_0;
	pin U26 = IOB_W52_1;
	pin U27 = IOB_W52_0;
	pin U28 = IOB_W50_1;
	pin U29 = IOB_W51_0;
	pin U30 = IOB_W52_3;
	pin U31 = IOB_W49_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W50_2;
	pin U34 = IOB_W50_3;
	pin V1 = IOB_E45_3;
	pin V2 = IOB_E45_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E49_0;
	pin V5 = IOB_E47_3;
	pin V6 = IOB_E48_3;
	pin V7 = IOB_E47_1;
	pin V8 = IOB_E44_2;
	pin V9 = IOB_E44_3;
	pin V10 = IOB_E46_3;
	pin V11 = IOB_E43_0;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W41_1;
	pin V25 = IOB_W43_1;
	pin V26 = IOB_W47_0;
	pin V27 = IOB_W47_1;
	pin V28 = IOB_W45_1;
	pin V29 = IOB_W44_3;
	pin V30 = IOB_W47_3;
	pin V31 = IOB_W49_1;
	pin V32 = IOB_W48_2;
	pin V33 = IOB_W45_2;
	pin V34 = IOB_W45_3;
	pin W1 = VCCO3;
	pin W2 = IOB_E41_3;
	pin W3 = IOB_E45_1;
	pin W4 = IOB_E43_3;
	pin W5 = IOB_E47_2;
	pin W6 = IOB_E48_2;
	pin W7 = IOB_E47_0;
	pin W8 = IOB_E42_3;
	pin W9 = GND;
	pin W10 = IOB_E46_2;
	pin W11 = IOB_E43_1;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W41_0;
	pin W25 = IOB_W43_0;
	pin W26 = GND;
	pin W27 = IOB_W37_1;
	pin W28 = IOB_W45_0;
	pin W29 = IOB_W44_2;
	pin W30 = IOB_W47_2;
	pin W31 = IOB_W46_3;
	pin W32 = IOB_W48_3;
	pin W33 = IOB_W42_2;
	pin W34 = VCCO6;
	pin Y1 = IOB_E41_2;
	pin Y2 = GND;
	pin Y3 = IOB_E45_0;
	pin Y4 = IOB_E43_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E40_3;
	pin Y7 = IOB_E39_1;
	pin Y8 = IOB_E42_2;
	pin Y9 = IOB_E36_2;
	pin Y10 = IOB_E38_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W33_1;
	pin Y26 = IOB_W35_1;
	pin Y27 = IOB_W37_0;
	pin Y28 = IOB_W39_0;
	pin Y29 = IOB_W39_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W46_2;
	pin Y32 = IOB_W43_2;
	pin Y33 = GND;
	pin Y34 = IOB_W42_3;
	pin AA1 = IOB_E37_3;
	pin AA2 = IOB_E35_3;
	pin AA3 = IOB_E41_1;
	pin AA4 = IOB_E39_3;
	pin AA5 = IOB_E37_1;
	pin AA6 = IOB_E40_2;
	pin AA7 = GND;
	pin AA8 = IOB_E39_0;
	pin AA9 = IOB_E36_3;
	pin AA10 = IOB_E38_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W33_0;
	pin AA26 = IOB_W35_0;
	pin AA27 = IOB_W28_3;
	pin AA28 = GND;
	pin AA29 = IOB_W37_3;
	pin AA30 = IOB_W40_2;
	pin AA31 = IOB_W38_3;
	pin AA32 = IOB_W43_3;
	pin AA33 = IOB_W39_3;
	pin AA34 = IOB_W41_3;
	pin AB1 = IOB_E37_2;
	pin AB2 = IOB_E35_2;
	pin AB3 = IOB_E41_0;
	pin AB4 = IOB_E39_2;
	pin AB5 = IOB_E37_0;
	pin AB6 = IOB_E35_1;
	pin AB7 = IOB_E28_3;
	pin AB8 = IOB_E27_0;
	pin AB9 = IOB_E24_3;
	pin AB10 = IOB_E26_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W21_1;
	pin AB26 = IOB_W25_1;
	pin AB27 = IOB_W28_2;
	pin AB28 = IOB_W27_1;
	pin AB29 = IOB_W37_2;
	pin AB30 = IOB_W40_3;
	pin AB31 = IOB_W38_2;
	pin AB32 = IOB_W34_3;
	pin AB33 = IOB_W39_2;
	pin AB34 = IOB_W41_2;
	pin AC1 = IOB_E34_2;
	pin AC2 = IOB_E27_3;
	pin AC3 = IOB_E33_3;
	pin AC4 = IOB_E33_1;
	pin AC5 = GND;
	pin AC6 = IOB_E35_0;
	pin AC7 = IOB_E28_2;
	pin AC8 = IOB_E27_1;
	pin AC9 = IOB_E24_2;
	pin AC10 = IOB_E26_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_0;
	pin AC26 = IOB_W25_0;
	pin AC27 = IOB_W23_1;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W25_3;
	pin AC30 = GND;
	pin AC31 = IOB_W36_2;
	pin AC32 = IOB_W34_2;
	pin AC33 = IOB_W33_3;
	pin AC34 = IOB_W35_3;
	pin AD1 = IOB_E34_3;
	pin AD2 = IOB_E27_2;
	pin AD3 = IOB_E33_2;
	pin AD4 = IOB_E33_0;
	pin AD5 = IOB_E25_3;
	pin AD6 = IOB_E23_1;
	pin AD7 = IOB_E16_3;
	pin AD8 = IOB_E15_0;
	pin AD9 = IOB_E22_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S58_1;
	pin AD17 = IOB_S58_0;
	pin AD18 = IOB_S37_3;
	pin AD19 = IOB_S37_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W15_1;
	pin AD27 = IOB_W23_0;
	pin AD28 = IOB_W14_3;
	pin AD29 = IOB_W25_2;
	pin AD30 = IOB_W24_3;
	pin AD31 = IOB_W36_3;
	pin AD32 = IOB_W22_3;
	pin AD33 = IOB_W33_2;
	pin AD34 = IOB_W35_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E23_3;
	pin AE3 = GND;
	pin AE4 = IOB_E25_1;
	pin AE5 = IOB_E25_2;
	pin AE6 = IOB_E23_0;
	pin AE7 = IOB_E16_2;
	pin AE8 = IOB_E15_1;
	pin AE9 = IOB_E22_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S83_1;
	pin AE13 = IOB_S83_0;
	pin AE14 = IOB_S64_1;
	pin AE15 = IOB_S64_0;
	pin AE16 = IOB_S56_1;
	pin AE17 = IOB_S56_0;
	pin AE18 = IOB_S39_3;
	pin AE19 = IOB_S39_2;
	pin AE20 = IOB_S25_3;
	pin AE21 = IOB_S25_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W15_0;
	pin AE27 = IOB_W13_1;
	pin AE28 = IOB_W14_2;
	pin AE29 = IOB_W12_3;
	pin AE30 = IOB_W24_2;
	pin AE31 = IOB_W22_2;
	pin AE32 = GND;
	pin AE33 = IOB_W27_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E23_2;
	pin AF2 = IOB_E21_3;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E25_0;
	pin AF5 = IOB_E15_3;
	pin AF6 = IOB_E12_3;
	pin AF7 = IOB_E11_1;
	pin AF8 = IOB_E14_3;
	pin AF9 = IOB_E14_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S79_1;
	pin AF13 = IOB_S79_0;
	pin AF14 = IOB_S62_1;
	pin AF15 = IOB_S62_0;
	pin AF16 = GND;
	pin AF17 = IOB_S48_3;
	pin AF18 = IOB_S47_0;
	pin AF19 = GND;
	pin AF20 = IOB_S33_3;
	pin AF21 = IOB_S33_2;
	pin AF22 = IOB_S14_3;
	pin AF23 = IOB_S14_2;
	pin AF24 = IOB_S10_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W9_1;
	pin AF27 = IOB_W13_0;
	pin AF28 = IOB_W11_1;
	pin AF29 = IOB_W12_2;
	pin AF30 = IOB_W11_3;
	pin AF31 = IOB_W15_2;
	pin AF32 = IOB_W16_2;
	pin AF33 = IOB_W26_2;
	pin AF34 = IOB_W27_2;
	pin AG1 = GND;
	pin AG2 = IOB_E21_2;
	pin AG3 = IOB_E21_0;
	pin AG4 = IOB_E13_1;
	pin AG5 = IOB_E15_2;
	pin AG6 = IOB_E12_2;
	pin AG7 = IOB_E11_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S94_1;
	pin AG11 = IOB_S81_1;
	pin AG12 = IOB_S81_0;
	pin AG13 = IOB_S70_1;
	pin AG14 = IOB_S70_0;
	pin AG15 = IOB_S60_1;
	pin AG16 = IOB_S60_0;
	pin AG17 = IOB_S48_2;
	pin AG18 = IOB_S47_1;
	pin AG19 = IOB_S35_3;
	pin AG20 = IOB_S35_2;
	pin AG21 = IOB_S22_3;
	pin AG22 = IOB_S22_2;
	pin AG23 = IOB_S10_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W9_0;
	pin AG27 = GND;
	pin AG28 = IOB_W11_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W11_2;
	pin AG31 = IOB_W15_3;
	pin AG32 = IOB_W16_3;
	pin AG33 = IOB_W26_3;
	pin AG34 = GND;
	pin AH1 = IOB_E13_3;
	pin AH2 = IOB_E9_3;
	pin AH3 = IOB_E11_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E13_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S84_1;
	pin AH10 = IOB_S84_0;
	pin AH11 = IOB_S94_0;
	pin AH12 = IOB_S73_0;
	pin AH13 = IOB_S73_1;
	pin AH14 = GND;
	pin AH15 = IOB_S55_1;
	pin AH16 = IOB_S54_0;
	pin AH17 = IOB_S54_1;
	pin AH18 = IOB_S43_2;
	pin AH19 = IOB_S43_3;
	pin AH20 = IOB_S36_2;
	pin AH21 = GND;
	pin AH22 = IOB_S16_2;
	pin AH23 = IOB_S16_3;
	pin AH24 = IOB_S15_3;
	pin AH25 = IOB_S15_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W10_3;
	pin AH33 = IOB_W21_3;
	pin AH34 = IOB_W23_3;
	pin AJ1 = IOB_E13_2;
	pin AJ2 = IOB_E9_2;
	pin AJ3 = IOB_E11_2;
	pin AJ4 = IOB_E9_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S91_0;
	pin AJ9 = IOB_S85_0;
	pin AJ10 = IOB_S85_1;
	pin AJ11 = IOB_S72_1;
	pin AJ12 = IOB_S72_0;
	pin AJ13 = IOB_S63_1;
	pin AJ14 = IOB_S63_0;
	pin AJ15 = IOB_S55_0;
	pin AJ16 = IOB_S52_0;
	pin AJ17 = IOB_S52_1;
	pin AJ18 = IOB_S44_2;
	pin AJ19 = IOB_S44_3;
	pin AJ20 = IOB_S36_3;
	pin AJ21 = IOB_S32_3;
	pin AJ22 = IOB_S32_2;
	pin AJ23 = IOB_S31_2;
	pin AJ24 = IOB_S31_3;
	pin AJ25 = IOB_S12_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W10_2;
	pin AJ33 = IOB_W21_2;
	pin AJ34 = IOB_W23_2;
	pin AK1 = IOB_E10_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E9_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S93_1;
	pin AK8 = IOB_S93_0;
	pin AK9 = IOB_S91_1;
	pin AK10 = IOB_S78_1;
	pin AK11 = IOB_S78_0;
	pin AK12 = GND;
	pin AK13 = IOB_S57_0;
	pin AK14 = IOB_S57_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S48_1;
	pin AK17 = IOB_S48_0;
	pin AK18 = IOB_S47_3;
	pin AK19 = IOB_S47_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S38_2;
	pin AK22 = IOB_S38_3;
	pin AK23 = GND;
	pin AK24 = IOB_S17_3;
	pin AK25 = IOB_S17_2;
	pin AK26 = IOB_S11_3;
	pin AK27 = IOB_S11_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W9_3;
	pin AK34 = IOB_W13_3;
	pin AL1 = IOB_E10_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S94_2;
	pin AL6 = IOB_S91_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S82_0;
	pin AL9 = IOB_S79_2;
	pin AL10 = IOB_S79_3;
	pin AL11 = IOB_S69_0;
	pin AL12 = IOB_S62_2;
	pin AL13 = IOB_S62_3;
	pin AL14 = IOB_S53_0;
	pin AL15 = IOB_S53_1;
	pin AL16 = IOB_S52_3;
	pin AL17 = IOB_S52_2;
	pin AL18 = IOB_S46_1;
	pin AL19 = IOB_S46_0;
	pin AL20 = IOB_S42_2;
	pin AL21 = IOB_S42_3;
	pin AL22 = IOB_S34_2;
	pin AL23 = IOB_S34_3;
	pin AL24 = IOB_S26_2;
	pin AL25 = IOB_S26_3;
	pin AL26 = IOB_S13_2;
	pin AL27 = IOB_S13_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W9_2;
	pin AL34 = IOB_W13_2;
	pin AM1 = GND;
	pin AM2 = IOB_S85_2;
	pin AM3 = GND;
	pin AM4 = IOB_S94_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S91_2;
	pin AM7 = IOB_S90_0;
	pin AM8 = IOB_S90_1;
	pin AM9 = IOB_S82_1;
	pin AM10 = GND;
	pin AM11 = IOB_S69_1;
	pin AM12 = IOB_S61_0;
	pin AM13 = IOB_S61_1;
	pin AM14 = IOB_S51_0;
	pin AM15 = IOB_S51_1;
	pin AM16 = IOB_S49_3;
	pin AM17 = IOB_S49_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S43_1;
	pin AM20 = IOB_S43_0;
	pin AM21 = IOB_S41_2;
	pin AM22 = IOB_S41_3;
	pin AM23 = IOB_S33_0;
	pin AM24 = IOB_S33_1;
	pin AM25 = GND;
	pin AM26 = IOB_S14_0;
	pin AM27 = IOB_S14_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S10_1;
	pin AM34 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S85_3;
	pin AN4 = IOB_S83_2;
	pin AN5 = IOB_S83_3;
	pin AN6 = IOB_S80_0;
	pin AN7 = IOB_S80_1;
	pin AN8 = IOB_S70_2;
	pin AN9 = IOB_S65_0;
	pin AN10 = IOB_S65_1;
	pin AN11 = IOB_S64_2;
	pin AN12 = IOB_S64_3;
	pin AN13 = IOB_S59_0;
	pin AN14 = IOB_S59_1;
	pin AN15 = GND;
	pin AN16 = IOB_S56_3;
	pin AN17 = IOB_S54_2;
	pin AN18 = IOB_S41_1;
	pin AN19 = IOB_S40_2;
	pin AN20 = GND;
	pin AN21 = IOB_S37_0;
	pin AN22 = IOB_S37_1;
	pin AN23 = IOB_S31_0;
	pin AN24 = IOB_S31_1;
	pin AN25 = IOB_S30_2;
	pin AN26 = IOB_S30_3;
	pin AN27 = IOB_S25_1;
	pin AN28 = IOB_S22_0;
	pin AN29 = IOB_S22_1;
	pin AN30 = IOB_S12_0;
	pin AN31 = IOB_S12_1;
	pin AN32 = IOB_S10_0;
	pin AN33 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S81_2;
	pin AP5 = IOB_S81_3;
	pin AP6 = IOB_S73_2;
	pin AP7 = IOB_S73_3;
	pin AP8 = GND;
	pin AP9 = IOB_S70_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S60_2;
	pin AP12 = IOB_S60_3;
	pin AP13 = IOB_S58_2;
	pin AP14 = IOB_S58_3;
	pin AP15 = IOB_S56_2;
	pin AP16 = VCCO4;
	pin AP17 = IOB_S54_3;
	pin AP18 = IOB_S41_0;
	pin AP19 = VCCO5;
	pin AP20 = IOB_S40_3;
	pin AP21 = IOB_S39_0;
	pin AP22 = IOB_S39_1;
	pin AP23 = IOB_S35_0;
	pin AP24 = IOB_S35_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S25_0;
	pin AP27 = GND;
	pin AP28 = IOB_S23_2;
	pin AP29 = IOB_S23_3;
	pin AP30 = IOB_S16_0;
	pin AP31 = IOB_S16_1;
	pin AP32 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W95_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E95_0;
	vref IOB_S4_0;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S23_3;
	vref IOB_S32_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S43_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_S52_3;
	vref IOB_S55_0;
	vref IOB_S59_0;
	vref IOB_S63_0;
	vref IOB_S72_0;
	vref IOB_S80_0;
	vref IOB_S84_0;
	vref IOB_S91_3;
	vref IOB_N4_3;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N23_0;
	vref IOB_N32_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N43_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
	vref IOB_N52_0;
	vref IOB_N55_3;
	vref IOB_N59_3;
	vref IOB_N63_3;
	vref IOB_N72_3;
	vref IOB_N80_3;
	vref IOB_N84_3;
	vref IOB_N91_0;
}

// xc2v8000-ff1152
bond BOND32 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N99_1;
	pin A5 = IOB_N99_0;
	pin A6 = IOB_N89_1;
	pin A7 = IOB_N89_0;
	pin A8 = GND;
	pin A9 = IOB_N88_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N72_1;
	pin A12 = IOB_N72_0;
	pin A13 = IOB_N68_1;
	pin A14 = IOB_N68_0;
	pin A15 = IOB_N67_3;
	pin A16 = VCCO1;
	pin A17 = IOB_N66_0;
	pin A18 = IOB_N45_3;
	pin A19 = VCCO0;
	pin A20 = IOB_N44_0;
	pin A21 = IOB_N43_3;
	pin A22 = IOB_N43_2;
	pin A23 = IOB_N37_3;
	pin A24 = IOB_N37_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N24_3;
	pin A27 = GND;
	pin A28 = IOB_N23_1;
	pin A29 = IOB_N23_0;
	pin A30 = IOB_N14_3;
	pin A31 = IOB_N14_2;
	pin A32 = GND;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N110_0;
	pin B4 = IOB_N101_1;
	pin B5 = IOB_N101_0;
	pin B6 = IOB_N97_1;
	pin B7 = IOB_N97_0;
	pin B8 = IOB_N88_3;
	pin B9 = IOB_N87_1;
	pin B10 = IOB_N87_0;
	pin B11 = IOB_N76_1;
	pin B12 = IOB_N76_0;
	pin B13 = IOB_N70_1;
	pin B14 = IOB_N70_0;
	pin B15 = GND;
	pin B16 = IOB_N67_2;
	pin B17 = IOB_N66_1;
	pin B18 = IOB_N45_2;
	pin B19 = IOB_N44_1;
	pin B20 = GND;
	pin B21 = IOB_N41_3;
	pin B22 = IOB_N41_2;
	pin B23 = IOB_N35_3;
	pin B24 = IOB_N35_2;
	pin B25 = IOB_N30_1;
	pin B26 = IOB_N30_0;
	pin B27 = IOB_N24_2;
	pin B28 = IOB_N22_3;
	pin B29 = IOB_N22_2;
	pin B30 = IOB_N12_3;
	pin B31 = IOB_N12_2;
	pin B32 = IOB_N10_3;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_N110_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N106_2;
	pin C7 = IOB_N95_1;
	pin C8 = IOB_N95_0;
	pin C9 = IOB_N94_2;
	pin C10 = GND;
	pin C11 = IOB_N76_3;
	pin C12 = IOB_N76_2;
	pin C13 = IOB_N69_3;
	pin C14 = IOB_N69_2;
	pin C15 = IOB_N60_0;
	pin C16 = IOB_N60_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N54_2;
	pin C19 = IOB_N54_3;
	pin C20 = IOB_N46_1;
	pin C21 = IOB_N46_0;
	pin C22 = IOB_N38_1;
	pin C23 = IOB_N38_0;
	pin C24 = IOB_N24_1;
	pin C25 = GND;
	pin C26 = IOB_N13_1;
	pin C27 = IOB_N11_1;
	pin C28 = IOB_N11_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N10_2;
	pin C34 = GND;
	pin D1 = IOB_E104_2;
	pin D2 = IOB_E112_2;
	pin D3 = IOB_E110_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N106_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N107_1;
	pin D9 = IOB_N94_3;
	pin D10 = IOB_N86_3;
	pin D11 = IOB_N86_2;
	pin D12 = IOB_N74_1;
	pin D13 = IOB_N74_0;
	pin D14 = IOB_N65_3;
	pin D15 = IOB_N65_2;
	pin D16 = IOB_N57_0;
	pin D17 = IOB_N57_1;
	pin D18 = IOB_N51_2;
	pin D19 = IOB_N51_3;
	pin D20 = IOB_N42_1;
	pin D21 = IOB_N42_0;
	pin D22 = IOB_N25_1;
	pin D23 = IOB_N25_0;
	pin D24 = IOB_N24_0;
	pin D25 = IOB_N16_3;
	pin D26 = IOB_N16_2;
	pin D27 = IOB_N13_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W109_0;
	pin D33 = IOB_W112_2;
	pin D34 = IOB_W110_2;
	pin E1 = IOB_E104_3;
	pin E2 = IOB_E112_3;
	pin E3 = IOB_E110_3;
	pin E4 = IOB_E109_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N107_0;
	pin E8 = IOB_N98_3;
	pin E9 = IOB_N98_2;
	pin E10 = IOB_N96_2;
	pin E11 = IOB_N96_3;
	pin E12 = GND;
	pin E13 = IOB_N73_3;
	pin E14 = IOB_N73_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N56_2;
	pin E17 = IOB_N56_3;
	pin E18 = IOB_N55_0;
	pin E19 = IOB_N55_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N39_3;
	pin E22 = IOB_N39_2;
	pin E23 = GND;
	pin E24 = IOB_N15_0;
	pin E25 = IOB_N15_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W104_2;
	pin E32 = IOB_W109_1;
	pin E33 = IOB_W112_3;
	pin E34 = IOB_W110_3;
	pin F1 = IOB_E92_2;
	pin F2 = IOB_E100_2;
	pin F3 = IOB_E101_0;
	pin F4 = IOB_E109_1;
	pin F5 = IOB_E111_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N109_2;
	pin F9 = IOB_N109_3;
	pin F10 = IOB_N100_3;
	pin F11 = IOB_N81_3;
	pin F12 = IOB_N81_2;
	pin F13 = IOB_N75_2;
	pin F14 = IOB_N75_3;
	pin F15 = IOB_N71_3;
	pin F16 = IOB_N59_3;
	pin F17 = IOB_N59_2;
	pin F18 = IOB_N52_1;
	pin F19 = IOB_N52_0;
	pin F20 = IOB_N40_0;
	pin F21 = IOB_N36_0;
	pin F22 = IOB_N36_1;
	pin F23 = IOB_N17_1;
	pin F24 = IOB_N17_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W111_1;
	pin F31 = IOB_W104_3;
	pin F32 = IOB_W97_0;
	pin F33 = IOB_W102_2;
	pin F34 = IOB_W98_2;
	pin G1 = IOB_E92_3;
	pin G2 = IOB_E100_3;
	pin G3 = IOB_E101_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E111_0;
	pin G6 = IOB_E102_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N100_2;
	pin G10 = IOB_N99_3;
	pin G11 = IOB_N99_2;
	pin G12 = IOB_N87_3;
	pin G13 = IOB_N87_2;
	pin G14 = GND;
	pin G15 = IOB_N71_2;
	pin G16 = IOB_N60_3;
	pin G17 = IOB_N60_2;
	pin G18 = IOB_N51_1;
	pin G19 = IOB_N51_0;
	pin G20 = IOB_N40_1;
	pin G21 = GND;
	pin G22 = IOB_N35_1;
	pin G23 = IOB_N35_0;
	pin G24 = IOB_N14_1;
	pin G25 = IOB_N14_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W101_0;
	pin G30 = IOB_W111_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W97_1;
	pin G33 = IOB_W102_3;
	pin G34 = IOB_W98_3;
	pin H1 = GND;
	pin H2 = IOB_E91_0;
	pin H3 = IOB_E90_2;
	pin H4 = IOB_E97_0;
	pin H5 = IOB_E98_2;
	pin H6 = IOB_E102_3;
	pin H7 = IOB_E103_1;
	pin H8 = GND;
	pin H9 = IOB_N110_2;
	pin H10 = IOB_N110_3;
	pin H11 = IOB_N107_3;
	pin H12 = IOB_N95_2;
	pin H13 = IOB_N95_3;
	pin H14 = IOB_N72_2;
	pin H15 = IOB_N72_3;
	pin H16 = IOB_N56_0;
	pin H17 = IOB_N56_1;
	pin H18 = IOB_N45_0;
	pin H19 = IOB_N45_1;
	pin H20 = IOB_N39_0;
	pin H21 = IOB_N39_1;
	pin H22 = IOB_N16_0;
	pin H23 = IOB_N16_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W100_2;
	pin H29 = IOB_W101_1;
	pin H30 = IOB_W99_1;
	pin H31 = IOB_W92_2;
	pin H32 = IOB_W89_0;
	pin H33 = IOB_W91_0;
	pin H34 = GND;
	pin J1 = IOB_E91_1;
	pin J2 = IOB_E88_2;
	pin J3 = IOB_E90_3;
	pin J4 = IOB_E97_1;
	pin J5 = IOB_E98_3;
	pin J6 = IOB_E99_1;
	pin J7 = IOB_E103_0;
	pin J8 = IOB_E104_1;
	pin J9 = IOB_E110_1;
	pin J10 = IOB_N107_2;
	pin J11 = IOB_N101_2;
	pin J12 = IOB_N101_3;
	pin J13 = IOB_N97_3;
	pin J14 = IOB_N74_2;
	pin J15 = IOB_N74_3;
	pin J16 = GND;
	pin J17 = IOB_N66_3;
	pin J18 = IOB_N55_2;
	pin J19 = GND;
	pin J20 = IOB_N41_1;
	pin J21 = IOB_N22_0;
	pin J22 = IOB_N22_1;
	pin J23 = IOB_N10_0;
	pin J24 = IOB_N10_1;
	pin J25 = IOB_W112_1;
	pin J26 = IOB_W104_1;
	pin J27 = IOB_W103_1;
	pin J28 = IOB_W103_0;
	pin J29 = IOB_W100_3;
	pin J30 = IOB_W99_0;
	pin J31 = IOB_W92_3;
	pin J32 = IOB_W89_1;
	pin J33 = IOB_W90_2;
	pin J34 = IOB_W91_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E88_3;
	pin K3 = GND;
	pin K4 = IOB_E86_0;
	pin K5 = IOB_E89_0;
	pin K6 = IOB_E99_0;
	pin K7 = IOB_E98_0;
	pin K8 = IOB_E104_0;
	pin K9 = IOB_E110_0;
	pin K10 = IOB_E112_0;
	pin K11 = IOB_E112_1;
	pin K12 = IOB_N97_2;
	pin K13 = IOB_N89_2;
	pin K14 = IOB_N89_3;
	pin K15 = IOB_N70_2;
	pin K16 = IOB_N70_3;
	pin K17 = IOB_N66_2;
	pin K18 = IOB_N55_3;
	pin K19 = IOB_N41_0;
	pin K20 = IOB_N37_0;
	pin K21 = IOB_N37_1;
	pin K22 = IOB_N12_0;
	pin K23 = IOB_N12_1;
	pin K24 = IOB_W110_1;
	pin K25 = IOB_W112_0;
	pin K26 = IOB_W102_1;
	pin K27 = IOB_W104_0;
	pin K28 = IOB_W100_0;
	pin K29 = IOB_W86_0;
	pin K30 = IOB_W88_2;
	pin K31 = IOB_W88_3;
	pin K32 = GND;
	pin K33 = IOB_W90_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E72_2;
	pin L2 = IOB_E76_2;
	pin L3 = IOB_E86_2;
	pin L4 = IOB_E86_1;
	pin L5 = IOB_E89_1;
	pin L6 = IOB_E87_1;
	pin L7 = IOB_E98_1;
	pin L8 = IOB_E92_1;
	pin L9 = IOB_E102_0;
	pin L10 = IOB_E102_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N68_2;
	pin L17 = IOB_N68_3;
	pin L18 = IOB_N43_0;
	pin L19 = IOB_N43_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W110_0;
	pin L26 = IOB_W102_0;
	pin L27 = IOB_W92_1;
	pin L28 = IOB_W100_1;
	pin L29 = IOB_W87_1;
	pin L30 = IOB_W86_1;
	pin L31 = IOB_W85_0;
	pin L32 = IOB_W76_2;
	pin L33 = IOB_W86_2;
	pin L34 = IOB_W74_2;
	pin M1 = IOB_E72_3;
	pin M2 = IOB_E76_3;
	pin M3 = IOB_E86_3;
	pin M4 = IOB_E85_0;
	pin M5 = GND;
	pin M6 = IOB_E87_0;
	pin M7 = IOB_E88_0;
	pin M8 = IOB_E92_0;
	pin M9 = IOB_E90_1;
	pin M10 = IOB_E100_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W98_1;
	pin M26 = IOB_W90_1;
	pin M27 = IOB_W92_0;
	pin M28 = IOB_W88_0;
	pin M29 = IOB_W87_0;
	pin M30 = GND;
	pin M31 = IOB_W85_1;
	pin M32 = IOB_W76_3;
	pin M33 = IOB_W86_3;
	pin M34 = IOB_W74_3;
	pin N1 = IOB_E68_2;
	pin N2 = IOB_E71_0;
	pin N3 = IOB_E73_0;
	pin N4 = IOB_E85_1;
	pin N5 = IOB_E74_2;
	pin N6 = IOB_E75_1;
	pin N7 = IOB_E88_1;
	pin N8 = IOB_E76_1;
	pin N9 = IOB_E90_0;
	pin N10 = IOB_E100_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W98_0;
	pin N26 = IOB_W90_0;
	pin N27 = IOB_W76_1;
	pin N28 = IOB_W88_1;
	pin N29 = IOB_W75_1;
	pin N30 = IOB_W73_0;
	pin N31 = IOB_W72_2;
	pin N32 = IOB_W69_0;
	pin N33 = IOB_W70_2;
	pin N34 = IOB_W67_0;
	pin P1 = IOB_E68_3;
	pin P2 = IOB_E71_1;
	pin P3 = IOB_E73_1;
	pin P4 = IOB_E70_2;
	pin P5 = IOB_E74_3;
	pin P6 = IOB_E75_0;
	pin P7 = GND;
	pin P8 = IOB_E76_0;
	pin P9 = IOB_E72_1;
	pin P10 = IOB_E74_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W74_1;
	pin P26 = IOB_W72_1;
	pin P27 = IOB_W76_0;
	pin P28 = GND;
	pin P29 = IOB_W75_0;
	pin P30 = IOB_W73_1;
	pin P31 = IOB_W72_3;
	pin P32 = IOB_W69_1;
	pin P33 = IOB_W70_3;
	pin P34 = IOB_W67_1;
	pin R1 = IOB_E60_2;
	pin R2 = GND;
	pin R3 = IOB_E69_0;
	pin R4 = IOB_E70_3;
	pin R5 = VCCO2;
	pin R6 = IOB_E67_0;
	pin R7 = IOB_E67_1;
	pin R8 = IOB_E70_1;
	pin R9 = IOB_E72_0;
	pin R10 = IOB_E74_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W74_0;
	pin R26 = IOB_W72_0;
	pin R27 = IOB_W70_1;
	pin R28 = IOB_W71_1;
	pin R29 = IOB_W71_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W68_2;
	pin R32 = IOB_W65_0;
	pin R33 = GND;
	pin R34 = IOB_W66_2;
	pin T1 = VCCO2;
	pin T2 = IOB_E60_3;
	pin T3 = IOB_E69_1;
	pin T4 = IOB_E65_0;
	pin T5 = IOB_E66_2;
	pin T6 = IOB_E59_1;
	pin T7 = IOB_E60_0;
	pin T8 = IOB_E70_0;
	pin T9 = GND;
	pin T10 = IOB_E66_1;
	pin T11 = IOB_E68_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W68_1;
	pin T25 = IOB_W66_1;
	pin T26 = GND;
	pin T27 = IOB_W70_0;
	pin T28 = IOB_W58_0;
	pin T29 = IOB_W59_1;
	pin T30 = IOB_W60_2;
	pin T31 = IOB_W68_3;
	pin T32 = IOB_W65_1;
	pin T33 = IOB_W66_3;
	pin T34 = VCCO7;
	pin U1 = IOB_E58_3;
	pin U2 = IOB_E58_2;
	pin U3 = IOB_E57_1;
	pin U4 = IOB_E65_1;
	pin U5 = IOB_E66_3;
	pin U6 = IOB_E59_0;
	pin U7 = IOB_E60_1;
	pin U8 = IOB_E58_0;
	pin U9 = IOB_E58_1;
	pin U10 = IOB_E66_0;
	pin U11 = IOB_E68_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W68_0;
	pin U25 = IOB_W66_0;
	pin U26 = IOB_W60_1;
	pin U27 = IOB_W60_0;
	pin U28 = IOB_W58_1;
	pin U29 = IOB_W59_0;
	pin U30 = IOB_W60_3;
	pin U31 = IOB_W57_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W58_2;
	pin U34 = IOB_W58_3;
	pin V1 = IOB_E53_3;
	pin V2 = IOB_E53_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E57_0;
	pin V5 = IOB_E55_3;
	pin V6 = IOB_E56_3;
	pin V7 = IOB_E55_1;
	pin V8 = IOB_E48_2;
	pin V9 = IOB_E48_3;
	pin V10 = IOB_E54_3;
	pin V11 = IOB_E47_0;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W45_1;
	pin V25 = IOB_W47_1;
	pin V26 = IOB_W55_0;
	pin V27 = IOB_W55_1;
	pin V28 = IOB_W53_1;
	pin V29 = IOB_W48_3;
	pin V30 = IOB_W55_3;
	pin V31 = IOB_W57_1;
	pin V32 = IOB_W56_2;
	pin V33 = IOB_W53_2;
	pin V34 = IOB_W53_3;
	pin W1 = VCCO3;
	pin W2 = IOB_E45_3;
	pin W3 = IOB_E53_1;
	pin W4 = IOB_E47_3;
	pin W5 = IOB_E55_2;
	pin W6 = IOB_E56_2;
	pin W7 = IOB_E55_0;
	pin W8 = IOB_E46_3;
	pin W9 = GND;
	pin W10 = IOB_E54_2;
	pin W11 = IOB_E47_1;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W45_0;
	pin W25 = IOB_W47_0;
	pin W26 = GND;
	pin W27 = IOB_W41_1;
	pin W28 = IOB_W53_0;
	pin W29 = IOB_W48_2;
	pin W30 = IOB_W55_2;
	pin W31 = IOB_W54_3;
	pin W32 = IOB_W56_3;
	pin W33 = IOB_W46_2;
	pin W34 = VCCO6;
	pin Y1 = IOB_E45_2;
	pin Y2 = GND;
	pin Y3 = IOB_E53_0;
	pin Y4 = IOB_E47_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E44_3;
	pin Y7 = IOB_E43_1;
	pin Y8 = IOB_E46_2;
	pin Y9 = IOB_E40_2;
	pin Y10 = IOB_E42_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W37_1;
	pin Y26 = IOB_W39_1;
	pin Y27 = IOB_W41_0;
	pin Y28 = IOB_W43_0;
	pin Y29 = IOB_W43_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W54_2;
	pin Y32 = IOB_W47_2;
	pin Y33 = GND;
	pin Y34 = IOB_W46_3;
	pin AA1 = IOB_E41_3;
	pin AA2 = IOB_E39_3;
	pin AA3 = IOB_E45_1;
	pin AA4 = IOB_E43_3;
	pin AA5 = IOB_E41_1;
	pin AA6 = IOB_E44_2;
	pin AA7 = GND;
	pin AA8 = IOB_E43_0;
	pin AA9 = IOB_E40_3;
	pin AA10 = IOB_E42_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W37_0;
	pin AA26 = IOB_W39_0;
	pin AA27 = IOB_W28_3;
	pin AA28 = GND;
	pin AA29 = IOB_W41_3;
	pin AA30 = IOB_W44_2;
	pin AA31 = IOB_W42_3;
	pin AA32 = IOB_W47_3;
	pin AA33 = IOB_W43_3;
	pin AA34 = IOB_W45_3;
	pin AB1 = IOB_E41_2;
	pin AB2 = IOB_E39_2;
	pin AB3 = IOB_E45_0;
	pin AB4 = IOB_E43_2;
	pin AB5 = IOB_E41_0;
	pin AB6 = IOB_E39_1;
	pin AB7 = IOB_E28_3;
	pin AB8 = IOB_E27_0;
	pin AB9 = IOB_E24_3;
	pin AB10 = IOB_E26_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W21_1;
	pin AB26 = IOB_W25_1;
	pin AB27 = IOB_W28_2;
	pin AB28 = IOB_W27_1;
	pin AB29 = IOB_W41_2;
	pin AB30 = IOB_W44_3;
	pin AB31 = IOB_W42_2;
	pin AB32 = IOB_W38_3;
	pin AB33 = IOB_W43_2;
	pin AB34 = IOB_W45_2;
	pin AC1 = IOB_E38_2;
	pin AC2 = IOB_E27_3;
	pin AC3 = IOB_E37_3;
	pin AC4 = IOB_E37_1;
	pin AC5 = GND;
	pin AC6 = IOB_E39_0;
	pin AC7 = IOB_E28_2;
	pin AC8 = IOB_E27_1;
	pin AC9 = IOB_E24_2;
	pin AC10 = IOB_E26_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_0;
	pin AC26 = IOB_W25_0;
	pin AC27 = IOB_W23_1;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W25_3;
	pin AC30 = GND;
	pin AC31 = IOB_W40_2;
	pin AC32 = IOB_W38_2;
	pin AC33 = IOB_W37_3;
	pin AC34 = IOB_W39_3;
	pin AD1 = IOB_E38_3;
	pin AD2 = IOB_E27_2;
	pin AD3 = IOB_E37_2;
	pin AD4 = IOB_E37_0;
	pin AD5 = IOB_E25_3;
	pin AD6 = IOB_E23_1;
	pin AD7 = IOB_E16_3;
	pin AD8 = IOB_E15_0;
	pin AD9 = IOB_E22_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S70_1;
	pin AD17 = IOB_S70_0;
	pin AD18 = IOB_S41_3;
	pin AD19 = IOB_S41_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W15_1;
	pin AD27 = IOB_W23_0;
	pin AD28 = IOB_W14_3;
	pin AD29 = IOB_W25_2;
	pin AD30 = IOB_W24_3;
	pin AD31 = IOB_W40_3;
	pin AD32 = IOB_W22_3;
	pin AD33 = IOB_W37_2;
	pin AD34 = IOB_W39_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E23_3;
	pin AE3 = GND;
	pin AE4 = IOB_E25_1;
	pin AE5 = IOB_E25_2;
	pin AE6 = IOB_E23_0;
	pin AE7 = IOB_E16_2;
	pin AE8 = IOB_E15_1;
	pin AE9 = IOB_E22_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S99_1;
	pin AE13 = IOB_S99_0;
	pin AE14 = IOB_S76_1;
	pin AE15 = IOB_S76_0;
	pin AE16 = IOB_S68_1;
	pin AE17 = IOB_S68_0;
	pin AE18 = IOB_S43_3;
	pin AE19 = IOB_S43_2;
	pin AE20 = IOB_S24_3;
	pin AE21 = IOB_S24_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W15_0;
	pin AE27 = IOB_W13_1;
	pin AE28 = IOB_W14_2;
	pin AE29 = IOB_W12_3;
	pin AE30 = IOB_W24_2;
	pin AE31 = IOB_W22_2;
	pin AE32 = GND;
	pin AE33 = IOB_W27_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E23_2;
	pin AF2 = IOB_E21_3;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E25_0;
	pin AF5 = IOB_E15_3;
	pin AF6 = IOB_E12_3;
	pin AF7 = IOB_E11_1;
	pin AF8 = IOB_E14_3;
	pin AF9 = IOB_E14_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S95_1;
	pin AF13 = IOB_S95_0;
	pin AF14 = IOB_S74_1;
	pin AF15 = IOB_S74_0;
	pin AF16 = GND;
	pin AF17 = IOB_S56_3;
	pin AF18 = IOB_S55_0;
	pin AF19 = GND;
	pin AF20 = IOB_S37_3;
	pin AF21 = IOB_S37_2;
	pin AF22 = IOB_S14_3;
	pin AF23 = IOB_S14_2;
	pin AF24 = IOB_S10_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W9_1;
	pin AF27 = IOB_W13_0;
	pin AF28 = IOB_W11_1;
	pin AF29 = IOB_W12_2;
	pin AF30 = IOB_W11_3;
	pin AF31 = IOB_W15_2;
	pin AF32 = IOB_W16_2;
	pin AF33 = IOB_W26_2;
	pin AF34 = IOB_W27_2;
	pin AG1 = GND;
	pin AG2 = IOB_E21_2;
	pin AG3 = IOB_E21_0;
	pin AG4 = IOB_E13_1;
	pin AG5 = IOB_E15_2;
	pin AG6 = IOB_E12_2;
	pin AG7 = IOB_E11_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S110_1;
	pin AG11 = IOB_S97_1;
	pin AG12 = IOB_S97_0;
	pin AG13 = IOB_S87_1;
	pin AG14 = IOB_S87_0;
	pin AG15 = IOB_S72_1;
	pin AG16 = IOB_S72_0;
	pin AG17 = IOB_S56_2;
	pin AG18 = IOB_S55_1;
	pin AG19 = IOB_S39_3;
	pin AG20 = IOB_S39_2;
	pin AG21 = IOB_S22_3;
	pin AG22 = IOB_S22_2;
	pin AG23 = IOB_S10_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W9_0;
	pin AG27 = GND;
	pin AG28 = IOB_W11_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W11_2;
	pin AG31 = IOB_W15_3;
	pin AG32 = IOB_W16_3;
	pin AG33 = IOB_W26_3;
	pin AG34 = GND;
	pin AH1 = IOB_E13_3;
	pin AH2 = IOB_E9_3;
	pin AH3 = IOB_E11_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E13_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S100_1;
	pin AH10 = IOB_S100_0;
	pin AH11 = IOB_S110_0;
	pin AH12 = IOB_S89_0;
	pin AH13 = IOB_S89_1;
	pin AH14 = GND;
	pin AH15 = IOB_S67_1;
	pin AH16 = IOB_S66_0;
	pin AH17 = IOB_S66_1;
	pin AH18 = IOB_S51_2;
	pin AH19 = IOB_S51_3;
	pin AH20 = IOB_S40_2;
	pin AH21 = GND;
	pin AH22 = IOB_S16_2;
	pin AH23 = IOB_S16_3;
	pin AH24 = IOB_S15_3;
	pin AH25 = IOB_S15_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W10_3;
	pin AH33 = IOB_W21_3;
	pin AH34 = IOB_W23_3;
	pin AJ1 = IOB_E13_2;
	pin AJ2 = IOB_E9_2;
	pin AJ3 = IOB_E11_2;
	pin AJ4 = IOB_E9_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S107_0;
	pin AJ9 = IOB_S101_0;
	pin AJ10 = IOB_S101_1;
	pin AJ11 = IOB_S88_1;
	pin AJ12 = IOB_S88_0;
	pin AJ13 = IOB_S75_1;
	pin AJ14 = IOB_S75_0;
	pin AJ15 = IOB_S67_0;
	pin AJ16 = IOB_S60_0;
	pin AJ17 = IOB_S60_1;
	pin AJ18 = IOB_S52_2;
	pin AJ19 = IOB_S52_3;
	pin AJ20 = IOB_S40_3;
	pin AJ21 = IOB_S36_3;
	pin AJ22 = IOB_S36_2;
	pin AJ23 = IOB_S35_2;
	pin AJ24 = IOB_S35_3;
	pin AJ25 = IOB_S12_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W10_2;
	pin AJ33 = IOB_W21_2;
	pin AJ34 = IOB_W23_2;
	pin AK1 = IOB_E10_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E9_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S109_1;
	pin AK8 = IOB_S109_0;
	pin AK9 = IOB_S107_1;
	pin AK10 = IOB_S94_1;
	pin AK11 = IOB_S94_0;
	pin AK12 = GND;
	pin AK13 = IOB_S69_0;
	pin AK14 = IOB_S69_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S56_1;
	pin AK17 = IOB_S56_0;
	pin AK18 = IOB_S55_3;
	pin AK19 = IOB_S55_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S42_2;
	pin AK22 = IOB_S42_3;
	pin AK23 = GND;
	pin AK24 = IOB_S17_3;
	pin AK25 = IOB_S17_2;
	pin AK26 = IOB_S11_3;
	pin AK27 = IOB_S11_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W9_3;
	pin AK34 = IOB_W13_3;
	pin AL1 = IOB_E10_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S110_2;
	pin AL6 = IOB_S107_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S98_0;
	pin AL9 = IOB_S95_2;
	pin AL10 = IOB_S95_3;
	pin AL11 = IOB_S86_0;
	pin AL12 = IOB_S74_2;
	pin AL13 = IOB_S74_3;
	pin AL14 = IOB_S65_0;
	pin AL15 = IOB_S65_1;
	pin AL16 = IOB_S60_3;
	pin AL17 = IOB_S60_2;
	pin AL18 = IOB_S54_1;
	pin AL19 = IOB_S54_0;
	pin AL20 = IOB_S46_2;
	pin AL21 = IOB_S46_3;
	pin AL22 = IOB_S38_2;
	pin AL23 = IOB_S38_3;
	pin AL24 = IOB_S25_2;
	pin AL25 = IOB_S25_3;
	pin AL26 = IOB_S13_2;
	pin AL27 = IOB_S13_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W9_2;
	pin AL34 = IOB_W13_2;
	pin AM1 = GND;
	pin AM2 = IOB_S101_2;
	pin AM3 = GND;
	pin AM4 = IOB_S110_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S107_2;
	pin AM7 = IOB_S106_0;
	pin AM8 = IOB_S106_1;
	pin AM9 = IOB_S98_1;
	pin AM10 = GND;
	pin AM11 = IOB_S86_1;
	pin AM12 = IOB_S73_0;
	pin AM13 = IOB_S73_1;
	pin AM14 = IOB_S59_0;
	pin AM15 = IOB_S59_1;
	pin AM16 = IOB_S57_3;
	pin AM17 = IOB_S57_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S51_1;
	pin AM20 = IOB_S51_0;
	pin AM21 = IOB_S45_2;
	pin AM22 = IOB_S45_3;
	pin AM23 = IOB_S37_0;
	pin AM24 = IOB_S37_1;
	pin AM25 = GND;
	pin AM26 = IOB_S14_0;
	pin AM27 = IOB_S14_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S10_1;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S101_3;
	pin AN4 = IOB_S99_2;
	pin AN5 = IOB_S99_3;
	pin AN6 = IOB_S96_0;
	pin AN7 = IOB_S96_1;
	pin AN8 = IOB_S87_2;
	pin AN9 = IOB_S81_0;
	pin AN10 = IOB_S81_1;
	pin AN11 = IOB_S76_2;
	pin AN12 = IOB_S76_3;
	pin AN13 = IOB_S71_0;
	pin AN14 = IOB_S71_1;
	pin AN15 = GND;
	pin AN16 = IOB_S68_3;
	pin AN17 = IOB_S66_2;
	pin AN18 = IOB_S45_1;
	pin AN19 = IOB_S44_2;
	pin AN20 = GND;
	pin AN21 = IOB_S41_0;
	pin AN22 = IOB_S41_1;
	pin AN23 = IOB_S35_0;
	pin AN24 = IOB_S35_1;
	pin AN25 = IOB_S30_2;
	pin AN26 = IOB_S30_3;
	pin AN27 = IOB_S24_1;
	pin AN28 = IOB_S22_0;
	pin AN29 = IOB_S22_1;
	pin AN30 = IOB_S12_0;
	pin AN31 = IOB_S12_1;
	pin AN32 = IOB_S10_0;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S97_2;
	pin AP5 = IOB_S97_3;
	pin AP6 = IOB_S89_2;
	pin AP7 = IOB_S89_3;
	pin AP8 = GND;
	pin AP9 = IOB_S87_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S72_2;
	pin AP12 = IOB_S72_3;
	pin AP13 = IOB_S70_2;
	pin AP14 = IOB_S70_3;
	pin AP15 = IOB_S68_2;
	pin AP16 = VCCO4;
	pin AP17 = IOB_S66_3;
	pin AP18 = IOB_S45_0;
	pin AP19 = VCCO5;
	pin AP20 = IOB_S44_3;
	pin AP21 = IOB_S43_0;
	pin AP22 = IOB_S43_1;
	pin AP23 = IOB_S39_0;
	pin AP24 = IOB_S39_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S24_0;
	pin AP27 = GND;
	pin AP28 = IOB_S23_2;
	pin AP29 = IOB_S23_3;
	pin AP30 = IOB_S16_0;
	pin AP31 = IOB_S16_1;
	pin AP32 = GND;
	pin AP33 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W54_3;
	vref IOB_W59_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W87_0;
	vref IOB_W91_0;
	vref IOB_W99_0;
	vref IOB_W103_0;
	vref IOB_W111_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E54_3;
	vref IOB_E59_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E87_0;
	vref IOB_E91_0;
	vref IOB_E99_0;
	vref IOB_E103_0;
	vref IOB_E111_0;
	vref IOB_S4_0;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S23_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S44_3;
	vref IOB_S51_0;
	vref IOB_S54_0;
	vref IOB_S57_3;
	vref IOB_S60_3;
	vref IOB_S67_0;
	vref IOB_S71_0;
	vref IOB_S75_0;
	vref IOB_S88_0;
	vref IOB_S96_0;
	vref IOB_S100_0;
	vref IOB_S107_3;
	vref IOB_N4_3;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N23_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N44_0;
	vref IOB_N51_3;
	vref IOB_N54_3;
	vref IOB_N57_0;
	vref IOB_N60_0;
	vref IOB_N67_3;
	vref IOB_N71_3;
	vref IOB_N75_3;
	vref IOB_N88_3;
	vref IOB_N96_3;
	vref IOB_N100_3;
	vref IOB_N107_0;
}

// xc2v8000-ff1517
bond BOND33 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N105_1;
	pin A5 = IOB_N105_0;
	pin A6 = IOB_N99_1;
	pin A7 = IOB_N99_0;
	pin A8 = IOB_N93_1;
	pin A9 = IOB_N93_0;
	pin A10 = IOB_N89_1;
	pin A11 = IOB_N89_0;
	pin A12 = IOB_N85_1;
	pin A13 = IOB_N85_0;
	pin A14 = IOB_N74_1;
	pin A15 = IOB_N74_0;
	pin A16 = IOB_N68_1;
	pin A17 = IOB_N68_0;
	pin A18 = IOB_N60_1;
	pin A19 = IOB_N60_0;
	pin A20 = GND;
	pin A21 = IOB_N54_3;
	pin A22 = IOB_N54_2;
	pin A23 = IOB_N45_3;
	pin A24 = IOB_N45_2;
	pin A25 = IOB_N37_3;
	pin A26 = IOB_N37_2;
	pin A27 = IOB_N29_3;
	pin A28 = IOB_N29_2;
	pin A29 = IOB_N24_3;
	pin A30 = IOB_N24_2;
	pin A31 = IOB_N18_3;
	pin A32 = IOB_N18_2;
	pin A33 = IOB_N12_3;
	pin A34 = IOB_N12_2;
	pin A35 = IOB_N6_3;
	pin A36 = IOB_N6_2;
	pin A37 = GND;
	pin A38 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = IOB_N110_0;
	pin B5 = IOB_N103_1;
	pin B6 = IOB_N103_0;
	pin B7 = IOB_N97_1;
	pin B8 = IOB_N97_0;
	pin B9 = IOB_N91_1;
	pin B10 = IOB_N91_0;
	pin B11 = GND;
	pin B12 = IOB_N86_3;
	pin B13 = IOB_N86_2;
	pin B14 = VCCO1;
	pin B15 = IOB_N76_0;
	pin B16 = IOB_N70_1;
	pin B17 = IOB_N70_0;
	pin B18 = IOB_N66_1;
	pin B19 = IOB_N66_0;
	pin B20 = VCCAUX;
	pin B21 = IOB_N51_3;
	pin B22 = IOB_N51_2;
	pin B23 = IOB_N43_3;
	pin B24 = IOB_N43_2;
	pin B25 = IOB_N39_3;
	pin B26 = VCCO0;
	pin B27 = IOB_N26_3;
	pin B28 = IOB_N26_2;
	pin B29 = GND;
	pin B30 = IOB_N20_3;
	pin B31 = IOB_N20_2;
	pin B32 = IOB_N14_3;
	pin B33 = IOB_N14_2;
	pin B34 = IOB_N8_3;
	pin B35 = IOB_N8_2;
	pin B36 = IOB_N1_3;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = IOB_N110_1;
	pin C5 = IOB_N107_1;
	pin C6 = IOB_N107_0;
	pin C7 = IOB_N101_1;
	pin C8 = IOB_N101_0;
	pin C9 = IOB_N95_1;
	pin C10 = IOB_N95_0;
	pin C11 = IOB_N87_1;
	pin C12 = IOB_N87_0;
	pin C13 = IOB_N82_1;
	pin C14 = IOB_N82_0;
	pin C15 = IOB_N76_1;
	pin C16 = IOB_N72_1;
	pin C17 = IOB_N72_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N57_1;
	pin C20 = IOB_N57_0;
	pin C21 = IOB_N55_1;
	pin C22 = VCCO0;
	pin C23 = IOB_N41_3;
	pin C24 = IOB_N41_2;
	pin C25 = IOB_N39_2;
	pin C26 = IOB_N35_3;
	pin C27 = IOB_N35_2;
	pin C28 = IOB_N22_3;
	pin C29 = IOB_N22_2;
	pin C30 = IOB_N16_3;
	pin C31 = IOB_N16_2;
	pin C32 = IOB_N10_3;
	pin C33 = IOB_N10_2;
	pin C34 = IOB_N4_3;
	pin C35 = IOB_N4_2;
	pin C36 = IOB_N1_2;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = IOB_E110_2;
	pin D2 = IOB_E112_2;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N109_3;
	pin D7 = IOB_N109_2;
	pin D8 = IOB_N101_3;
	pin D9 = IOB_N98_3;
	pin D10 = IOB_N98_2;
	pin D11 = IOB_N92_3;
	pin D12 = IOB_N92_2;
	pin D13 = IOB_N84_3;
	pin D14 = IOB_N84_2;
	pin D15 = IOB_N73_3;
	pin D16 = IOB_N73_2;
	pin D17 = GND;
	pin D18 = IOB_N65_3;
	pin D19 = IOB_N65_2;
	pin D20 = GND;
	pin D21 = IOB_N55_0;
	pin D22 = IOB_N52_0;
	pin D23 = GND;
	pin D24 = IOB_N36_1;
	pin D25 = IOB_N36_0;
	pin D26 = IOB_N25_1;
	pin D27 = IOB_N25_0;
	pin D28 = IOB_N21_1;
	pin D29 = IOB_N21_0;
	pin D30 = IOB_N17_1;
	pin D31 = IOB_N17_0;
	pin D32 = IOB_N5_1;
	pin D33 = IOB_N2_1;
	pin D34 = IOB_N2_0;
	pin D35 = TDI;
	pin D36 = GND;
	pin D37 = VCCAUX;
	pin D38 = IOB_W112_2;
	pin D39 = IOB_W108_2;
	pin E1 = IOB_E110_3;
	pin E2 = IOB_E108_2;
	pin E3 = IOB_E112_3;
	pin E4 = IOB_E111_0;
	pin E5 = GND;
	pin E6 = TDO;
	pin E7 = IOB_N101_2;
	pin E8 = IOB_N106_2;
	pin E9 = IOB_N100_3;
	pin E10 = IOB_N100_2;
	pin E11 = VCCO1;
	pin E12 = IOB_N90_3;
	pin E13 = IOB_N90_2;
	pin E14 = GND;
	pin E15 = IOB_N75_3;
	pin E16 = IOB_N75_2;
	pin E17 = IOB_N68_2;
	pin E18 = IOB_N68_3;
	pin E19 = IOB_N59_3;
	pin E20 = IOB_N59_2;
	pin E21 = IOB_N52_1;
	pin E22 = IOB_N42_1;
	pin E23 = IOB_N42_0;
	pin E24 = IOB_N30_1;
	pin E25 = IOB_N30_0;
	pin E26 = GND;
	pin E27 = IOB_N23_1;
	pin E28 = IOB_N23_0;
	pin E29 = VCCO0;
	pin E30 = IOB_N11_1;
	pin E31 = IOB_N11_0;
	pin E32 = IOB_N7_1;
	pin E33 = IOB_N5_0;
	pin E34 = HSWAP_EN;
	pin E35 = GND;
	pin E36 = IOB_W111_0;
	pin E37 = IOB_W112_3;
	pin E38 = IOB_W106_2;
	pin E39 = IOB_W108_3;
	pin F1 = IOB_E104_2;
	pin F2 = IOB_E108_3;
	pin F3 = IOB_E106_2;
	pin F4 = IOB_E111_1;
	pin F5 = IOB_E109_0;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N106_3;
	pin F9 = IOB_N102_3;
	pin F10 = IOB_N102_2;
	pin F11 = IOB_N94_3;
	pin F12 = IOB_N94_2;
	pin F13 = IOB_N88_3;
	pin F14 = IOB_N88_2;
	pin F15 = IOB_N81_3;
	pin F16 = IOB_N81_2;
	pin F17 = IOB_N69_3;
	pin F18 = IOB_N69_2;
	pin F19 = IOB_N56_3;
	pin F20 = IOB_N56_2;
	pin F21 = IOB_N46_1;
	pin F22 = IOB_N46_0;
	pin F23 = IOB_N40_1;
	pin F24 = IOB_N40_0;
	pin F25 = IOB_N27_1;
	pin F26 = IOB_N27_0;
	pin F27 = IOB_N19_1;
	pin F28 = IOB_N19_0;
	pin F29 = IOB_N13_1;
	pin F30 = IOB_N13_0;
	pin F31 = IOB_N9_1;
	pin F32 = IOB_N7_0;
	pin F33 = DXP;
	pin F34 = GND;
	pin F35 = IOB_W111_1;
	pin F36 = IOB_W110_2;
	pin F37 = IOB_W110_3;
	pin F38 = IOB_W106_3;
	pin F39 = IOB_W102_2;
	pin G1 = IOB_E104_3;
	pin G2 = IOB_E102_2;
	pin G3 = IOB_E106_3;
	pin G4 = IOB_E101_0;
	pin G5 = IOB_E105_0;
	pin G6 = IOB_E109_1;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N104_3;
	pin G10 = IOB_N104_2;
	pin G11 = IOB_N96_3;
	pin G12 = IOB_N96_2;
	pin G13 = VCCO1;
	pin G14 = IOB_N87_2;
	pin G15 = IOB_N87_3;
	pin G16 = IOB_N71_3;
	pin G17 = IOB_N71_2;
	pin G18 = IOB_N67_3;
	pin G19 = IOB_N67_2;
	pin G20 = GND;
	pin G21 = IOB_N44_1;
	pin G22 = IOB_N44_0;
	pin G23 = IOB_N38_1;
	pin G24 = IOB_N38_0;
	pin G25 = IOB_N24_0;
	pin G26 = IOB_N24_1;
	pin G27 = VCCO0;
	pin G28 = IOB_N15_1;
	pin G29 = IOB_N15_0;
	pin G30 = IOB_N4_0;
	pin G31 = IOB_N9_0;
	pin G32 = DXN;
	pin G33 = GND;
	pin G34 = IOB_W109_0;
	pin G35 = IOB_W107_0;
	pin G36 = IOB_W103_0;
	pin G37 = IOB_W104_2;
	pin G38 = IOB_W100_2;
	pin G39 = IOB_W102_3;
	pin H1 = IOB_E96_2;
	pin H2 = IOB_E102_3;
	pin H3 = IOB_E100_2;
	pin H4 = IOB_E101_1;
	pin H5 = IOB_E105_1;
	pin H6 = IOB_E107_1;
	pin H7 = IOB_E107_0;
	pin H8 = GND;
	pin H9 = NC;
	pin H10 = IOB_N110_3;
	pin H11 = IOB_N103_2;
	pin H12 = IOB_N103_3;
	pin H13 = IOB_N93_2;
	pin H14 = IOB_N93_3;
	pin H15 = IOB_N82_2;
	pin H16 = IOB_N82_3;
	pin H17 = GND;
	pin H18 = IOB_N56_0;
	pin H19 = IOB_N56_1;
	pin H20 = IOB_N55_3;
	pin H21 = IOB_N45_0;
	pin H22 = IOB_N45_1;
	pin H23 = GND;
	pin H24 = IOB_N26_0;
	pin H25 = IOB_N26_1;
	pin H26 = IOB_N18_0;
	pin H27 = IOB_N18_1;
	pin H28 = IOB_N8_0;
	pin H29 = IOB_N8_1;
	pin H30 = IOB_N4_1;
	pin H31 = PROG_B;
	pin H32 = GND;
	pin H33 = IOB_W110_1;
	pin H34 = IOB_W109_1;
	pin H35 = IOB_W107_1;
	pin H36 = IOB_W103_1;
	pin H37 = IOB_W104_3;
	pin H38 = IOB_W100_3;
	pin H39 = IOB_W96_2;
	pin J1 = IOB_E96_3;
	pin J2 = IOB_E94_2;
	pin J3 = IOB_E100_3;
	pin J4 = IOB_E95_0;
	pin J5 = IOB_E98_2;
	pin J6 = IOB_E99_0;
	pin J7 = IOB_E103_0;
	pin J8 = IOB_E106_1;
	pin J9 = GND;
	pin J10 = IOB_N110_2;
	pin J11 = IOB_N107_3;
	pin J12 = IOB_N99_2;
	pin J13 = IOB_N99_3;
	pin J14 = IOB_N91_2;
	pin J15 = VCCO1;
	pin J16 = IOB_N74_2;
	pin J17 = IOB_N74_3;
	pin J18 = IOB_N60_2;
	pin J19 = IOB_N60_3;
	pin J20 = IOB_N55_2;
	pin J21 = IOB_N43_0;
	pin J22 = IOB_N43_1;
	pin J23 = IOB_N35_0;
	pin J24 = IOB_N35_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N16_0;
	pin J27 = IOB_N16_1;
	pin J28 = IOB_N6_0;
	pin J29 = IOB_N1_0;
	pin J30 = IOB_N1_1;
	pin J31 = GND;
	pin J32 = IOB_W110_0;
	pin J33 = IOB_W105_0;
	pin J34 = IOB_W101_0;
	pin J35 = IOB_W99_0;
	pin J36 = IOB_W97_0;
	pin J37 = IOB_W98_2;
	pin J38 = IOB_W94_2;
	pin J39 = IOB_W96_3;
	pin K1 = IOB_E90_2;
	pin K2 = IOB_E94_3;
	pin K3 = IOB_E92_2;
	pin K4 = IOB_E95_1;
	pin K5 = IOB_E98_3;
	pin K6 = IOB_E99_1;
	pin K7 = IOB_E103_1;
	pin K8 = IOB_E106_0;
	pin K9 = IOB_E104_1;
	pin K10 = GND;
	pin K11 = IOB_N107_2;
	pin K12 = IOB_N105_2;
	pin K13 = IOB_N105_3;
	pin K14 = IOB_N95_3;
	pin K15 = IOB_N91_3;
	pin K16 = IOB_N76_2;
	pin K17 = IOB_N76_3;
	pin K18 = IOB_N66_2;
	pin K19 = IOB_N66_3;
	pin K20 = GND;
	pin K21 = IOB_N41_0;
	pin K22 = IOB_N41_1;
	pin K23 = IOB_N29_0;
	pin K24 = IOB_N29_1;
	pin K25 = IOB_N22_1;
	pin K26 = IOB_N12_0;
	pin K27 = IOB_N12_1;
	pin K28 = IOB_N6_1;
	pin K29 = IOB_W108_1;
	pin K30 = GND;
	pin K31 = IOB_W102_1;
	pin K32 = IOB_W102_0;
	pin K33 = IOB_W105_1;
	pin K34 = IOB_W101_1;
	pin K35 = IOB_W99_1;
	pin K36 = IOB_W97_1;
	pin K37 = IOB_W98_3;
	pin K38 = IOB_W94_3;
	pin K39 = IOB_W92_2;
	pin L1 = IOB_E90_3;
	pin L2 = GND;
	pin L3 = IOB_E92_3;
	pin L4 = IOB_E91_0;
	pin L5 = VCCO2;
	pin L6 = IOB_E93_0;
	pin L7 = IOB_E97_0;
	pin L8 = IOB_E96_1;
	pin L9 = IOB_E102_1;
	pin L10 = IOB_E104_0;
	pin L11 = GND;
	pin L12 = IOB_E110_1;
	pin L13 = IOB_E112_1;
	pin L14 = IOB_N95_2;
	pin L15 = IOB_N89_2;
	pin L16 = IOB_N89_3;
	pin L17 = VCCO1;
	pin L18 = IOB_N70_2;
	pin L19 = IOB_N70_3;
	pin L20 = IOB_N51_1;
	pin L21 = IOB_N39_0;
	pin L22 = IOB_N39_1;
	pin L23 = VCCO0;
	pin L24 = IOB_N22_0;
	pin L25 = IOB_N14_0;
	pin L26 = IOB_N14_1;
	pin L27 = IOB_W112_1;
	pin L28 = IOB_W106_1;
	pin L29 = GND;
	pin L30 = IOB_W108_0;
	pin L31 = IOB_W100_1;
	pin L32 = IOB_W96_1;
	pin L33 = IOB_W95_0;
	pin L34 = IOB_W93_0;
	pin L35 = VCCO7;
	pin L36 = IOB_W91_0;
	pin L37 = IOB_W88_2;
	pin L38 = GND;
	pin L39 = IOB_W92_3;
	pin M1 = IOB_E84_2;
	pin M2 = IOB_E86_2;
	pin M3 = IOB_E88_2;
	pin M4 = IOB_E91_1;
	pin M5 = IOB_E89_0;
	pin M6 = IOB_E93_1;
	pin M7 = IOB_E97_1;
	pin M8 = IOB_E96_0;
	pin M9 = IOB_E102_0;
	pin M10 = IOB_E100_1;
	pin M11 = IOB_E110_0;
	pin M12 = IOB_E108_1;
	pin M13 = IOB_E112_0;
	pin M14 = IOB_N97_2;
	pin M15 = IOB_N97_3;
	pin M16 = IOB_N85_2;
	pin M17 = IOB_N85_3;
	pin M18 = IOB_N72_2;
	pin M19 = IOB_N72_3;
	pin M20 = IOB_N51_0;
	pin M21 = IOB_N37_0;
	pin M22 = IOB_N37_1;
	pin M23 = IOB_N20_0;
	pin M24 = IOB_N20_1;
	pin M25 = IOB_N10_0;
	pin M26 = IOB_N10_1;
	pin M27 = IOB_W112_0;
	pin M28 = IOB_W104_1;
	pin M29 = IOB_W106_0;
	pin M30 = IOB_W98_1;
	pin M31 = IOB_W100_0;
	pin M32 = IOB_W96_0;
	pin M33 = IOB_W95_1;
	pin M34 = IOB_W93_1;
	pin M35 = IOB_W90_2;
	pin M36 = IOB_W91_1;
	pin M37 = IOB_W88_3;
	pin M38 = IOB_W86_2;
	pin M39 = IOB_W84_2;
	pin N1 = IOB_E84_3;
	pin N2 = IOB_E86_3;
	pin N3 = IOB_E88_3;
	pin N4 = IOB_E81_0;
	pin N5 = IOB_E89_1;
	pin N6 = IOB_E85_0;
	pin N7 = VCCO2;
	pin N8 = IOB_E88_1;
	pin N9 = IOB_E92_1;
	pin N10 = IOB_E100_0;
	pin N11 = IOB_E98_1;
	pin N12 = IOB_E108_0;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = VCCO1;
	pin N18 = VCCO1;
	pin N19 = VCCO1;
	pin N20 = VCCINT;
	pin N21 = VCCO0;
	pin N22 = VCCO0;
	pin N23 = VCCO0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = IOB_W104_0;
	pin N29 = IOB_W94_1;
	pin N30 = IOB_W98_0;
	pin N31 = IOB_W90_1;
	pin N32 = IOB_W88_1;
	pin N33 = VCCO7;
	pin N34 = IOB_W89_0;
	pin N35 = IOB_W90_3;
	pin N36 = IOB_W85_0;
	pin N37 = IOB_W82_2;
	pin N38 = IOB_W86_3;
	pin N39 = IOB_W84_3;
	pin P1 = IOB_E74_2;
	pin P2 = VCCO2;
	pin P3 = IOB_E82_2;
	pin P4 = IOB_E81_1;
	pin P5 = GND;
	pin P6 = IOB_E85_1;
	pin P7 = IOB_E83_0;
	pin P8 = IOB_E88_0;
	pin P9 = IOB_E92_0;
	pin P10 = IOB_E90_1;
	pin P11 = IOB_E98_0;
	pin P12 = IOB_E94_1;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCINT;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W92_1;
	pin P29 = IOB_W94_0;
	pin P30 = IOB_W86_1;
	pin P31 = IOB_W90_0;
	pin P32 = IOB_W88_0;
	pin P33 = IOB_W87_0;
	pin P34 = IOB_W89_1;
	pin P35 = GND;
	pin P36 = IOB_W85_1;
	pin P37 = IOB_W82_3;
	pin P38 = VCCO7;
	pin P39 = IOB_W76_2;
	pin R1 = IOB_E74_3;
	pin R2 = IOB_E72_2;
	pin R3 = IOB_E82_3;
	pin R4 = IOB_E73_0;
	pin R5 = IOB_E75_0;
	pin R6 = IOB_E76_2;
	pin R7 = IOB_E83_1;
	pin R8 = IOB_E84_1;
	pin R9 = VCCO2;
	pin R10 = IOB_E90_0;
	pin R11 = IOB_E87_0;
	pin R12 = IOB_E94_0;
	pin R13 = VCCO2;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = VCCO7;
	pin R28 = IOB_W92_0;
	pin R29 = IOB_W84_1;
	pin R30 = IOB_W86_0;
	pin R31 = VCCO7;
	pin R32 = IOB_W76_1;
	pin R33 = IOB_W87_1;
	pin R34 = IOB_W83_0;
	pin R35 = IOB_W81_0;
	pin R36 = IOB_W75_0;
	pin R37 = IOB_W74_2;
	pin R38 = IOB_W72_2;
	pin R39 = IOB_W76_3;
	pin T1 = IOB_E68_2;
	pin T2 = IOB_E72_3;
	pin T3 = IOB_E70_2;
	pin T4 = IOB_E73_1;
	pin T5 = IOB_E75_1;
	pin T6 = IOB_E76_3;
	pin T7 = IOB_E71_0;
	pin T8 = IOB_E84_0;
	pin T9 = IOB_E76_1;
	pin T10 = IOB_E82_1;
	pin T11 = IOB_E87_1;
	pin T12 = IOB_E86_1;
	pin T13 = VCCO2;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = VCCO7;
	pin T28 = IOB_W82_1;
	pin T29 = IOB_W84_0;
	pin T30 = IOB_W74_1;
	pin T31 = IOB_W72_1;
	pin T32 = IOB_W76_0;
	pin T33 = IOB_W73_0;
	pin T34 = IOB_W83_1;
	pin T35 = IOB_W81_1;
	pin T36 = IOB_W75_1;
	pin T37 = IOB_W74_3;
	pin T38 = IOB_W72_3;
	pin T39 = IOB_W68_2;
	pin U1 = IOB_E68_3;
	pin U2 = IOB_E66_2;
	pin U3 = IOB_E70_3;
	pin U4 = GND;
	pin U5 = IOB_E67_0;
	pin U6 = IOB_E69_0;
	pin U7 = IOB_E71_1;
	pin U8 = GND;
	pin U9 = IOB_E76_0;
	pin U10 = IOB_E82_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E86_0;
	pin U13 = VCCO2;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = VCCO7;
	pin U28 = IOB_W82_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W74_0;
	pin U31 = IOB_W72_0;
	pin U32 = GND;
	pin U33 = IOB_W73_1;
	pin U34 = IOB_W71_0;
	pin U35 = IOB_W69_0;
	pin U36 = GND;
	pin U37 = IOB_W70_2;
	pin U38 = IOB_W70_3;
	pin U39 = IOB_W68_3;
	pin V1 = IOB_E60_2;
	pin V2 = IOB_E66_3;
	pin V3 = VCCO2;
	pin V4 = IOB_E59_0;
	pin V5 = IOB_E67_1;
	pin V6 = IOB_E69_1;
	pin V7 = IOB_E65_0;
	pin V8 = IOB_E66_1;
	pin V9 = IOB_E68_1;
	pin V10 = IOB_E70_1;
	pin V11 = IOB_E72_1;
	pin V12 = IOB_E74_1;
	pin V13 = VCCO2;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = VCCO7;
	pin V28 = IOB_W70_1;
	pin V29 = IOB_W68_1;
	pin V30 = IOB_W66_1;
	pin V31 = IOB_W60_1;
	pin V32 = IOB_W58_1;
	pin V33 = IOB_W67_0;
	pin V34 = IOB_W71_1;
	pin V35 = IOB_W69_1;
	pin V36 = IOB_W65_0;
	pin V37 = VCCO7;
	pin V38 = IOB_W66_2;
	pin V39 = IOB_W60_2;
	pin W1 = IOB_E60_3;
	pin W2 = IOB_E58_3;
	pin W3 = IOB_E58_2;
	pin W4 = IOB_E59_1;
	pin W5 = IOB_E57_1;
	pin W6 = IOB_E57_0;
	pin W7 = IOB_E65_1;
	pin W8 = IOB_E66_0;
	pin W9 = IOB_E68_0;
	pin W10 = IOB_E70_0;
	pin W11 = IOB_E72_0;
	pin W12 = IOB_E74_0;
	pin W13 = VCCO2;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = VCCO7;
	pin W28 = IOB_W70_0;
	pin W29 = IOB_W68_0;
	pin W30 = IOB_W66_0;
	pin W31 = IOB_W60_0;
	pin W32 = IOB_W58_0;
	pin W33 = IOB_W67_1;
	pin W34 = IOB_W57_0;
	pin W35 = IOB_W59_0;
	pin W36 = IOB_W65_1;
	pin W37 = IOB_W58_2;
	pin W38 = IOB_W66_3;
	pin W39 = IOB_W60_3;
	pin Y1 = GND;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E55_3;
	pin Y4 = GND;
	pin Y5 = IOB_E53_1;
	pin Y6 = IOB_E55_1;
	pin Y7 = GND;
	pin Y8 = IOB_E58_1;
	pin Y9 = IOB_E58_0;
	pin Y10 = GND;
	pin Y11 = IOB_E60_1;
	pin Y12 = IOB_E60_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCINT;
	pin Y27 = VCCINT;
	pin Y28 = IOB_W53_0;
	pin Y29 = IOB_W53_1;
	pin Y30 = GND;
	pin Y31 = IOB_W55_0;
	pin Y32 = IOB_W55_1;
	pin Y33 = GND;
	pin Y34 = IOB_W57_1;
	pin Y35 = IOB_W59_1;
	pin Y36 = GND;
	pin Y37 = IOB_W58_3;
	pin Y38 = VCCAUX;
	pin Y39 = GND;
	pin AA1 = IOB_E53_3;
	pin AA2 = IOB_E47_3;
	pin AA3 = IOB_E55_2;
	pin AA4 = IOB_E47_1;
	pin AA5 = IOB_E53_0;
	pin AA6 = IOB_E55_0;
	pin AA7 = IOB_E45_1;
	pin AA8 = IOB_E56_2;
	pin AA9 = IOB_E54_2;
	pin AA10 = IOB_E48_2;
	pin AA11 = IOB_E46_2;
	pin AA12 = IOB_E44_2;
	pin AA13 = VCCO3;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = VCCO6;
	pin AA28 = IOB_W39_1;
	pin AA29 = IOB_W41_1;
	pin AA30 = IOB_W43_1;
	pin AA31 = IOB_W45_1;
	pin AA32 = IOB_W47_1;
	pin AA33 = IOB_W48_2;
	pin AA34 = IOB_W56_3;
	pin AA35 = IOB_W56_2;
	pin AA36 = IOB_W54_2;
	pin AA37 = IOB_W55_2;
	pin AA38 = IOB_W55_3;
	pin AA39 = IOB_W53_3;
	pin AB1 = IOB_E53_2;
	pin AB2 = IOB_E47_2;
	pin AB3 = VCCO3;
	pin AB4 = IOB_E47_0;
	pin AB5 = IOB_E43_1;
	pin AB6 = IOB_E41_1;
	pin AB7 = IOB_E45_0;
	pin AB8 = IOB_E56_3;
	pin AB9 = IOB_E54_3;
	pin AB10 = IOB_E48_3;
	pin AB11 = IOB_E46_3;
	pin AB12 = IOB_E44_3;
	pin AB13 = VCCO3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = VCCO6;
	pin AB28 = IOB_W39_0;
	pin AB29 = IOB_W41_0;
	pin AB30 = IOB_W43_0;
	pin AB31 = IOB_W45_0;
	pin AB32 = IOB_W47_0;
	pin AB33 = IOB_W48_3;
	pin AB34 = IOB_W44_2;
	pin AB35 = IOB_W46_2;
	pin AB36 = IOB_W54_3;
	pin AB37 = VCCO6;
	pin AB38 = IOB_W47_3;
	pin AB39 = IOB_W53_2;
	pin AC1 = IOB_E45_3;
	pin AC2 = IOB_E43_3;
	pin AC3 = IOB_E43_2;
	pin AC4 = GND;
	pin AC5 = IOB_E43_0;
	pin AC6 = IOB_E41_0;
	pin AC7 = IOB_E39_1;
	pin AC8 = GND;
	pin AC9 = IOB_E42_2;
	pin AC10 = IOB_E40_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E32_2;
	pin AC13 = VCCO3;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = VCCO6;
	pin AC28 = IOB_W27_1;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W31_1;
	pin AC31 = IOB_W37_1;
	pin AC32 = GND;
	pin AC33 = IOB_W42_2;
	pin AC34 = IOB_W44_3;
	pin AC35 = IOB_W46_3;
	pin AC36 = GND;
	pin AC37 = IOB_W43_3;
	pin AC38 = IOB_W47_2;
	pin AC39 = IOB_W45_3;
	pin AD1 = IOB_E45_2;
	pin AD2 = IOB_E41_3;
	pin AD3 = IOB_E39_3;
	pin AD4 = IOB_E37_1;
	pin AD5 = IOB_E31_1;
	pin AD6 = IOB_E29_1;
	pin AD7 = IOB_E39_0;
	pin AD8 = IOB_E38_2;
	pin AD9 = IOB_E42_3;
	pin AD10 = IOB_E40_3;
	pin AD11 = IOB_E30_2;
	pin AD12 = IOB_E32_3;
	pin AD13 = VCCO3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W27_0;
	pin AD29 = IOB_W26_2;
	pin AD30 = IOB_W31_0;
	pin AD31 = IOB_W37_0;
	pin AD32 = IOB_W29_1;
	pin AD33 = IOB_W42_3;
	pin AD34 = IOB_W37_3;
	pin AD35 = IOB_W38_2;
	pin AD36 = IOB_W40_2;
	pin AD37 = IOB_W43_2;
	pin AD38 = IOB_W41_3;
	pin AD39 = IOB_W45_2;
	pin AE1 = IOB_E37_3;
	pin AE2 = IOB_E41_2;
	pin AE3 = IOB_E39_2;
	pin AE4 = IOB_E37_0;
	pin AE5 = IOB_E31_0;
	pin AE6 = IOB_E29_0;
	pin AE7 = IOB_E25_1;
	pin AE8 = IOB_E38_3;
	pin AE9 = VCCO3;
	pin AE10 = IOB_E28_2;
	pin AE11 = IOB_E30_3;
	pin AE12 = IOB_E22_2;
	pin AE13 = VCCO3;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = VCCO6;
	pin AE28 = IOB_W19_1;
	pin AE29 = IOB_W26_3;
	pin AE30 = IOB_W23_1;
	pin AE31 = VCCO6;
	pin AE32 = IOB_W29_0;
	pin AE33 = IOB_W30_2;
	pin AE34 = IOB_W37_2;
	pin AE35 = IOB_W38_3;
	pin AE36 = IOB_W40_3;
	pin AE37 = IOB_W31_3;
	pin AE38 = IOB_W41_2;
	pin AE39 = IOB_W39_3;
	pin AF1 = IOB_E37_2;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E31_3;
	pin AF4 = IOB_E27_1;
	pin AF5 = GND;
	pin AF6 = IOB_E23_3;
	pin AF7 = IOB_E25_0;
	pin AF8 = IOB_E26_2;
	pin AF9 = IOB_E24_2;
	pin AF10 = IOB_E28_3;
	pin AF11 = IOB_E20_2;
	pin AF12 = IOB_E22_3;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = VCCINT;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = IOB_W19_0;
	pin AF29 = IOB_W15_1;
	pin AF30 = IOB_W23_0;
	pin AF31 = IOB_W21_1;
	pin AF32 = IOB_W25_1;
	pin AF33 = IOB_W30_3;
	pin AF34 = IOB_W28_2;
	pin AF35 = GND;
	pin AF36 = IOB_W32_2;
	pin AF37 = IOB_W31_2;
	pin AF38 = VCCO6;
	pin AF39 = IOB_W39_2;
	pin AG1 = IOB_E29_3;
	pin AG2 = IOB_E27_3;
	pin AG3 = IOB_E31_2;
	pin AG4 = IOB_E27_0;
	pin AG5 = IOB_E23_1;
	pin AG6 = IOB_E23_2;
	pin AG7 = VCCO3;
	pin AG8 = IOB_E26_3;
	pin AG9 = IOB_E24_3;
	pin AG10 = IOB_E16_2;
	pin AG11 = IOB_E20_3;
	pin AG12 = IOB_E10_2;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = VCCO4;
	pin AG18 = VCCO4;
	pin AG19 = VCCO4;
	pin AG20 = VCCINT;
	pin AG21 = VCCO5;
	pin AG22 = VCCO5;
	pin AG23 = VCCO5;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = IOB_W5_1;
	pin AG29 = IOB_W15_0;
	pin AG30 = IOB_W13_1;
	pin AG31 = IOB_W21_0;
	pin AG32 = IOB_W25_0;
	pin AG33 = VCCO6;
	pin AG34 = IOB_W28_3;
	pin AG35 = IOB_W24_2;
	pin AG36 = IOB_W32_3;
	pin AG37 = IOB_W25_3;
	pin AG38 = IOB_W27_3;
	pin AG39 = IOB_W29_3;
	pin AH1 = IOB_E29_2;
	pin AH2 = IOB_E27_2;
	pin AH3 = IOB_E25_3;
	pin AH4 = IOB_E21_1;
	pin AH5 = IOB_E23_0;
	pin AH6 = IOB_E19_1;
	pin AH7 = IOB_E17_1;
	pin AH8 = IOB_E18_2;
	pin AH9 = IOB_E14_2;
	pin AH10 = IOB_E16_3;
	pin AH11 = IOB_E8_2;
	pin AH12 = IOB_E10_3;
	pin AH13 = IOB_E2_2;
	pin AH14 = IOB_S101_1;
	pin AH15 = IOB_S101_0;
	pin AH16 = IOB_S91_1;
	pin AH17 = IOB_S91_0;
	pin AH18 = IOB_S74_1;
	pin AH19 = IOB_S74_0;
	pin AH20 = IOB_S60_1;
	pin AH21 = IOB_S39_3;
	pin AH22 = IOB_S39_2;
	pin AH23 = IOB_S26_3;
	pin AH24 = IOB_S26_2;
	pin AH25 = IOB_S14_3;
	pin AH26 = IOB_S14_2;
	pin AH27 = IOB_W1_1;
	pin AH28 = IOB_W5_0;
	pin AH29 = IOB_W3_1;
	pin AH30 = IOB_W13_0;
	pin AH31 = IOB_W11_1;
	pin AH32 = IOB_W17_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W20_2;
	pin AH35 = IOB_W24_3;
	pin AH36 = IOB_W22_2;
	pin AH37 = IOB_W25_2;
	pin AH38 = IOB_W27_2;
	pin AH39 = IOB_W29_2;
	pin AJ1 = IOB_E21_3;
	pin AJ2 = GND;
	pin AJ3 = IOB_E25_2;
	pin AJ4 = IOB_E21_0;
	pin AJ5 = VCCO3;
	pin AJ6 = IOB_E19_0;
	pin AJ7 = IOB_E17_0;
	pin AJ8 = IOB_E18_3;
	pin AJ9 = IOB_E14_3;
	pin AJ10 = IOB_E6_2;
	pin AJ11 = GND;
	pin AJ12 = IOB_E8_3;
	pin AJ13 = IOB_E2_3;
	pin AJ14 = IOB_S97_1;
	pin AJ15 = IOB_S97_0;
	pin AJ16 = IOB_S89_0;
	pin AJ17 = VCCO4;
	pin AJ18 = IOB_S72_1;
	pin AJ19 = IOB_S72_0;
	pin AJ20 = IOB_S60_0;
	pin AJ21 = IOB_S41_3;
	pin AJ22 = IOB_S41_2;
	pin AJ23 = VCCO5;
	pin AJ24 = IOB_S22_3;
	pin AJ25 = IOB_S22_2;
	pin AJ26 = IOB_S18_2;
	pin AJ27 = IOB_W1_0;
	pin AJ28 = IOB_W3_0;
	pin AJ29 = GND;
	pin AJ30 = IOB_W9_1;
	pin AJ31 = IOB_W11_0;
	pin AJ32 = IOB_W17_0;
	pin AJ33 = IOB_W16_3;
	pin AJ34 = IOB_W20_3;
	pin AJ35 = VCCO6;
	pin AJ36 = IOB_W22_3;
	pin AJ37 = IOB_W21_3;
	pin AJ38 = GND;
	pin AJ39 = IOB_W23_3;
	pin AK1 = IOB_E21_2;
	pin AK2 = IOB_E19_3;
	pin AK3 = IOB_E15_3;
	pin AK4 = IOB_E15_1;
	pin AK5 = IOB_E13_1;
	pin AK6 = IOB_E11_1;
	pin AK7 = IOB_E7_1;
	pin AK8 = IOB_E12_2;
	pin AK9 = IOB_E12_3;
	pin AK10 = GND;
	pin AK11 = IOB_E6_3;
	pin AK12 = IOB_S105_1;
	pin AK13 = IOB_S99_1;
	pin AK14 = IOB_S99_0;
	pin AK15 = IOB_S89_1;
	pin AK16 = IOB_S82_1;
	pin AK17 = IOB_S82_0;
	pin AK18 = IOB_S70_1;
	pin AK19 = IOB_S70_0;
	pin AK20 = GND;
	pin AK21 = IOB_S43_3;
	pin AK22 = IOB_S43_2;
	pin AK23 = IOB_S35_3;
	pin AK24 = IOB_S35_2;
	pin AK25 = IOB_S20_3;
	pin AK26 = IOB_S18_3;
	pin AK27 = IOB_S8_3;
	pin AK28 = IOB_S8_2;
	pin AK29 = IOB_S6_2;
	pin AK30 = GND;
	pin AK31 = IOB_W9_0;
	pin AK32 = IOB_W7_1;
	pin AK33 = IOB_W10_2;
	pin AK34 = IOB_W14_2;
	pin AK35 = IOB_W15_3;
	pin AK36 = IOB_W18_2;
	pin AK37 = IOB_W21_2;
	pin AK38 = IOB_W19_3;
	pin AK39 = IOB_W23_2;
	pin AL1 = IOB_E17_3;
	pin AL2 = IOB_E19_2;
	pin AL3 = IOB_E15_2;
	pin AL4 = IOB_E15_0;
	pin AL5 = IOB_E13_0;
	pin AL6 = IOB_E11_0;
	pin AL7 = IOB_E7_0;
	pin AL8 = IOB_E4_2;
	pin AL9 = GND;
	pin AL10 = IOB_S107_1;
	pin AL11 = IOB_S107_0;
	pin AL12 = IOB_S105_0;
	pin AL13 = IOB_S95_1;
	pin AL14 = IOB_S95_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S76_1;
	pin AL17 = IOB_S76_0;
	pin AL18 = IOB_S68_1;
	pin AL19 = IOB_S68_0;
	pin AL20 = IOB_S56_3;
	pin AL21 = IOB_S45_3;
	pin AL22 = IOB_S45_2;
	pin AL23 = IOB_S36_2;
	pin AL24 = IOB_S36_3;
	pin AL25 = VCCO5;
	pin AL26 = IOB_S20_2;
	pin AL27 = IOB_S12_3;
	pin AL28 = IOB_S12_2;
	pin AL29 = IOB_S6_3;
	pin AL30 = IOB_S4_2;
	pin AL31 = GND;
	pin AL32 = IOB_W7_0;
	pin AL33 = IOB_W10_3;
	pin AL34 = IOB_W14_3;
	pin AL35 = IOB_W15_2;
	pin AL36 = IOB_W18_3;
	pin AL37 = IOB_W13_3;
	pin AL38 = IOB_W19_2;
	pin AL39 = IOB_W17_3;
	pin AM1 = IOB_E17_2;
	pin AM2 = IOB_E13_3;
	pin AM3 = IOB_E9_3;
	pin AM4 = IOB_E9_1;
	pin AM5 = IOB_E5_1;
	pin AM6 = IOB_E3_1;
	pin AM7 = IOB_E4_3;
	pin AM8 = GND;
	pin AM9 = IOB_S110_1;
	pin AM10 = IOB_S110_0;
	pin AM11 = IOB_S103_1;
	pin AM12 = IOB_S103_0;
	pin AM13 = IOB_S93_1;
	pin AM14 = IOB_S93_0;
	pin AM15 = IOB_S85_1;
	pin AM16 = IOB_S85_0;
	pin AM17 = GND;
	pin AM18 = IOB_S66_1;
	pin AM19 = IOB_S66_0;
	pin AM20 = IOB_S56_2;
	pin AM21 = IOB_S51_3;
	pin AM22 = IOB_S51_2;
	pin AM23 = GND;
	pin AM24 = IOB_S29_3;
	pin AM25 = IOB_S29_2;
	pin AM26 = IOB_S17_2;
	pin AM27 = IOB_S17_3;
	pin AM28 = IOB_S10_3;
	pin AM29 = IOB_S10_2;
	pin AM30 = IOB_S4_3;
	pin AM31 = IOB_S1_2;
	pin AM32 = GND;
	pin AM33 = IOB_W6_3;
	pin AM34 = IOB_W6_2;
	pin AM35 = IOB_W8_2;
	pin AM36 = IOB_W12_2;
	pin AM37 = IOB_W13_2;
	pin AM38 = IOB_W11_3;
	pin AM39 = IOB_W17_2;
	pin AN1 = IOB_E11_3;
	pin AN2 = IOB_E13_2;
	pin AN3 = IOB_E9_2;
	pin AN4 = IOB_E9_0;
	pin AN5 = IOB_E5_0;
	pin AN6 = IOB_E3_0;
	pin AN7 = GND;
	pin AN8 = PWRDWN_B;
	pin AN9 = IOB_S102_0;
	pin AN10 = IOB_S102_1;
	pin AN11 = IOB_S94_0;
	pin AN12 = IOB_S94_1;
	pin AN13 = VCCO4;
	pin AN14 = IOB_S87_2;
	pin AN15 = IOB_S87_3;
	pin AN16 = IOB_S73_0;
	pin AN17 = IOB_S73_1;
	pin AN18 = IOB_S67_0;
	pin AN19 = IOB_S67_1;
	pin AN20 = GND;
	pin AN21 = IOB_S55_1;
	pin AN22 = IOB_S55_0;
	pin AN23 = IOB_S37_3;
	pin AN24 = IOB_S37_2;
	pin AN25 = IOB_S24_3;
	pin AN26 = IOB_S24_2;
	pin AN27 = VCCO5;
	pin AN28 = IOB_S16_3;
	pin AN29 = IOB_S16_2;
	pin AN30 = IOB_S11_3;
	pin AN31 = IOB_S1_3;
	pin AN32 = M0;
	pin AN33 = GND;
	pin AN34 = IOB_W4_2;
	pin AN35 = IOB_W8_3;
	pin AN36 = IOB_W12_3;
	pin AN37 = IOB_W7_3;
	pin AN38 = IOB_W11_2;
	pin AN39 = IOB_W9_3;
	pin AP1 = IOB_E11_2;
	pin AP2 = IOB_E7_3;
	pin AP3 = IOB_E3_3;
	pin AP4 = IOB_E3_2;
	pin AP5 = IOB_E1_1;
	pin AP6 = GND;
	pin AP7 = DONE;
	pin AP8 = IOB_S104_0;
	pin AP9 = IOB_S104_1;
	pin AP10 = IOB_S96_0;
	pin AP11 = IOB_S96_1;
	pin AP12 = IOB_S90_0;
	pin AP13 = IOB_S90_1;
	pin AP14 = IOB_S84_0;
	pin AP15 = IOB_S84_1;
	pin AP16 = IOB_S71_0;
	pin AP17 = IOB_S71_1;
	pin AP18 = IOB_S65_0;
	pin AP19 = IOB_S65_1;
	pin AP20 = IOB_S55_2;
	pin AP21 = IOB_S55_3;
	pin AP22 = IOB_S42_2;
	pin AP23 = IOB_S42_3;
	pin AP24 = IOB_S30_2;
	pin AP25 = IOB_S30_3;
	pin AP26 = IOB_S25_2;
	pin AP27 = IOB_S25_3;
	pin AP28 = IOB_S19_2;
	pin AP29 = IOB_S19_3;
	pin AP30 = IOB_S11_2;
	pin AP31 = IOB_S7_2;
	pin AP32 = IOB_S7_3;
	pin AP33 = M1;
	pin AP34 = GND;
	pin AP35 = IOB_W4_3;
	pin AP36 = IOB_W2_2;
	pin AP37 = IOB_W7_2;
	pin AP38 = IOB_W5_3;
	pin AP39 = IOB_W9_2;
	pin AR1 = IOB_E5_3;
	pin AR2 = IOB_E7_2;
	pin AR3 = IOB_E1_3;
	pin AR4 = IOB_E1_0;
	pin AR5 = GND;
	pin AR6 = IOB_S109_0;
	pin AR7 = IOB_S106_0;
	pin AR8 = IOB_S106_1;
	pin AR9 = IOB_S98_0;
	pin AR10 = IOB_S98_1;
	pin AR11 = VCCO4;
	pin AR12 = IOB_S87_1;
	pin AR13 = IOB_S87_0;
	pin AR14 = GND;
	pin AR15 = IOB_S81_0;
	pin AR16 = IOB_S81_1;
	pin AR17 = IOB_S69_0;
	pin AR18 = IOB_S69_1;
	pin AR19 = IOB_S59_1;
	pin AR20 = IOB_S52_2;
	pin AR21 = IOB_S52_3;
	pin AR22 = IOB_S44_2;
	pin AR23 = IOB_S44_3;
	pin AR24 = IOB_S38_2;
	pin AR25 = IOB_S38_3;
	pin AR26 = GND;
	pin AR27 = IOB_S23_2;
	pin AR28 = IOB_S23_3;
	pin AR29 = VCCO5;
	pin AR30 = IOB_S13_2;
	pin AR31 = IOB_S13_3;
	pin AR32 = IOB_S5_2;
	pin AR33 = IOB_S5_3;
	pin AR34 = IOB_S2_3;
	pin AR35 = GND;
	pin AR36 = IOB_W2_3;
	pin AR37 = IOB_W1_3;
	pin AR38 = IOB_W5_2;
	pin AR39 = IOB_W3_3;
	pin AT1 = IOB_E5_2;
	pin AT2 = IOB_E1_2;
	pin AT3 = VCCAUX;
	pin AT4 = GND;
	pin AT5 = CCLK;
	pin AT6 = IOB_S109_1;
	pin AT7 = IOB_S100_0;
	pin AT8 = IOB_S100_1;
	pin AT9 = IOB_S92_0;
	pin AT10 = IOB_S92_1;
	pin AT11 = IOB_S88_0;
	pin AT12 = IOB_S88_1;
	pin AT13 = IOB_S86_0;
	pin AT14 = IOB_S86_1;
	pin AT15 = IOB_S75_0;
	pin AT16 = IOB_S75_1;
	pin AT17 = GND;
	pin AT18 = IOB_S59_0;
	pin AT19 = IOB_S56_0;
	pin AT20 = GND;
	pin AT21 = IOB_S46_2;
	pin AT22 = IOB_S46_3;
	pin AT23 = GND;
	pin AT24 = IOB_S40_2;
	pin AT25 = IOB_S40_3;
	pin AT26 = IOB_S27_2;
	pin AT27 = IOB_S27_3;
	pin AT28 = IOB_S21_2;
	pin AT29 = IOB_S21_3;
	pin AT30 = IOB_S15_2;
	pin AT31 = IOB_S15_3;
	pin AT32 = IOB_S9_2;
	pin AT33 = IOB_S9_3;
	pin AT34 = IOB_S2_2;
	pin AT35 = M2;
	pin AT36 = GND;
	pin AT37 = VCCAUX;
	pin AT38 = IOB_W1_2;
	pin AT39 = IOB_W3_2;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = IOB_S110_2;
	pin AU5 = IOB_S107_2;
	pin AU6 = IOB_S107_3;
	pin AU7 = IOB_S101_2;
	pin AU8 = IOB_S101_3;
	pin AU9 = IOB_S95_2;
	pin AU10 = IOB_S95_3;
	pin AU11 = IOB_S89_2;
	pin AU12 = IOB_S89_3;
	pin AU13 = IOB_S74_2;
	pin AU14 = IOB_S74_3;
	pin AU15 = IOB_S70_2;
	pin AU16 = IOB_S68_2;
	pin AU17 = IOB_S68_3;
	pin AU18 = VCCO4;
	pin AU19 = IOB_S56_1;
	pin AU20 = IOB_S54_0;
	pin AU21 = IOB_S54_1;
	pin AU22 = VCCO5;
	pin AU23 = IOB_S41_0;
	pin AU24 = IOB_S41_1;
	pin AU25 = IOB_S37_1;
	pin AU26 = IOB_S35_0;
	pin AU27 = IOB_S35_1;
	pin AU28 = IOB_S24_0;
	pin AU29 = IOB_S24_1;
	pin AU30 = IOB_S16_0;
	pin AU31 = IOB_S16_1;
	pin AU32 = IOB_S10_0;
	pin AU33 = IOB_S10_1;
	pin AU34 = IOB_S4_0;
	pin AU35 = IOB_S4_1;
	pin AU36 = IOB_S1_1;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = GND;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = IOB_S110_3;
	pin AV5 = IOB_S103_2;
	pin AV6 = IOB_S103_3;
	pin AV7 = IOB_S97_2;
	pin AV8 = IOB_S97_3;
	pin AV9 = IOB_S91_2;
	pin AV10 = IOB_S91_3;
	pin AV11 = GND;
	pin AV12 = IOB_S82_2;
	pin AV13 = IOB_S82_3;
	pin AV14 = VCCO4;
	pin AV15 = IOB_S70_3;
	pin AV16 = IOB_S66_2;
	pin AV17 = IOB_S66_3;
	pin AV18 = IOB_S60_2;
	pin AV19 = IOB_S60_3;
	pin AV20 = VCCAUX;
	pin AV21 = IOB_S47_0;
	pin AV22 = IOB_S47_1;
	pin AV23 = IOB_S43_0;
	pin AV24 = IOB_S43_1;
	pin AV25 = IOB_S37_0;
	pin AV26 = VCCO5;
	pin AV27 = IOB_S26_0;
	pin AV28 = IOB_S26_1;
	pin AV29 = GND;
	pin AV30 = IOB_S20_0;
	pin AV31 = IOB_S20_1;
	pin AV32 = IOB_S14_0;
	pin AV33 = IOB_S14_1;
	pin AV34 = IOB_S8_0;
	pin AV35 = IOB_S8_1;
	pin AV36 = IOB_S1_0;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = GND;
	pin AW2 = GND;
	pin AW3 = GND;
	pin AW4 = IOB_S105_2;
	pin AW5 = IOB_S105_3;
	pin AW6 = IOB_S99_2;
	pin AW7 = IOB_S99_3;
	pin AW8 = IOB_S93_2;
	pin AW9 = IOB_S93_3;
	pin AW10 = IOB_S85_2;
	pin AW11 = IOB_S85_3;
	pin AW12 = IOB_S76_2;
	pin AW13 = IOB_S76_3;
	pin AW14 = IOB_S72_2;
	pin AW15 = IOB_S72_3;
	pin AW16 = IOB_S64_2;
	pin AW17 = IOB_S64_3;
	pin AW18 = IOB_S57_2;
	pin AW19 = IOB_S57_3;
	pin AW20 = GND;
	pin AW21 = IOB_S51_0;
	pin AW22 = IOB_S51_1;
	pin AW23 = IOB_S45_0;
	pin AW24 = IOB_S45_1;
	pin AW25 = IOB_S39_0;
	pin AW26 = IOB_S39_1;
	pin AW27 = IOB_S29_0;
	pin AW28 = IOB_S29_1;
	pin AW29 = IOB_S22_0;
	pin AW30 = IOB_S22_1;
	pin AW31 = IOB_S18_0;
	pin AW32 = IOB_S18_1;
	pin AW33 = IOB_S12_0;
	pin AW34 = IOB_S12_1;
	pin AW35 = IOB_S6_0;
	pin AW36 = IOB_S6_1;
	pin AW37 = GND;
	pin AW38 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W54_3;
	vref IOB_W59_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W91_0;
	vref IOB_W95_0;
	vref IOB_W99_0;
	vref IOB_W103_0;
	vref IOB_W107_0;
	vref IOB_W111_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E54_3;
	vref IOB_E59_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E91_0;
	vref IOB_E95_0;
	vref IOB_E99_0;
	vref IOB_E103_0;
	vref IOB_E107_0;
	vref IOB_E111_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S23_3;
	vref IOB_S27_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S44_3;
	vref IOB_S51_0;
	vref IOB_S54_0;
	vref IOB_S57_3;
	vref IOB_S60_3;
	vref IOB_S67_0;
	vref IOB_S71_0;
	vref IOB_S75_0;
	vref IOB_S84_0;
	vref IOB_S88_0;
	vref IOB_S92_0;
	vref IOB_S96_0;
	vref IOB_S100_0;
	vref IOB_S104_0;
	vref IOB_S107_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N23_0;
	vref IOB_N27_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N44_0;
	vref IOB_N51_3;
	vref IOB_N54_3;
	vref IOB_N57_0;
	vref IOB_N60_0;
	vref IOB_N67_3;
	vref IOB_N71_3;
	vref IOB_N75_3;
	vref IOB_N84_3;
	vref IOB_N88_3;
	vref IOB_N92_3;
	vref IOB_N96_3;
	vref IOB_N100_3;
	vref IOB_N104_3;
	vref IOB_N107_0;
}

// xc2vp2-ff672
bond BOND34 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = IOB_E16_1;
	pin A3 = IOB_N26_1;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = NC;
	pin A8 = IOB_N22_3;
	pin A9 = GT7_RXN;
	pin A10 = GT7_RXP;
	pin A11 = GT7_TXP;
	pin A12 = GT7_TXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT6_RXN;
	pin A16 = GT6_RXP;
	pin A17 = GT6_TXP;
	pin A18 = GT6_TXN;
	pin A19 = IOB_N5_0;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = IOB_N1_2;
	pin A25 = IOB_W16_1;
	pin B1 = IOB_E16_0;
	pin B2 = VCCAUX;
	pin B3 = IOB_N26_0;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = NC;
	pin B8 = IOB_N22_2;
	pin B9 = GT7_AVCCAUXRX;
	pin B10 = GT7_VTRX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTTX;
	pin B13 = IOB_N14_3;
	pin B14 = IOB_N13_0;
	pin B15 = GT6_AVCCAUXRX;
	pin B16 = GT6_VTRX;
	pin B17 = GT6_AVCCAUXTX;
	pin B18 = GT6_VTTX;
	pin B19 = IOB_N5_1;
	pin B20 = NC;
	pin B21 = NC;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = IOB_N1_3;
	pin B25 = VCCAUX;
	pin B26 = IOB_W16_0;
	pin C1 = IOB_E15_0;
	pin C2 = IOB_E15_1;
	pin C3 = GND;
	pin C4 = IOB_E16_3;
	pin C5 = NC;
	pin C6 = IOB_N26_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N22_1;
	pin C9 = NC;
	pin C10 = VCCO1;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N20_3;
	pin C13 = IOB_N14_2;
	pin C14 = IOB_N13_1;
	pin C15 = IOB_N7_0;
	pin C16 = GT6_GNDA;
	pin C17 = VCCO0;
	pin C18 = NC;
	pin C19 = IOB_N5_2;
	pin C20 = VCCO0;
	pin C21 = IOB_N1_0;
	pin C22 = NC;
	pin C23 = IOB_W16_3;
	pin C24 = GND;
	pin C25 = IOB_W15_1;
	pin C26 = IOB_W15_0;
	pin D1 = IOB_E14_2;
	pin D2 = IOB_E14_3;
	pin D3 = IOB_E16_2;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N26_2;
	pin D7 = IOB_N25_3;
	pin D8 = IOB_N22_0;
	pin D9 = NC;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = IOB_N20_2;
	pin D13 = IOB_N14_1;
	pin D14 = IOB_N13_2;
	pin D15 = IOB_N7_1;
	pin D16 = NC;
	pin D17 = NC;
	pin D18 = NC;
	pin D19 = IOB_N5_3;
	pin D20 = IOB_N2_0;
	pin D21 = IOB_N1_1;
	pin D22 = PROG_B;
	pin D23 = GND;
	pin D24 = IOB_W16_2;
	pin D25 = IOB_W14_3;
	pin D26 = IOB_W14_2;
	pin E1 = IOB_E13_0;
	pin E2 = IOB_E13_1;
	pin E3 = IOB_E14_0;
	pin E4 = IOB_E14_1;
	pin E5 = GND;
	pin E6 = VCCBATT;
	pin E7 = IOB_N25_2;
	pin E8 = IOB_N23_2;
	pin E9 = IOB_N23_3;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = IOB_N20_1;
	pin E13 = IOB_N14_0;
	pin E14 = IOB_N13_3;
	pin E15 = IOB_N7_2;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = IOB_N4_0;
	pin E19 = IOB_N4_1;
	pin E20 = IOB_N2_1;
	pin E21 = HSWAP_EN;
	pin E22 = GND;
	pin E23 = IOB_W14_1;
	pin E24 = IOB_W14_0;
	pin E25 = IOB_W13_1;
	pin E26 = IOB_W13_0;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N23_1;
	pin F9 = IOB_N21_3;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = IOB_N20_0;
	pin F13 = IOB_N15_1;
	pin F14 = IOB_N12_2;
	pin F15 = IOB_N7_3;
	pin F16 = NC;
	pin F17 = NC;
	pin F18 = IOB_N6_0;
	pin F19 = IOB_N4_2;
	pin F20 = DXP;
	pin F21 = GND;
	pin F22 = NC;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = NC;
	pin G1 = NC;
	pin G2 = VCCO2;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N21_2;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = IOB_N15_0;
	pin G14 = IOB_N12_3;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = IOB_N6_1;
	pin G19 = DXN;
	pin G20 = GND;
	pin G21 = NC;
	pin G22 = NC;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = VCCO7;
	pin G26 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = TDO;
	pin H8 = VCCINT;
	pin H9 = VCCO1;
	pin H10 = VCCO1;
	pin H11 = NC;
	pin H12 = IOB_N19_2;
	pin H13 = IOB_N19_3;
	pin H14 = IOB_N8_0;
	pin H15 = IOB_N8_1;
	pin H16 = NC;
	pin H17 = VCCO0;
	pin H18 = VCCO0;
	pin H19 = VCCINT;
	pin H20 = TDI;
	pin H21 = NC;
	pin H22 = NC;
	pin H23 = NC;
	pin H24 = NC;
	pin H25 = NC;
	pin H26 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = NC;
	pin J8 = VCCO2;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = VCCO0;
	pin J15 = VCCO0;
	pin J16 = VCCO0;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO7;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = NC;
	pin J23 = NC;
	pin J24 = NC;
	pin J25 = NC;
	pin J26 = NC;
	pin K1 = NC;
	pin K2 = VCCO2;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = NC;
	pin K8 = VCCO2;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO7;
	pin K20 = NC;
	pin K21 = NC;
	pin K22 = NC;
	pin K23 = NC;
	pin K24 = NC;
	pin K25 = VCCO7;
	pin K26 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = VCCO2;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO7;
	pin L19 = NC;
	pin L20 = NC;
	pin L21 = NC;
	pin L22 = NC;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = NC;
	pin L26 = NC;
	pin M1 = IOB_E11_0;
	pin M2 = IOB_E11_1;
	pin M3 = IOB_E12_0;
	pin M4 = IOB_E12_1;
	pin M5 = IOB_E12_2;
	pin M6 = IOB_E12_3;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = VCCO2;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO7;
	pin M19 = NC;
	pin M20 = NC;
	pin M21 = IOB_W12_3;
	pin M22 = IOB_W12_2;
	pin M23 = IOB_W12_1;
	pin M24 = IOB_W12_0;
	pin M25 = IOB_W11_1;
	pin M26 = IOB_W11_0;
	pin N1 = VCCAUX;
	pin N2 = IOB_E9_0;
	pin N3 = IOB_E9_1;
	pin N4 = IOB_E10_0;
	pin N5 = IOB_E10_1;
	pin N6 = IOB_E10_2;
	pin N7 = IOB_E10_3;
	pin N8 = NC;
	pin N9 = VCCO2;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO7;
	pin N19 = NC;
	pin N20 = IOB_W10_3;
	pin N21 = IOB_W10_2;
	pin N22 = IOB_W10_1;
	pin N23 = IOB_W10_0;
	pin N24 = IOB_W9_1;
	pin N25 = IOB_W9_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_E8_3;
	pin P3 = IOB_E8_2;
	pin P4 = IOB_E7_3;
	pin P5 = IOB_E7_2;
	pin P6 = IOB_E7_1;
	pin P7 = IOB_E7_0;
	pin P8 = NC;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO6;
	pin P19 = NC;
	pin P20 = IOB_W7_0;
	pin P21 = IOB_W7_1;
	pin P22 = IOB_W7_2;
	pin P23 = IOB_W7_3;
	pin P24 = IOB_W8_2;
	pin P25 = IOB_W8_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_E6_3;
	pin R2 = IOB_E6_2;
	pin R3 = IOB_E5_3;
	pin R4 = IOB_E5_2;
	pin R5 = IOB_E5_1;
	pin R6 = IOB_E5_0;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = VCCO3;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO6;
	pin R19 = NC;
	pin R20 = NC;
	pin R21 = IOB_W5_0;
	pin R22 = IOB_W5_1;
	pin R23 = IOB_W5_2;
	pin R24 = IOB_W5_3;
	pin R25 = IOB_W6_2;
	pin R26 = IOB_W6_3;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = VCCO3;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO6;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = NC;
	pin T22 = NC;
	pin T23 = NC;
	pin T24 = NC;
	pin T25 = NC;
	pin T26 = NC;
	pin U1 = NC;
	pin U2 = VCCO3;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = NC;
	pin U8 = VCCO3;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO6;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin U23 = NC;
	pin U24 = NC;
	pin U25 = VCCO6;
	pin U26 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = NC;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = NC;
	pin V8 = VCCO3;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO4;
	pin V12 = VCCO4;
	pin V13 = VCCO4;
	pin V14 = VCCO5;
	pin V15 = VCCO5;
	pin V16 = VCCO5;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO6;
	pin V20 = NC;
	pin V21 = NC;
	pin V22 = NC;
	pin V23 = NC;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = NC;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = NC;
	pin W7 = CCLK;
	pin W8 = VCCINT;
	pin W9 = VCCO4;
	pin W10 = VCCO4;
	pin W11 = NC;
	pin W12 = IOB_S19_1;
	pin W13 = IOB_S19_0;
	pin W14 = IOB_S8_3;
	pin W15 = IOB_S8_2;
	pin W16 = NC;
	pin W17 = VCCO5;
	pin W18 = VCCO5;
	pin W19 = VCCINT;
	pin W20 = M1;
	pin W21 = NC;
	pin W22 = NC;
	pin W23 = NC;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = NC;
	pin Y1 = NC;
	pin Y2 = VCCO3;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = GND;
	pin Y8 = IOB_S23_2;
	pin Y9 = IOB_S21_1;
	pin Y10 = NC;
	pin Y11 = NC;
	pin Y12 = NC;
	pin Y13 = IOB_S15_3;
	pin Y14 = IOB_S12_0;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y18 = IOB_S6_2;
	pin Y19 = IOB_S4_1;
	pin Y20 = GND;
	pin Y21 = NC;
	pin Y22 = NC;
	pin Y23 = NC;
	pin Y24 = NC;
	pin Y25 = VCCO6;
	pin Y26 = NC;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = GND;
	pin AA7 = IOB_S25_1;
	pin AA8 = IOB_S25_0;
	pin AA9 = IOB_S21_0;
	pin AA10 = NC;
	pin AA11 = NC;
	pin AA12 = IOB_S20_3;
	pin AA13 = IOB_S15_2;
	pin AA14 = IOB_S12_1;
	pin AA15 = IOB_S7_0;
	pin AA16 = NC;
	pin AA17 = NC;
	pin AA18 = IOB_S6_3;
	pin AA19 = IOB_S2_3;
	pin AA20 = IOB_S2_2;
	pin AA21 = GND;
	pin AA22 = NC;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_E4_3;
	pin AB4 = IOB_E4_2;
	pin AB5 = GND;
	pin AB6 = DONE;
	pin AB7 = IOB_S26_1;
	pin AB8 = IOB_S23_1;
	pin AB9 = IOB_S23_0;
	pin AB10 = NC;
	pin AB11 = NC;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S14_3;
	pin AB14 = IOB_S13_0;
	pin AB15 = IOB_S7_1;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = IOB_S4_3;
	pin AB19 = IOB_S4_2;
	pin AB20 = IOB_S1_2;
	pin AB21 = M2;
	pin AB22 = GND;
	pin AB23 = IOB_W4_2;
	pin AB24 = IOB_W4_3;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_E3_3;
	pin AC2 = IOB_E3_2;
	pin AC3 = IOB_E1_3;
	pin AC4 = GND;
	pin AC5 = PWRDWN_B;
	pin AC6 = IOB_S26_3;
	pin AC7 = IOB_S26_0;
	pin AC8 = IOB_S22_3;
	pin AC9 = NC;
	pin AC10 = NC;
	pin AC11 = NC;
	pin AC12 = IOB_S20_1;
	pin AC13 = IOB_S14_2;
	pin AC14 = IOB_S13_1;
	pin AC15 = IOB_S7_2;
	pin AC16 = NC;
	pin AC17 = NC;
	pin AC18 = NC;
	pin AC19 = IOB_S5_0;
	pin AC20 = IOB_S1_3;
	pin AC21 = IOB_S1_0;
	pin AC22 = M0;
	pin AC23 = GND;
	pin AC24 = IOB_W1_3;
	pin AC25 = IOB_W3_2;
	pin AC26 = IOB_W3_3;
	pin AD1 = IOB_E3_1;
	pin AD2 = IOB_E3_0;
	pin AD3 = GND;
	pin AD4 = IOB_E1_2;
	pin AD5 = NC;
	pin AD6 = IOB_S26_2;
	pin AD7 = VCCO4;
	pin AD8 = IOB_S22_2;
	pin AD9 = NC;
	pin AD10 = VCCO4;
	pin AD11 = GT18_GNDA;
	pin AD12 = IOB_S20_0;
	pin AD13 = IOB_S14_1;
	pin AD14 = IOB_S13_2;
	pin AD15 = IOB_S7_3;
	pin AD16 = GT19_GNDA;
	pin AD17 = VCCO5;
	pin AD18 = NC;
	pin AD19 = IOB_S5_1;
	pin AD20 = VCCO5;
	pin AD21 = IOB_S1_1;
	pin AD22 = NC;
	pin AD23 = IOB_W1_2;
	pin AD24 = GND;
	pin AD25 = IOB_W3_0;
	pin AD26 = IOB_W3_1;
	pin AE1 = IOB_E2_3;
	pin AE2 = VCCAUX;
	pin AE3 = IOB_E1_1;
	pin AE4 = NC;
	pin AE5 = NC;
	pin AE6 = NC;
	pin AE7 = NC;
	pin AE8 = IOB_S22_1;
	pin AE9 = GT18_AVCCAUXRX;
	pin AE10 = GT18_VTRX;
	pin AE11 = GT18_AVCCAUXTX;
	pin AE12 = GT18_VTTX;
	pin AE13 = IOB_S14_0;
	pin AE14 = IOB_S13_3;
	pin AE15 = GT19_AVCCAUXRX;
	pin AE16 = GT19_VTRX;
	pin AE17 = GT19_AVCCAUXTX;
	pin AE18 = GT19_VTTX;
	pin AE19 = IOB_S5_2;
	pin AE20 = NC;
	pin AE21 = NC;
	pin AE22 = NC;
	pin AE23 = NC;
	pin AE24 = IOB_W1_1;
	pin AE25 = VCCAUX;
	pin AE26 = IOB_W2_2;
	pin AF2 = IOB_E2_2;
	pin AF3 = IOB_E1_0;
	pin AF4 = NC;
	pin AF5 = NC;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = IOB_S22_0;
	pin AF9 = GT18_RXN;
	pin AF10 = GT18_RXP;
	pin AF11 = GT18_TXP;
	pin AF12 = GT18_TXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT19_RXN;
	pin AF16 = GT19_RXP;
	pin AF17 = GT19_TXP;
	pin AF18 = GT19_TXN;
	pin AF19 = IOB_S5_3;
	pin AF20 = NC;
	pin AF21 = NC;
	pin AF22 = NC;
	pin AF23 = NC;
	pin AF24 = IOB_W1_0;
	pin AF25 = IOB_W2_3;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp2-fg256
bond BOND35 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N2_0;
	pin A4 = GT6_TXN;
	pin A5 = GT6_TXP;
	pin A6 = GT6_RXP;
	pin A7 = GT6_RXN;
	pin A8 = IOB_N13_0;
	pin A9 = IOB_N14_3;
	pin A10 = GT7_TXN;
	pin A11 = GT7_TXP;
	pin A12 = GT7_RXP;
	pin A13 = GT7_RXN;
	pin A14 = IOB_N25_3;
	pin A15 = IOB_N25_2;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = GT6_VTTX;
	pin B5 = GT6_AVCCAUXTX;
	pin B6 = GT6_VTRX;
	pin B7 = GT6_AVCCAUXRX;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N14_2;
	pin B10 = GT7_VTTX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXRX;
	pin B14 = IOB_N26_2;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = HSWAP_EN;
	pin C2 = IOB_N1_3;
	pin C3 = IOB_N1_2;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N4_0;
	pin C6 = GT6_GNDA;
	pin C7 = IOB_N8_0;
	pin C8 = IOB_N13_2;
	pin C9 = IOB_N14_1;
	pin C10 = IOB_N19_3;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N23_3;
	pin C13 = IOB_N26_3;
	pin C14 = IOB_N26_1;
	pin C15 = IOB_N26_0;
	pin C16 = TMS;
	pin D1 = PROG_B;
	pin D2 = DXP;
	pin D3 = DXN;
	pin D4 = VCCINT;
	pin D5 = IOB_N4_1;
	pin D6 = IOB_N5_2;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N13_3;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N19_2;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N23_2;
	pin D13 = VCCINT;
	pin D14 = NC;
	pin D15 = VCCBATT;
	pin D16 = TCK;
	pin E1 = TDI;
	pin E2 = IOB_W16_2;
	pin E3 = IOB_W16_3;
	pin E4 = IOB_W16_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N6_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N21_3;
	pin E11 = IOB_N21_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E16_1;
	pin E14 = IOB_E16_3;
	pin E15 = IOB_E16_2;
	pin E16 = TDO;
	pin F1 = IOB_W14_2;
	pin F2 = IOB_W14_3;
	pin F3 = IOB_W15_0;
	pin F4 = IOB_W15_1;
	pin F5 = IOB_W16_0;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E16_0;
	pin F13 = IOB_E15_1;
	pin F14 = IOB_E15_0;
	pin F15 = IOB_E14_3;
	pin F16 = IOB_E14_2;
	pin G1 = IOB_W12_2;
	pin G2 = IOB_W12_3;
	pin G3 = IOB_W13_0;
	pin G4 = IOB_W13_1;
	pin G5 = IOB_W12_1;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E12_1;
	pin G13 = IOB_E13_1;
	pin G14 = IOB_E13_0;
	pin G15 = IOB_E12_3;
	pin G16 = IOB_E12_2;
	pin H1 = IOB_W9_1;
	pin H2 = IOB_W10_2;
	pin H3 = IOB_W10_3;
	pin H4 = IOB_W12_0;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E12_0;
	pin H14 = IOB_E10_3;
	pin H15 = IOB_E10_2;
	pin H16 = IOB_E9_1;
	pin J1 = IOB_W9_0;
	pin J2 = IOB_W8_3;
	pin J3 = IOB_W8_2;
	pin J4 = IOB_W7_3;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E7_3;
	pin J14 = IOB_E8_2;
	pin J15 = IOB_E8_3;
	pin J16 = IOB_E9_0;
	pin K1 = IOB_W6_3;
	pin K2 = IOB_W6_2;
	pin K3 = IOB_W5_1;
	pin K4 = IOB_W5_0;
	pin K5 = IOB_W7_2;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E7_2;
	pin K13 = IOB_E5_0;
	pin K14 = IOB_E5_1;
	pin K15 = IOB_E6_2;
	pin K16 = IOB_E6_3;
	pin L1 = IOB_W4_3;
	pin L2 = IOB_W4_2;
	pin L3 = IOB_W3_3;
	pin L4 = IOB_W3_2;
	pin L5 = IOB_W2_3;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E2_3;
	pin L13 = IOB_E3_2;
	pin L14 = IOB_E3_3;
	pin L15 = IOB_E4_2;
	pin L16 = IOB_E4_3;
	pin M1 = IOB_W1_3;
	pin M2 = IOB_W1_1;
	pin M3 = IOB_W1_0;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S6_2;
	pin M7 = IOB_S6_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S21_0;
	pin M11 = IOB_S21_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E1_0;
	pin M15 = IOB_E1_1;
	pin M16 = IOB_E1_3;
	pin N1 = IOB_W1_2;
	pin N2 = M1;
	pin N3 = M0;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_2;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S8_2;
	pin N8 = IOB_S13_0;
	pin N9 = IOB_S14_3;
	pin N10 = IOB_S19_1;
	pin N11 = IOB_S22_2;
	pin N12 = IOB_S23_1;
	pin N13 = VCCINT;
	pin N14 = PWRDWN_B;
	pin N15 = CCLK;
	pin N16 = IOB_E1_2;
	pin P1 = M2;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_1;
	pin P4 = IOB_S1_3;
	pin P5 = IOB_S4_3;
	pin P6 = GT19_GNDA;
	pin P7 = IOB_S8_3;
	pin P8 = IOB_S13_1;
	pin P9 = IOB_S14_2;
	pin P10 = IOB_S19_0;
	pin P11 = GT18_GNDA;
	pin P12 = IOB_S23_0;
	pin P13 = IOB_S26_0;
	pin P14 = IOB_S26_2;
	pin P15 = IOB_S26_3;
	pin P16 = DONE;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = IOB_S1_2;
	pin R4 = GT19_VTTX;
	pin R5 = GT19_AVCCAUXTX;
	pin R6 = GT19_VTRX;
	pin R7 = GT19_AVCCAUXRX;
	pin R8 = IOB_S13_2;
	pin R9 = IOB_S14_1;
	pin R10 = GT18_VTTX;
	pin R11 = GT18_AVCCAUXTX;
	pin R12 = GT18_VTRX;
	pin R13 = GT18_AVCCAUXRX;
	pin R14 = IOB_S26_1;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = IOB_S2_2;
	pin T3 = IOB_S2_3;
	pin T4 = GT19_TXN;
	pin T5 = GT19_TXP;
	pin T6 = GT19_RXP;
	pin T7 = GT19_RXN;
	pin T8 = IOB_S13_3;
	pin T9 = IOB_S14_0;
	pin T10 = GT18_TXN;
	pin T11 = GT18_TXP;
	pin T12 = GT18_RXP;
	pin T13 = GT18_RXN;
	pin T14 = IOB_S25_0;
	pin T15 = IOB_S25_1;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp2-fg456
bond BOND36 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = HSWAP_EN;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = GT6_TXN;
	pin A8 = GT6_TXP;
	pin A9 = GT6_RXP;
	pin A10 = GT6_RXN;
	pin A11 = GND;
	pin A12 = VCCAUX;
	pin A13 = GT7_TXN;
	pin A14 = GT7_TXP;
	pin A15 = GT7_RXP;
	pin A16 = GT7_RXN;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = TMS;
	pin A22 = GND;
	pin B1 = PROG_B;
	pin B2 = VCCAUX;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = GT6_VTTX;
	pin B8 = GT6_AVCCAUXTX;
	pin B9 = GT6_VTRX;
	pin B10 = GT6_AVCCAUXRX;
	pin B11 = IOB_N8_0;
	pin B12 = IOB_N19_3;
	pin B13 = GT7_VTTX;
	pin B14 = GT7_AVCCAUXTX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = NC;
	pin B21 = VCCAUX;
	pin B22 = TCK;
	pin C1 = IOB_W16_2;
	pin C2 = IOB_W16_3;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = DXN;
	pin C6 = NC;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N4_0;
	pin C9 = GT6_GNDA;
	pin C10 = IOB_N8_1;
	pin C11 = IOB_N13_0;
	pin C12 = IOB_N14_3;
	pin C13 = IOB_N19_2;
	pin C14 = GT7_GNDA;
	pin C15 = IOB_N23_3;
	pin C16 = IOB_N25_3;
	pin C17 = NC;
	pin C18 = NC;
	pin C19 = VCCBATT;
	pin C20 = GND;
	pin C21 = IOB_E16_3;
	pin C22 = IOB_E16_2;
	pin D1 = IOB_W16_0;
	pin D2 = IOB_W16_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N1_2;
	pin D7 = IOB_N2_1;
	pin D8 = IOB_N4_1;
	pin D9 = IOB_N6_1;
	pin D10 = IOB_N6_0;
	pin D11 = IOB_N13_1;
	pin D12 = IOB_N14_2;
	pin D13 = IOB_N21_3;
	pin D14 = IOB_N21_2;
	pin D15 = IOB_N23_2;
	pin D16 = IOB_N25_2;
	pin D17 = IOB_N26_1;
	pin D18 = IOB_N26_0;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E16_1;
	pin D22 = IOB_E16_0;
	pin E1 = IOB_W14_2;
	pin E2 = IOB_W14_3;
	pin E3 = IOB_W15_0;
	pin E4 = IOB_W15_1;
	pin E5 = GND;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N1_0;
	pin E8 = IOB_N4_2;
	pin E9 = IOB_N5_2;
	pin E10 = IOB_N7_2;
	pin E11 = IOB_N13_2;
	pin E12 = IOB_N14_1;
	pin E13 = IOB_N20_1;
	pin E14 = IOB_N22_1;
	pin E15 = IOB_N23_1;
	pin E16 = IOB_N26_3;
	pin E17 = IOB_N26_2;
	pin E18 = GND;
	pin E19 = IOB_E15_1;
	pin E20 = IOB_E15_0;
	pin E21 = IOB_E14_3;
	pin E22 = IOB_E14_2;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = IOB_W13_0;
	pin F4 = IOB_W13_1;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N7_3;
	pin F11 = IOB_N13_3;
	pin F12 = IOB_N14_0;
	pin F13 = IOB_N20_0;
	pin F14 = IOB_N22_0;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = NC;
	pin F19 = IOB_E13_1;
	pin F20 = IOB_E13_0;
	pin F21 = NC;
	pin F22 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = NC;
	pin H21 = NC;
	pin H22 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = NC;
	pin J18 = NC;
	pin J19 = NC;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = NC;
	pin K1 = IOB_W12_2;
	pin K2 = IOB_W12_3;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = IOB_W12_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E12_1;
	pin K18 = NC;
	pin K19 = NC;
	pin K20 = NC;
	pin K21 = IOB_E12_3;
	pin K22 = IOB_E12_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W9_0;
	pin L3 = IOB_W9_1;
	pin L4 = IOB_W10_2;
	pin L5 = IOB_W10_3;
	pin L6 = IOB_W12_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E12_0;
	pin L18 = IOB_E10_3;
	pin L19 = IOB_E10_2;
	pin L20 = IOB_E9_1;
	pin L21 = IOB_E9_0;
	pin L22 = GND;
	pin M1 = GND;
	pin M2 = IOB_W8_3;
	pin M3 = IOB_W8_2;
	pin M4 = IOB_W7_3;
	pin M5 = IOB_W7_2;
	pin M6 = IOB_W6_3;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E6_3;
	pin M18 = IOB_E7_2;
	pin M19 = IOB_E7_3;
	pin M20 = IOB_E8_2;
	pin M21 = IOB_E8_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W5_1;
	pin N2 = IOB_W5_0;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = IOB_W6_2;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E6_2;
	pin N18 = NC;
	pin N19 = NC;
	pin N20 = NC;
	pin N21 = IOB_E5_0;
	pin N22 = IOB_E5_1;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = NC;
	pin P20 = NC;
	pin P21 = NC;
	pin P22 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = NC;
	pin R19 = NC;
	pin R20 = NC;
	pin R21 = NC;
	pin R22 = NC;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = NC;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = NC;
	pin T22 = NC;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = IOB_S5_0;
	pin U10 = IOB_S7_0;
	pin U11 = IOB_S13_0;
	pin U12 = IOB_S14_3;
	pin U13 = IOB_S20_3;
	pin U14 = IOB_S22_3;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = NC;
	pin U19 = NC;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin V1 = IOB_W4_3;
	pin V2 = IOB_W4_2;
	pin V3 = IOB_W3_3;
	pin V4 = IOB_W3_2;
	pin V5 = GND;
	pin V6 = IOB_S1_2;
	pin V7 = IOB_S1_3;
	pin V8 = IOB_S4_1;
	pin V9 = IOB_S5_1;
	pin V10 = IOB_S7_1;
	pin V11 = IOB_S13_1;
	pin V12 = IOB_S14_2;
	pin V13 = IOB_S20_2;
	pin V14 = IOB_S22_2;
	pin V15 = IOB_S23_2;
	pin V16 = IOB_S26_0;
	pin V17 = IOB_S26_1;
	pin V18 = GND;
	pin V19 = IOB_E3_2;
	pin V20 = IOB_E3_3;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W2_3;
	pin W2 = IOB_W2_2;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S1_0;
	pin W6 = IOB_S1_1;
	pin W7 = IOB_S2_2;
	pin W8 = IOB_S4_2;
	pin W9 = IOB_S6_2;
	pin W10 = IOB_S6_3;
	pin W11 = IOB_S13_2;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S21_0;
	pin W14 = IOB_S21_1;
	pin W15 = IOB_S23_1;
	pin W16 = IOB_S25_1;
	pin W17 = IOB_S26_2;
	pin W18 = IOB_S26_3;
	pin W19 = GND;
	pin W20 = CCLK;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = M0;
	pin Y5 = M2;
	pin Y6 = NC;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S4_3;
	pin Y9 = GT19_GNDA;
	pin Y10 = IOB_S8_2;
	pin Y11 = IOB_S13_3;
	pin Y12 = IOB_S14_0;
	pin Y13 = IOB_S19_1;
	pin Y14 = GT18_GNDA;
	pin Y15 = IOB_S23_0;
	pin Y16 = IOB_S25_0;
	pin Y17 = NC;
	pin Y18 = DONE;
	pin Y19 = PWRDWN_B;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = IOB_W1_1;
	pin AA2 = VCCAUX;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = NC;
	pin AA7 = GT19_VTTX;
	pin AA8 = GT19_AVCCAUXTX;
	pin AA9 = GT19_VTRX;
	pin AA10 = GT19_AVCCAUXRX;
	pin AA11 = IOB_S8_3;
	pin AA12 = IOB_S19_0;
	pin AA13 = GT18_VTTX;
	pin AA14 = GT18_AVCCAUXTX;
	pin AA15 = GT18_VTRX;
	pin AA16 = GT18_AVCCAUXRX;
	pin AA17 = NC;
	pin AA18 = NC;
	pin AA19 = NC;
	pin AA20 = NC;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E1_1;
	pin AB1 = GND;
	pin AB2 = IOB_W1_0;
	pin AB3 = NC;
	pin AB4 = NC;
	pin AB5 = NC;
	pin AB6 = NC;
	pin AB7 = GT19_TXN;
	pin AB8 = GT19_TXP;
	pin AB9 = GT19_RXP;
	pin AB10 = GT19_RXN;
	pin AB11 = VCCAUX;
	pin AB12 = GND;
	pin AB13 = GT18_TXN;
	pin AB14 = GT18_TXP;
	pin AB15 = GT18_RXP;
	pin AB16 = GT18_RXN;
	pin AB17 = NC;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = NC;
	pin AB21 = IOB_E1_0;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp4-ff672
bond BOND37 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = IOB_E40_1;
	pin A3 = IOB_N26_1;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = NC;
	pin A8 = IOB_N22_3;
	pin A9 = GT7_RXN;
	pin A10 = GT7_RXP;
	pin A11 = GT7_TXP;
	pin A12 = GT7_TXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT6_RXN;
	pin A16 = GT6_RXP;
	pin A17 = GT6_TXP;
	pin A18 = GT6_TXN;
	pin A19 = IOB_N5_0;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = IOB_N1_2;
	pin A25 = IOB_W40_1;
	pin B1 = IOB_E40_0;
	pin B2 = VCCAUX;
	pin B3 = IOB_N26_0;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = NC;
	pin B8 = IOB_N22_2;
	pin B9 = GT7_AVCCAUXRX;
	pin B10 = GT7_VTRX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTTX;
	pin B13 = IOB_N14_3;
	pin B14 = IOB_N13_0;
	pin B15 = GT6_AVCCAUXRX;
	pin B16 = GT6_VTRX;
	pin B17 = GT6_AVCCAUXTX;
	pin B18 = GT6_VTTX;
	pin B19 = IOB_N5_1;
	pin B20 = NC;
	pin B21 = NC;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = IOB_N1_3;
	pin B25 = VCCAUX;
	pin B26 = IOB_W40_0;
	pin C1 = IOB_E39_0;
	pin C2 = IOB_E39_1;
	pin C3 = GND;
	pin C4 = IOB_E40_3;
	pin C5 = NC;
	pin C6 = IOB_N26_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N22_1;
	pin C9 = NC;
	pin C10 = VCCO1;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N20_3;
	pin C13 = IOB_N14_2;
	pin C14 = IOB_N13_1;
	pin C15 = IOB_N7_0;
	pin C16 = GT6_GNDA;
	pin C17 = VCCO0;
	pin C18 = NC;
	pin C19 = IOB_N5_2;
	pin C20 = VCCO0;
	pin C21 = IOB_N1_0;
	pin C22 = NC;
	pin C23 = IOB_W40_3;
	pin C24 = GND;
	pin C25 = IOB_W39_1;
	pin C26 = IOB_W39_0;
	pin D1 = IOB_E38_2;
	pin D2 = IOB_E38_3;
	pin D3 = IOB_E40_2;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N26_2;
	pin D7 = IOB_N25_3;
	pin D8 = IOB_N22_0;
	pin D9 = NC;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = IOB_N20_2;
	pin D13 = IOB_N14_1;
	pin D14 = IOB_N13_2;
	pin D15 = IOB_N7_1;
	pin D16 = NC;
	pin D17 = NC;
	pin D18 = NC;
	pin D19 = IOB_N5_3;
	pin D20 = IOB_N2_0;
	pin D21 = IOB_N1_1;
	pin D22 = PROG_B;
	pin D23 = GND;
	pin D24 = IOB_W40_2;
	pin D25 = IOB_W38_3;
	pin D26 = IOB_W38_2;
	pin E1 = IOB_E37_0;
	pin E2 = IOB_E37_1;
	pin E3 = IOB_E38_0;
	pin E4 = IOB_E38_1;
	pin E5 = GND;
	pin E6 = VCCBATT;
	pin E7 = IOB_N25_2;
	pin E8 = IOB_N23_2;
	pin E9 = IOB_N23_3;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = IOB_N20_1;
	pin E13 = IOB_N14_0;
	pin E14 = IOB_N13_3;
	pin E15 = IOB_N7_2;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = IOB_N4_0;
	pin E19 = IOB_N4_1;
	pin E20 = IOB_N2_1;
	pin E21 = HSWAP_EN;
	pin E22 = GND;
	pin E23 = IOB_W38_1;
	pin E24 = IOB_W38_0;
	pin E25 = IOB_W37_1;
	pin E26 = IOB_W37_0;
	pin F1 = IOB_E35_1;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N23_1;
	pin F9 = IOB_N21_3;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = IOB_N20_0;
	pin F13 = IOB_N15_1;
	pin F14 = IOB_N12_2;
	pin F15 = IOB_N7_3;
	pin F16 = NC;
	pin F17 = NC;
	pin F18 = IOB_N6_0;
	pin F19 = IOB_N4_2;
	pin F20 = DXP;
	pin F21 = GND;
	pin F22 = NC;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = IOB_W35_1;
	pin G1 = IOB_E35_0;
	pin G2 = VCCO2;
	pin G3 = IOB_E36_0;
	pin G4 = IOB_E36_1;
	pin G5 = IOB_E36_2;
	pin G6 = IOB_E36_3;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N21_2;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = IOB_N15_0;
	pin G14 = IOB_N12_3;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = IOB_N6_1;
	pin G19 = DXN;
	pin G20 = GND;
	pin G21 = IOB_W36_3;
	pin G22 = IOB_W36_2;
	pin G23 = IOB_W36_1;
	pin G24 = IOB_W36_0;
	pin G25 = VCCO7;
	pin G26 = IOB_W35_0;
	pin H1 = IOB_E33_0;
	pin H2 = IOB_E33_1;
	pin H3 = IOB_E34_0;
	pin H4 = IOB_E34_1;
	pin H5 = IOB_E34_2;
	pin H6 = IOB_E34_3;
	pin H7 = TDO;
	pin H8 = VCCINT;
	pin H9 = VCCO1;
	pin H10 = VCCO1;
	pin H11 = NC;
	pin H12 = IOB_N19_2;
	pin H13 = IOB_N19_3;
	pin H14 = IOB_N8_0;
	pin H15 = IOB_N8_1;
	pin H16 = NC;
	pin H17 = VCCO0;
	pin H18 = VCCO0;
	pin H19 = VCCINT;
	pin H20 = TDI;
	pin H21 = IOB_W34_3;
	pin H22 = IOB_W34_2;
	pin H23 = IOB_W34_1;
	pin H24 = IOB_W34_0;
	pin H25 = IOB_W33_1;
	pin H26 = IOB_W33_0;
	pin J1 = IOB_E29_1;
	pin J2 = IOB_E31_0;
	pin J3 = IOB_E31_1;
	pin J4 = IOB_E32_0;
	pin J5 = IOB_E32_1;
	pin J6 = IOB_E32_2;
	pin J7 = IOB_E32_3;
	pin J8 = VCCO2;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = VCCO0;
	pin J15 = VCCO0;
	pin J16 = VCCO0;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO7;
	pin J20 = IOB_W32_3;
	pin J21 = IOB_W32_2;
	pin J22 = IOB_W32_1;
	pin J23 = IOB_W32_0;
	pin J24 = IOB_W31_1;
	pin J25 = IOB_W31_0;
	pin J26 = IOB_W29_1;
	pin K1 = IOB_E29_0;
	pin K2 = VCCO2;
	pin K3 = IOB_E30_0;
	pin K4 = IOB_E30_1;
	pin K5 = IOB_E30_2;
	pin K6 = IOB_E30_3;
	pin K7 = IOB_E28_3;
	pin K8 = VCCO2;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO7;
	pin K20 = IOB_W28_3;
	pin K21 = IOB_W30_3;
	pin K22 = IOB_W30_2;
	pin K23 = IOB_W30_1;
	pin K24 = IOB_W30_0;
	pin K25 = VCCO7;
	pin K26 = IOB_W29_0;
	pin L1 = IOB_E26_0;
	pin L2 = IOB_E26_1;
	pin L3 = IOB_E26_2;
	pin L4 = IOB_E26_3;
	pin L5 = IOB_E27_0;
	pin L6 = IOB_E27_1;
	pin L7 = IOB_E28_1;
	pin L8 = IOB_E28_2;
	pin L9 = VCCO2;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO7;
	pin L19 = IOB_W28_2;
	pin L20 = IOB_W28_1;
	pin L21 = IOB_W27_1;
	pin L22 = IOB_W27_0;
	pin L23 = IOB_W26_3;
	pin L24 = IOB_W26_2;
	pin L25 = IOB_W26_1;
	pin L26 = IOB_W26_0;
	pin M1 = IOB_E23_0;
	pin M2 = IOB_E23_1;
	pin M3 = IOB_E24_0;
	pin M4 = IOB_E24_1;
	pin M5 = IOB_E24_2;
	pin M6 = IOB_E24_3;
	pin M7 = IOB_E28_0;
	pin M8 = IOB_E25_1;
	pin M9 = VCCO2;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO7;
	pin M19 = IOB_W25_1;
	pin M20 = IOB_W28_0;
	pin M21 = IOB_W24_3;
	pin M22 = IOB_W24_2;
	pin M23 = IOB_W24_1;
	pin M24 = IOB_W24_0;
	pin M25 = IOB_W23_1;
	pin M26 = IOB_W23_0;
	pin N1 = VCCAUX;
	pin N2 = IOB_E21_0;
	pin N3 = IOB_E21_1;
	pin N4 = IOB_E22_0;
	pin N5 = IOB_E22_1;
	pin N6 = IOB_E22_2;
	pin N7 = IOB_E22_3;
	pin N8 = IOB_E25_0;
	pin N9 = VCCO2;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO7;
	pin N19 = IOB_W25_0;
	pin N20 = IOB_W22_3;
	pin N21 = IOB_W22_2;
	pin N22 = IOB_W22_1;
	pin N23 = IOB_W22_0;
	pin N24 = IOB_W21_1;
	pin N25 = IOB_W21_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_E20_3;
	pin P3 = IOB_E20_2;
	pin P4 = IOB_E19_3;
	pin P5 = IOB_E19_2;
	pin P6 = IOB_E19_1;
	pin P7 = IOB_E19_0;
	pin P8 = IOB_E16_3;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO6;
	pin P19 = IOB_W16_3;
	pin P20 = IOB_W19_0;
	pin P21 = IOB_W19_1;
	pin P22 = IOB_W19_2;
	pin P23 = IOB_W19_3;
	pin P24 = IOB_W20_2;
	pin P25 = IOB_W20_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_E18_3;
	pin R2 = IOB_E18_2;
	pin R3 = IOB_E17_3;
	pin R4 = IOB_E17_2;
	pin R5 = IOB_E17_1;
	pin R6 = IOB_E17_0;
	pin R7 = IOB_E13_3;
	pin R8 = IOB_E16_2;
	pin R9 = VCCO3;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO6;
	pin R19 = IOB_W16_2;
	pin R20 = IOB_W13_3;
	pin R21 = IOB_W17_0;
	pin R22 = IOB_W17_1;
	pin R23 = IOB_W17_2;
	pin R24 = IOB_W17_3;
	pin R25 = IOB_W18_2;
	pin R26 = IOB_W18_3;
	pin T1 = IOB_E15_3;
	pin T2 = IOB_E15_2;
	pin T3 = IOB_E15_1;
	pin T4 = IOB_E15_0;
	pin T5 = IOB_E14_3;
	pin T6 = IOB_E14_2;
	pin T7 = IOB_E13_2;
	pin T8 = IOB_E13_1;
	pin T9 = VCCO3;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO6;
	pin T19 = IOB_W13_1;
	pin T20 = IOB_W13_2;
	pin T21 = IOB_W14_2;
	pin T22 = IOB_W14_3;
	pin T23 = IOB_W15_0;
	pin T24 = IOB_W15_1;
	pin T25 = IOB_W15_2;
	pin T26 = IOB_W15_3;
	pin U1 = IOB_E12_3;
	pin U2 = VCCO3;
	pin U3 = IOB_E11_3;
	pin U4 = IOB_E11_2;
	pin U5 = IOB_E11_1;
	pin U6 = IOB_E11_0;
	pin U7 = IOB_E13_0;
	pin U8 = VCCO3;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO6;
	pin U20 = IOB_W13_0;
	pin U21 = IOB_W11_0;
	pin U22 = IOB_W11_1;
	pin U23 = IOB_W11_2;
	pin U24 = IOB_W11_3;
	pin U25 = VCCO6;
	pin U26 = IOB_W12_3;
	pin V1 = IOB_E12_2;
	pin V2 = IOB_E10_3;
	pin V3 = IOB_E10_2;
	pin V4 = IOB_E9_3;
	pin V5 = IOB_E9_2;
	pin V6 = IOB_E9_1;
	pin V7 = IOB_E9_0;
	pin V8 = VCCO3;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO4;
	pin V12 = VCCO4;
	pin V13 = VCCO4;
	pin V14 = VCCO5;
	pin V15 = VCCO5;
	pin V16 = VCCO5;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO6;
	pin V20 = IOB_W9_0;
	pin V21 = IOB_W9_1;
	pin V22 = IOB_W9_2;
	pin V23 = IOB_W9_3;
	pin V24 = IOB_W10_2;
	pin V25 = IOB_W10_3;
	pin V26 = IOB_W12_2;
	pin W1 = IOB_E8_3;
	pin W2 = IOB_E8_2;
	pin W3 = IOB_E7_3;
	pin W4 = IOB_E7_2;
	pin W5 = IOB_E7_1;
	pin W6 = IOB_E7_0;
	pin W7 = CCLK;
	pin W8 = VCCINT;
	pin W9 = VCCO4;
	pin W10 = VCCO4;
	pin W11 = NC;
	pin W12 = IOB_S19_1;
	pin W13 = IOB_S19_0;
	pin W14 = IOB_S8_3;
	pin W15 = IOB_S8_2;
	pin W16 = NC;
	pin W17 = VCCO5;
	pin W18 = VCCO5;
	pin W19 = VCCINT;
	pin W20 = M1;
	pin W21 = IOB_W7_0;
	pin W22 = IOB_W7_1;
	pin W23 = IOB_W7_2;
	pin W24 = IOB_W7_3;
	pin W25 = IOB_W8_2;
	pin W26 = IOB_W8_3;
	pin Y1 = IOB_E6_3;
	pin Y2 = VCCO3;
	pin Y3 = IOB_E5_3;
	pin Y4 = IOB_E5_2;
	pin Y5 = IOB_E5_1;
	pin Y6 = IOB_E5_0;
	pin Y7 = GND;
	pin Y8 = IOB_S23_2;
	pin Y9 = IOB_S21_1;
	pin Y10 = NC;
	pin Y11 = NC;
	pin Y12 = NC;
	pin Y13 = IOB_S15_3;
	pin Y14 = IOB_S12_0;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y18 = IOB_S6_2;
	pin Y19 = IOB_S4_1;
	pin Y20 = GND;
	pin Y21 = IOB_W5_0;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W5_2;
	pin Y24 = IOB_W5_3;
	pin Y25 = VCCO6;
	pin Y26 = IOB_W6_3;
	pin AA1 = IOB_E6_2;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = GND;
	pin AA7 = IOB_S25_1;
	pin AA8 = IOB_S25_0;
	pin AA9 = IOB_S21_0;
	pin AA10 = NC;
	pin AA11 = NC;
	pin AA12 = IOB_S20_3;
	pin AA13 = IOB_S15_2;
	pin AA14 = IOB_S12_1;
	pin AA15 = IOB_S7_0;
	pin AA16 = NC;
	pin AA17 = NC;
	pin AA18 = IOB_S6_3;
	pin AA19 = IOB_S2_3;
	pin AA20 = IOB_S2_2;
	pin AA21 = GND;
	pin AA22 = NC;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = IOB_W6_2;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_E4_3;
	pin AB4 = IOB_E4_2;
	pin AB5 = GND;
	pin AB6 = DONE;
	pin AB7 = IOB_S26_1;
	pin AB8 = IOB_S23_1;
	pin AB9 = IOB_S23_0;
	pin AB10 = NC;
	pin AB11 = NC;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S14_3;
	pin AB14 = IOB_S13_0;
	pin AB15 = IOB_S7_1;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = IOB_S4_3;
	pin AB19 = IOB_S4_2;
	pin AB20 = IOB_S1_2;
	pin AB21 = M2;
	pin AB22 = GND;
	pin AB23 = IOB_W4_2;
	pin AB24 = IOB_W4_3;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_E3_3;
	pin AC2 = IOB_E3_2;
	pin AC3 = IOB_E1_3;
	pin AC4 = GND;
	pin AC5 = PWRDWN_B;
	pin AC6 = IOB_S26_3;
	pin AC7 = IOB_S26_0;
	pin AC8 = IOB_S22_3;
	pin AC9 = NC;
	pin AC10 = NC;
	pin AC11 = NC;
	pin AC12 = IOB_S20_1;
	pin AC13 = IOB_S14_2;
	pin AC14 = IOB_S13_1;
	pin AC15 = IOB_S7_2;
	pin AC16 = NC;
	pin AC17 = NC;
	pin AC18 = NC;
	pin AC19 = IOB_S5_0;
	pin AC20 = IOB_S1_3;
	pin AC21 = IOB_S1_0;
	pin AC22 = M0;
	pin AC23 = GND;
	pin AC24 = IOB_W1_3;
	pin AC25 = IOB_W3_2;
	pin AC26 = IOB_W3_3;
	pin AD1 = IOB_E3_1;
	pin AD2 = IOB_E3_0;
	pin AD3 = GND;
	pin AD4 = IOB_E1_2;
	pin AD5 = NC;
	pin AD6 = IOB_S26_2;
	pin AD7 = VCCO4;
	pin AD8 = IOB_S22_2;
	pin AD9 = NC;
	pin AD10 = VCCO4;
	pin AD11 = GT18_GNDA;
	pin AD12 = IOB_S20_0;
	pin AD13 = IOB_S14_1;
	pin AD14 = IOB_S13_2;
	pin AD15 = IOB_S7_3;
	pin AD16 = GT19_GNDA;
	pin AD17 = VCCO5;
	pin AD18 = NC;
	pin AD19 = IOB_S5_1;
	pin AD20 = VCCO5;
	pin AD21 = IOB_S1_1;
	pin AD22 = NC;
	pin AD23 = IOB_W1_2;
	pin AD24 = GND;
	pin AD25 = IOB_W3_0;
	pin AD26 = IOB_W3_1;
	pin AE1 = IOB_E2_3;
	pin AE2 = VCCAUX;
	pin AE3 = IOB_E1_1;
	pin AE4 = NC;
	pin AE5 = NC;
	pin AE6 = NC;
	pin AE7 = NC;
	pin AE8 = IOB_S22_1;
	pin AE9 = GT18_AVCCAUXRX;
	pin AE10 = GT18_VTRX;
	pin AE11 = GT18_AVCCAUXTX;
	pin AE12 = GT18_VTTX;
	pin AE13 = IOB_S14_0;
	pin AE14 = IOB_S13_3;
	pin AE15 = GT19_AVCCAUXRX;
	pin AE16 = GT19_VTRX;
	pin AE17 = GT19_AVCCAUXTX;
	pin AE18 = GT19_VTTX;
	pin AE19 = IOB_S5_2;
	pin AE20 = NC;
	pin AE21 = NC;
	pin AE22 = NC;
	pin AE23 = NC;
	pin AE24 = IOB_W1_1;
	pin AE25 = VCCAUX;
	pin AE26 = IOB_W2_2;
	pin AF2 = IOB_E2_2;
	pin AF3 = IOB_E1_0;
	pin AF4 = NC;
	pin AF5 = NC;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = IOB_S22_0;
	pin AF9 = GT18_RXN;
	pin AF10 = GT18_RXP;
	pin AF11 = GT18_TXP;
	pin AF12 = GT18_TXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT19_RXN;
	pin AF16 = GT19_RXP;
	pin AF17 = GT19_TXP;
	pin AF18 = GT19_TXN;
	pin AF19 = IOB_S5_3;
	pin AF20 = NC;
	pin AF21 = NC;
	pin AF22 = NC;
	pin AF23 = NC;
	pin AF24 = IOB_W1_0;
	pin AF25 = IOB_W2_3;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp4-fg256
bond BOND38 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N2_0;
	pin A4 = GT6_TXN;
	pin A5 = GT6_TXP;
	pin A6 = GT6_RXP;
	pin A7 = GT6_RXN;
	pin A8 = IOB_N13_0;
	pin A9 = IOB_N14_3;
	pin A10 = GT7_TXN;
	pin A11 = GT7_TXP;
	pin A12 = GT7_RXP;
	pin A13 = GT7_RXN;
	pin A14 = IOB_N25_3;
	pin A15 = IOB_N25_2;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = GT6_VTTX;
	pin B5 = GT6_AVCCAUXTX;
	pin B6 = GT6_VTRX;
	pin B7 = GT6_AVCCAUXRX;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N14_2;
	pin B10 = GT7_VTTX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXRX;
	pin B14 = IOB_N26_2;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = HSWAP_EN;
	pin C2 = IOB_N1_3;
	pin C3 = IOB_N1_2;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N4_0;
	pin C6 = GT6_GNDA;
	pin C7 = IOB_N8_0;
	pin C8 = IOB_N13_2;
	pin C9 = IOB_N14_1;
	pin C10 = IOB_N19_3;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N23_3;
	pin C13 = IOB_N26_3;
	pin C14 = IOB_N26_1;
	pin C15 = IOB_N26_0;
	pin C16 = TMS;
	pin D1 = PROG_B;
	pin D2 = DXP;
	pin D3 = DXN;
	pin D4 = VCCINT;
	pin D5 = IOB_N4_1;
	pin D6 = IOB_N5_2;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N13_3;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N19_2;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N23_2;
	pin D13 = VCCINT;
	pin D14 = NC;
	pin D15 = VCCBATT;
	pin D16 = TCK;
	pin E1 = TDI;
	pin E2 = IOB_W40_2;
	pin E3 = IOB_W40_3;
	pin E4 = IOB_W40_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N6_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N21_3;
	pin E11 = IOB_N21_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E40_1;
	pin E14 = IOB_E40_3;
	pin E15 = IOB_E40_2;
	pin E16 = TDO;
	pin F1 = IOB_W38_2;
	pin F2 = IOB_W38_3;
	pin F3 = IOB_W39_0;
	pin F4 = IOB_W39_1;
	pin F5 = IOB_W40_0;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E40_0;
	pin F13 = IOB_E39_1;
	pin F14 = IOB_E39_0;
	pin F15 = IOB_E38_3;
	pin F16 = IOB_E38_2;
	pin G1 = IOB_W24_2;
	pin G2 = IOB_W24_3;
	pin G3 = IOB_W37_0;
	pin G4 = IOB_W37_1;
	pin G5 = IOB_W24_1;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E24_1;
	pin G13 = IOB_E37_1;
	pin G14 = IOB_E37_0;
	pin G15 = IOB_E24_3;
	pin G16 = IOB_E24_2;
	pin H1 = IOB_W21_1;
	pin H2 = IOB_W22_2;
	pin H3 = IOB_W22_3;
	pin H4 = IOB_W24_0;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E24_0;
	pin H14 = IOB_E22_3;
	pin H15 = IOB_E22_2;
	pin H16 = IOB_E21_1;
	pin J1 = IOB_W21_0;
	pin J2 = IOB_W20_3;
	pin J3 = IOB_W20_2;
	pin J4 = IOB_W19_3;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E19_3;
	pin J14 = IOB_E20_2;
	pin J15 = IOB_E20_3;
	pin J16 = IOB_E21_0;
	pin K1 = IOB_W18_3;
	pin K2 = IOB_W18_2;
	pin K3 = IOB_W17_1;
	pin K4 = IOB_W17_0;
	pin K5 = IOB_W19_2;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E19_2;
	pin K13 = IOB_E17_0;
	pin K14 = IOB_E17_1;
	pin K15 = IOB_E18_2;
	pin K16 = IOB_E18_3;
	pin L1 = IOB_W4_3;
	pin L2 = IOB_W4_2;
	pin L3 = IOB_W3_3;
	pin L4 = IOB_W3_2;
	pin L5 = IOB_W2_3;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E2_3;
	pin L13 = IOB_E3_2;
	pin L14 = IOB_E3_3;
	pin L15 = IOB_E4_2;
	pin L16 = IOB_E4_3;
	pin M1 = IOB_W1_3;
	pin M2 = IOB_W1_1;
	pin M3 = IOB_W1_0;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S6_2;
	pin M7 = IOB_S6_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S21_0;
	pin M11 = IOB_S21_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E1_0;
	pin M15 = IOB_E1_1;
	pin M16 = IOB_E1_3;
	pin N1 = IOB_W1_2;
	pin N2 = M1;
	pin N3 = M0;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_2;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S8_2;
	pin N8 = IOB_S13_0;
	pin N9 = IOB_S14_3;
	pin N10 = IOB_S19_1;
	pin N11 = IOB_S22_2;
	pin N12 = IOB_S23_1;
	pin N13 = VCCINT;
	pin N14 = PWRDWN_B;
	pin N15 = CCLK;
	pin N16 = IOB_E1_2;
	pin P1 = M2;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_1;
	pin P4 = IOB_S1_3;
	pin P5 = IOB_S4_3;
	pin P6 = GT19_GNDA;
	pin P7 = IOB_S8_3;
	pin P8 = IOB_S13_1;
	pin P9 = IOB_S14_2;
	pin P10 = IOB_S19_0;
	pin P11 = GT18_GNDA;
	pin P12 = IOB_S23_0;
	pin P13 = IOB_S26_0;
	pin P14 = IOB_S26_2;
	pin P15 = IOB_S26_3;
	pin P16 = DONE;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = IOB_S1_2;
	pin R4 = GT19_VTTX;
	pin R5 = GT19_AVCCAUXTX;
	pin R6 = GT19_VTRX;
	pin R7 = GT19_AVCCAUXRX;
	pin R8 = IOB_S13_2;
	pin R9 = IOB_S14_1;
	pin R10 = GT18_VTTX;
	pin R11 = GT18_AVCCAUXTX;
	pin R12 = GT18_VTRX;
	pin R13 = GT18_AVCCAUXRX;
	pin R14 = IOB_S26_1;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = IOB_S2_2;
	pin T3 = IOB_S2_3;
	pin T4 = GT19_TXN;
	pin T5 = GT19_TXP;
	pin T6 = GT19_RXP;
	pin T7 = GT19_RXN;
	pin T8 = IOB_S13_3;
	pin T9 = IOB_S14_0;
	pin T10 = GT18_TXN;
	pin T11 = GT18_TXP;
	pin T12 = GT18_RXP;
	pin T13 = GT18_RXN;
	pin T14 = IOB_S25_0;
	pin T15 = IOB_S25_1;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp4-fg456
bond BOND39 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = HSWAP_EN;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = GT6_TXN;
	pin A8 = GT6_TXP;
	pin A9 = GT6_RXP;
	pin A10 = GT6_RXN;
	pin A11 = GND;
	pin A12 = VCCAUX;
	pin A13 = GT7_TXN;
	pin A14 = GT7_TXP;
	pin A15 = GT7_RXP;
	pin A16 = GT7_RXN;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = TMS;
	pin A22 = GND;
	pin B1 = PROG_B;
	pin B2 = VCCAUX;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = GT6_VTTX;
	pin B8 = GT6_AVCCAUXTX;
	pin B9 = GT6_VTRX;
	pin B10 = GT6_AVCCAUXRX;
	pin B11 = IOB_N8_0;
	pin B12 = IOB_N19_3;
	pin B13 = GT7_VTTX;
	pin B14 = GT7_AVCCAUXTX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = NC;
	pin B21 = VCCAUX;
	pin B22 = TCK;
	pin C1 = IOB_W40_2;
	pin C2 = IOB_W40_3;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = DXN;
	pin C6 = NC;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N4_0;
	pin C9 = GT6_GNDA;
	pin C10 = IOB_N8_1;
	pin C11 = IOB_N13_0;
	pin C12 = IOB_N14_3;
	pin C13 = IOB_N19_2;
	pin C14 = GT7_GNDA;
	pin C15 = IOB_N23_3;
	pin C16 = IOB_N25_3;
	pin C17 = NC;
	pin C18 = NC;
	pin C19 = VCCBATT;
	pin C20 = GND;
	pin C21 = IOB_E40_3;
	pin C22 = IOB_E40_2;
	pin D1 = IOB_W40_0;
	pin D2 = IOB_W40_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N1_2;
	pin D7 = IOB_N2_1;
	pin D8 = IOB_N4_1;
	pin D9 = IOB_N6_1;
	pin D10 = IOB_N6_0;
	pin D11 = IOB_N13_1;
	pin D12 = IOB_N14_2;
	pin D13 = IOB_N21_3;
	pin D14 = IOB_N21_2;
	pin D15 = IOB_N23_2;
	pin D16 = IOB_N25_2;
	pin D17 = IOB_N26_1;
	pin D18 = IOB_N26_0;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E40_1;
	pin D22 = IOB_E40_0;
	pin E1 = IOB_W38_2;
	pin E2 = IOB_W38_3;
	pin E3 = IOB_W39_0;
	pin E4 = IOB_W39_1;
	pin E5 = GND;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N1_0;
	pin E8 = IOB_N4_2;
	pin E9 = IOB_N5_2;
	pin E10 = IOB_N7_2;
	pin E11 = IOB_N13_2;
	pin E12 = IOB_N14_1;
	pin E13 = IOB_N20_1;
	pin E14 = IOB_N22_1;
	pin E15 = IOB_N23_1;
	pin E16 = IOB_N26_3;
	pin E17 = IOB_N26_2;
	pin E18 = GND;
	pin E19 = IOB_E39_1;
	pin E20 = IOB_E39_0;
	pin E21 = IOB_E38_3;
	pin E22 = IOB_E38_2;
	pin F1 = IOB_W36_2;
	pin F2 = IOB_W36_3;
	pin F3 = IOB_W37_0;
	pin F4 = IOB_W37_1;
	pin F5 = IOB_W34_3;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N7_3;
	pin F11 = IOB_N13_3;
	pin F12 = IOB_N14_0;
	pin F13 = IOB_N20_0;
	pin F14 = IOB_N22_0;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E34_3;
	pin F19 = IOB_E37_1;
	pin F20 = IOB_E37_0;
	pin F21 = IOB_E36_3;
	pin F22 = IOB_E36_2;
	pin G1 = IOB_W32_2;
	pin G2 = IOB_W32_3;
	pin G3 = IOB_W33_0;
	pin G4 = IOB_W33_1;
	pin G5 = IOB_W34_2;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = IOB_E34_2;
	pin G19 = IOB_E33_1;
	pin G20 = IOB_E33_0;
	pin G21 = IOB_E32_3;
	pin G22 = IOB_E32_2;
	pin H1 = IOB_W30_2;
	pin H2 = IOB_W30_3;
	pin H3 = IOB_W32_0;
	pin H4 = IOB_W32_1;
	pin H5 = IOB_W29_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E29_1;
	pin H19 = IOB_E32_1;
	pin H20 = IOB_E32_0;
	pin H21 = IOB_E30_3;
	pin H22 = IOB_E30_2;
	pin J1 = IOB_W28_0;
	pin J2 = IOB_W28_1;
	pin J3 = IOB_W28_2;
	pin J4 = IOB_W28_3;
	pin J5 = IOB_W26_3;
	pin J6 = IOB_W29_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E29_0;
	pin J18 = IOB_E26_3;
	pin J19 = IOB_E28_3;
	pin J20 = IOB_E28_2;
	pin J21 = IOB_E28_1;
	pin J22 = IOB_E28_0;
	pin K1 = IOB_W24_2;
	pin K2 = IOB_W24_3;
	pin K3 = IOB_W25_0;
	pin K4 = IOB_W25_1;
	pin K5 = IOB_W26_2;
	pin K6 = IOB_W24_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E24_1;
	pin K18 = IOB_E26_2;
	pin K19 = IOB_E25_1;
	pin K20 = IOB_E25_0;
	pin K21 = IOB_E24_3;
	pin K22 = IOB_E24_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W21_0;
	pin L3 = IOB_W21_1;
	pin L4 = IOB_W22_2;
	pin L5 = IOB_W22_3;
	pin L6 = IOB_W24_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E24_0;
	pin L18 = IOB_E22_3;
	pin L19 = IOB_E22_2;
	pin L20 = IOB_E21_1;
	pin L21 = IOB_E21_0;
	pin L22 = GND;
	pin M1 = GND;
	pin M2 = IOB_W20_3;
	pin M3 = IOB_W20_2;
	pin M4 = IOB_W19_3;
	pin M5 = IOB_W19_2;
	pin M6 = IOB_W18_3;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E18_3;
	pin M18 = IOB_E19_2;
	pin M19 = IOB_E19_3;
	pin M20 = IOB_E20_2;
	pin M21 = IOB_E20_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W17_1;
	pin N2 = IOB_W17_0;
	pin N3 = IOB_W16_3;
	pin N4 = IOB_W16_2;
	pin N5 = IOB_W15_3;
	pin N6 = IOB_W18_2;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E18_2;
	pin N18 = IOB_E15_3;
	pin N19 = IOB_E16_2;
	pin N20 = IOB_E16_3;
	pin N21 = IOB_E17_0;
	pin N22 = IOB_E17_1;
	pin P1 = IOB_W14_3;
	pin P2 = IOB_W14_2;
	pin P3 = IOB_W13_1;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W15_2;
	pin P6 = IOB_W12_3;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E12_3;
	pin P18 = IOB_E15_2;
	pin P19 = IOB_E13_0;
	pin P20 = IOB_E13_1;
	pin P21 = IOB_E14_2;
	pin P22 = IOB_E14_3;
	pin R1 = IOB_W11_3;
	pin R2 = IOB_W11_2;
	pin R3 = IOB_W10_3;
	pin R4 = IOB_W10_2;
	pin R5 = IOB_W12_2;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E12_2;
	pin R19 = IOB_E10_2;
	pin R20 = IOB_E10_3;
	pin R21 = IOB_E11_2;
	pin R22 = IOB_E11_3;
	pin T1 = IOB_W9_1;
	pin T2 = IOB_W9_0;
	pin T3 = IOB_W8_3;
	pin T4 = IOB_W8_2;
	pin T5 = IOB_W7_3;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = IOB_E7_3;
	pin T19 = IOB_E8_2;
	pin T20 = IOB_E8_3;
	pin T21 = IOB_E9_0;
	pin T22 = IOB_E9_1;
	pin U1 = IOB_W6_3;
	pin U2 = IOB_W6_2;
	pin U3 = IOB_W5_1;
	pin U4 = IOB_W5_0;
	pin U5 = IOB_W7_2;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = IOB_S5_0;
	pin U10 = IOB_S7_0;
	pin U11 = IOB_S13_0;
	pin U12 = IOB_S14_3;
	pin U13 = IOB_S20_3;
	pin U14 = IOB_S22_3;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = IOB_E7_2;
	pin U19 = IOB_E5_0;
	pin U20 = IOB_E5_1;
	pin U21 = IOB_E6_2;
	pin U22 = IOB_E6_3;
	pin V1 = IOB_W4_3;
	pin V2 = IOB_W4_2;
	pin V3 = IOB_W3_3;
	pin V4 = IOB_W3_2;
	pin V5 = GND;
	pin V6 = IOB_S1_2;
	pin V7 = IOB_S1_3;
	pin V8 = IOB_S4_1;
	pin V9 = IOB_S5_1;
	pin V10 = IOB_S7_1;
	pin V11 = IOB_S13_1;
	pin V12 = IOB_S14_2;
	pin V13 = IOB_S20_2;
	pin V14 = IOB_S22_2;
	pin V15 = IOB_S23_2;
	pin V16 = IOB_S26_0;
	pin V17 = IOB_S26_1;
	pin V18 = GND;
	pin V19 = IOB_E3_2;
	pin V20 = IOB_E3_3;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W2_3;
	pin W2 = IOB_W2_2;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S1_0;
	pin W6 = IOB_S1_1;
	pin W7 = IOB_S2_2;
	pin W8 = IOB_S4_2;
	pin W9 = IOB_S6_2;
	pin W10 = IOB_S6_3;
	pin W11 = IOB_S13_2;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S21_0;
	pin W14 = IOB_S21_1;
	pin W15 = IOB_S23_1;
	pin W16 = IOB_S25_1;
	pin W17 = IOB_S26_2;
	pin W18 = IOB_S26_3;
	pin W19 = GND;
	pin W20 = CCLK;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = M0;
	pin Y5 = M2;
	pin Y6 = NC;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S4_3;
	pin Y9 = GT19_GNDA;
	pin Y10 = IOB_S8_2;
	pin Y11 = IOB_S13_3;
	pin Y12 = IOB_S14_0;
	pin Y13 = IOB_S19_1;
	pin Y14 = GT18_GNDA;
	pin Y15 = IOB_S23_0;
	pin Y16 = IOB_S25_0;
	pin Y17 = NC;
	pin Y18 = DONE;
	pin Y19 = PWRDWN_B;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = IOB_W1_1;
	pin AA2 = VCCAUX;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = NC;
	pin AA7 = GT19_VTTX;
	pin AA8 = GT19_AVCCAUXTX;
	pin AA9 = GT19_VTRX;
	pin AA10 = GT19_AVCCAUXRX;
	pin AA11 = IOB_S8_3;
	pin AA12 = IOB_S19_0;
	pin AA13 = GT18_VTTX;
	pin AA14 = GT18_AVCCAUXTX;
	pin AA15 = GT18_VTRX;
	pin AA16 = GT18_AVCCAUXRX;
	pin AA17 = NC;
	pin AA18 = NC;
	pin AA19 = NC;
	pin AA20 = NC;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E1_1;
	pin AB1 = GND;
	pin AB2 = IOB_W1_0;
	pin AB3 = NC;
	pin AB4 = NC;
	pin AB5 = NC;
	pin AB6 = NC;
	pin AB7 = GT19_TXN;
	pin AB8 = GT19_TXP;
	pin AB9 = GT19_RXP;
	pin AB10 = GT19_RXN;
	pin AB11 = VCCAUX;
	pin AB12 = GND;
	pin AB13 = GT18_TXN;
	pin AB14 = GT18_TXP;
	pin AB15 = GT18_RXP;
	pin AB16 = GT18_RXN;
	pin AB17 = NC;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = NC;
	pin AB21 = IOB_E1_0;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp7-ff672
bond BOND40 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = IOB_E40_1;
	pin A3 = IOB_N40_1;
	pin A4 = GT9_RXN;
	pin A5 = GT9_RXP;
	pin A6 = GT9_TXP;
	pin A7 = GT9_TXN;
	pin A8 = IOB_N36_3;
	pin A9 = GT7_RXN;
	pin A10 = GT7_RXP;
	pin A11 = GT7_TXP;
	pin A12 = GT7_TXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT6_RXN;
	pin A16 = GT6_RXP;
	pin A17 = GT6_TXP;
	pin A18 = GT6_TXN;
	pin A19 = IOB_N5_0;
	pin A20 = GT4_RXN;
	pin A21 = GT4_RXP;
	pin A22 = GT4_TXP;
	pin A23 = GT4_TXN;
	pin A24 = IOB_N1_2;
	pin A25 = IOB_W40_1;
	pin B1 = IOB_E40_0;
	pin B2 = VCCAUX;
	pin B3 = IOB_N40_0;
	pin B4 = GT9_AVCCAUXRX;
	pin B5 = GT9_VTRX;
	pin B6 = GT9_AVCCAUXTX;
	pin B7 = GT9_VTTX;
	pin B8 = IOB_N36_2;
	pin B9 = GT7_AVCCAUXRX;
	pin B10 = GT7_VTRX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTTX;
	pin B13 = IOB_N21_3;
	pin B14 = IOB_N20_0;
	pin B15 = GT6_AVCCAUXRX;
	pin B16 = GT6_VTRX;
	pin B17 = GT6_AVCCAUXTX;
	pin B18 = GT6_VTTX;
	pin B19 = IOB_N5_1;
	pin B20 = GT4_AVCCAUXRX;
	pin B21 = GT4_VTRX;
	pin B22 = GT4_AVCCAUXTX;
	pin B23 = GT4_VTTX;
	pin B24 = IOB_N1_3;
	pin B25 = VCCAUX;
	pin B26 = IOB_W40_0;
	pin C1 = IOB_E39_0;
	pin C2 = IOB_E39_1;
	pin C3 = GND;
	pin C4 = IOB_E40_3;
	pin C5 = GT9_GNDA;
	pin C6 = IOB_N40_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N36_1;
	pin C9 = IOB_N34_1;
	pin C10 = VCCO1;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N27_3;
	pin C13 = IOB_N21_2;
	pin C14 = IOB_N20_1;
	pin C15 = IOB_N14_0;
	pin C16 = GT6_GNDA;
	pin C17 = VCCO0;
	pin C18 = IOB_N7_2;
	pin C19 = IOB_N5_2;
	pin C20 = VCCO0;
	pin C21 = IOB_N1_0;
	pin C22 = GT4_GNDA;
	pin C23 = IOB_W40_3;
	pin C24 = GND;
	pin C25 = IOB_W39_1;
	pin C26 = IOB_W39_0;
	pin D1 = IOB_E38_2;
	pin D2 = IOB_E38_3;
	pin D3 = IOB_E40_2;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N40_2;
	pin D7 = IOB_N39_3;
	pin D8 = IOB_N36_0;
	pin D9 = IOB_N34_0;
	pin D10 = IOB_N29_1;
	pin D11 = IOB_N28_3;
	pin D12 = IOB_N27_2;
	pin D13 = IOB_N21_1;
	pin D14 = IOB_N20_2;
	pin D15 = IOB_N14_1;
	pin D16 = IOB_N13_0;
	pin D17 = IOB_N12_2;
	pin D18 = IOB_N7_3;
	pin D19 = IOB_N5_3;
	pin D20 = IOB_N2_0;
	pin D21 = IOB_N1_1;
	pin D22 = PROG_B;
	pin D23 = GND;
	pin D24 = IOB_W40_2;
	pin D25 = IOB_W38_3;
	pin D26 = IOB_W38_2;
	pin E1 = IOB_E37_0;
	pin E2 = IOB_E37_1;
	pin E3 = IOB_E38_0;
	pin E4 = IOB_E38_1;
	pin E5 = GND;
	pin E6 = VCCBATT;
	pin E7 = IOB_N39_2;
	pin E8 = IOB_N37_2;
	pin E9 = IOB_N37_3;
	pin E10 = IOB_N29_0;
	pin E11 = IOB_N28_2;
	pin E12 = IOB_N27_1;
	pin E13 = IOB_N21_0;
	pin E14 = IOB_N20_3;
	pin E15 = IOB_N14_2;
	pin E16 = IOB_N13_1;
	pin E17 = IOB_N12_3;
	pin E18 = IOB_N4_0;
	pin E19 = IOB_N4_1;
	pin E20 = IOB_N2_1;
	pin E21 = HSWAP_EN;
	pin E22 = GND;
	pin E23 = IOB_W38_1;
	pin E24 = IOB_W38_0;
	pin E25 = IOB_W37_1;
	pin E26 = IOB_W37_0;
	pin F1 = IOB_E35_1;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N37_1;
	pin F9 = IOB_N35_3;
	pin F10 = IOB_N33_2;
	pin F11 = IOB_N33_3;
	pin F12 = IOB_N27_0;
	pin F13 = IOB_N22_1;
	pin F14 = IOB_N19_2;
	pin F15 = IOB_N14_3;
	pin F16 = IOB_N8_0;
	pin F17 = IOB_N8_1;
	pin F18 = IOB_N6_0;
	pin F19 = IOB_N4_2;
	pin F20 = DXP;
	pin F21 = GND;
	pin F22 = NC;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = IOB_W35_1;
	pin G1 = IOB_E35_0;
	pin G2 = VCCO2;
	pin G3 = IOB_E36_0;
	pin G4 = IOB_E36_1;
	pin G5 = IOB_E36_2;
	pin G6 = IOB_E36_3;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N35_2;
	pin G10 = IOB_N34_2;
	pin G11 = IOB_N29_2;
	pin G12 = IOB_N29_3;
	pin G13 = IOB_N22_0;
	pin G14 = IOB_N19_3;
	pin G15 = IOB_N12_0;
	pin G16 = IOB_N12_1;
	pin G17 = IOB_N7_1;
	pin G18 = IOB_N6_1;
	pin G19 = DXN;
	pin G20 = GND;
	pin G21 = IOB_W36_3;
	pin G22 = IOB_W36_2;
	pin G23 = IOB_W36_1;
	pin G24 = IOB_W36_0;
	pin G25 = VCCO7;
	pin G26 = IOB_W35_0;
	pin H1 = IOB_E33_0;
	pin H2 = IOB_E33_1;
	pin H3 = IOB_E34_0;
	pin H4 = IOB_E34_1;
	pin H5 = IOB_E34_2;
	pin H6 = IOB_E34_3;
	pin H7 = TDO;
	pin H8 = VCCINT;
	pin H9 = VCCO1;
	pin H10 = VCCO1;
	pin H11 = IOB_N34_3;
	pin H12 = IOB_N26_2;
	pin H13 = IOB_N26_3;
	pin H14 = IOB_N15_0;
	pin H15 = IOB_N15_1;
	pin H16 = IOB_N7_0;
	pin H17 = VCCO0;
	pin H18 = VCCO0;
	pin H19 = VCCINT;
	pin H20 = TDI;
	pin H21 = IOB_W34_3;
	pin H22 = IOB_W34_2;
	pin H23 = IOB_W34_1;
	pin H24 = IOB_W34_0;
	pin H25 = IOB_W33_1;
	pin H26 = IOB_W33_0;
	pin J1 = IOB_E29_1;
	pin J2 = IOB_E31_0;
	pin J3 = IOB_E31_1;
	pin J4 = IOB_E32_0;
	pin J5 = IOB_E32_1;
	pin J6 = IOB_E32_2;
	pin J7 = IOB_E32_3;
	pin J8 = VCCO2;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = VCCO0;
	pin J15 = VCCO0;
	pin J16 = VCCO0;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO7;
	pin J20 = IOB_W32_3;
	pin J21 = IOB_W32_2;
	pin J22 = IOB_W32_1;
	pin J23 = IOB_W32_0;
	pin J24 = IOB_W31_1;
	pin J25 = IOB_W31_0;
	pin J26 = IOB_W29_1;
	pin K1 = IOB_E29_0;
	pin K2 = VCCO2;
	pin K3 = IOB_E30_0;
	pin K4 = IOB_E30_1;
	pin K5 = IOB_E30_2;
	pin K6 = IOB_E30_3;
	pin K7 = IOB_E28_3;
	pin K8 = VCCO2;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO7;
	pin K20 = IOB_W28_3;
	pin K21 = IOB_W30_3;
	pin K22 = IOB_W30_2;
	pin K23 = IOB_W30_1;
	pin K24 = IOB_W30_0;
	pin K25 = VCCO7;
	pin K26 = IOB_W29_0;
	pin L1 = IOB_E26_0;
	pin L2 = IOB_E26_1;
	pin L3 = IOB_E26_2;
	pin L4 = IOB_E26_3;
	pin L5 = IOB_E27_0;
	pin L6 = IOB_E27_1;
	pin L7 = IOB_E28_1;
	pin L8 = IOB_E28_2;
	pin L9 = VCCO2;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO7;
	pin L19 = IOB_W28_2;
	pin L20 = IOB_W28_1;
	pin L21 = IOB_W27_1;
	pin L22 = IOB_W27_0;
	pin L23 = IOB_W26_3;
	pin L24 = IOB_W26_2;
	pin L25 = IOB_W26_1;
	pin L26 = IOB_W26_0;
	pin M1 = IOB_E23_0;
	pin M2 = IOB_E23_1;
	pin M3 = IOB_E24_0;
	pin M4 = IOB_E24_1;
	pin M5 = IOB_E24_2;
	pin M6 = IOB_E24_3;
	pin M7 = IOB_E28_0;
	pin M8 = IOB_E25_1;
	pin M9 = VCCO2;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO7;
	pin M19 = IOB_W25_1;
	pin M20 = IOB_W28_0;
	pin M21 = IOB_W24_3;
	pin M22 = IOB_W24_2;
	pin M23 = IOB_W24_1;
	pin M24 = IOB_W24_0;
	pin M25 = IOB_W23_1;
	pin M26 = IOB_W23_0;
	pin N1 = VCCAUX;
	pin N2 = IOB_E21_0;
	pin N3 = IOB_E21_1;
	pin N4 = IOB_E22_0;
	pin N5 = IOB_E22_1;
	pin N6 = IOB_E22_2;
	pin N7 = IOB_E22_3;
	pin N8 = IOB_E25_0;
	pin N9 = VCCO2;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO7;
	pin N19 = IOB_W25_0;
	pin N20 = IOB_W22_3;
	pin N21 = IOB_W22_2;
	pin N22 = IOB_W22_1;
	pin N23 = IOB_W22_0;
	pin N24 = IOB_W21_1;
	pin N25 = IOB_W21_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_E20_3;
	pin P3 = IOB_E20_2;
	pin P4 = IOB_E19_3;
	pin P5 = IOB_E19_2;
	pin P6 = IOB_E19_1;
	pin P7 = IOB_E19_0;
	pin P8 = IOB_E16_3;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO6;
	pin P19 = IOB_W16_3;
	pin P20 = IOB_W19_0;
	pin P21 = IOB_W19_1;
	pin P22 = IOB_W19_2;
	pin P23 = IOB_W19_3;
	pin P24 = IOB_W20_2;
	pin P25 = IOB_W20_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_E18_3;
	pin R2 = IOB_E18_2;
	pin R3 = IOB_E17_3;
	pin R4 = IOB_E17_2;
	pin R5 = IOB_E17_1;
	pin R6 = IOB_E17_0;
	pin R7 = IOB_E13_3;
	pin R8 = IOB_E16_2;
	pin R9 = VCCO3;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO6;
	pin R19 = IOB_W16_2;
	pin R20 = IOB_W13_3;
	pin R21 = IOB_W17_0;
	pin R22 = IOB_W17_1;
	pin R23 = IOB_W17_2;
	pin R24 = IOB_W17_3;
	pin R25 = IOB_W18_2;
	pin R26 = IOB_W18_3;
	pin T1 = IOB_E15_3;
	pin T2 = IOB_E15_2;
	pin T3 = IOB_E15_1;
	pin T4 = IOB_E15_0;
	pin T5 = IOB_E14_3;
	pin T6 = IOB_E14_2;
	pin T7 = IOB_E13_2;
	pin T8 = IOB_E13_1;
	pin T9 = VCCO3;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO6;
	pin T19 = IOB_W13_1;
	pin T20 = IOB_W13_2;
	pin T21 = IOB_W14_2;
	pin T22 = IOB_W14_3;
	pin T23 = IOB_W15_0;
	pin T24 = IOB_W15_1;
	pin T25 = IOB_W15_2;
	pin T26 = IOB_W15_3;
	pin U1 = IOB_E12_3;
	pin U2 = VCCO3;
	pin U3 = IOB_E11_3;
	pin U4 = IOB_E11_2;
	pin U5 = IOB_E11_1;
	pin U6 = IOB_E11_0;
	pin U7 = IOB_E13_0;
	pin U8 = VCCO3;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO6;
	pin U20 = IOB_W13_0;
	pin U21 = IOB_W11_0;
	pin U22 = IOB_W11_1;
	pin U23 = IOB_W11_2;
	pin U24 = IOB_W11_3;
	pin U25 = VCCO6;
	pin U26 = IOB_W12_3;
	pin V1 = IOB_E12_2;
	pin V2 = IOB_E10_3;
	pin V3 = IOB_E10_2;
	pin V4 = IOB_E9_3;
	pin V5 = IOB_E9_2;
	pin V6 = IOB_E9_1;
	pin V7 = IOB_E9_0;
	pin V8 = VCCO3;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO4;
	pin V12 = VCCO4;
	pin V13 = VCCO4;
	pin V14 = VCCO5;
	pin V15 = VCCO5;
	pin V16 = VCCO5;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO6;
	pin V20 = IOB_W9_0;
	pin V21 = IOB_W9_1;
	pin V22 = IOB_W9_2;
	pin V23 = IOB_W9_3;
	pin V24 = IOB_W10_2;
	pin V25 = IOB_W10_3;
	pin V26 = IOB_W12_2;
	pin W1 = IOB_E8_3;
	pin W2 = IOB_E8_2;
	pin W3 = IOB_E7_3;
	pin W4 = IOB_E7_2;
	pin W5 = IOB_E7_1;
	pin W6 = IOB_E7_0;
	pin W7 = CCLK;
	pin W8 = VCCINT;
	pin W9 = VCCO4;
	pin W10 = VCCO4;
	pin W11 = IOB_S34_0;
	pin W12 = IOB_S26_1;
	pin W13 = IOB_S26_0;
	pin W14 = IOB_S15_3;
	pin W15 = IOB_S15_2;
	pin W16 = IOB_S7_3;
	pin W17 = VCCO5;
	pin W18 = VCCO5;
	pin W19 = VCCINT;
	pin W20 = M1;
	pin W21 = IOB_W7_0;
	pin W22 = IOB_W7_1;
	pin W23 = IOB_W7_2;
	pin W24 = IOB_W7_3;
	pin W25 = IOB_W8_2;
	pin W26 = IOB_W8_3;
	pin Y1 = IOB_E6_3;
	pin Y2 = VCCO3;
	pin Y3 = IOB_E5_3;
	pin Y4 = IOB_E5_2;
	pin Y5 = IOB_E5_1;
	pin Y6 = IOB_E5_0;
	pin Y7 = GND;
	pin Y8 = IOB_S37_2;
	pin Y9 = IOB_S35_1;
	pin Y10 = IOB_S34_1;
	pin Y11 = IOB_S29_1;
	pin Y12 = IOB_S29_0;
	pin Y13 = IOB_S22_3;
	pin Y14 = IOB_S19_0;
	pin Y15 = IOB_S12_3;
	pin Y16 = IOB_S12_2;
	pin Y17 = IOB_S7_2;
	pin Y18 = IOB_S6_2;
	pin Y19 = IOB_S4_1;
	pin Y20 = GND;
	pin Y21 = IOB_W5_0;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W5_2;
	pin Y24 = IOB_W5_3;
	pin Y25 = VCCO6;
	pin Y26 = IOB_W6_3;
	pin AA1 = IOB_E6_2;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = GND;
	pin AA7 = IOB_S39_1;
	pin AA8 = IOB_S39_0;
	pin AA9 = IOB_S35_0;
	pin AA10 = IOB_S33_1;
	pin AA11 = IOB_S33_0;
	pin AA12 = IOB_S27_3;
	pin AA13 = IOB_S22_2;
	pin AA14 = IOB_S19_1;
	pin AA15 = IOB_S14_0;
	pin AA16 = IOB_S8_3;
	pin AA17 = IOB_S8_2;
	pin AA18 = IOB_S6_3;
	pin AA19 = IOB_S2_3;
	pin AA20 = IOB_S2_2;
	pin AA21 = GND;
	pin AA22 = NC;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = IOB_W6_2;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_E4_3;
	pin AB4 = IOB_E4_2;
	pin AB5 = GND;
	pin AB6 = DONE;
	pin AB7 = IOB_S40_1;
	pin AB8 = IOB_S37_1;
	pin AB9 = IOB_S37_0;
	pin AB10 = IOB_S29_3;
	pin AB11 = IOB_S28_1;
	pin AB12 = IOB_S27_2;
	pin AB13 = IOB_S21_3;
	pin AB14 = IOB_S20_0;
	pin AB15 = IOB_S14_1;
	pin AB16 = IOB_S13_2;
	pin AB17 = IOB_S12_0;
	pin AB18 = IOB_S4_3;
	pin AB19 = IOB_S4_2;
	pin AB20 = IOB_S1_2;
	pin AB21 = M2;
	pin AB22 = GND;
	pin AB23 = IOB_W4_2;
	pin AB24 = IOB_W4_3;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_E3_3;
	pin AC2 = IOB_E3_2;
	pin AC3 = IOB_E1_3;
	pin AC4 = GND;
	pin AC5 = PWRDWN_B;
	pin AC6 = IOB_S40_3;
	pin AC7 = IOB_S40_0;
	pin AC8 = IOB_S36_3;
	pin AC9 = IOB_S34_3;
	pin AC10 = IOB_S29_2;
	pin AC11 = IOB_S28_0;
	pin AC12 = IOB_S27_1;
	pin AC13 = IOB_S21_2;
	pin AC14 = IOB_S20_1;
	pin AC15 = IOB_S14_2;
	pin AC16 = IOB_S13_3;
	pin AC17 = IOB_S12_1;
	pin AC18 = IOB_S7_0;
	pin AC19 = IOB_S5_0;
	pin AC20 = IOB_S1_3;
	pin AC21 = IOB_S1_0;
	pin AC22 = M0;
	pin AC23 = GND;
	pin AC24 = IOB_W1_3;
	pin AC25 = IOB_W3_2;
	pin AC26 = IOB_W3_3;
	pin AD1 = IOB_E3_1;
	pin AD2 = IOB_E3_0;
	pin AD3 = GND;
	pin AD4 = IOB_E1_2;
	pin AD5 = GT16_GNDA;
	pin AD6 = IOB_S40_2;
	pin AD7 = VCCO4;
	pin AD8 = IOB_S36_2;
	pin AD9 = IOB_S34_2;
	pin AD10 = VCCO4;
	pin AD11 = GT18_GNDA;
	pin AD12 = IOB_S27_0;
	pin AD13 = IOB_S21_1;
	pin AD14 = IOB_S20_2;
	pin AD15 = IOB_S14_3;
	pin AD16 = GT19_GNDA;
	pin AD17 = VCCO5;
	pin AD18 = IOB_S7_1;
	pin AD19 = IOB_S5_1;
	pin AD20 = VCCO5;
	pin AD21 = IOB_S1_1;
	pin AD22 = GT21_GNDA;
	pin AD23 = IOB_W1_2;
	pin AD24 = GND;
	pin AD25 = IOB_W3_0;
	pin AD26 = IOB_W3_1;
	pin AE1 = IOB_E2_3;
	pin AE2 = VCCAUX;
	pin AE3 = IOB_E1_1;
	pin AE4 = GT16_AVCCAUXRX;
	pin AE5 = GT16_VTRX;
	pin AE6 = GT16_AVCCAUXTX;
	pin AE7 = GT16_VTTX;
	pin AE8 = IOB_S36_1;
	pin AE9 = GT18_AVCCAUXRX;
	pin AE10 = GT18_VTRX;
	pin AE11 = GT18_AVCCAUXTX;
	pin AE12 = GT18_VTTX;
	pin AE13 = IOB_S21_0;
	pin AE14 = IOB_S20_3;
	pin AE15 = GT19_AVCCAUXRX;
	pin AE16 = GT19_VTRX;
	pin AE17 = GT19_AVCCAUXTX;
	pin AE18 = GT19_VTTX;
	pin AE19 = IOB_S5_2;
	pin AE20 = GT21_AVCCAUXRX;
	pin AE21 = GT21_VTRX;
	pin AE22 = GT21_AVCCAUXTX;
	pin AE23 = GT21_VTTX;
	pin AE24 = IOB_W1_1;
	pin AE25 = VCCAUX;
	pin AE26 = IOB_W2_2;
	pin AF2 = IOB_E2_2;
	pin AF3 = IOB_E1_0;
	pin AF4 = GT16_RXN;
	pin AF5 = GT16_RXP;
	pin AF6 = GT16_TXP;
	pin AF7 = GT16_TXN;
	pin AF8 = IOB_S36_0;
	pin AF9 = GT18_RXN;
	pin AF10 = GT18_RXP;
	pin AF11 = GT18_TXP;
	pin AF12 = GT18_TXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT19_RXN;
	pin AF16 = GT19_RXP;
	pin AF17 = GT19_TXP;
	pin AF18 = GT19_TXN;
	pin AF19 = IOB_S5_3;
	pin AF20 = GT21_RXN;
	pin AF21 = GT21_RXP;
	pin AF22 = GT21_TXP;
	pin AF23 = GT21_TXN;
	pin AF24 = IOB_W1_0;
	pin AF25 = IOB_W2_3;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S15_3;
	vref IOB_S26_0;
	vref IOB_S28_0;
	vref IOB_S35_0;
	vref IOB_S36_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N15_0;
	vref IOB_N26_3;
	vref IOB_N28_3;
	vref IOB_N35_3;
	vref IOB_N39_3;
}

// xc2vp7-ff896
bond BOND41 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E40_3;
	pin A4 = GT9_RXN;
	pin A5 = GT9_RXP;
	pin A6 = GT9_TXP;
	pin A7 = GT9_TXN;
	pin A8 = IOB_N29_3;
	pin A9 = GND;
	pin A10 = NC;
	pin A11 = GT7_RXN;
	pin A12 = GT7_RXP;
	pin A13 = GT7_TXP;
	pin A14 = GT7_TXN;
	pin A15 = VCCAUX;
	pin A16 = VCCAUX;
	pin A17 = GT6_RXN;
	pin A18 = GT6_RXP;
	pin A19 = GT6_TXP;
	pin A20 = GT6_TXN;
	pin A21 = NC;
	pin A22 = GND;
	pin A23 = IOB_N12_0;
	pin A24 = GT4_RXN;
	pin A25 = GT4_RXP;
	pin A26 = GT4_TXP;
	pin A27 = GT4_TXN;
	pin A28 = IOB_W40_3;
	pin A29 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E40_2;
	pin B4 = GT9_AVCCAUXRX;
	pin B5 = GT9_VTRX;
	pin B6 = GT9_AVCCAUXTX;
	pin B7 = GT9_VTTX;
	pin B8 = IOB_N29_2;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = GT7_AVCCAUXRX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXTX;
	pin B14 = GT7_VTTX;
	pin B15 = IOB_N21_1;
	pin B16 = IOB_N20_2;
	pin B17 = GT6_AVCCAUXRX;
	pin B18 = GT6_VTRX;
	pin B19 = GT6_AVCCAUXTX;
	pin B20 = GT6_VTTX;
	pin B21 = NC;
	pin B22 = NC;
	pin B23 = IOB_N12_1;
	pin B24 = GT4_AVCCAUXRX;
	pin B25 = GT4_VTRX;
	pin B26 = GT4_AVCCAUXTX;
	pin B27 = GT4_VTTX;
	pin B28 = IOB_W40_2;
	pin B29 = GND;
	pin B30 = VCCAUX;
	pin C1 = IOB_E38_2;
	pin C2 = IOB_E38_3;
	pin C3 = GND;
	pin C4 = IOB_E37_1;
	pin C5 = IOB_E39_1;
	pin C6 = GT9_GNDA;
	pin C7 = IOB_N36_3;
	pin C8 = IOB_N34_3;
	pin C9 = NC;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = GT7_GNDA;
	pin C13 = IOB_N27_3;
	pin C14 = GND;
	pin C15 = IOB_N21_0;
	pin C16 = IOB_N20_3;
	pin C17 = GND;
	pin C18 = IOB_N14_0;
	pin C19 = GT6_GNDA;
	pin C20 = NC;
	pin C21 = NC;
	pin C22 = NC;
	pin C23 = IOB_N7_0;
	pin C24 = IOB_N5_0;
	pin C25 = GT4_GNDA;
	pin C26 = IOB_W39_1;
	pin C27 = IOB_W37_1;
	pin C28 = GND;
	pin C29 = IOB_W38_3;
	pin C30 = IOB_W38_2;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = IOB_E37_0;
	pin D4 = GND;
	pin D5 = IOB_E39_0;
	pin D6 = NC;
	pin D7 = IOB_N36_2;
	pin D8 = IOB_N34_2;
	pin D9 = GND;
	pin D10 = IOB_N34_1;
	pin D11 = IOB_N29_1;
	pin D12 = GND;
	pin D13 = IOB_N27_2;
	pin D14 = IOB_N27_1;
	pin D15 = IOB_N22_1;
	pin D16 = IOB_N19_2;
	pin D17 = IOB_N14_2;
	pin D18 = IOB_N14_1;
	pin D19 = GND;
	pin D20 = IOB_N12_2;
	pin D21 = IOB_N7_2;
	pin D22 = GND;
	pin D23 = IOB_N7_1;
	pin D24 = IOB_N5_1;
	pin D25 = DXN;
	pin D26 = IOB_W39_0;
	pin D27 = GND;
	pin D28 = IOB_W37_0;
	pin D29 = NC;
	pin D30 = NC;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = NC;
	pin E5 = GND;
	pin E6 = IOB_N40_0;
	pin E7 = IOB_N40_1;
	pin E8 = IOB_N39_2;
	pin E9 = IOB_N39_3;
	pin E10 = IOB_N34_0;
	pin E11 = IOB_N29_0;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = IOB_N27_0;
	pin E15 = IOB_N22_0;
	pin E16 = IOB_N19_3;
	pin E17 = IOB_N14_3;
	pin E18 = NC;
	pin E19 = NC;
	pin E20 = IOB_N12_3;
	pin E21 = IOB_N7_3;
	pin E22 = IOB_N2_0;
	pin E23 = IOB_N2_1;
	pin E24 = IOB_N1_2;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = NC;
	pin E28 = NC;
	pin E29 = NC;
	pin E30 = NC;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = TDO;
	pin F6 = GND;
	pin F7 = IOB_N40_2;
	pin F8 = IOB_N40_3;
	pin F9 = IOB_N36_0;
	pin F10 = IOB_N36_1;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = GND;
	pin F14 = NC;
	pin F15 = IOB_N21_3;
	pin F16 = IOB_N20_0;
	pin F17 = NC;
	pin F18 = GND;
	pin F19 = NC;
	pin F20 = NC;
	pin F21 = IOB_N5_2;
	pin F22 = IOB_N5_3;
	pin F23 = IOB_N1_0;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = TDI;
	pin F27 = NC;
	pin F28 = NC;
	pin F29 = NC;
	pin F30 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = IOB_E40_0;
	pin G6 = IOB_E40_1;
	pin G7 = TCK;
	pin G8 = IOB_N37_1;
	pin G9 = IOB_N37_3;
	pin G10 = IOB_N35_3;
	pin G11 = IOB_N33_3;
	pin G12 = IOB_N28_3;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = IOB_N21_2;
	pin G16 = IOB_N20_1;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = IOB_N13_0;
	pin G20 = IOB_N8_0;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N4_0;
	pin G23 = IOB_N4_2;
	pin G24 = PROG_B;
	pin G25 = IOB_W40_1;
	pin G26 = IOB_W40_0;
	pin G27 = NC;
	pin G28 = NC;
	pin G29 = NC;
	pin G30 = NC;
	pin H1 = GND;
	pin H2 = IOB_E36_3;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = VCCBATT;
	pin H8 = TMS;
	pin H9 = IOB_N37_2;
	pin H10 = IOB_N35_2;
	pin H11 = IOB_N33_2;
	pin H12 = IOB_N28_2;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N26_3;
	pin H16 = IOB_N15_0;
	pin H17 = NC;
	pin H18 = NC;
	pin H19 = IOB_N13_1;
	pin H20 = IOB_N8_1;
	pin H21 = IOB_N6_1;
	pin H22 = IOB_N4_1;
	pin H23 = HSWAP_EN;
	pin H24 = DXP;
	pin H25 = NC;
	pin H26 = NC;
	pin H27 = NC;
	pin H28 = NC;
	pin H29 = IOB_W36_3;
	pin H30 = GND;
	pin J1 = IOB_E34_3;
	pin J2 = IOB_E36_2;
	pin J3 = IOB_E33_0;
	pin J4 = IOB_E33_1;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = IOB_E38_0;
	pin J8 = IOB_E38_1;
	pin J9 = VCCO2;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = NC;
	pin J15 = IOB_N26_2;
	pin J16 = IOB_N15_1;
	pin J17 = NC;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCO7;
	pin J23 = IOB_W38_1;
	pin J24 = IOB_W38_0;
	pin J25 = NC;
	pin J26 = NC;
	pin J27 = IOB_W33_1;
	pin J28 = IOB_W33_0;
	pin J29 = IOB_W36_2;
	pin J30 = IOB_W34_3;
	pin K1 = IOB_E34_2;
	pin K2 = IOB_E32_3;
	pin K3 = IOB_E31_0;
	pin K4 = IOB_E31_1;
	pin K5 = IOB_E35_0;
	pin K6 = IOB_E35_1;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = VCCO2;
	pin K10 = VCCO1;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCO0;
	pin K22 = VCCO7;
	pin K23 = NC;
	pin K24 = NC;
	pin K25 = IOB_W35_1;
	pin K26 = IOB_W35_0;
	pin K27 = IOB_W31_1;
	pin K28 = IOB_W31_0;
	pin K29 = IOB_W32_3;
	pin K30 = IOB_W34_2;
	pin L1 = IOB_E30_3;
	pin L2 = IOB_E32_2;
	pin L3 = GND;
	pin L4 = IOB_E29_0;
	pin L5 = IOB_E29_1;
	pin L6 = GND;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = GND;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = GND;
	pin L26 = IOB_W29_1;
	pin L27 = IOB_W29_0;
	pin L28 = GND;
	pin L29 = IOB_W32_2;
	pin L30 = IOB_W30_3;
	pin M1 = IOB_E30_2;
	pin M2 = IOB_E28_3;
	pin M3 = IOB_E27_0;
	pin M4 = IOB_E27_1;
	pin M5 = IOB_E34_0;
	pin M6 = IOB_E34_1;
	pin M7 = IOB_E36_0;
	pin M8 = IOB_E36_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W36_1;
	pin M24 = IOB_W36_0;
	pin M25 = IOB_W34_1;
	pin M26 = IOB_W34_0;
	pin M27 = IOB_W27_1;
	pin M28 = IOB_W27_0;
	pin M29 = IOB_W28_3;
	pin M30 = IOB_W30_2;
	pin N1 = IOB_E26_3;
	pin N2 = IOB_E28_2;
	pin N3 = IOB_E25_0;
	pin N4 = IOB_E25_1;
	pin N5 = IOB_E30_0;
	pin N6 = IOB_E30_1;
	pin N7 = IOB_E32_0;
	pin N8 = IOB_E32_1;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W32_1;
	pin N24 = IOB_W32_0;
	pin N25 = IOB_W30_1;
	pin N26 = IOB_W30_0;
	pin N27 = IOB_W25_1;
	pin N28 = IOB_W25_0;
	pin N29 = IOB_W28_2;
	pin N30 = IOB_W26_3;
	pin P1 = IOB_E26_2;
	pin P2 = IOB_E24_2;
	pin P3 = IOB_E24_3;
	pin P4 = IOB_E23_0;
	pin P5 = IOB_E23_1;
	pin P6 = GND;
	pin P7 = IOB_E26_0;
	pin P8 = IOB_E26_1;
	pin P9 = IOB_E28_1;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = IOB_W28_1;
	pin P23 = IOB_W26_1;
	pin P24 = IOB_W26_0;
	pin P25 = GND;
	pin P26 = IOB_W23_1;
	pin P27 = IOB_W23_0;
	pin P28 = IOB_W24_3;
	pin P29 = IOB_W24_2;
	pin P30 = IOB_W26_2;
	pin R1 = VCCAUX;
	pin R2 = IOB_E22_3;
	pin R3 = IOB_E21_0;
	pin R4 = IOB_E21_1;
	pin R5 = IOB_E22_0;
	pin R6 = IOB_E22_1;
	pin R7 = IOB_E24_0;
	pin R8 = IOB_E24_1;
	pin R9 = IOB_E28_0;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = IOB_W28_0;
	pin R23 = IOB_W24_1;
	pin R24 = IOB_W24_0;
	pin R25 = IOB_W22_1;
	pin R26 = IOB_W22_0;
	pin R27 = IOB_W21_1;
	pin R28 = IOB_W21_0;
	pin R29 = IOB_W22_3;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E22_2;
	pin T3 = IOB_E19_1;
	pin T4 = IOB_E19_0;
	pin T5 = IOB_E19_3;
	pin T6 = IOB_E19_2;
	pin T7 = IOB_E17_3;
	pin T8 = IOB_E17_2;
	pin T9 = IOB_E15_3;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = IOB_W15_3;
	pin T23 = IOB_W17_2;
	pin T24 = IOB_W17_3;
	pin T25 = IOB_W19_2;
	pin T26 = IOB_W19_3;
	pin T27 = IOB_W19_0;
	pin T28 = IOB_W19_1;
	pin T29 = IOB_W22_2;
	pin T30 = VCCAUX;
	pin U1 = IOB_E20_3;
	pin U2 = IOB_E18_3;
	pin U3 = IOB_E18_2;
	pin U4 = IOB_E17_1;
	pin U5 = IOB_E17_0;
	pin U6 = GND;
	pin U7 = IOB_E13_3;
	pin U8 = IOB_E13_2;
	pin U9 = IOB_E15_2;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = IOB_W15_2;
	pin U23 = IOB_W13_2;
	pin U24 = IOB_W13_3;
	pin U25 = GND;
	pin U26 = IOB_W17_0;
	pin U27 = IOB_W17_1;
	pin U28 = IOB_W18_2;
	pin U29 = IOB_W18_3;
	pin U30 = IOB_W20_3;
	pin V1 = IOB_E20_2;
	pin V2 = IOB_E16_3;
	pin V3 = IOB_E15_1;
	pin V4 = IOB_E15_0;
	pin V5 = IOB_E13_1;
	pin V6 = IOB_E13_0;
	pin V7 = IOB_E11_3;
	pin V8 = IOB_E11_2;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W11_2;
	pin V24 = IOB_W11_3;
	pin V25 = IOB_W13_0;
	pin V26 = IOB_W13_1;
	pin V27 = IOB_W15_0;
	pin V28 = IOB_W15_1;
	pin V29 = IOB_W16_3;
	pin V30 = IOB_W20_2;
	pin W1 = IOB_E14_3;
	pin W2 = IOB_E16_2;
	pin W3 = IOB_E11_1;
	pin W4 = IOB_E11_0;
	pin W5 = IOB_E9_3;
	pin W6 = IOB_E9_2;
	pin W7 = IOB_E7_3;
	pin W8 = IOB_E7_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W7_2;
	pin W24 = IOB_W7_3;
	pin W25 = IOB_W9_2;
	pin W26 = IOB_W9_3;
	pin W27 = IOB_W11_0;
	pin W28 = IOB_W11_1;
	pin W29 = IOB_W16_2;
	pin W30 = IOB_W14_3;
	pin Y1 = IOB_E14_2;
	pin Y2 = IOB_E12_3;
	pin Y3 = GND;
	pin Y4 = IOB_E9_1;
	pin Y5 = IOB_E9_0;
	pin Y6 = GND;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = NC;
	pin Y24 = NC;
	pin Y25 = GND;
	pin Y26 = IOB_W9_0;
	pin Y27 = IOB_W9_1;
	pin Y28 = GND;
	pin Y29 = IOB_W12_3;
	pin Y30 = IOB_W14_2;
	pin AA1 = IOB_E10_3;
	pin AA2 = IOB_E12_2;
	pin AA3 = IOB_E8_3;
	pin AA4 = IOB_E8_2;
	pin AA5 = IOB_E5_3;
	pin AA6 = IOB_E5_2;
	pin AA7 = NC;
	pin AA8 = NC;
	pin AA9 = VCCO3;
	pin AA10 = VCCO4;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCO5;
	pin AA22 = VCCO6;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = IOB_W5_2;
	pin AA26 = IOB_W5_3;
	pin AA27 = IOB_W8_2;
	pin AA28 = IOB_W8_3;
	pin AA29 = IOB_W12_2;
	pin AA30 = IOB_W10_3;
	pin AB1 = IOB_E10_2;
	pin AB2 = IOB_E6_3;
	pin AB3 = IOB_E7_1;
	pin AB4 = IOB_E7_0;
	pin AB5 = NC;
	pin AB6 = NC;
	pin AB7 = NC;
	pin AB8 = NC;
	pin AB9 = VCCO3;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = NC;
	pin AB15 = IOB_S27_3;
	pin AB16 = IOB_S14_0;
	pin AB17 = NC;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCO6;
	pin AB23 = NC;
	pin AB24 = NC;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AB27 = IOB_W7_0;
	pin AB28 = IOB_W7_1;
	pin AB29 = IOB_W6_3;
	pin AB30 = IOB_W10_2;
	pin AC1 = GND;
	pin AC2 = IOB_E6_2;
	pin AC3 = IOB_E5_1;
	pin AC4 = IOB_E5_0;
	pin AC5 = NC;
	pin AC6 = NC;
	pin AC7 = CCLK;
	pin AC8 = DONE;
	pin AC9 = IOB_S40_1;
	pin AC10 = IOB_S36_3;
	pin AC11 = IOB_S34_3;
	pin AC12 = IOB_S29_3;
	pin AC13 = NC;
	pin AC14 = NC;
	pin AC15 = IOB_S27_2;
	pin AC16 = IOB_S14_1;
	pin AC17 = NC;
	pin AC18 = NC;
	pin AC19 = IOB_S12_0;
	pin AC20 = IOB_S7_0;
	pin AC21 = IOB_S5_0;
	pin AC22 = IOB_S1_2;
	pin AC23 = M2;
	pin AC24 = M1;
	pin AC25 = NC;
	pin AC26 = NC;
	pin AC27 = IOB_W5_0;
	pin AC28 = IOB_W5_1;
	pin AC29 = IOB_W6_2;
	pin AC30 = GND;
	pin AD1 = NC;
	pin AD2 = NC;
	pin AD3 = NC;
	pin AD4 = NC;
	pin AD5 = IOB_E3_3;
	pin AD6 = IOB_E3_2;
	pin AD7 = PWRDWN_B;
	pin AD8 = IOB_S37_2;
	pin AD9 = IOB_S40_0;
	pin AD10 = IOB_S36_2;
	pin AD11 = IOB_S34_2;
	pin AD12 = IOB_S29_2;
	pin AD13 = NC;
	pin AD14 = IOB_S27_1;
	pin AD15 = IOB_S22_3;
	pin AD16 = IOB_S19_0;
	pin AD17 = IOB_S14_2;
	pin AD18 = NC;
	pin AD19 = IOB_S12_1;
	pin AD20 = IOB_S7_1;
	pin AD21 = IOB_S5_1;
	pin AD22 = IOB_S1_3;
	pin AD23 = IOB_S4_1;
	pin AD24 = M0;
	pin AD25 = IOB_W3_2;
	pin AD26 = IOB_W3_3;
	pin AD27 = NC;
	pin AD28 = NC;
	pin AD29 = NC;
	pin AD30 = NC;
	pin AE1 = NC;
	pin AE2 = NC;
	pin AE3 = NC;
	pin AE4 = NC;
	pin AE5 = NC;
	pin AE6 = GND;
	pin AE7 = IOB_S36_1;
	pin AE8 = IOB_S36_0;
	pin AE9 = IOB_S29_1;
	pin AE10 = IOB_S29_0;
	pin AE11 = NC;
	pin AE12 = NC;
	pin AE13 = GND;
	pin AE14 = IOB_S27_0;
	pin AE15 = IOB_S22_2;
	pin AE16 = IOB_S19_1;
	pin AE17 = IOB_S14_3;
	pin AE18 = GND;
	pin AE19 = NC;
	pin AE20 = NC;
	pin AE21 = IOB_S12_3;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S5_3;
	pin AE24 = IOB_S5_2;
	pin AE25 = GND;
	pin AE26 = NC;
	pin AE27 = NC;
	pin AE28 = NC;
	pin AE29 = NC;
	pin AE30 = NC;
	pin AF1 = NC;
	pin AF2 = NC;
	pin AF3 = NC;
	pin AF4 = NC;
	pin AF5 = GND;
	pin AF6 = NC;
	pin AF7 = IOB_S40_2;
	pin AF8 = IOB_S34_1;
	pin AF9 = IOB_S34_0;
	pin AF10 = IOB_S33_1;
	pin AF11 = NC;
	pin AF12 = NC;
	pin AF13 = NC;
	pin AF14 = IOB_S26_1;
	pin AF15 = IOB_S21_3;
	pin AF16 = IOB_S20_0;
	pin AF17 = IOB_S15_2;
	pin AF18 = NC;
	pin AF19 = NC;
	pin AF20 = NC;
	pin AF21 = IOB_S8_2;
	pin AF22 = IOB_S7_3;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_1;
	pin AF25 = NC;
	pin AF26 = GND;
	pin AF27 = NC;
	pin AF28 = NC;
	pin AF29 = NC;
	pin AF30 = NC;
	pin AG1 = IOB_E4_3;
	pin AG2 = IOB_E4_2;
	pin AG3 = IOB_E3_1;
	pin AG4 = GND;
	pin AG5 = IOB_E1_3;
	pin AG6 = IOB_S40_3;
	pin AG7 = IOB_S39_1;
	pin AG8 = IOB_S37_1;
	pin AG9 = GND;
	pin AG10 = IOB_S33_0;
	pin AG11 = NC;
	pin AG12 = GND;
	pin AG13 = NC;
	pin AG14 = IOB_S26_0;
	pin AG15 = IOB_S21_2;
	pin AG16 = IOB_S20_1;
	pin AG17 = IOB_S15_3;
	pin AG18 = NC;
	pin AG19 = GND;
	pin AG20 = NC;
	pin AG21 = IOB_S8_3;
	pin AG22 = GND;
	pin AG23 = IOB_S4_2;
	pin AG24 = IOB_S2_2;
	pin AG25 = IOB_S1_0;
	pin AG26 = IOB_W1_3;
	pin AG27 = GND;
	pin AG28 = IOB_W3_1;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W4_3;
	pin AH1 = IOB_E2_3;
	pin AH2 = IOB_E2_2;
	pin AH3 = GND;
	pin AH4 = IOB_E3_0;
	pin AH5 = IOB_E1_2;
	pin AH6 = GT16_GNDA;
	pin AH7 = IOB_S39_0;
	pin AH8 = IOB_S37_0;
	pin AH9 = IOB_S28_1;
	pin AH10 = NC;
	pin AH11 = NC;
	pin AH12 = GT18_GNDA;
	pin AH13 = NC;
	pin AH14 = GND;
	pin AH15 = IOB_S21_1;
	pin AH16 = IOB_S20_2;
	pin AH17 = GND;
	pin AH18 = NC;
	pin AH19 = GT19_GNDA;
	pin AH20 = NC;
	pin AH21 = NC;
	pin AH22 = IOB_S13_2;
	pin AH23 = IOB_S4_3;
	pin AH24 = IOB_S2_3;
	pin AH25 = GT21_GNDA;
	pin AH26 = IOB_W1_2;
	pin AH27 = IOB_W3_0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AJ1 = VCCAUX;
	pin AJ2 = GND;
	pin AJ3 = IOB_E1_1;
	pin AJ4 = GT16_AVCCAUXRX;
	pin AJ5 = GT16_VTRX;
	pin AJ6 = GT16_AVCCAUXTX;
	pin AJ7 = GT16_VTTX;
	pin AJ8 = IOB_S35_1;
	pin AJ9 = IOB_S28_0;
	pin AJ10 = NC;
	pin AJ11 = GT18_AVCCAUXRX;
	pin AJ12 = GT18_VTRX;
	pin AJ13 = GT18_AVCCAUXTX;
	pin AJ14 = GT18_VTTX;
	pin AJ15 = IOB_S21_0;
	pin AJ16 = IOB_S20_3;
	pin AJ17 = GT19_AVCCAUXRX;
	pin AJ18 = GT19_VTRX;
	pin AJ19 = GT19_AVCCAUXTX;
	pin AJ20 = GT19_VTTX;
	pin AJ21 = NC;
	pin AJ22 = IOB_S13_3;
	pin AJ23 = IOB_S6_2;
	pin AJ24 = GT21_AVCCAUXRX;
	pin AJ25 = GT21_VTRX;
	pin AJ26 = GT21_AVCCAUXTX;
	pin AJ27 = GT21_VTTX;
	pin AJ28 = IOB_W1_1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AK2 = VCCAUX;
	pin AK3 = IOB_E1_0;
	pin AK4 = GT16_RXN;
	pin AK5 = GT16_RXP;
	pin AK6 = GT16_TXP;
	pin AK7 = GT16_TXN;
	pin AK8 = IOB_S35_0;
	pin AK9 = GND;
	pin AK10 = NC;
	pin AK11 = GT18_RXN;
	pin AK12 = GT18_RXP;
	pin AK13 = GT18_TXP;
	pin AK14 = GT18_TXN;
	pin AK15 = VCCAUX;
	pin AK16 = VCCAUX;
	pin AK17 = GT19_RXN;
	pin AK18 = GT19_RXP;
	pin AK19 = GT19_TXP;
	pin AK20 = GT19_TXN;
	pin AK21 = NC;
	pin AK22 = GND;
	pin AK23 = IOB_S6_3;
	pin AK24 = GT21_RXN;
	pin AK25 = GT21_RXP;
	pin AK26 = GT21_TXP;
	pin AK27 = GT21_TXN;
	pin AK28 = IOB_W1_0;
	pin AK29 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S15_3;
	vref IOB_S26_0;
	vref IOB_S28_0;
	vref IOB_S35_0;
	vref IOB_S36_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N15_0;
	vref IOB_N26_3;
	vref IOB_N28_3;
	vref IOB_N35_3;
	vref IOB_N39_3;
}

// xc2vp7-fg456
bond BOND42 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = HSWAP_EN;
	pin A3 = GT4_TXN;
	pin A4 = GT4_TXP;
	pin A5 = GT4_RXP;
	pin A6 = GT4_RXN;
	pin A7 = GT6_TXN;
	pin A8 = GT6_TXP;
	pin A9 = GT6_RXP;
	pin A10 = GT6_RXN;
	pin A11 = GND;
	pin A12 = VCCAUX;
	pin A13 = GT7_TXN;
	pin A14 = GT7_TXP;
	pin A15 = GT7_RXP;
	pin A16 = GT7_RXN;
	pin A17 = GT9_TXN;
	pin A18 = GT9_TXP;
	pin A19 = GT9_RXP;
	pin A20 = GT9_RXN;
	pin A21 = TMS;
	pin A22 = GND;
	pin B1 = PROG_B;
	pin B2 = VCCAUX;
	pin B3 = GT4_VTTX;
	pin B4 = GT4_AVCCAUXTX;
	pin B5 = GT4_VTRX;
	pin B6 = GT4_AVCCAUXRX;
	pin B7 = GT6_VTTX;
	pin B8 = GT6_AVCCAUXTX;
	pin B9 = GT6_VTRX;
	pin B10 = GT6_AVCCAUXRX;
	pin B11 = IOB_N15_0;
	pin B12 = IOB_N26_3;
	pin B13 = GT7_VTTX;
	pin B14 = GT7_AVCCAUXTX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = GT9_VTTX;
	pin B18 = GT9_AVCCAUXTX;
	pin B19 = GT9_VTRX;
	pin B20 = GT9_AVCCAUXRX;
	pin B21 = VCCAUX;
	pin B22 = TCK;
	pin C1 = IOB_W40_2;
	pin C2 = IOB_W40_3;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = DXN;
	pin C6 = GT4_GNDA;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N4_0;
	pin C9 = GT6_GNDA;
	pin C10 = IOB_N15_1;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N21_3;
	pin C13 = IOB_N26_2;
	pin C14 = GT7_GNDA;
	pin C15 = IOB_N37_3;
	pin C16 = IOB_N39_3;
	pin C17 = GT9_GNDA;
	pin C18 = NC;
	pin C19 = VCCBATT;
	pin C20 = GND;
	pin C21 = IOB_E40_3;
	pin C22 = IOB_E40_2;
	pin D1 = IOB_W40_0;
	pin D2 = IOB_W40_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N1_2;
	pin D7 = IOB_N2_1;
	pin D8 = IOB_N4_1;
	pin D9 = IOB_N6_1;
	pin D10 = IOB_N6_0;
	pin D11 = IOB_N20_1;
	pin D12 = IOB_N21_2;
	pin D13 = IOB_N35_3;
	pin D14 = IOB_N35_2;
	pin D15 = IOB_N37_2;
	pin D16 = IOB_N39_2;
	pin D17 = IOB_N40_1;
	pin D18 = IOB_N40_0;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E40_1;
	pin D22 = IOB_E40_0;
	pin E1 = IOB_W38_2;
	pin E2 = IOB_W38_3;
	pin E3 = IOB_W39_0;
	pin E4 = IOB_W39_1;
	pin E5 = GND;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N1_0;
	pin E8 = IOB_N4_2;
	pin E9 = IOB_N5_2;
	pin E10 = IOB_N14_2;
	pin E11 = IOB_N20_2;
	pin E12 = IOB_N21_1;
	pin E13 = IOB_N27_1;
	pin E14 = IOB_N36_1;
	pin E15 = IOB_N37_1;
	pin E16 = IOB_N40_3;
	pin E17 = IOB_N40_2;
	pin E18 = GND;
	pin E19 = IOB_E39_1;
	pin E20 = IOB_E39_0;
	pin E21 = IOB_E38_3;
	pin E22 = IOB_E38_2;
	pin F1 = IOB_W36_2;
	pin F2 = IOB_W36_3;
	pin F3 = IOB_W37_0;
	pin F4 = IOB_W37_1;
	pin F5 = IOB_W34_3;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N14_3;
	pin F11 = IOB_N20_3;
	pin F12 = IOB_N21_0;
	pin F13 = IOB_N27_0;
	pin F14 = IOB_N36_0;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E34_3;
	pin F19 = IOB_E37_1;
	pin F20 = IOB_E37_0;
	pin F21 = IOB_E36_3;
	pin F22 = IOB_E36_2;
	pin G1 = IOB_W32_2;
	pin G2 = IOB_W32_3;
	pin G3 = IOB_W33_0;
	pin G4 = IOB_W33_1;
	pin G5 = IOB_W34_2;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = IOB_E34_2;
	pin G19 = IOB_E33_1;
	pin G20 = IOB_E33_0;
	pin G21 = IOB_E32_3;
	pin G22 = IOB_E32_2;
	pin H1 = IOB_W30_2;
	pin H2 = IOB_W30_3;
	pin H3 = IOB_W32_0;
	pin H4 = IOB_W32_1;
	pin H5 = IOB_W29_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E29_1;
	pin H19 = IOB_E32_1;
	pin H20 = IOB_E32_0;
	pin H21 = IOB_E30_3;
	pin H22 = IOB_E30_2;
	pin J1 = IOB_W28_0;
	pin J2 = IOB_W28_1;
	pin J3 = IOB_W28_2;
	pin J4 = IOB_W28_3;
	pin J5 = IOB_W26_3;
	pin J6 = IOB_W29_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E29_0;
	pin J18 = IOB_E26_3;
	pin J19 = IOB_E28_3;
	pin J20 = IOB_E28_2;
	pin J21 = IOB_E28_1;
	pin J22 = IOB_E28_0;
	pin K1 = IOB_W24_2;
	pin K2 = IOB_W24_3;
	pin K3 = IOB_W25_0;
	pin K4 = IOB_W25_1;
	pin K5 = IOB_W26_2;
	pin K6 = IOB_W24_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E24_1;
	pin K18 = IOB_E26_2;
	pin K19 = IOB_E25_1;
	pin K20 = IOB_E25_0;
	pin K21 = IOB_E24_3;
	pin K22 = IOB_E24_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W21_0;
	pin L3 = IOB_W21_1;
	pin L4 = IOB_W22_2;
	pin L5 = IOB_W22_3;
	pin L6 = IOB_W24_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E24_0;
	pin L18 = IOB_E22_3;
	pin L19 = IOB_E22_2;
	pin L20 = IOB_E21_1;
	pin L21 = IOB_E21_0;
	pin L22 = GND;
	pin M1 = GND;
	pin M2 = IOB_W20_3;
	pin M3 = IOB_W20_2;
	pin M4 = IOB_W19_3;
	pin M5 = IOB_W19_2;
	pin M6 = IOB_W18_3;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E18_3;
	pin M18 = IOB_E19_2;
	pin M19 = IOB_E19_3;
	pin M20 = IOB_E20_2;
	pin M21 = IOB_E20_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W17_1;
	pin N2 = IOB_W17_0;
	pin N3 = IOB_W16_3;
	pin N4 = IOB_W16_2;
	pin N5 = IOB_W15_3;
	pin N6 = IOB_W18_2;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E18_2;
	pin N18 = IOB_E15_3;
	pin N19 = IOB_E16_2;
	pin N20 = IOB_E16_3;
	pin N21 = IOB_E17_0;
	pin N22 = IOB_E17_1;
	pin P1 = IOB_W14_3;
	pin P2 = IOB_W14_2;
	pin P3 = IOB_W13_1;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W15_2;
	pin P6 = IOB_W12_3;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E12_3;
	pin P18 = IOB_E15_2;
	pin P19 = IOB_E13_0;
	pin P20 = IOB_E13_1;
	pin P21 = IOB_E14_2;
	pin P22 = IOB_E14_3;
	pin R1 = IOB_W11_3;
	pin R2 = IOB_W11_2;
	pin R3 = IOB_W10_3;
	pin R4 = IOB_W10_2;
	pin R5 = IOB_W12_2;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E12_2;
	pin R19 = IOB_E10_2;
	pin R20 = IOB_E10_3;
	pin R21 = IOB_E11_2;
	pin R22 = IOB_E11_3;
	pin T1 = IOB_W9_1;
	pin T2 = IOB_W9_0;
	pin T3 = IOB_W8_3;
	pin T4 = IOB_W8_2;
	pin T5 = IOB_W7_3;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = IOB_E7_3;
	pin T19 = IOB_E8_2;
	pin T20 = IOB_E8_3;
	pin T21 = IOB_E9_0;
	pin T22 = IOB_E9_1;
	pin U1 = IOB_W6_3;
	pin U2 = IOB_W6_2;
	pin U3 = IOB_W5_1;
	pin U4 = IOB_W5_0;
	pin U5 = IOB_W7_2;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = IOB_S5_0;
	pin U10 = IOB_S14_0;
	pin U11 = IOB_S20_0;
	pin U12 = IOB_S21_3;
	pin U13 = IOB_S27_3;
	pin U14 = IOB_S36_3;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = IOB_E7_2;
	pin U19 = IOB_E5_0;
	pin U20 = IOB_E5_1;
	pin U21 = IOB_E6_2;
	pin U22 = IOB_E6_3;
	pin V1 = IOB_W4_3;
	pin V2 = IOB_W4_2;
	pin V3 = IOB_W3_3;
	pin V4 = IOB_W3_2;
	pin V5 = GND;
	pin V6 = IOB_S1_2;
	pin V7 = IOB_S1_3;
	pin V8 = IOB_S4_1;
	pin V9 = IOB_S5_1;
	pin V10 = IOB_S14_1;
	pin V11 = IOB_S20_1;
	pin V12 = IOB_S21_2;
	pin V13 = IOB_S27_2;
	pin V14 = IOB_S36_2;
	pin V15 = IOB_S37_2;
	pin V16 = IOB_S40_0;
	pin V17 = IOB_S40_1;
	pin V18 = GND;
	pin V19 = IOB_E3_2;
	pin V20 = IOB_E3_3;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W2_3;
	pin W2 = IOB_W2_2;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S1_0;
	pin W6 = IOB_S1_1;
	pin W7 = IOB_S2_2;
	pin W8 = IOB_S4_2;
	pin W9 = IOB_S6_2;
	pin W10 = IOB_S6_3;
	pin W11 = IOB_S20_2;
	pin W12 = IOB_S21_1;
	pin W13 = IOB_S35_0;
	pin W14 = IOB_S35_1;
	pin W15 = IOB_S37_1;
	pin W16 = IOB_S39_1;
	pin W17 = IOB_S40_2;
	pin W18 = IOB_S40_3;
	pin W19 = GND;
	pin W20 = CCLK;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = M0;
	pin Y5 = M2;
	pin Y6 = GT21_GNDA;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S4_3;
	pin Y9 = GT19_GNDA;
	pin Y10 = IOB_S15_2;
	pin Y11 = IOB_S20_3;
	pin Y12 = IOB_S21_0;
	pin Y13 = IOB_S26_1;
	pin Y14 = GT18_GNDA;
	pin Y15 = IOB_S37_0;
	pin Y16 = IOB_S39_0;
	pin Y17 = GT16_GNDA;
	pin Y18 = DONE;
	pin Y19 = PWRDWN_B;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = IOB_W1_1;
	pin AA2 = VCCAUX;
	pin AA3 = GT21_VTTX;
	pin AA4 = GT21_AVCCAUXTX;
	pin AA5 = GT21_VTRX;
	pin AA6 = GT21_AVCCAUXRX;
	pin AA7 = GT19_VTTX;
	pin AA8 = GT19_AVCCAUXTX;
	pin AA9 = GT19_VTRX;
	pin AA10 = GT19_AVCCAUXRX;
	pin AA11 = IOB_S15_3;
	pin AA12 = IOB_S26_0;
	pin AA13 = GT18_VTTX;
	pin AA14 = GT18_AVCCAUXTX;
	pin AA15 = GT18_VTRX;
	pin AA16 = GT18_AVCCAUXRX;
	pin AA17 = GT16_VTTX;
	pin AA18 = GT16_AVCCAUXTX;
	pin AA19 = GT16_VTRX;
	pin AA20 = GT16_AVCCAUXRX;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E1_1;
	pin AB1 = GND;
	pin AB2 = IOB_W1_0;
	pin AB3 = GT21_TXN;
	pin AB4 = GT21_TXP;
	pin AB5 = GT21_RXP;
	pin AB6 = GT21_RXN;
	pin AB7 = GT19_TXN;
	pin AB8 = GT19_TXP;
	pin AB9 = GT19_RXP;
	pin AB10 = GT19_RXN;
	pin AB11 = VCCAUX;
	pin AB12 = GND;
	pin AB13 = GT18_TXN;
	pin AB14 = GT18_TXP;
	pin AB15 = GT18_RXP;
	pin AB16 = GT18_RXN;
	pin AB17 = GT16_TXN;
	pin AB18 = GT16_TXP;
	pin AB19 = GT16_RXP;
	pin AB20 = GT16_RXN;
	pin AB21 = IOB_E1_0;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S15_3;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_S36_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N15_0;
	vref IOB_N26_3;
	vref IOB_N35_3;
	vref IOB_N39_3;
}

// xc2vp20-ff1152
bond BOND43 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = GT9_RXN;
	pin A7 = GT9_RXP;
	pin A8 = GT9_TXP;
	pin A9 = GT9_TXN;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = GT7_RXN;
	pin A15 = GT7_RXP;
	pin A16 = GT7_TXP;
	pin A17 = GT7_TXN;
	pin A18 = GT6_RXN;
	pin A19 = GT6_RXP;
	pin A20 = GT6_TXP;
	pin A21 = GT6_TXN;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = GT4_RXN;
	pin A27 = GT4_RXP;
	pin A28 = GT4_TXP;
	pin A29 = GT4_TXN;
	pin A30 = NC;
	pin A31 = NC;
	pin A32 = NC;
	pin A33 = NC;
	pin B1 = GND;
	pin B2 = NC;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = GT9_AVCCAUXRX;
	pin B7 = GT9_VTRX;
	pin B8 = GT9_AVCCAUXTX;
	pin B9 = GT9_VTTX;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = GT7_AVCCAUXRX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTTX;
	pin B18 = GT6_AVCCAUXRX;
	pin B19 = GT6_VTRX;
	pin B20 = GT6_AVCCAUXTX;
	pin B21 = GT6_VTTX;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = GT4_AVCCAUXRX;
	pin B27 = GT4_VTRX;
	pin B28 = GT4_AVCCAUXTX;
	pin B29 = GT4_VTTX;
	pin B30 = NC;
	pin B31 = NC;
	pin B32 = NC;
	pin B33 = NC;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = VCCAUX;
	pin C4 = VCCAUX;
	pin C5 = NC;
	pin C6 = VCCO1;
	pin C7 = NC;
	pin C8 = GT9_GNDA;
	pin C9 = IOB_N48_3;
	pin C10 = GND;
	pin C11 = IOB_N41_3;
	pin C12 = NC;
	pin C13 = IOB_N37_1;
	pin C14 = IOB_N39_3;
	pin C15 = GT7_GNDA;
	pin C16 = GND;
	pin C17 = VCCAUX;
	pin C18 = VCCAUX;
	pin C19 = GND;
	pin C20 = GT6_GNDA;
	pin C21 = IOB_N16_0;
	pin C22 = IOB_N18_2;
	pin C23 = NC;
	pin C24 = IOB_N14_0;
	pin C25 = GND;
	pin C26 = IOB_N7_0;
	pin C27 = GT4_GNDA;
	pin C28 = NC;
	pin C29 = VCCO0;
	pin C30 = NC;
	pin C31 = VCCAUX;
	pin C32 = VCCAUX;
	pin C33 = GND;
	pin C34 = GND;
	pin D1 = IOB_E56_2;
	pin D2 = IOB_E56_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = IOB_N50_2;
	pin D6 = IOB_N50_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = IOB_N48_2;
	pin D10 = IOB_N43_3;
	pin D11 = IOB_N41_2;
	pin D12 = IOB_N41_1;
	pin D13 = IOB_N41_0;
	pin D14 = IOB_N36_2;
	pin D15 = IOB_N36_3;
	pin D16 = IOB_N34_3;
	pin D17 = IOB_N28_1;
	pin D18 = IOB_N27_2;
	pin D19 = IOB_N21_0;
	pin D20 = IOB_N19_0;
	pin D21 = IOB_N19_1;
	pin D22 = IOB_N14_3;
	pin D23 = IOB_N14_2;
	pin D24 = IOB_N14_1;
	pin D25 = IOB_N12_0;
	pin D26 = IOB_N7_1;
	pin D27 = NC;
	pin D28 = NC;
	pin D29 = IOB_N5_0;
	pin D30 = IOB_N5_1;
	pin D31 = GND;
	pin D32 = VCCAUX;
	pin D33 = IOB_W56_3;
	pin D34 = IOB_W56_2;
	pin E1 = IOB_E54_2;
	pin E2 = IOB_E54_3;
	pin E3 = IOB_E55_0;
	pin E4 = IOB_E55_1;
	pin E5 = GND;
	pin E6 = IOB_N54_0;
	pin E7 = IOB_N54_1;
	pin E8 = NC;
	pin E9 = IOB_N50_1;
	pin E10 = IOB_N43_2;
	pin E11 = NC;
	pin E12 = GND;
	pin E13 = IOB_N43_1;
	pin E14 = IOB_N39_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N34_2;
	pin E17 = IOB_N28_0;
	pin E18 = IOB_N27_3;
	pin E19 = IOB_N21_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N16_1;
	pin E22 = IOB_N12_2;
	pin E23 = GND;
	pin E24 = NC;
	pin E25 = IOB_N12_1;
	pin E26 = IOB_N5_2;
	pin E27 = NC;
	pin E28 = IOB_N1_2;
	pin E29 = IOB_N1_3;
	pin E30 = GND;
	pin E31 = IOB_W55_1;
	pin E32 = IOB_W55_0;
	pin E33 = IOB_W54_3;
	pin E34 = IOB_W54_2;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = VCCO2;
	pin F4 = IOB_E53_0;
	pin F5 = IOB_E53_1;
	pin F6 = GND;
	pin F7 = IOB_E56_0;
	pin F8 = IOB_E56_1;
	pin F9 = IOB_N50_0;
	pin F10 = VCCO1;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N43_0;
	pin F14 = IOB_N39_1;
	pin F15 = IOB_N36_1;
	pin F16 = IOB_N34_1;
	pin F17 = IOB_N29_1;
	pin F18 = IOB_N26_2;
	pin F19 = IOB_N21_2;
	pin F20 = IOB_N19_2;
	pin F21 = IOB_N16_2;
	pin F22 = IOB_N12_3;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = VCCO0;
	pin F26 = IOB_N5_3;
	pin F27 = IOB_W56_1;
	pin F28 = IOB_W56_0;
	pin F29 = GND;
	pin F30 = IOB_W53_1;
	pin F31 = IOB_W53_0;
	pin F32 = VCCO7;
	pin F33 = NC;
	pin F34 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N54_3;
	pin G10 = IOB_N53_3;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = IOB_N48_1;
	pin G14 = IOB_N42_3;
	pin G15 = IOB_N36_0;
	pin G16 = IOB_N34_0;
	pin G17 = IOB_N29_0;
	pin G18 = IOB_N26_3;
	pin G19 = IOB_N21_3;
	pin G20 = IOB_N19_3;
	pin G21 = IOB_N13_0;
	pin G22 = IOB_N7_2;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = IOB_N2_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXN;
	pin G28 = GND;
	pin G29 = NC;
	pin G30 = NC;
	pin G31 = NC;
	pin G32 = NC;
	pin G33 = NC;
	pin G34 = NC;
	pin H1 = IOB_E52_2;
	pin H2 = IOB_E52_3;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = TDO;
	pin H8 = GND;
	pin H9 = IOB_N54_2;
	pin H10 = IOB_N53_2;
	pin H11 = NC;
	pin H12 = GND;
	pin H13 = IOB_N48_0;
	pin H14 = IOB_N42_2;
	pin H15 = GND;
	pin H16 = IOB_N35_3;
	pin H17 = IOB_N28_3;
	pin H18 = IOB_N27_0;
	pin H19 = IOB_N20_0;
	pin H20 = GND;
	pin H21 = IOB_N13_1;
	pin H22 = IOB_N7_3;
	pin H23 = GND;
	pin H24 = NC;
	pin H25 = IOB_N2_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = TDI;
	pin H29 = NC;
	pin H30 = NC;
	pin H31 = NC;
	pin H32 = NC;
	pin H33 = IOB_W52_3;
	pin H34 = IOB_W52_2;
	pin J1 = GND;
	pin J2 = IOB_E50_3;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = IOB_E54_0;
	pin J8 = IOB_E54_1;
	pin J9 = TCK;
	pin J10 = IOB_N51_1;
	pin J11 = IOB_N51_3;
	pin J12 = IOB_N49_3;
	pin J13 = NC;
	pin J14 = IOB_N47_3;
	pin J15 = IOB_N40_3;
	pin J16 = IOB_N35_2;
	pin J17 = IOB_N28_2;
	pin J18 = IOB_N27_1;
	pin J19 = IOB_N20_1;
	pin J20 = IOB_N15_0;
	pin J21 = IOB_N8_0;
	pin J22 = NC;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N4_0;
	pin J25 = IOB_N4_2;
	pin J26 = PROG_B;
	pin J27 = IOB_W54_1;
	pin J28 = IOB_W54_0;
	pin J29 = NC;
	pin J30 = NC;
	pin J31 = NC;
	pin J32 = NC;
	pin J33 = IOB_W50_3;
	pin J34 = GND;
	pin K1 = IOB_E48_3;
	pin K2 = IOB_E50_2;
	pin K3 = GND;
	pin K4 = IOB_E51_0;
	pin K5 = IOB_E51_1;
	pin K6 = VCCO2;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = VCCBATT;
	pin K10 = TMS;
	pin K11 = IOB_N51_2;
	pin K12 = IOB_N49_2;
	pin K13 = NC;
	pin K14 = IOB_N47_2;
	pin K15 = IOB_N40_2;
	pin K16 = IOB_N37_3;
	pin K17 = IOB_N33_3;
	pin K18 = IOB_N22_0;
	pin K19 = IOB_N18_0;
	pin K20 = IOB_N15_1;
	pin K21 = IOB_N8_1;
	pin K22 = NC;
	pin K23 = IOB_N6_1;
	pin K24 = IOB_N4_1;
	pin K25 = HSWAP_EN;
	pin K26 = DXP;
	pin K27 = NC;
	pin K28 = NC;
	pin K29 = VCCO7;
	pin K30 = IOB_W51_1;
	pin K31 = IOB_W51_0;
	pin K32 = GND;
	pin K33 = IOB_W50_2;
	pin K34 = IOB_W48_3;
	pin L1 = IOB_E48_2;
	pin L2 = IOB_E46_3;
	pin L3 = IOB_E45_0;
	pin L4 = IOB_E45_1;
	pin L5 = IOB_E49_0;
	pin L6 = IOB_E49_1;
	pin L7 = IOB_E50_0;
	pin L8 = IOB_E50_1;
	pin L9 = NC;
	pin L10 = NC;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N37_2;
	pin L17 = IOB_N33_2;
	pin L18 = IOB_N22_1;
	pin L19 = IOB_N18_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = NC;
	pin L26 = NC;
	pin L27 = IOB_W50_1;
	pin L28 = IOB_W50_0;
	pin L29 = IOB_W49_1;
	pin L30 = IOB_W49_0;
	pin L31 = IOB_W45_1;
	pin L32 = IOB_W45_0;
	pin L33 = IOB_W46_3;
	pin L34 = IOB_W48_2;
	pin M1 = IOB_E42_3;
	pin M2 = IOB_E46_2;
	pin M3 = IOB_E44_2;
	pin M4 = IOB_E44_3;
	pin M5 = GND;
	pin M6 = IOB_E47_0;
	pin M7 = IOB_E47_1;
	pin M8 = GND;
	pin M9 = IOB_E52_0;
	pin M10 = IOB_E52_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W52_1;
	pin M26 = IOB_W52_0;
	pin M27 = GND;
	pin M28 = IOB_W47_1;
	pin M29 = IOB_W47_0;
	pin M30 = GND;
	pin M31 = IOB_W44_3;
	pin M32 = IOB_W44_2;
	pin M33 = IOB_W46_2;
	pin M34 = IOB_W42_3;
	pin N1 = IOB_E42_2;
	pin N2 = IOB_E40_3;
	pin N3 = IOB_E41_0;
	pin N4 = IOB_E41_1;
	pin N5 = IOB_E43_0;
	pin N6 = IOB_E43_1;
	pin N7 = IOB_E46_0;
	pin N8 = IOB_E46_1;
	pin N9 = IOB_E48_0;
	pin N10 = IOB_E48_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W48_1;
	pin N26 = IOB_W48_0;
	pin N27 = IOB_W46_1;
	pin N28 = IOB_W46_0;
	pin N29 = IOB_W43_1;
	pin N30 = IOB_W43_0;
	pin N31 = IOB_W41_1;
	pin N32 = IOB_W41_0;
	pin N33 = IOB_W40_3;
	pin N34 = IOB_W42_2;
	pin P1 = IOB_E36_3;
	pin P2 = IOB_E40_2;
	pin P3 = IOB_E38_2;
	pin P4 = IOB_E38_3;
	pin P5 = IOB_E39_0;
	pin P6 = IOB_E39_1;
	pin P7 = IOB_E42_0;
	pin P8 = IOB_E42_1;
	pin P9 = IOB_E44_0;
	pin P10 = IOB_E44_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W44_1;
	pin P26 = IOB_W44_0;
	pin P27 = IOB_W42_1;
	pin P28 = IOB_W42_0;
	pin P29 = IOB_W39_1;
	pin P30 = IOB_W39_0;
	pin P31 = IOB_W38_3;
	pin P32 = IOB_W38_2;
	pin P33 = IOB_W40_2;
	pin P34 = IOB_W36_3;
	pin R1 = IOB_E36_2;
	pin R2 = IOB_E34_3;
	pin R3 = IOB_E35_0;
	pin R4 = IOB_E35_1;
	pin R5 = VCCO2;
	pin R6 = IOB_E37_0;
	pin R7 = IOB_E37_1;
	pin R8 = GND;
	pin R9 = IOB_E40_0;
	pin R10 = IOB_E40_1;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W40_1;
	pin R26 = IOB_W40_0;
	pin R27 = GND;
	pin R28 = IOB_W37_1;
	pin R29 = IOB_W37_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W35_1;
	pin R32 = IOB_W35_0;
	pin R33 = IOB_W34_3;
	pin R34 = IOB_W36_2;
	pin T1 = GND;
	pin T2 = IOB_E34_2;
	pin T3 = IOB_E32_2;
	pin T4 = IOB_E32_3;
	pin T5 = IOB_E33_0;
	pin T6 = IOB_E33_1;
	pin T7 = IOB_E34_0;
	pin T8 = IOB_E34_1;
	pin T9 = IOB_E36_0;
	pin T10 = IOB_E36_1;
	pin T11 = IOB_E38_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W38_1;
	pin T25 = IOB_W36_1;
	pin T26 = IOB_W36_0;
	pin T27 = IOB_W34_1;
	pin T28 = IOB_W34_0;
	pin T29 = IOB_W33_1;
	pin T30 = IOB_W33_0;
	pin T31 = IOB_W32_3;
	pin T32 = IOB_W32_2;
	pin T33 = IOB_W34_2;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E30_3;
	pin U3 = IOB_E29_0;
	pin U4 = IOB_E29_1;
	pin U5 = IOB_E31_0;
	pin U6 = IOB_E31_1;
	pin U7 = IOB_E30_0;
	pin U8 = IOB_E30_1;
	pin U9 = IOB_E32_0;
	pin U10 = IOB_E32_1;
	pin U11 = IOB_E38_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W38_0;
	pin U25 = IOB_W32_1;
	pin U26 = IOB_W32_0;
	pin U27 = IOB_W30_1;
	pin U28 = IOB_W30_0;
	pin U29 = IOB_W31_1;
	pin U30 = IOB_W31_0;
	pin U31 = IOB_W29_1;
	pin U32 = IOB_W29_0;
	pin U33 = IOB_W30_3;
	pin U34 = VCCAUX;
	pin V1 = VCCAUX;
	pin V2 = IOB_E30_2;
	pin V3 = IOB_E28_3;
	pin V4 = IOB_E28_2;
	pin V5 = IOB_E27_1;
	pin V6 = IOB_E27_0;
	pin V7 = IOB_E27_3;
	pin V8 = IOB_E27_2;
	pin V9 = IOB_E25_3;
	pin V10 = IOB_E25_2;
	pin V11 = IOB_E23_3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W23_3;
	pin V25 = IOB_W25_2;
	pin V26 = IOB_W25_3;
	pin V27 = IOB_W27_2;
	pin V28 = IOB_W27_3;
	pin V29 = IOB_W27_0;
	pin V30 = IOB_W27_1;
	pin V31 = IOB_W28_2;
	pin V32 = IOB_W28_3;
	pin V33 = IOB_W30_2;
	pin V34 = VCCAUX;
	pin W1 = GND;
	pin W2 = IOB_E26_3;
	pin W3 = IOB_E25_1;
	pin W4 = IOB_E25_0;
	pin W5 = IOB_E23_1;
	pin W6 = IOB_E23_0;
	pin W7 = IOB_E21_3;
	pin W8 = IOB_E21_2;
	pin W9 = IOB_E19_3;
	pin W10 = IOB_E19_2;
	pin W11 = IOB_E23_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W23_2;
	pin W25 = IOB_W19_2;
	pin W26 = IOB_W19_3;
	pin W27 = IOB_W21_2;
	pin W28 = IOB_W21_3;
	pin W29 = IOB_W23_0;
	pin W30 = IOB_W23_1;
	pin W31 = IOB_W25_0;
	pin W32 = IOB_W25_1;
	pin W33 = IOB_W26_3;
	pin W34 = GND;
	pin Y1 = IOB_E24_3;
	pin Y2 = IOB_E26_2;
	pin Y3 = IOB_E22_3;
	pin Y4 = IOB_E22_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E21_1;
	pin Y7 = IOB_E21_0;
	pin Y8 = GND;
	pin Y9 = IOB_E17_3;
	pin Y10 = IOB_E17_2;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W17_2;
	pin Y26 = IOB_W17_3;
	pin Y27 = GND;
	pin Y28 = IOB_W21_0;
	pin Y29 = IOB_W21_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W22_2;
	pin Y32 = IOB_W22_3;
	pin Y33 = IOB_W26_2;
	pin Y34 = IOB_W24_3;
	pin AA1 = IOB_E24_2;
	pin AA2 = IOB_E20_3;
	pin AA3 = IOB_E19_1;
	pin AA4 = IOB_E19_0;
	pin AA5 = IOB_E17_1;
	pin AA6 = IOB_E17_0;
	pin AA7 = IOB_E15_3;
	pin AA8 = IOB_E15_2;
	pin AA9 = IOB_E13_3;
	pin AA10 = IOB_E13_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W13_2;
	pin AA26 = IOB_W13_3;
	pin AA27 = IOB_W15_2;
	pin AA28 = IOB_W15_3;
	pin AA29 = IOB_W17_0;
	pin AA30 = IOB_W17_1;
	pin AA31 = IOB_W19_0;
	pin AA32 = IOB_W19_1;
	pin AA33 = IOB_W20_3;
	pin AA34 = IOB_W24_2;
	pin AB1 = IOB_E18_3;
	pin AB2 = IOB_E20_2;
	pin AB3 = IOB_E16_3;
	pin AB4 = IOB_E16_2;
	pin AB5 = IOB_E15_1;
	pin AB6 = IOB_E15_0;
	pin AB7 = IOB_E11_3;
	pin AB8 = IOB_E11_2;
	pin AB9 = IOB_E9_3;
	pin AB10 = IOB_E9_2;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W9_2;
	pin AB26 = IOB_W9_3;
	pin AB27 = IOB_W11_2;
	pin AB28 = IOB_W11_3;
	pin AB29 = IOB_W15_0;
	pin AB30 = IOB_W15_1;
	pin AB31 = IOB_W16_2;
	pin AB32 = IOB_W16_3;
	pin AB33 = IOB_W20_2;
	pin AB34 = IOB_W18_3;
	pin AC1 = IOB_E18_2;
	pin AC2 = IOB_E14_3;
	pin AC3 = IOB_E13_1;
	pin AC4 = IOB_E13_0;
	pin AC5 = GND;
	pin AC6 = IOB_E11_1;
	pin AC7 = IOB_E11_0;
	pin AC8 = GND;
	pin AC9 = IOB_E5_3;
	pin AC10 = IOB_E5_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W5_2;
	pin AC26 = IOB_W5_3;
	pin AC27 = GND;
	pin AC28 = IOB_W11_0;
	pin AC29 = IOB_W11_1;
	pin AC30 = GND;
	pin AC31 = IOB_W13_0;
	pin AC32 = IOB_W13_1;
	pin AC33 = IOB_W14_3;
	pin AC34 = IOB_W18_2;
	pin AD1 = IOB_E12_3;
	pin AD2 = IOB_E14_2;
	pin AD3 = IOB_E10_3;
	pin AD4 = IOB_E10_2;
	pin AD5 = IOB_E9_1;
	pin AD6 = IOB_E9_0;
	pin AD7 = IOB_E7_3;
	pin AD8 = IOB_E7_2;
	pin AD9 = NC;
	pin AD10 = NC;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S39_2;
	pin AD17 = IOB_S34_3;
	pin AD18 = IOB_S21_0;
	pin AD19 = IOB_S16_1;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = NC;
	pin AD26 = NC;
	pin AD27 = IOB_W7_2;
	pin AD28 = IOB_W7_3;
	pin AD29 = IOB_W9_0;
	pin AD30 = IOB_W9_1;
	pin AD31 = IOB_W10_2;
	pin AD32 = IOB_W10_3;
	pin AD33 = IOB_W14_2;
	pin AD34 = IOB_W12_3;
	pin AE1 = IOB_E12_2;
	pin AE2 = IOB_E8_3;
	pin AE3 = GND;
	pin AE4 = IOB_E7_1;
	pin AE5 = IOB_E7_0;
	pin AE6 = VCCO3;
	pin AE7 = NC;
	pin AE8 = NC;
	pin AE9 = CCLK;
	pin AE10 = DONE;
	pin AE11 = IOB_S50_3;
	pin AE12 = NC;
	pin AE13 = IOB_S48_3;
	pin AE14 = IOB_S43_3;
	pin AE15 = IOB_S41_3;
	pin AE16 = IOB_S39_1;
	pin AE17 = IOB_S34_2;
	pin AE18 = IOB_S21_1;
	pin AE19 = IOB_S16_2;
	pin AE20 = IOB_S14_0;
	pin AE21 = IOB_S12_0;
	pin AE22 = IOB_S7_0;
	pin AE23 = NC;
	pin AE24 = IOB_S5_0;
	pin AE25 = M2;
	pin AE26 = M1;
	pin AE27 = NC;
	pin AE28 = NC;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W7_0;
	pin AE31 = IOB_W7_1;
	pin AE32 = GND;
	pin AE33 = IOB_W8_3;
	pin AE34 = IOB_W12_2;
	pin AF1 = GND;
	pin AF2 = IOB_E8_2;
	pin AF3 = IOB_E5_1;
	pin AF4 = IOB_E5_0;
	pin AF5 = NC;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = NC;
	pin AF9 = PWRDWN_B;
	pin AF10 = IOB_S51_2;
	pin AF11 = IOB_S50_2;
	pin AF12 = NC;
	pin AF13 = IOB_S48_2;
	pin AF14 = IOB_S43_2;
	pin AF15 = IOB_S41_2;
	pin AF16 = IOB_S36_3;
	pin AF17 = IOB_S29_3;
	pin AF18 = IOB_S26_0;
	pin AF19 = IOB_S19_0;
	pin AF20 = IOB_S14_1;
	pin AF21 = IOB_S12_1;
	pin AF22 = IOB_S7_1;
	pin AF23 = NC;
	pin AF24 = IOB_S5_1;
	pin AF25 = IOB_S4_1;
	pin AF26 = M0;
	pin AF27 = NC;
	pin AF28 = NC;
	pin AF29 = NC;
	pin AF30 = NC;
	pin AF31 = IOB_W5_0;
	pin AF32 = IOB_W5_1;
	pin AF33 = IOB_W8_2;
	pin AF34 = GND;
	pin AG1 = IOB_E6_3;
	pin AG2 = IOB_E6_2;
	pin AG3 = NC;
	pin AG4 = NC;
	pin AG5 = NC;
	pin AG6 = NC;
	pin AG7 = IOB_E3_3;
	pin AG8 = GND;
	pin AG9 = IOB_S54_1;
	pin AG10 = IOB_S50_1;
	pin AG11 = NC;
	pin AG12 = GND;
	pin AG13 = IOB_S48_1;
	pin AG14 = IOB_S41_1;
	pin AG15 = GND;
	pin AG16 = IOB_S36_2;
	pin AG17 = IOB_S29_2;
	pin AG18 = IOB_S26_1;
	pin AG19 = IOB_S19_1;
	pin AG20 = GND;
	pin AG21 = IOB_S14_2;
	pin AG22 = IOB_S7_2;
	pin AG23 = GND;
	pin AG24 = NC;
	pin AG25 = IOB_S5_2;
	pin AG26 = IOB_S1_2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_3;
	pin AG29 = NC;
	pin AG30 = NC;
	pin AG31 = NC;
	pin AG32 = NC;
	pin AG33 = IOB_W6_2;
	pin AG34 = IOB_W6_3;
	pin AH1 = NC;
	pin AH2 = NC;
	pin AH3 = NC;
	pin AH4 = NC;
	pin AH5 = IOB_E3_1;
	pin AH6 = IOB_E3_0;
	pin AH7 = GND;
	pin AH8 = IOB_E3_2;
	pin AH9 = IOB_S54_0;
	pin AH10 = IOB_S50_0;
	pin AH11 = NC;
	pin AH12 = NC;
	pin AH13 = IOB_S48_0;
	pin AH14 = IOB_S41_0;
	pin AH15 = IOB_S36_1;
	pin AH16 = IOB_S34_1;
	pin AH17 = IOB_S28_3;
	pin AH18 = IOB_S27_0;
	pin AH19 = IOB_S21_2;
	pin AH20 = IOB_S19_2;
	pin AH21 = IOB_S14_3;
	pin AH22 = IOB_S7_3;
	pin AH23 = NC;
	pin AH24 = NC;
	pin AH25 = IOB_S5_3;
	pin AH26 = IOB_S1_3;
	pin AH27 = IOB_W3_2;
	pin AH28 = GND;
	pin AH29 = IOB_W3_0;
	pin AH30 = IOB_W3_1;
	pin AH31 = NC;
	pin AH32 = NC;
	pin AH33 = NC;
	pin AH34 = NC;
	pin AJ1 = NC;
	pin AJ2 = NC;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_E1_1;
	pin AJ5 = IOB_E1_0;
	pin AJ6 = GND;
	pin AJ7 = IOB_E1_3;
	pin AJ8 = IOB_E1_2;
	pin AJ9 = NC;
	pin AJ10 = VCCO4;
	pin AJ11 = IOB_S47_1;
	pin AJ12 = NC;
	pin AJ13 = IOB_S43_1;
	pin AJ14 = IOB_S39_0;
	pin AJ15 = IOB_S36_0;
	pin AJ16 = IOB_S34_0;
	pin AJ17 = IOB_S28_2;
	pin AJ18 = IOB_S27_1;
	pin AJ19 = IOB_S21_3;
	pin AJ20 = IOB_S19_3;
	pin AJ21 = IOB_S16_3;
	pin AJ22 = IOB_S12_2;
	pin AJ23 = NC;
	pin AJ24 = IOB_S8_2;
	pin AJ25 = VCCO5;
	pin AJ26 = NC;
	pin AJ27 = IOB_W1_2;
	pin AJ28 = IOB_W1_3;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_0;
	pin AJ31 = IOB_W1_1;
	pin AJ32 = VCCO6;
	pin AJ33 = NC;
	pin AJ34 = NC;
	pin AK1 = NC;
	pin AK2 = NC;
	pin AK3 = IOB_E2_3;
	pin AK4 = IOB_E2_2;
	pin AK5 = GND;
	pin AK6 = IOB_S53_1;
	pin AK7 = IOB_S53_0;
	pin AK8 = IOB_S49_1;
	pin AK9 = NC;
	pin AK10 = NC;
	pin AK11 = IOB_S47_0;
	pin AK12 = GND;
	pin AK13 = IOB_S43_0;
	pin AK14 = IOB_S37_2;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S33_1;
	pin AK17 = IOB_S28_1;
	pin AK18 = IOB_S27_2;
	pin AK19 = IOB_S22_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S18_1;
	pin AK22 = IOB_S12_3;
	pin AK23 = GND;
	pin AK24 = IOB_S8_3;
	pin AK25 = NC;
	pin AK26 = NC;
	pin AK27 = IOB_S6_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = IOB_S2_2;
	pin AK30 = GND;
	pin AK31 = IOB_W2_2;
	pin AK32 = IOB_W2_3;
	pin AK33 = NC;
	pin AK34 = NC;
	pin AL1 = IOB_E4_3;
	pin AL2 = IOB_E4_2;
	pin AL3 = VCCAUX;
	pin AL4 = GND;
	pin AL5 = IOB_S54_3;
	pin AL6 = IOB_S54_2;
	pin AL7 = IOB_S51_1;
	pin AL8 = IOB_S49_0;
	pin AL9 = NC;
	pin AL10 = NC;
	pin AL11 = IOB_S42_1;
	pin AL12 = IOB_S40_0;
	pin AL13 = IOB_S40_1;
	pin AL14 = IOB_S35_1;
	pin AL15 = IOB_S35_0;
	pin AL16 = IOB_S33_0;
	pin AL17 = IOB_S28_0;
	pin AL18 = IOB_S27_3;
	pin AL19 = IOB_S22_3;
	pin AL20 = IOB_S20_3;
	pin AL21 = IOB_S20_2;
	pin AL22 = IOB_S15_2;
	pin AL23 = IOB_S15_3;
	pin AL24 = IOB_S13_2;
	pin AL25 = NC;
	pin AL26 = NC;
	pin AL27 = IOB_S6_3;
	pin AL28 = IOB_S4_2;
	pin AL29 = IOB_S1_1;
	pin AL30 = IOB_S1_0;
	pin AL31 = GND;
	pin AL32 = VCCAUX;
	pin AL33 = IOB_W4_2;
	pin AL34 = IOB_W4_3;
	pin AM1 = GND;
	pin AM2 = GND;
	pin AM3 = VCCAUX;
	pin AM4 = VCCAUX;
	pin AM5 = NC;
	pin AM6 = VCCO4;
	pin AM7 = IOB_S51_0;
	pin AM8 = GT16_GNDA;
	pin AM9 = NC;
	pin AM10 = GND;
	pin AM11 = IOB_S42_0;
	pin AM12 = NC;
	pin AM13 = IOB_S37_0;
	pin AM14 = IOB_S37_1;
	pin AM15 = GT18_GNDA;
	pin AM16 = GND;
	pin AM17 = VCCAUX;
	pin AM18 = VCCAUX;
	pin AM19 = GND;
	pin AM20 = GT19_GNDA;
	pin AM21 = IOB_S18_2;
	pin AM22 = IOB_S18_3;
	pin AM23 = NC;
	pin AM24 = IOB_S13_3;
	pin AM25 = GND;
	pin AM26 = NC;
	pin AM27 = GT21_GNDA;
	pin AM28 = IOB_S4_3;
	pin AM29 = VCCO5;
	pin AM30 = NC;
	pin AM31 = VCCAUX;
	pin AM32 = VCCAUX;
	pin AM33 = GND;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = NC;
	pin AN3 = NC;
	pin AN4 = NC;
	pin AN5 = NC;
	pin AN6 = GT16_AVCCAUXRX;
	pin AN7 = GT16_VTRX;
	pin AN8 = GT16_AVCCAUXTX;
	pin AN9 = GT16_VTTX;
	pin AN10 = NC;
	pin AN11 = NC;
	pin AN12 = NC;
	pin AN13 = NC;
	pin AN14 = GT18_AVCCAUXRX;
	pin AN15 = GT18_VTRX;
	pin AN16 = GT18_AVCCAUXTX;
	pin AN17 = GT18_VTTX;
	pin AN18 = GT19_AVCCAUXRX;
	pin AN19 = GT19_VTRX;
	pin AN20 = GT19_AVCCAUXTX;
	pin AN21 = GT19_VTTX;
	pin AN22 = NC;
	pin AN23 = NC;
	pin AN24 = NC;
	pin AN25 = NC;
	pin AN26 = GT21_AVCCAUXRX;
	pin AN27 = GT21_VTRX;
	pin AN28 = GT21_AVCCAUXTX;
	pin AN29 = GT21_VTTX;
	pin AN30 = NC;
	pin AN31 = NC;
	pin AN32 = NC;
	pin AN33 = NC;
	pin AN34 = GND;
	pin AP2 = NC;
	pin AP3 = NC;
	pin AP4 = NC;
	pin AP5 = NC;
	pin AP6 = GT16_RXN;
	pin AP7 = GT16_RXP;
	pin AP8 = GT16_TXP;
	pin AP9 = GT16_TXN;
	pin AP10 = NC;
	pin AP11 = NC;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = GT18_RXN;
	pin AP15 = GT18_RXP;
	pin AP16 = GT18_TXP;
	pin AP17 = GT18_TXN;
	pin AP18 = GT19_RXN;
	pin AP19 = GT19_RXP;
	pin AP20 = GT19_TXP;
	pin AP21 = GT19_TXN;
	pin AP22 = NC;
	pin AP23 = NC;
	pin AP24 = NC;
	pin AP25 = NC;
	pin AP26 = GT21_RXN;
	pin AP27 = GT21_RXP;
	pin AP28 = GT21_TXP;
	pin AP29 = GT21_TXN;
	pin AP30 = NC;
	pin AP31 = NC;
	pin AP32 = NC;
	pin AP33 = NC;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp20-ff896 xc2vpx20-ff896
bond BOND44 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E56_3;
	pin A4 = GT9_RXN;
	pin A5 = GT9_RXP;
	pin A6 = GT9_TXP;
	pin A7 = GT9_TXN;
	pin A8 = IOB_N43_3;
	pin A9 = GND;
	pin A10 = IOB_N37_1;
	pin A11 = GT7_RXN;
	pin A12 = GT7_RXP;
	pin A13 = GT7_TXP;
	pin A14 = GT7_TXN;
	pin A15 = VCCAUX;
	pin A16 = VCCAUX;
	pin A17 = GT6_RXN;
	pin A18 = GT6_RXP;
	pin A19 = GT6_TXP;
	pin A20 = GT6_TXN;
	pin A21 = IOB_N18_2;
	pin A22 = GND;
	pin A23 = IOB_N12_0;
	pin A24 = GT4_RXN;
	pin A25 = GT4_RXP;
	pin A26 = GT4_TXP;
	pin A27 = GT4_TXN;
	pin A28 = IOB_W56_3;
	pin A29 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E56_2;
	pin B4 = GT9_AVCCAUXRX;
	pin B5 = GT9_VTRX;
	pin B6 = GT9_AVCCAUXTX;
	pin B7 = GT9_VTTX;
	pin B8 = IOB_N43_2;
	pin B9 = IOB_N41_3;
	pin B10 = IOB_N39_3;
	pin B11 = GT7_AVCCAUXRX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXTX;
	pin B14 = GT7_VTTX;
	pin B15 = IOB_N28_1;
	pin B16 = IOB_N27_2;
	pin B17 = GT6_AVCCAUXRX;
	pin B18 = GT6_VTRX;
	pin B19 = GT6_AVCCAUXTX;
	pin B20 = GT6_VTTX;
	pin B21 = IOB_N16_0;
	pin B22 = IOB_N14_0;
	pin B23 = IOB_N12_1;
	pin B24 = GT4_AVCCAUXRX;
	pin B25 = GT4_VTRX;
	pin B26 = GT4_AVCCAUXTX;
	pin B27 = GT4_VTTX;
	pin B28 = IOB_W56_2;
	pin B29 = GND;
	pin B30 = VCCAUX;
	pin C1 = IOB_E54_2;
	pin C2 = IOB_E54_3;
	pin C3 = GND;
	pin C4 = IOB_E53_1;
	pin C5 = IOB_E55_1;
	pin C6 = GT9_GNDA;
	pin C7 = IOB_N50_3;
	pin C8 = IOB_N48_3;
	pin C9 = IOB_N41_2;
	pin C10 = IOB_N36_2;
	pin C11 = IOB_N36_3;
	pin C12 = GT7_GNDA;
	pin C13 = IOB_N34_3;
	pin C14 = GND;
	pin C15 = IOB_N28_0;
	pin C16 = IOB_N27_3;
	pin C17 = GND;
	pin C18 = IOB_N21_0;
	pin C19 = GT6_GNDA;
	pin C20 = IOB_N19_0;
	pin C21 = IOB_N19_1;
	pin C22 = IOB_N14_1;
	pin C23 = IOB_N7_0;
	pin C24 = IOB_N5_0;
	pin C25 = GT4_GNDA;
	pin C26 = IOB_W55_1;
	pin C27 = IOB_W53_1;
	pin C28 = GND;
	pin C29 = IOB_W54_3;
	pin C30 = IOB_W54_2;
	pin D1 = IOB_E52_2;
	pin D2 = IOB_E52_3;
	pin D3 = IOB_E53_0;
	pin D4 = GND;
	pin D5 = IOB_E55_0;
	pin D6 = NC;
	pin D7 = IOB_N50_2;
	pin D8 = IOB_N48_2;
	pin D9 = GND;
	pin D10 = IOB_N48_1;
	pin D11 = IOB_N43_1;
	pin D12 = GND;
	pin D13 = IOB_N34_2;
	pin D14 = IOB_N34_1;
	pin D15 = IOB_N29_1;
	pin D16 = IOB_N26_2;
	pin D17 = IOB_N21_2;
	pin D18 = IOB_N21_1;
	pin D19 = GND;
	pin D20 = IOB_N12_2;
	pin D21 = IOB_N7_2;
	pin D22 = GND;
	pin D23 = IOB_N7_1;
	pin D24 = IOB_N5_1;
	pin D25 = DXN;
	pin D26 = IOB_W55_0;
	pin D27 = GND;
	pin D28 = IOB_W53_0;
	pin D29 = IOB_W52_3;
	pin D30 = IOB_W52_2;
	pin E1 = IOB_E50_2;
	pin E2 = IOB_E50_3;
	pin E3 = IOB_E51_0;
	pin E4 = IOB_E51_1;
	pin E5 = GND;
	pin E6 = IOB_N54_0;
	pin E7 = IOB_N54_1;
	pin E8 = IOB_N53_2;
	pin E9 = IOB_N53_3;
	pin E10 = IOB_N48_0;
	pin E11 = IOB_N43_0;
	pin E12 = IOB_N41_0;
	pin E13 = IOB_N41_1;
	pin E14 = IOB_N34_0;
	pin E15 = IOB_N29_0;
	pin E16 = IOB_N26_3;
	pin E17 = IOB_N21_3;
	pin E18 = IOB_N14_2;
	pin E19 = IOB_N14_3;
	pin E20 = IOB_N12_3;
	pin E21 = IOB_N7_3;
	pin E22 = IOB_N2_0;
	pin E23 = IOB_N2_1;
	pin E24 = IOB_N1_2;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = IOB_W51_1;
	pin E28 = IOB_W51_0;
	pin E29 = IOB_W50_3;
	pin E30 = IOB_W50_2;
	pin F1 = IOB_E48_2;
	pin F2 = IOB_E48_3;
	pin F3 = IOB_E49_0;
	pin F4 = IOB_E49_1;
	pin F5 = TDO;
	pin F6 = GND;
	pin F7 = IOB_N54_2;
	pin F8 = IOB_N54_3;
	pin F9 = IOB_N50_0;
	pin F10 = IOB_N50_1;
	pin F11 = IOB_N40_2;
	pin F12 = IOB_N40_3;
	pin F13 = GND;
	pin F14 = IOB_N39_2;
	pin F15 = IOB_N28_3;
	pin F16 = IOB_N27_0;
	pin F17 = IOB_N16_1;
	pin F18 = GND;
	pin F19 = IOB_N15_0;
	pin F20 = IOB_N15_1;
	pin F21 = IOB_N5_2;
	pin F22 = IOB_N5_3;
	pin F23 = IOB_N1_0;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = TDI;
	pin F27 = IOB_W49_1;
	pin F28 = IOB_W49_0;
	pin F29 = IOB_W48_3;
	pin F30 = IOB_W48_2;
	pin G1 = IOB_E46_2;
	pin G2 = IOB_E46_3;
	pin G3 = IOB_E47_0;
	pin G4 = IOB_E47_1;
	pin G5 = IOB_E56_0;
	pin G6 = IOB_E56_1;
	pin G7 = TCK;
	pin G8 = IOB_N51_1;
	pin G9 = IOB_N51_3;
	pin G10 = IOB_N49_3;
	pin G11 = IOB_N47_3;
	pin G12 = IOB_N42_3;
	pin G13 = IOB_N37_3;
	pin G14 = IOB_N39_1;
	pin G15 = IOB_N28_2;
	pin G16 = IOB_N27_1;
	pin G17 = IOB_N16_2;
	pin G18 = IOB_N18_0;
	pin G19 = IOB_N13_0;
	pin G20 = IOB_N8_0;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N4_0;
	pin G23 = IOB_N4_2;
	pin G24 = PROG_B;
	pin G25 = IOB_W56_1;
	pin G26 = IOB_W56_0;
	pin G27 = IOB_W47_1;
	pin G28 = IOB_W47_0;
	pin G29 = IOB_W46_3;
	pin G30 = IOB_W46_2;
	pin H1 = GND;
	pin H2 = IOB_E44_3;
	pin H3 = IOB_E45_0;
	pin H4 = IOB_E45_1;
	pin H5 = IOB_E52_0;
	pin H6 = IOB_E52_1;
	pin H7 = VCCBATT;
	pin H8 = TMS;
	pin H9 = IOB_N51_2;
	pin H10 = IOB_N49_2;
	pin H11 = IOB_N47_2;
	pin H12 = IOB_N42_2;
	pin H13 = IOB_N37_2;
	pin H14 = IOB_N35_3;
	pin H15 = IOB_N33_3;
	pin H16 = IOB_N22_0;
	pin H17 = IOB_N20_0;
	pin H18 = IOB_N18_1;
	pin H19 = IOB_N13_1;
	pin H20 = IOB_N8_1;
	pin H21 = IOB_N6_1;
	pin H22 = IOB_N4_1;
	pin H23 = HSWAP_EN;
	pin H24 = DXP;
	pin H25 = IOB_W52_1;
	pin H26 = IOB_W52_0;
	pin H27 = IOB_W45_1;
	pin H28 = IOB_W45_0;
	pin H29 = IOB_W44_3;
	pin H30 = GND;
	pin J1 = IOB_E42_3;
	pin J2 = IOB_E44_2;
	pin J3 = IOB_E41_0;
	pin J4 = IOB_E41_1;
	pin J5 = IOB_E48_0;
	pin J6 = IOB_E48_1;
	pin J7 = IOB_E54_0;
	pin J8 = IOB_E54_1;
	pin J9 = VCCO2;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = IOB_N35_2;
	pin J15 = IOB_N33_2;
	pin J16 = IOB_N22_1;
	pin J17 = IOB_N20_1;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCO7;
	pin J23 = IOB_W54_1;
	pin J24 = IOB_W54_0;
	pin J25 = IOB_W48_1;
	pin J26 = IOB_W48_0;
	pin J27 = IOB_W41_1;
	pin J28 = IOB_W41_0;
	pin J29 = IOB_W44_2;
	pin J30 = IOB_W42_3;
	pin K1 = IOB_E42_2;
	pin K2 = IOB_E40_3;
	pin K3 = IOB_E39_0;
	pin K4 = IOB_E39_1;
	pin K5 = IOB_E43_0;
	pin K6 = IOB_E43_1;
	pin K7 = IOB_E50_0;
	pin K8 = IOB_E50_1;
	pin K9 = VCCO2;
	pin K10 = VCCO1;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCO0;
	pin K22 = VCCO7;
	pin K23 = IOB_W50_1;
	pin K24 = IOB_W50_0;
	pin K25 = IOB_W43_1;
	pin K26 = IOB_W43_0;
	pin K27 = IOB_W39_1;
	pin K28 = IOB_W39_0;
	pin K29 = IOB_W40_3;
	pin K30 = IOB_W42_2;
	pin L1 = IOB_E38_3;
	pin L2 = IOB_E40_2;
	pin L3 = GND;
	pin L4 = IOB_E37_0;
	pin L5 = IOB_E37_1;
	pin L6 = GND;
	pin L7 = IOB_E46_0;
	pin L8 = IOB_E46_1;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = GND;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W46_1;
	pin L24 = IOB_W46_0;
	pin L25 = GND;
	pin L26 = IOB_W37_1;
	pin L27 = IOB_W37_0;
	pin L28 = GND;
	pin L29 = IOB_W40_2;
	pin L30 = IOB_W38_3;
	pin M1 = IOB_E38_2;
	pin M2 = IOB_E36_3;
	pin M3 = IOB_E35_0;
	pin M4 = IOB_E35_1;
	pin M5 = IOB_E42_0;
	pin M6 = IOB_E42_1;
	pin M7 = IOB_E44_0;
	pin M8 = IOB_E44_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W44_1;
	pin M24 = IOB_W44_0;
	pin M25 = IOB_W42_1;
	pin M26 = IOB_W42_0;
	pin M27 = IOB_W35_1;
	pin M28 = IOB_W35_0;
	pin M29 = IOB_W36_3;
	pin M30 = IOB_W38_2;
	pin N1 = IOB_E34_3;
	pin N2 = IOB_E36_2;
	pin N3 = IOB_E33_0;
	pin N4 = IOB_E33_1;
	pin N5 = IOB_E38_0;
	pin N6 = IOB_E38_1;
	pin N7 = IOB_E40_0;
	pin N8 = IOB_E40_1;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W40_1;
	pin N24 = IOB_W40_0;
	pin N25 = IOB_W38_1;
	pin N26 = IOB_W38_0;
	pin N27 = IOB_W33_1;
	pin N28 = IOB_W33_0;
	pin N29 = IOB_W36_2;
	pin N30 = IOB_W34_3;
	pin P1 = IOB_E34_2;
	pin P2 = IOB_E32_2;
	pin P3 = IOB_E32_3;
	pin P4 = IOB_E31_0;
	pin P5 = IOB_E31_1;
	pin P6 = GND;
	pin P7 = IOB_E34_0;
	pin P8 = IOB_E34_1;
	pin P9 = IOB_E36_1;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = IOB_W36_1;
	pin P23 = IOB_W34_1;
	pin P24 = IOB_W34_0;
	pin P25 = GND;
	pin P26 = IOB_W31_1;
	pin P27 = IOB_W31_0;
	pin P28 = IOB_W32_3;
	pin P29 = IOB_W32_2;
	pin P30 = IOB_W34_2;
	pin R1 = VCCAUX;
	pin R2 = IOB_E30_3;
	pin R3 = IOB_E29_0;
	pin R4 = IOB_E29_1;
	pin R5 = IOB_E30_0;
	pin R6 = IOB_E30_1;
	pin R7 = IOB_E32_0;
	pin R8 = IOB_E32_1;
	pin R9 = IOB_E36_0;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = IOB_W36_0;
	pin R23 = IOB_W32_1;
	pin R24 = IOB_W32_0;
	pin R25 = IOB_W30_1;
	pin R26 = IOB_W30_0;
	pin R27 = IOB_W29_1;
	pin R28 = IOB_W29_0;
	pin R29 = IOB_W30_3;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E30_2;
	pin T3 = IOB_E27_1;
	pin T4 = IOB_E27_0;
	pin T5 = IOB_E27_3;
	pin T6 = IOB_E27_2;
	pin T7 = IOB_E25_3;
	pin T8 = IOB_E25_2;
	pin T9 = IOB_E23_3;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = IOB_W23_3;
	pin T23 = IOB_W25_2;
	pin T24 = IOB_W25_3;
	pin T25 = IOB_W27_2;
	pin T26 = IOB_W27_3;
	pin T27 = IOB_W27_0;
	pin T28 = IOB_W27_1;
	pin T29 = IOB_W30_2;
	pin T30 = VCCAUX;
	pin U1 = IOB_E28_3;
	pin U2 = IOB_E26_3;
	pin U3 = IOB_E26_2;
	pin U4 = IOB_E25_1;
	pin U5 = IOB_E25_0;
	pin U6 = GND;
	pin U7 = IOB_E21_3;
	pin U8 = IOB_E21_2;
	pin U9 = IOB_E23_2;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = IOB_W23_2;
	pin U23 = IOB_W21_2;
	pin U24 = IOB_W21_3;
	pin U25 = GND;
	pin U26 = IOB_W25_0;
	pin U27 = IOB_W25_1;
	pin U28 = IOB_W26_2;
	pin U29 = IOB_W26_3;
	pin U30 = IOB_W28_3;
	pin V1 = IOB_E28_2;
	pin V2 = IOB_E24_3;
	pin V3 = IOB_E23_1;
	pin V4 = IOB_E23_0;
	pin V5 = IOB_E21_1;
	pin V6 = IOB_E21_0;
	pin V7 = IOB_E19_3;
	pin V8 = IOB_E19_2;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W19_2;
	pin V24 = IOB_W19_3;
	pin V25 = IOB_W21_0;
	pin V26 = IOB_W21_1;
	pin V27 = IOB_W23_0;
	pin V28 = IOB_W23_1;
	pin V29 = IOB_W24_3;
	pin V30 = IOB_W28_2;
	pin W1 = IOB_E22_3;
	pin W2 = IOB_E24_2;
	pin W3 = IOB_E19_1;
	pin W4 = IOB_E19_0;
	pin W5 = IOB_E17_3;
	pin W6 = IOB_E17_2;
	pin W7 = IOB_E15_3;
	pin W8 = IOB_E15_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W15_2;
	pin W24 = IOB_W15_3;
	pin W25 = IOB_W17_2;
	pin W26 = IOB_W17_3;
	pin W27 = IOB_W19_0;
	pin W28 = IOB_W19_1;
	pin W29 = IOB_W24_2;
	pin W30 = IOB_W22_3;
	pin Y1 = IOB_E22_2;
	pin Y2 = IOB_E20_3;
	pin Y3 = GND;
	pin Y4 = IOB_E17_1;
	pin Y5 = IOB_E17_0;
	pin Y6 = GND;
	pin Y7 = IOB_E11_3;
	pin Y8 = IOB_E11_2;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W11_2;
	pin Y24 = IOB_W11_3;
	pin Y25 = GND;
	pin Y26 = IOB_W17_0;
	pin Y27 = IOB_W17_1;
	pin Y28 = GND;
	pin Y29 = IOB_W20_3;
	pin Y30 = IOB_W22_2;
	pin AA1 = IOB_E18_3;
	pin AA2 = IOB_E20_2;
	pin AA3 = IOB_E16_3;
	pin AA4 = IOB_E16_2;
	pin AA5 = IOB_E13_3;
	pin AA6 = IOB_E13_2;
	pin AA7 = IOB_E9_3;
	pin AA8 = IOB_E9_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCO4;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCO5;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W9_2;
	pin AA24 = IOB_W9_3;
	pin AA25 = IOB_W13_2;
	pin AA26 = IOB_W13_3;
	pin AA27 = IOB_W16_2;
	pin AA28 = IOB_W16_3;
	pin AA29 = IOB_W20_2;
	pin AA30 = IOB_W18_3;
	pin AB1 = IOB_E18_2;
	pin AB2 = IOB_E14_3;
	pin AB3 = IOB_E15_1;
	pin AB4 = IOB_E15_0;
	pin AB5 = IOB_E11_1;
	pin AB6 = IOB_E11_0;
	pin AB7 = IOB_E5_3;
	pin AB8 = IOB_E5_2;
	pin AB9 = VCCO3;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = IOB_S39_2;
	pin AB15 = IOB_S34_3;
	pin AB16 = IOB_S21_0;
	pin AB17 = IOB_S16_1;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCO6;
	pin AB23 = IOB_W5_2;
	pin AB24 = IOB_W5_3;
	pin AB25 = IOB_W11_0;
	pin AB26 = IOB_W11_1;
	pin AB27 = IOB_W15_0;
	pin AB28 = IOB_W15_1;
	pin AB29 = IOB_W14_3;
	pin AB30 = IOB_W18_2;
	pin AC1 = GND;
	pin AC2 = IOB_E14_2;
	pin AC3 = IOB_E13_1;
	pin AC4 = IOB_E13_0;
	pin AC5 = IOB_E7_3;
	pin AC6 = IOB_E7_2;
	pin AC7 = CCLK;
	pin AC8 = DONE;
	pin AC9 = IOB_S54_1;
	pin AC10 = IOB_S50_3;
	pin AC11 = IOB_S48_3;
	pin AC12 = IOB_S43_3;
	pin AC13 = IOB_S41_3;
	pin AC14 = IOB_S39_1;
	pin AC15 = IOB_S34_2;
	pin AC16 = IOB_S21_1;
	pin AC17 = IOB_S16_2;
	pin AC18 = IOB_S14_0;
	pin AC19 = IOB_S12_0;
	pin AC20 = IOB_S7_0;
	pin AC21 = IOB_S5_0;
	pin AC22 = IOB_S1_2;
	pin AC23 = M2;
	pin AC24 = M1;
	pin AC25 = IOB_W7_2;
	pin AC26 = IOB_W7_3;
	pin AC27 = IOB_W13_0;
	pin AC28 = IOB_W13_1;
	pin AC29 = IOB_W14_2;
	pin AC30 = GND;
	pin AD1 = IOB_E12_3;
	pin AD2 = IOB_E12_2;
	pin AD3 = IOB_E9_1;
	pin AD4 = IOB_E9_0;
	pin AD5 = IOB_E3_3;
	pin AD6 = IOB_E3_2;
	pin AD7 = PWRDWN_B;
	pin AD8 = IOB_S51_2;
	pin AD9 = IOB_S54_0;
	pin AD10 = IOB_S50_2;
	pin AD11 = IOB_S48_2;
	pin AD12 = IOB_S43_2;
	pin AD13 = IOB_S41_2;
	pin AD14 = IOB_S34_1;
	pin AD15 = IOB_S29_3;
	pin AD16 = IOB_S26_0;
	pin AD17 = IOB_S21_2;
	pin AD18 = IOB_S14_1;
	pin AD19 = IOB_S12_1;
	pin AD20 = IOB_S7_1;
	pin AD21 = IOB_S5_1;
	pin AD22 = IOB_S1_3;
	pin AD23 = IOB_S4_1;
	pin AD24 = M0;
	pin AD25 = IOB_W3_2;
	pin AD26 = IOB_W3_3;
	pin AD27 = IOB_W9_0;
	pin AD28 = IOB_W9_1;
	pin AD29 = IOB_W12_2;
	pin AD30 = IOB_W12_3;
	pin AE1 = IOB_E10_3;
	pin AE2 = IOB_E10_2;
	pin AE3 = IOB_E6_3;
	pin AE4 = IOB_E6_2;
	pin AE5 = IOB_E5_1;
	pin AE6 = GND;
	pin AE7 = IOB_S50_1;
	pin AE8 = IOB_S50_0;
	pin AE9 = IOB_S43_1;
	pin AE10 = IOB_S43_0;
	pin AE11 = IOB_S41_1;
	pin AE12 = IOB_S41_0;
	pin AE13 = GND;
	pin AE14 = IOB_S34_0;
	pin AE15 = IOB_S29_2;
	pin AE16 = IOB_S26_1;
	pin AE17 = IOB_S21_3;
	pin AE18 = GND;
	pin AE19 = IOB_S14_3;
	pin AE20 = IOB_S14_2;
	pin AE21 = IOB_S12_3;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S5_3;
	pin AE24 = IOB_S5_2;
	pin AE25 = GND;
	pin AE26 = IOB_W5_1;
	pin AE27 = IOB_W6_2;
	pin AE28 = IOB_W6_3;
	pin AE29 = IOB_W10_2;
	pin AE30 = IOB_W10_3;
	pin AF1 = IOB_E8_3;
	pin AF2 = IOB_E8_2;
	pin AF3 = IOB_E7_1;
	pin AF4 = IOB_E7_0;
	pin AF5 = GND;
	pin AF6 = IOB_E5_0;
	pin AF7 = IOB_S54_2;
	pin AF8 = IOB_S48_1;
	pin AF9 = IOB_S48_0;
	pin AF10 = IOB_S47_1;
	pin AF11 = IOB_S39_0;
	pin AF12 = IOB_S36_1;
	pin AF13 = IOB_S36_0;
	pin AF14 = IOB_S33_1;
	pin AF15 = IOB_S28_3;
	pin AF16 = IOB_S27_0;
	pin AF17 = IOB_S22_2;
	pin AF18 = IOB_S19_3;
	pin AF19 = IOB_S19_2;
	pin AF20 = IOB_S16_3;
	pin AF21 = IOB_S8_2;
	pin AF22 = IOB_S7_3;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_1;
	pin AF25 = IOB_W5_0;
	pin AF26 = GND;
	pin AF27 = IOB_W7_0;
	pin AF28 = IOB_W7_1;
	pin AF29 = IOB_W8_2;
	pin AF30 = IOB_W8_3;
	pin AG1 = IOB_E4_3;
	pin AG2 = IOB_E4_2;
	pin AG3 = IOB_E3_1;
	pin AG4 = GND;
	pin AG5 = IOB_E1_3;
	pin AG6 = IOB_S54_3;
	pin AG7 = IOB_S53_1;
	pin AG8 = IOB_S51_1;
	pin AG9 = GND;
	pin AG10 = IOB_S47_0;
	pin AG11 = IOB_S37_2;
	pin AG12 = GND;
	pin AG13 = IOB_S35_1;
	pin AG14 = IOB_S33_0;
	pin AG15 = IOB_S28_2;
	pin AG16 = IOB_S27_1;
	pin AG17 = IOB_S22_3;
	pin AG18 = IOB_S20_2;
	pin AG19 = GND;
	pin AG20 = IOB_S18_1;
	pin AG21 = IOB_S8_3;
	pin AG22 = GND;
	pin AG23 = IOB_S4_2;
	pin AG24 = IOB_S2_2;
	pin AG25 = IOB_S1_0;
	pin AG26 = IOB_W1_3;
	pin AG27 = GND;
	pin AG28 = IOB_W3_1;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W4_3;
	pin AH1 = IOB_E2_3;
	pin AH2 = IOB_E2_2;
	pin AH3 = GND;
	pin AH4 = IOB_E3_0;
	pin AH5 = IOB_E1_2;
	pin AH6 = GT16_GNDA;
	pin AH7 = IOB_S53_0;
	pin AH8 = IOB_S51_0;
	pin AH9 = IOB_S42_1;
	pin AH10 = IOB_S40_1;
	pin AH11 = IOB_S40_0;
	pin AH12 = GT18_GNDA;
	pin AH13 = IOB_S35_0;
	pin AH14 = GND;
	pin AH15 = IOB_S28_1;
	pin AH16 = IOB_S27_2;
	pin AH17 = GND;
	pin AH18 = IOB_S20_3;
	pin AH19 = GT19_GNDA;
	pin AH20 = IOB_S15_3;
	pin AH21 = IOB_S15_2;
	pin AH22 = IOB_S13_2;
	pin AH23 = IOB_S4_3;
	pin AH24 = IOB_S2_3;
	pin AH25 = GT21_GNDA;
	pin AH26 = IOB_W1_2;
	pin AH27 = IOB_W3_0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AJ1 = VCCAUX;
	pin AJ2 = GND;
	pin AJ3 = IOB_E1_1;
	pin AJ4 = GT16_AVCCAUXRX;
	pin AJ5 = GT16_VTRX;
	pin AJ6 = GT16_AVCCAUXTX;
	pin AJ7 = GT16_VTTX;
	pin AJ8 = IOB_S49_1;
	pin AJ9 = IOB_S42_0;
	pin AJ10 = IOB_S37_1;
	pin AJ11 = GT18_AVCCAUXRX;
	pin AJ12 = GT18_VTRX;
	pin AJ13 = GT18_AVCCAUXTX;
	pin AJ14 = GT18_VTTX;
	pin AJ15 = IOB_S28_0;
	pin AJ16 = IOB_S27_3;
	pin AJ17 = GT19_AVCCAUXRX;
	pin AJ18 = GT19_VTRX;
	pin AJ19 = GT19_AVCCAUXTX;
	pin AJ20 = GT19_VTTX;
	pin AJ21 = IOB_S18_2;
	pin AJ22 = IOB_S13_3;
	pin AJ23 = IOB_S6_2;
	pin AJ24 = GT21_AVCCAUXRX;
	pin AJ25 = GT21_VTRX;
	pin AJ26 = GT21_AVCCAUXTX;
	pin AJ27 = GT21_VTTX;
	pin AJ28 = IOB_W1_1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AK2 = VCCAUX;
	pin AK3 = IOB_E1_0;
	pin AK4 = GT16_RXN;
	pin AK5 = GT16_RXP;
	pin AK6 = GT16_TXP;
	pin AK7 = GT16_TXN;
	pin AK8 = IOB_S49_0;
	pin AK9 = GND;
	pin AK10 = IOB_S37_0;
	pin AK11 = GT18_RXN;
	pin AK12 = GT18_RXP;
	pin AK13 = GT18_TXP;
	pin AK14 = GT18_TXN;
	pin AK15 = VCCAUX;
	pin AK16 = VCCAUX;
	pin AK17 = GT19_RXN;
	pin AK18 = GT19_RXP;
	pin AK19 = GT19_TXP;
	pin AK20 = GT19_TXN;
	pin AK21 = IOB_S18_3;
	pin AK22 = GND;
	pin AK23 = IOB_S6_3;
	pin AK24 = GT21_RXN;
	pin AK25 = GT21_RXP;
	pin AK26 = GT21_TXP;
	pin AK27 = GT21_TXN;
	pin AK28 = IOB_W1_0;
	pin AK29 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp20-fg676
bond BOND45 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = DXP;
	pin A4 = GT4_TXN;
	pin A5 = GT4_TXP;
	pin A6 = GT4_RXP;
	pin A7 = GT4_RXN;
	pin A8 = IOB_N7_2;
	pin A9 = GT6_TXN;
	pin A10 = GT6_TXP;
	pin A11 = GT6_RXP;
	pin A12 = GT6_RXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT7_TXN;
	pin A16 = GT7_TXP;
	pin A17 = GT7_RXP;
	pin A18 = GT7_RXN;
	pin A19 = IOB_N48_1;
	pin A20 = GT9_TXN;
	pin A21 = GT9_TXP;
	pin A22 = GT9_RXP;
	pin A23 = GT9_RXN;
	pin A24 = VCCBATT;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = GT4_VTTX;
	pin B5 = GT4_AVCCAUXTX;
	pin B6 = GT4_VTRX;
	pin B7 = GT4_AVCCAUXRX;
	pin B8 = IOB_N7_3;
	pin B9 = GT6_VTTX;
	pin B10 = GT6_AVCCAUXTX;
	pin B11 = GT6_VTRX;
	pin B12 = GT6_AVCCAUXRX;
	pin B13 = IOB_N27_0;
	pin B14 = IOB_N28_3;
	pin B15 = GT7_VTTX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = IOB_N48_0;
	pin B20 = GT9_VTTX;
	pin B21 = GT9_AVCCAUXTX;
	pin B22 = GT9_VTRX;
	pin B23 = GT9_AVCCAUXRX;
	pin B24 = TMS;
	pin B25 = GND;
	pin B26 = TCK;
	pin C1 = IOB_W56_2;
	pin C2 = IOB_W56_3;
	pin C3 = GND;
	pin C4 = DXN;
	pin C5 = VCCO0;
	pin C6 = GT4_GNDA;
	pin C7 = IOB_N4_0;
	pin C8 = VCCO0;
	pin C9 = IOB_N13_0;
	pin C10 = IOB_N16_1;
	pin C11 = GT6_GNDA;
	pin C12 = IOB_N21_2;
	pin C13 = IOB_N27_1;
	pin C14 = IOB_N28_2;
	pin C15 = IOB_N34_1;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N39_2;
	pin C18 = IOB_N42_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N51_3;
	pin C21 = GT9_GNDA;
	pin C22 = VCCO1;
	pin C23 = NC;
	pin C24 = GND;
	pin C25 = IOB_E56_3;
	pin C26 = IOB_E56_2;
	pin D1 = IOB_W56_0;
	pin D2 = IOB_W56_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N1_0;
	pin D7 = IOB_N4_1;
	pin D8 = GND;
	pin D9 = IOB_N13_1;
	pin D10 = IOB_N16_2;
	pin D11 = VCCO0;
	pin D12 = IOB_N21_3;
	pin D13 = IOB_N27_2;
	pin D14 = IOB_N28_1;
	pin D15 = IOB_N34_0;
	pin D16 = VCCO1;
	pin D17 = IOB_N39_1;
	pin D18 = IOB_N42_2;
	pin D19 = GND;
	pin D20 = IOB_N51_2;
	pin D21 = IOB_N54_3;
	pin D22 = IOB_N54_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E56_1;
	pin D26 = IOB_E56_0;
	pin E1 = IOB_W54_2;
	pin E2 = IOB_W54_3;
	pin E3 = VCCO7;
	pin E4 = IOB_W55_1;
	pin E5 = IOB_N1_3;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N6_0;
	pin E9 = IOB_N12_2;
	pin E10 = IOB_N15_1;
	pin E11 = IOB_N15_0;
	pin E12 = IOB_N20_1;
	pin E13 = IOB_N27_3;
	pin E14 = IOB_N28_0;
	pin E15 = IOB_N35_2;
	pin E16 = IOB_N40_3;
	pin E17 = IOB_N40_2;
	pin E18 = IOB_N43_1;
	pin E19 = IOB_N49_3;
	pin E20 = IOB_N51_1;
	pin E21 = IOB_N54_2;
	pin E22 = IOB_N54_0;
	pin E23 = IOB_E55_1;
	pin E24 = VCCO2;
	pin E25 = IOB_E54_3;
	pin E26 = IOB_E54_2;
	pin F1 = IOB_W52_2;
	pin F2 = IOB_W52_3;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = IOB_W55_0;
	pin F6 = IOB_W53_1;
	pin F7 = IOB_N2_0;
	pin F8 = IOB_N6_1;
	pin F9 = IOB_N12_3;
	pin F10 = GND;
	pin F11 = IOB_N18_2;
	pin F12 = IOB_N19_2;
	pin F13 = IOB_N20_0;
	pin F14 = IOB_N35_3;
	pin F15 = IOB_N36_1;
	pin F16 = IOB_N37_1;
	pin F17 = GND;
	pin F18 = IOB_N43_0;
	pin F19 = IOB_N49_2;
	pin F20 = IOB_N53_3;
	pin F21 = IOB_E53_1;
	pin F22 = IOB_E55_0;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = IOB_E52_3;
	pin F26 = IOB_E52_2;
	pin G1 = IOB_W49_0;
	pin G2 = IOB_W49_1;
	pin G3 = IOB_W50_2;
	pin G4 = IOB_W50_3;
	pin G5 = IOB_W52_1;
	pin G6 = IOB_W53_0;
	pin G7 = IOB_N2_1;
	pin G8 = IOB_N5_2;
	pin G9 = IOB_N8_0;
	pin G10 = VCCINT;
	pin G11 = IOB_N16_0;
	pin G12 = IOB_N19_3;
	pin G13 = VCCINT;
	pin G14 = VCCINT;
	pin G15 = IOB_N36_0;
	pin G16 = IOB_N39_3;
	pin G17 = VCCINT;
	pin G18 = IOB_N47_3;
	pin G19 = IOB_N50_1;
	pin G20 = IOB_N53_2;
	pin G21 = IOB_E53_0;
	pin G22 = IOB_E52_1;
	pin G23 = IOB_E50_3;
	pin G24 = IOB_E50_2;
	pin G25 = IOB_E49_1;
	pin G26 = IOB_E49_0;
	pin H1 = IOB_W48_0;
	pin H2 = IOB_W48_1;
	pin H3 = VCCO7;
	pin H4 = GND;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W48_2;
	pin H7 = IOB_W48_3;
	pin H8 = IOB_N5_3;
	pin H9 = IOB_N8_1;
	pin H10 = IOB_N14_3;
	pin H11 = IOB_N14_2;
	pin H12 = IOB_N18_0;
	pin H13 = IOB_N22_0;
	pin H14 = IOB_N33_3;
	pin H15 = IOB_N37_3;
	pin H16 = IOB_N41_1;
	pin H17 = IOB_N41_0;
	pin H18 = IOB_N47_2;
	pin H19 = IOB_N50_0;
	pin H20 = IOB_E48_3;
	pin H21 = IOB_E48_2;
	pin H22 = IOB_E52_0;
	pin H23 = GND;
	pin H24 = VCCO2;
	pin H25 = IOB_E48_1;
	pin H26 = IOB_E48_0;
	pin J1 = IOB_W44_0;
	pin J2 = IOB_W44_1;
	pin J3 = IOB_W44_2;
	pin J4 = IOB_W44_3;
	pin J5 = IOB_W45_0;
	pin J6 = IOB_W45_1;
	pin J7 = IOB_W46_2;
	pin J8 = IOB_W46_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N18_1;
	pin J13 = IOB_N22_1;
	pin J14 = IOB_N33_2;
	pin J15 = IOB_N37_2;
	pin J16 = VCCO1;
	pin J17 = VCCO1;
	pin J18 = VCCINT;
	pin J19 = IOB_E46_3;
	pin J20 = IOB_E46_2;
	pin J21 = IOB_E45_1;
	pin J22 = IOB_E45_0;
	pin J23 = IOB_E44_3;
	pin J24 = IOB_E44_2;
	pin J25 = IOB_E44_1;
	pin J26 = IOB_E44_0;
	pin K1 = IOB_W40_0;
	pin K2 = IOB_W40_1;
	pin K3 = IOB_W40_3;
	pin K4 = IOB_W41_0;
	pin K5 = IOB_W41_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_W42_3;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCINT;
	pin K17 = VCCINT;
	pin K18 = VCCO2;
	pin K19 = IOB_E42_3;
	pin K20 = VCCINT;
	pin K21 = GND;
	pin K22 = IOB_E41_1;
	pin K23 = IOB_E41_0;
	pin K24 = IOB_E40_3;
	pin K25 = IOB_E40_1;
	pin K26 = IOB_E40_0;
	pin L1 = IOB_W36_2;
	pin L2 = IOB_W36_3;
	pin L3 = IOB_W40_2;
	pin L4 = VCCO7;
	pin L5 = IOB_W37_0;
	pin L6 = IOB_W37_1;
	pin L7 = IOB_W38_3;
	pin L8 = IOB_W42_2;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = IOB_E42_2;
	pin L20 = IOB_E38_3;
	pin L21 = IOB_E37_1;
	pin L22 = IOB_E37_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E40_2;
	pin L25 = IOB_E36_3;
	pin L26 = IOB_E36_2;
	pin M1 = IOB_W32_2;
	pin M2 = IOB_W32_3;
	pin M3 = GND;
	pin M4 = IOB_W33_0;
	pin M5 = IOB_W33_1;
	pin M6 = IOB_W34_3;
	pin M7 = IOB_W38_2;
	pin M8 = IOB_W36_0;
	pin M9 = IOB_W36_1;
	pin M10 = VCCO7;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCO2;
	pin M18 = IOB_E36_1;
	pin M19 = IOB_E36_0;
	pin M20 = IOB_E38_2;
	pin M21 = IOB_E34_3;
	pin M22 = IOB_E33_1;
	pin M23 = IOB_E33_0;
	pin M24 = GND;
	pin M25 = IOB_E32_3;
	pin M26 = IOB_E32_2;
	pin N1 = VCCAUX;
	pin N2 = IOB_W29_0;
	pin N3 = IOB_W29_1;
	pin N4 = IOB_W30_2;
	pin N5 = IOB_W30_3;
	pin N6 = IOB_W34_2;
	pin N7 = VCCINT;
	pin N8 = IOB_W32_0;
	pin N9 = IOB_W32_1;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = IOB_E32_1;
	pin N19 = IOB_E32_0;
	pin N20 = VCCINT;
	pin N21 = IOB_E34_2;
	pin N22 = IOB_E30_3;
	pin N23 = IOB_E30_2;
	pin N24 = IOB_E29_1;
	pin N25 = IOB_E29_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_W28_3;
	pin P3 = IOB_W28_2;
	pin P4 = IOB_W27_3;
	pin P5 = IOB_W27_2;
	pin P6 = IOB_W23_3;
	pin P7 = VCCINT;
	pin P8 = IOB_W26_3;
	pin P9 = IOB_W26_2;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = IOB_E26_2;
	pin P19 = IOB_E26_3;
	pin P20 = VCCINT;
	pin P21 = IOB_E23_3;
	pin P22 = IOB_E27_2;
	pin P23 = IOB_E27_3;
	pin P24 = IOB_E28_2;
	pin P25 = IOB_E28_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_W25_1;
	pin R2 = IOB_W25_0;
	pin R3 = GND;
	pin R4 = IOB_W24_3;
	pin R5 = IOB_W24_2;
	pin R6 = IOB_W23_2;
	pin R7 = IOB_W19_3;
	pin R8 = IOB_W22_3;
	pin R9 = IOB_W22_2;
	pin R10 = VCCO6;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCO3;
	pin R18 = IOB_E22_2;
	pin R19 = IOB_E22_3;
	pin R20 = IOB_E19_3;
	pin R21 = IOB_E23_2;
	pin R22 = IOB_E24_2;
	pin R23 = IOB_E24_3;
	pin R24 = GND;
	pin R25 = IOB_E25_0;
	pin R26 = IOB_E25_1;
	pin T1 = IOB_W21_1;
	pin T2 = IOB_W21_0;
	pin T3 = IOB_W17_1;
	pin T4 = VCCO6;
	pin T5 = IOB_W20_3;
	pin T6 = IOB_W20_2;
	pin T7 = IOB_W19_2;
	pin T8 = IOB_W15_3;
	pin T9 = VCCO6;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E15_3;
	pin T20 = IOB_E19_2;
	pin T21 = IOB_E20_2;
	pin T22 = IOB_E20_3;
	pin T23 = VCCO3;
	pin T24 = IOB_E17_1;
	pin T25 = IOB_E21_0;
	pin T26 = IOB_E21_1;
	pin U1 = IOB_W18_3;
	pin U2 = IOB_W18_2;
	pin U3 = IOB_W17_0;
	pin U4 = IOB_W16_3;
	pin U5 = IOB_W16_2;
	pin U6 = GND;
	pin U7 = VCCINT;
	pin U8 = IOB_W15_2;
	pin U9 = VCCO6;
	pin U10 = VCCINT;
	pin U11 = VCCINT;
	pin U12 = VCCO5;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = VCCO4;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = IOB_E15_2;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = IOB_E16_2;
	pin U23 = IOB_E16_3;
	pin U24 = IOB_E17_0;
	pin U25 = IOB_E18_2;
	pin U26 = IOB_E18_3;
	pin V1 = IOB_W14_3;
	pin V2 = IOB_W14_2;
	pin V3 = IOB_W13_1;
	pin V4 = IOB_W13_0;
	pin V5 = IOB_W12_3;
	pin V6 = IOB_W12_2;
	pin V7 = IOB_W11_3;
	pin V8 = IOB_W11_2;
	pin V9 = VCCINT;
	pin V10 = VCCO5;
	pin V11 = VCCO5;
	pin V12 = IOB_S18_2;
	pin V13 = IOB_S22_2;
	pin V14 = IOB_S33_1;
	pin V15 = IOB_S37_1;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = IOB_E11_2;
	pin V20 = IOB_E11_3;
	pin V21 = IOB_E12_2;
	pin V22 = IOB_E12_3;
	pin V23 = IOB_E13_0;
	pin V24 = IOB_E13_1;
	pin V25 = IOB_E14_2;
	pin V26 = IOB_E14_3;
	pin W1 = IOB_W10_3;
	pin W2 = IOB_W10_2;
	pin W3 = VCCO6;
	pin W4 = GND;
	pin W5 = IOB_W6_3;
	pin W6 = IOB_W9_1;
	pin W7 = IOB_W9_0;
	pin W8 = IOB_S5_0;
	pin W9 = IOB_S8_2;
	pin W10 = IOB_S14_0;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S18_3;
	pin W13 = IOB_S22_3;
	pin W14 = IOB_S33_0;
	pin W15 = IOB_S37_0;
	pin W16 = IOB_S41_2;
	pin W17 = IOB_S41_3;
	pin W18 = IOB_S47_1;
	pin W19 = IOB_S50_3;
	pin W20 = IOB_E9_0;
	pin W21 = IOB_E9_1;
	pin W22 = IOB_E6_3;
	pin W23 = GND;
	pin W24 = VCCO3;
	pin W25 = IOB_E10_2;
	pin W26 = IOB_E10_3;
	pin Y1 = IOB_W8_3;
	pin Y2 = IOB_W8_2;
	pin Y3 = IOB_W7_3;
	pin Y4 = IOB_W7_2;
	pin Y5 = IOB_W6_2;
	pin Y6 = NC;
	pin Y7 = IOB_S2_2;
	pin Y8 = IOB_S5_1;
	pin Y9 = IOB_S8_3;
	pin Y10 = VCCINT;
	pin Y11 = IOB_S16_3;
	pin Y12 = IOB_S19_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = IOB_S36_3;
	pin Y16 = IOB_S39_0;
	pin Y17 = VCCINT;
	pin Y18 = IOB_S47_0;
	pin Y19 = IOB_S50_2;
	pin Y20 = IOB_S53_1;
	pin Y21 = NC;
	pin Y22 = IOB_E6_2;
	pin Y23 = IOB_E7_2;
	pin Y24 = IOB_E7_3;
	pin Y25 = IOB_E8_2;
	pin Y26 = IOB_E8_3;
	pin AA1 = IOB_W5_1;
	pin AA2 = IOB_W5_0;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = IOB_W3_3;
	pin AA6 = NC;
	pin AA7 = IOB_S2_3;
	pin AA8 = IOB_S6_2;
	pin AA9 = IOB_S12_0;
	pin AA10 = GND;
	pin AA11 = IOB_S18_1;
	pin AA12 = IOB_S19_1;
	pin AA13 = IOB_S20_3;
	pin AA14 = IOB_S35_0;
	pin AA15 = IOB_S36_2;
	pin AA16 = IOB_S37_2;
	pin AA17 = GND;
	pin AA18 = IOB_S43_3;
	pin AA19 = IOB_S49_1;
	pin AA20 = IOB_S53_0;
	pin AA21 = NC;
	pin AA22 = IOB_E3_3;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = IOB_E5_0;
	pin AA26 = IOB_E5_1;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W3_2;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S4_1;
	pin AB8 = IOB_S6_3;
	pin AB9 = IOB_S12_1;
	pin AB10 = IOB_S15_2;
	pin AB11 = IOB_S15_3;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S27_0;
	pin AB14 = IOB_S28_3;
	pin AB15 = IOB_S35_1;
	pin AB16 = IOB_S40_0;
	pin AB17 = IOB_S40_1;
	pin AB18 = IOB_S43_2;
	pin AB19 = IOB_S49_0;
	pin AB20 = IOB_S51_2;
	pin AB21 = IOB_S54_1;
	pin AB22 = IOB_S54_3;
	pin AB23 = IOB_E3_2;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E4_2;
	pin AB26 = IOB_E4_3;
	pin AC1 = IOB_W2_3;
	pin AC2 = IOB_W2_2;
	pin AC3 = IOB_W1_3;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S1_3;
	pin AC7 = IOB_S4_2;
	pin AC8 = GND;
	pin AC9 = IOB_S13_2;
	pin AC10 = IOB_S16_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S21_0;
	pin AC13 = IOB_S27_1;
	pin AC14 = IOB_S28_2;
	pin AC15 = IOB_S34_3;
	pin AC16 = VCCO4;
	pin AC17 = IOB_S39_2;
	pin AC18 = IOB_S42_1;
	pin AC19 = GND;
	pin AC20 = IOB_S51_1;
	pin AC21 = IOB_S54_0;
	pin AC22 = IOB_S54_2;
	pin AC23 = GND;
	pin AC24 = IOB_E1_3;
	pin AC25 = IOB_E2_2;
	pin AC26 = IOB_E2_3;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_2;
	pin AD3 = GND;
	pin AD4 = M2;
	pin AD5 = VCCO5;
	pin AD6 = GT21_GNDA;
	pin AD7 = IOB_S4_3;
	pin AD8 = VCCO5;
	pin AD9 = IOB_S13_3;
	pin AD10 = IOB_S16_2;
	pin AD11 = GT19_GNDA;
	pin AD12 = IOB_S21_1;
	pin AD13 = IOB_S27_2;
	pin AD14 = IOB_S28_1;
	pin AD15 = IOB_S34_2;
	pin AD16 = GT18_GNDA;
	pin AD17 = IOB_S39_1;
	pin AD18 = IOB_S42_0;
	pin AD19 = VCCO4;
	pin AD20 = IOB_S51_0;
	pin AD21 = GT16_GNDA;
	pin AD22 = VCCO4;
	pin AD23 = DONE;
	pin AD24 = GND;
	pin AD25 = IOB_E1_2;
	pin AD26 = IOB_E1_1;
	pin AE1 = IOB_W1_0;
	pin AE2 = GND;
	pin AE3 = M1;
	pin AE4 = GT21_VTTX;
	pin AE5 = GT21_AVCCAUXTX;
	pin AE6 = GT21_VTRX;
	pin AE7 = GT21_AVCCAUXRX;
	pin AE8 = IOB_S7_0;
	pin AE9 = GT19_VTTX;
	pin AE10 = GT19_AVCCAUXTX;
	pin AE11 = GT19_VTRX;
	pin AE12 = GT19_AVCCAUXRX;
	pin AE13 = IOB_S27_3;
	pin AE14 = IOB_S28_0;
	pin AE15 = GT18_VTTX;
	pin AE16 = GT18_AVCCAUXTX;
	pin AE17 = GT18_VTRX;
	pin AE18 = GT18_AVCCAUXRX;
	pin AE19 = IOB_S48_3;
	pin AE20 = GT16_VTTX;
	pin AE21 = GT16_AVCCAUXTX;
	pin AE22 = GT16_VTRX;
	pin AE23 = GT16_AVCCAUXRX;
	pin AE24 = CCLK;
	pin AE25 = GND;
	pin AE26 = IOB_E1_0;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M0;
	pin AF4 = GT21_TXN;
	pin AF5 = GT21_TXP;
	pin AF6 = GT21_RXP;
	pin AF7 = GT21_RXN;
	pin AF8 = IOB_S7_1;
	pin AF9 = GT19_TXN;
	pin AF10 = GT19_TXP;
	pin AF11 = GT19_RXP;
	pin AF12 = GT19_RXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT18_TXN;
	pin AF16 = GT18_TXP;
	pin AF17 = GT18_RXP;
	pin AF18 = GT18_RXN;
	pin AF19 = IOB_S48_2;
	pin AF20 = GT16_TXN;
	pin AF21 = GT16_TXP;
	pin AF22 = GT16_RXP;
	pin AF23 = GT16_RXN;
	pin AF24 = PWRDWN_B;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp30-ff1152
bond BOND46 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = GT9_RXN;
	pin A7 = GT9_RXP;
	pin A8 = GT9_TXP;
	pin A9 = GT9_TXN;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = GT7_RXN;
	pin A15 = GT7_RXP;
	pin A16 = GT7_TXP;
	pin A17 = GT7_TXN;
	pin A18 = GT6_RXN;
	pin A19 = GT6_RXP;
	pin A20 = GT6_TXP;
	pin A21 = GT6_TXN;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = GT4_RXN;
	pin A27 = GT4_RXP;
	pin A28 = GT4_TXP;
	pin A29 = GT4_TXN;
	pin A30 = NC;
	pin A31 = NC;
	pin A32 = NC;
	pin A33 = NC;
	pin B1 = GND;
	pin B2 = NC;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = GT9_AVCCAUXRX;
	pin B7 = GT9_VTRX;
	pin B8 = GT9_AVCCAUXTX;
	pin B9 = GT9_VTTX;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = GT7_AVCCAUXRX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTTX;
	pin B18 = GT6_AVCCAUXRX;
	pin B19 = GT6_VTRX;
	pin B20 = GT6_AVCCAUXTX;
	pin B21 = GT6_VTTX;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = GT4_AVCCAUXRX;
	pin B27 = GT4_VTRX;
	pin B28 = GT4_AVCCAUXTX;
	pin B29 = GT4_VTTX;
	pin B30 = NC;
	pin B31 = NC;
	pin B32 = NC;
	pin B33 = NC;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = VCCAUX;
	pin C4 = VCCAUX;
	pin C5 = NC;
	pin C6 = VCCO1;
	pin C7 = NC;
	pin C8 = GT9_GNDA;
	pin C9 = IOB_N48_3;
	pin C10 = GND;
	pin C11 = IOB_N41_3;
	pin C12 = NC;
	pin C13 = IOB_N37_1;
	pin C14 = IOB_N39_3;
	pin C15 = GT7_GNDA;
	pin C16 = GND;
	pin C17 = VCCAUX;
	pin C18 = VCCAUX;
	pin C19 = GND;
	pin C20 = GT6_GNDA;
	pin C21 = IOB_N16_0;
	pin C22 = IOB_N18_2;
	pin C23 = NC;
	pin C24 = IOB_N14_0;
	pin C25 = GND;
	pin C26 = IOB_N7_0;
	pin C27 = GT4_GNDA;
	pin C28 = NC;
	pin C29 = VCCO0;
	pin C30 = NC;
	pin C31 = VCCAUX;
	pin C32 = VCCAUX;
	pin C33 = GND;
	pin C34 = GND;
	pin D1 = IOB_E80_2;
	pin D2 = IOB_E80_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = IOB_N50_2;
	pin D6 = IOB_N50_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = IOB_N48_2;
	pin D10 = IOB_N43_3;
	pin D11 = IOB_N41_2;
	pin D12 = IOB_N41_1;
	pin D13 = IOB_N41_0;
	pin D14 = IOB_N36_2;
	pin D15 = IOB_N36_3;
	pin D16 = IOB_N34_3;
	pin D17 = IOB_N28_1;
	pin D18 = IOB_N27_2;
	pin D19 = IOB_N21_0;
	pin D20 = IOB_N19_0;
	pin D21 = IOB_N19_1;
	pin D22 = IOB_N14_3;
	pin D23 = IOB_N14_2;
	pin D24 = IOB_N14_1;
	pin D25 = IOB_N12_0;
	pin D26 = IOB_N7_1;
	pin D27 = NC;
	pin D28 = NC;
	pin D29 = IOB_N5_0;
	pin D30 = IOB_N5_1;
	pin D31 = GND;
	pin D32 = VCCAUX;
	pin D33 = IOB_W80_3;
	pin D34 = IOB_W80_2;
	pin E1 = IOB_E78_2;
	pin E2 = IOB_E78_3;
	pin E3 = IOB_E79_0;
	pin E4 = IOB_E79_1;
	pin E5 = GND;
	pin E6 = IOB_N54_0;
	pin E7 = IOB_N54_1;
	pin E8 = NC;
	pin E9 = IOB_N50_1;
	pin E10 = IOB_N43_2;
	pin E11 = NC;
	pin E12 = GND;
	pin E13 = IOB_N43_1;
	pin E14 = IOB_N39_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N34_2;
	pin E17 = IOB_N28_0;
	pin E18 = IOB_N27_3;
	pin E19 = IOB_N21_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N16_1;
	pin E22 = IOB_N12_2;
	pin E23 = GND;
	pin E24 = NC;
	pin E25 = IOB_N12_1;
	pin E26 = IOB_N5_2;
	pin E27 = NC;
	pin E28 = IOB_N1_2;
	pin E29 = IOB_N1_3;
	pin E30 = GND;
	pin E31 = IOB_W79_1;
	pin E32 = IOB_W79_0;
	pin E33 = IOB_W78_3;
	pin E34 = IOB_W78_2;
	pin F1 = IOB_E70_0;
	pin F2 = IOB_E70_1;
	pin F3 = VCCO2;
	pin F4 = IOB_E77_0;
	pin F5 = IOB_E77_1;
	pin F6 = GND;
	pin F7 = IOB_E80_0;
	pin F8 = IOB_E80_1;
	pin F9 = IOB_N50_0;
	pin F10 = VCCO1;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N43_0;
	pin F14 = IOB_N39_1;
	pin F15 = IOB_N36_1;
	pin F16 = IOB_N34_1;
	pin F17 = IOB_N29_1;
	pin F18 = IOB_N26_2;
	pin F19 = IOB_N21_2;
	pin F20 = IOB_N19_2;
	pin F21 = IOB_N16_2;
	pin F22 = IOB_N12_3;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = VCCO0;
	pin F26 = IOB_N5_3;
	pin F27 = IOB_W80_1;
	pin F28 = IOB_W80_0;
	pin F29 = GND;
	pin F30 = IOB_W77_1;
	pin F31 = IOB_W77_0;
	pin F32 = VCCO7;
	pin F33 = IOB_W70_1;
	pin F34 = IOB_W70_0;
	pin G1 = IOB_E68_0;
	pin G2 = IOB_E68_1;
	pin G3 = IOB_E71_0;
	pin G4 = IOB_E71_1;
	pin G5 = IOB_E70_2;
	pin G6 = IOB_E70_3;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N54_3;
	pin G10 = IOB_N53_3;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = IOB_N48_1;
	pin G14 = IOB_N42_3;
	pin G15 = IOB_N36_0;
	pin G16 = IOB_N34_0;
	pin G17 = IOB_N29_0;
	pin G18 = IOB_N26_3;
	pin G19 = IOB_N21_3;
	pin G20 = IOB_N19_3;
	pin G21 = IOB_N13_0;
	pin G22 = IOB_N7_2;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = IOB_N2_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXN;
	pin G28 = GND;
	pin G29 = IOB_W70_3;
	pin G30 = IOB_W70_2;
	pin G31 = IOB_W71_1;
	pin G32 = IOB_W71_0;
	pin G33 = IOB_W68_1;
	pin G34 = IOB_W68_0;
	pin H1 = IOB_E64_2;
	pin H2 = IOB_E64_3;
	pin H3 = IOB_E65_0;
	pin H4 = IOB_E65_1;
	pin H5 = IOB_E68_2;
	pin H6 = IOB_E68_3;
	pin H7 = TDO;
	pin H8 = GND;
	pin H9 = IOB_N54_2;
	pin H10 = IOB_N53_2;
	pin H11 = NC;
	pin H12 = GND;
	pin H13 = IOB_N48_0;
	pin H14 = IOB_N42_2;
	pin H15 = GND;
	pin H16 = IOB_N35_3;
	pin H17 = IOB_N28_3;
	pin H18 = IOB_N27_0;
	pin H19 = IOB_N20_0;
	pin H20 = GND;
	pin H21 = IOB_N13_1;
	pin H22 = IOB_N7_3;
	pin H23 = GND;
	pin H24 = NC;
	pin H25 = IOB_N2_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = TDI;
	pin H29 = IOB_W68_3;
	pin H30 = IOB_W68_2;
	pin H31 = IOB_W65_1;
	pin H32 = IOB_W65_0;
	pin H33 = IOB_W64_3;
	pin H34 = IOB_W64_2;
	pin J1 = GND;
	pin J2 = IOB_E62_3;
	pin J3 = IOB_E66_2;
	pin J4 = IOB_E66_3;
	pin J5 = IOB_E67_0;
	pin J6 = IOB_E67_1;
	pin J7 = IOB_E78_0;
	pin J8 = IOB_E78_1;
	pin J9 = TCK;
	pin J10 = IOB_N51_1;
	pin J11 = IOB_N51_3;
	pin J12 = IOB_N49_3;
	pin J13 = NC;
	pin J14 = IOB_N47_3;
	pin J15 = IOB_N40_3;
	pin J16 = IOB_N35_2;
	pin J17 = IOB_N28_2;
	pin J18 = IOB_N27_1;
	pin J19 = IOB_N20_1;
	pin J20 = IOB_N15_0;
	pin J21 = IOB_N8_0;
	pin J22 = NC;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N4_0;
	pin J25 = IOB_N4_2;
	pin J26 = PROG_B;
	pin J27 = IOB_W78_1;
	pin J28 = IOB_W78_0;
	pin J29 = IOB_W67_1;
	pin J30 = IOB_W67_0;
	pin J31 = IOB_W66_3;
	pin J32 = IOB_W66_2;
	pin J33 = IOB_W62_3;
	pin J34 = GND;
	pin K1 = IOB_E60_3;
	pin K2 = IOB_E62_2;
	pin K3 = GND;
	pin K4 = IOB_E63_0;
	pin K5 = IOB_E63_1;
	pin K6 = VCCO2;
	pin K7 = IOB_E66_0;
	pin K8 = IOB_E66_1;
	pin K9 = VCCBATT;
	pin K10 = TMS;
	pin K11 = IOB_N51_2;
	pin K12 = IOB_N49_2;
	pin K13 = NC;
	pin K14 = IOB_N47_2;
	pin K15 = IOB_N40_2;
	pin K16 = IOB_N37_3;
	pin K17 = IOB_N33_3;
	pin K18 = IOB_N22_0;
	pin K19 = IOB_N18_0;
	pin K20 = IOB_N15_1;
	pin K21 = IOB_N8_1;
	pin K22 = NC;
	pin K23 = IOB_N6_1;
	pin K24 = IOB_N4_1;
	pin K25 = HSWAP_EN;
	pin K26 = DXP;
	pin K27 = IOB_W66_1;
	pin K28 = IOB_W66_0;
	pin K29 = VCCO7;
	pin K30 = IOB_W63_1;
	pin K31 = IOB_W63_0;
	pin K32 = GND;
	pin K33 = IOB_W62_2;
	pin K34 = IOB_W60_3;
	pin L1 = IOB_E60_2;
	pin L2 = IOB_E58_3;
	pin L3 = IOB_E57_0;
	pin L4 = IOB_E57_1;
	pin L5 = IOB_E61_0;
	pin L6 = IOB_E61_1;
	pin L7 = IOB_E62_0;
	pin L8 = IOB_E62_1;
	pin L9 = IOB_E69_0;
	pin L10 = IOB_E69_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N37_2;
	pin L17 = IOB_N33_2;
	pin L18 = IOB_N22_1;
	pin L19 = IOB_N18_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W69_1;
	pin L26 = IOB_W69_0;
	pin L27 = IOB_W62_1;
	pin L28 = IOB_W62_0;
	pin L29 = IOB_W61_1;
	pin L30 = IOB_W61_0;
	pin L31 = IOB_W57_1;
	pin L32 = IOB_W57_0;
	pin L33 = IOB_W58_3;
	pin L34 = IOB_W60_2;
	pin M1 = IOB_E54_3;
	pin M2 = IOB_E58_2;
	pin M3 = IOB_E56_2;
	pin M4 = IOB_E56_3;
	pin M5 = GND;
	pin M6 = IOB_E59_0;
	pin M7 = IOB_E59_1;
	pin M8 = GND;
	pin M9 = IOB_E64_0;
	pin M10 = IOB_E64_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W64_1;
	pin M26 = IOB_W64_0;
	pin M27 = GND;
	pin M28 = IOB_W59_1;
	pin M29 = IOB_W59_0;
	pin M30 = GND;
	pin M31 = IOB_W56_3;
	pin M32 = IOB_W56_2;
	pin M33 = IOB_W58_2;
	pin M34 = IOB_W54_3;
	pin N1 = IOB_E54_2;
	pin N2 = IOB_E52_3;
	pin N3 = IOB_E53_0;
	pin N4 = IOB_E53_1;
	pin N5 = IOB_E55_0;
	pin N6 = IOB_E55_1;
	pin N7 = IOB_E58_0;
	pin N8 = IOB_E58_1;
	pin N9 = IOB_E60_0;
	pin N10 = IOB_E60_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W60_1;
	pin N26 = IOB_W60_0;
	pin N27 = IOB_W58_1;
	pin N28 = IOB_W58_0;
	pin N29 = IOB_W55_1;
	pin N30 = IOB_W55_0;
	pin N31 = IOB_W53_1;
	pin N32 = IOB_W53_0;
	pin N33 = IOB_W52_3;
	pin N34 = IOB_W54_2;
	pin P1 = IOB_E48_3;
	pin P2 = IOB_E52_2;
	pin P3 = IOB_E50_2;
	pin P4 = IOB_E50_3;
	pin P5 = IOB_E51_0;
	pin P6 = IOB_E51_1;
	pin P7 = IOB_E54_0;
	pin P8 = IOB_E54_1;
	pin P9 = IOB_E56_0;
	pin P10 = IOB_E56_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W56_1;
	pin P26 = IOB_W56_0;
	pin P27 = IOB_W54_1;
	pin P28 = IOB_W54_0;
	pin P29 = IOB_W51_1;
	pin P30 = IOB_W51_0;
	pin P31 = IOB_W50_3;
	pin P32 = IOB_W50_2;
	pin P33 = IOB_W52_2;
	pin P34 = IOB_W48_3;
	pin R1 = IOB_E48_2;
	pin R2 = IOB_E46_3;
	pin R3 = IOB_E47_0;
	pin R4 = IOB_E47_1;
	pin R5 = VCCO2;
	pin R6 = IOB_E49_0;
	pin R7 = IOB_E49_1;
	pin R8 = GND;
	pin R9 = IOB_E52_0;
	pin R10 = IOB_E52_1;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W52_1;
	pin R26 = IOB_W52_0;
	pin R27 = GND;
	pin R28 = IOB_W49_1;
	pin R29 = IOB_W49_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W47_1;
	pin R32 = IOB_W47_0;
	pin R33 = IOB_W46_3;
	pin R34 = IOB_W48_2;
	pin T1 = GND;
	pin T2 = IOB_E46_2;
	pin T3 = IOB_E44_2;
	pin T4 = IOB_E44_3;
	pin T5 = IOB_E45_0;
	pin T6 = IOB_E45_1;
	pin T7 = IOB_E46_0;
	pin T8 = IOB_E46_1;
	pin T9 = IOB_E48_0;
	pin T10 = IOB_E48_1;
	pin T11 = IOB_E50_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W50_1;
	pin T25 = IOB_W48_1;
	pin T26 = IOB_W48_0;
	pin T27 = IOB_W46_1;
	pin T28 = IOB_W46_0;
	pin T29 = IOB_W45_1;
	pin T30 = IOB_W45_0;
	pin T31 = IOB_W44_3;
	pin T32 = IOB_W44_2;
	pin T33 = IOB_W46_2;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E42_3;
	pin U3 = IOB_E41_0;
	pin U4 = IOB_E41_1;
	pin U5 = IOB_E43_0;
	pin U6 = IOB_E43_1;
	pin U7 = IOB_E42_0;
	pin U8 = IOB_E42_1;
	pin U9 = IOB_E44_0;
	pin U10 = IOB_E44_1;
	pin U11 = IOB_E50_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W50_0;
	pin U25 = IOB_W44_1;
	pin U26 = IOB_W44_0;
	pin U27 = IOB_W42_1;
	pin U28 = IOB_W42_0;
	pin U29 = IOB_W43_1;
	pin U30 = IOB_W43_0;
	pin U31 = IOB_W41_1;
	pin U32 = IOB_W41_0;
	pin U33 = IOB_W42_3;
	pin U34 = VCCAUX;
	pin V1 = VCCAUX;
	pin V2 = IOB_E42_2;
	pin V3 = IOB_E40_3;
	pin V4 = IOB_E40_2;
	pin V5 = IOB_E39_1;
	pin V6 = IOB_E39_0;
	pin V7 = IOB_E39_3;
	pin V8 = IOB_E39_2;
	pin V9 = IOB_E37_3;
	pin V10 = IOB_E37_2;
	pin V11 = IOB_E35_3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W35_3;
	pin V25 = IOB_W37_2;
	pin V26 = IOB_W37_3;
	pin V27 = IOB_W39_2;
	pin V28 = IOB_W39_3;
	pin V29 = IOB_W39_0;
	pin V30 = IOB_W39_1;
	pin V31 = IOB_W40_2;
	pin V32 = IOB_W40_3;
	pin V33 = IOB_W42_2;
	pin V34 = VCCAUX;
	pin W1 = GND;
	pin W2 = IOB_E38_3;
	pin W3 = IOB_E37_1;
	pin W4 = IOB_E37_0;
	pin W5 = IOB_E35_1;
	pin W6 = IOB_E35_0;
	pin W7 = IOB_E33_3;
	pin W8 = IOB_E33_2;
	pin W9 = IOB_E31_3;
	pin W10 = IOB_E31_2;
	pin W11 = IOB_E35_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W35_2;
	pin W25 = IOB_W31_2;
	pin W26 = IOB_W31_3;
	pin W27 = IOB_W33_2;
	pin W28 = IOB_W33_3;
	pin W29 = IOB_W35_0;
	pin W30 = IOB_W35_1;
	pin W31 = IOB_W37_0;
	pin W32 = IOB_W37_1;
	pin W33 = IOB_W38_3;
	pin W34 = GND;
	pin Y1 = IOB_E36_3;
	pin Y2 = IOB_E38_2;
	pin Y3 = IOB_E34_3;
	pin Y4 = IOB_E34_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E33_1;
	pin Y7 = IOB_E33_0;
	pin Y8 = GND;
	pin Y9 = IOB_E29_3;
	pin Y10 = IOB_E29_2;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W29_2;
	pin Y26 = IOB_W29_3;
	pin Y27 = GND;
	pin Y28 = IOB_W33_0;
	pin Y29 = IOB_W33_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W34_2;
	pin Y32 = IOB_W34_3;
	pin Y33 = IOB_W38_2;
	pin Y34 = IOB_W36_3;
	pin AA1 = IOB_E36_2;
	pin AA2 = IOB_E32_3;
	pin AA3 = IOB_E31_1;
	pin AA4 = IOB_E31_0;
	pin AA5 = IOB_E29_1;
	pin AA6 = IOB_E29_0;
	pin AA7 = IOB_E27_3;
	pin AA8 = IOB_E27_2;
	pin AA9 = IOB_E25_3;
	pin AA10 = IOB_E25_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W25_2;
	pin AA26 = IOB_W25_3;
	pin AA27 = IOB_W27_2;
	pin AA28 = IOB_W27_3;
	pin AA29 = IOB_W29_0;
	pin AA30 = IOB_W29_1;
	pin AA31 = IOB_W31_0;
	pin AA32 = IOB_W31_1;
	pin AA33 = IOB_W32_3;
	pin AA34 = IOB_W36_2;
	pin AB1 = IOB_E30_3;
	pin AB2 = IOB_E32_2;
	pin AB3 = IOB_E28_3;
	pin AB4 = IOB_E28_2;
	pin AB5 = IOB_E27_1;
	pin AB6 = IOB_E27_0;
	pin AB7 = IOB_E23_3;
	pin AB8 = IOB_E23_2;
	pin AB9 = IOB_E21_3;
	pin AB10 = IOB_E21_2;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W21_2;
	pin AB26 = IOB_W21_3;
	pin AB27 = IOB_W23_2;
	pin AB28 = IOB_W23_3;
	pin AB29 = IOB_W27_0;
	pin AB30 = IOB_W27_1;
	pin AB31 = IOB_W28_2;
	pin AB32 = IOB_W28_3;
	pin AB33 = IOB_W32_2;
	pin AB34 = IOB_W30_3;
	pin AC1 = IOB_E30_2;
	pin AC2 = IOB_E26_3;
	pin AC3 = IOB_E25_1;
	pin AC4 = IOB_E25_0;
	pin AC5 = GND;
	pin AC6 = IOB_E23_1;
	pin AC7 = IOB_E23_0;
	pin AC8 = GND;
	pin AC9 = IOB_E17_3;
	pin AC10 = IOB_E17_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W17_2;
	pin AC26 = IOB_W17_3;
	pin AC27 = GND;
	pin AC28 = IOB_W23_0;
	pin AC29 = IOB_W23_1;
	pin AC30 = GND;
	pin AC31 = IOB_W25_0;
	pin AC32 = IOB_W25_1;
	pin AC33 = IOB_W26_3;
	pin AC34 = IOB_W30_2;
	pin AD1 = IOB_E24_3;
	pin AD2 = IOB_E26_2;
	pin AD3 = IOB_E22_3;
	pin AD4 = IOB_E22_2;
	pin AD5 = IOB_E21_1;
	pin AD6 = IOB_E21_0;
	pin AD7 = IOB_E19_3;
	pin AD8 = IOB_E19_2;
	pin AD9 = IOB_E13_3;
	pin AD10 = IOB_E13_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S39_2;
	pin AD17 = IOB_S34_3;
	pin AD18 = IOB_S21_0;
	pin AD19 = IOB_S16_1;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W13_2;
	pin AD26 = IOB_W13_3;
	pin AD27 = IOB_W19_2;
	pin AD28 = IOB_W19_3;
	pin AD29 = IOB_W21_0;
	pin AD30 = IOB_W21_1;
	pin AD31 = IOB_W22_2;
	pin AD32 = IOB_W22_3;
	pin AD33 = IOB_W26_2;
	pin AD34 = IOB_W24_3;
	pin AE1 = IOB_E24_2;
	pin AE2 = IOB_E20_3;
	pin AE3 = GND;
	pin AE4 = IOB_E19_1;
	pin AE5 = IOB_E19_0;
	pin AE6 = VCCO3;
	pin AE7 = IOB_E15_3;
	pin AE8 = IOB_E15_2;
	pin AE9 = CCLK;
	pin AE10 = DONE;
	pin AE11 = IOB_S50_3;
	pin AE12 = NC;
	pin AE13 = IOB_S48_3;
	pin AE14 = IOB_S43_3;
	pin AE15 = IOB_S41_3;
	pin AE16 = IOB_S39_1;
	pin AE17 = IOB_S34_2;
	pin AE18 = IOB_S21_1;
	pin AE19 = IOB_S16_2;
	pin AE20 = IOB_S14_0;
	pin AE21 = IOB_S12_0;
	pin AE22 = IOB_S7_0;
	pin AE23 = NC;
	pin AE24 = IOB_S5_0;
	pin AE25 = M2;
	pin AE26 = M1;
	pin AE27 = IOB_W15_2;
	pin AE28 = IOB_W15_3;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W19_0;
	pin AE31 = IOB_W19_1;
	pin AE32 = GND;
	pin AE33 = IOB_W20_3;
	pin AE34 = IOB_W24_2;
	pin AF1 = GND;
	pin AF2 = IOB_E20_2;
	pin AF3 = IOB_E17_1;
	pin AF4 = IOB_E17_0;
	pin AF5 = IOB_E15_1;
	pin AF6 = IOB_E15_0;
	pin AF7 = IOB_E11_3;
	pin AF8 = IOB_E11_2;
	pin AF9 = PWRDWN_B;
	pin AF10 = IOB_S51_2;
	pin AF11 = IOB_S50_2;
	pin AF12 = NC;
	pin AF13 = IOB_S48_2;
	pin AF14 = IOB_S43_2;
	pin AF15 = IOB_S41_2;
	pin AF16 = IOB_S36_3;
	pin AF17 = IOB_S29_3;
	pin AF18 = IOB_S26_0;
	pin AF19 = IOB_S19_0;
	pin AF20 = IOB_S14_1;
	pin AF21 = IOB_S12_1;
	pin AF22 = IOB_S7_1;
	pin AF23 = NC;
	pin AF24 = IOB_S5_1;
	pin AF25 = IOB_S4_1;
	pin AF26 = M0;
	pin AF27 = IOB_W11_2;
	pin AF28 = IOB_W11_3;
	pin AF29 = IOB_W15_0;
	pin AF30 = IOB_W15_1;
	pin AF31 = IOB_W17_0;
	pin AF32 = IOB_W17_1;
	pin AF33 = IOB_W20_2;
	pin AF34 = GND;
	pin AG1 = IOB_E18_3;
	pin AG2 = IOB_E18_2;
	pin AG3 = IOB_E14_3;
	pin AG4 = IOB_E14_2;
	pin AG5 = IOB_E10_3;
	pin AG6 = IOB_E10_2;
	pin AG7 = IOB_E3_3;
	pin AG8 = GND;
	pin AG9 = IOB_S54_1;
	pin AG10 = IOB_S50_1;
	pin AG11 = NC;
	pin AG12 = GND;
	pin AG13 = IOB_S48_1;
	pin AG14 = IOB_S41_1;
	pin AG15 = GND;
	pin AG16 = IOB_S36_2;
	pin AG17 = IOB_S29_2;
	pin AG18 = IOB_S26_1;
	pin AG19 = IOB_S19_1;
	pin AG20 = GND;
	pin AG21 = IOB_S14_2;
	pin AG22 = IOB_S7_2;
	pin AG23 = GND;
	pin AG24 = NC;
	pin AG25 = IOB_S5_2;
	pin AG26 = IOB_S1_2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_3;
	pin AG29 = IOB_W10_2;
	pin AG30 = IOB_W10_3;
	pin AG31 = IOB_W14_2;
	pin AG32 = IOB_W14_3;
	pin AG33 = IOB_W18_2;
	pin AG34 = IOB_W18_3;
	pin AH1 = IOB_E16_3;
	pin AH2 = IOB_E16_2;
	pin AH3 = IOB_E13_1;
	pin AH4 = IOB_E13_0;
	pin AH5 = IOB_E3_1;
	pin AH6 = IOB_E3_0;
	pin AH7 = GND;
	pin AH8 = IOB_E3_2;
	pin AH9 = IOB_S54_0;
	pin AH10 = IOB_S50_0;
	pin AH11 = NC;
	pin AH12 = NC;
	pin AH13 = IOB_S48_0;
	pin AH14 = IOB_S41_0;
	pin AH15 = IOB_S36_1;
	pin AH16 = IOB_S34_1;
	pin AH17 = IOB_S28_3;
	pin AH18 = IOB_S27_0;
	pin AH19 = IOB_S21_2;
	pin AH20 = IOB_S19_2;
	pin AH21 = IOB_S14_3;
	pin AH22 = IOB_S7_3;
	pin AH23 = NC;
	pin AH24 = NC;
	pin AH25 = IOB_S5_3;
	pin AH26 = IOB_S1_3;
	pin AH27 = IOB_W3_2;
	pin AH28 = GND;
	pin AH29 = IOB_W3_0;
	pin AH30 = IOB_W3_1;
	pin AH31 = IOB_W13_0;
	pin AH32 = IOB_W13_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W16_3;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_E1_1;
	pin AJ5 = IOB_E1_0;
	pin AJ6 = GND;
	pin AJ7 = IOB_E1_3;
	pin AJ8 = IOB_E1_2;
	pin AJ9 = NC;
	pin AJ10 = VCCO4;
	pin AJ11 = IOB_S47_1;
	pin AJ12 = NC;
	pin AJ13 = IOB_S43_1;
	pin AJ14 = IOB_S39_0;
	pin AJ15 = IOB_S36_0;
	pin AJ16 = IOB_S34_0;
	pin AJ17 = IOB_S28_2;
	pin AJ18 = IOB_S27_1;
	pin AJ19 = IOB_S21_3;
	pin AJ20 = IOB_S19_3;
	pin AJ21 = IOB_S16_3;
	pin AJ22 = IOB_S12_2;
	pin AJ23 = NC;
	pin AJ24 = IOB_S8_2;
	pin AJ25 = VCCO5;
	pin AJ26 = NC;
	pin AJ27 = IOB_W1_2;
	pin AJ28 = IOB_W1_3;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_0;
	pin AJ31 = IOB_W1_1;
	pin AJ32 = VCCO6;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = IOB_E11_1;
	pin AK2 = IOB_E11_0;
	pin AK3 = IOB_E2_3;
	pin AK4 = IOB_E2_2;
	pin AK5 = GND;
	pin AK6 = IOB_S53_1;
	pin AK7 = IOB_S53_0;
	pin AK8 = IOB_S49_1;
	pin AK9 = NC;
	pin AK10 = NC;
	pin AK11 = IOB_S47_0;
	pin AK12 = GND;
	pin AK13 = IOB_S43_0;
	pin AK14 = IOB_S37_2;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S33_1;
	pin AK17 = IOB_S28_1;
	pin AK18 = IOB_S27_2;
	pin AK19 = IOB_S22_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S18_1;
	pin AK22 = IOB_S12_3;
	pin AK23 = GND;
	pin AK24 = IOB_S8_3;
	pin AK25 = NC;
	pin AK26 = NC;
	pin AK27 = IOB_S6_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = IOB_S2_2;
	pin AK30 = GND;
	pin AK31 = IOB_W2_2;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W11_0;
	pin AK34 = IOB_W11_1;
	pin AL1 = IOB_E4_3;
	pin AL2 = IOB_E4_2;
	pin AL3 = VCCAUX;
	pin AL4 = GND;
	pin AL5 = IOB_S54_3;
	pin AL6 = IOB_S54_2;
	pin AL7 = IOB_S51_1;
	pin AL8 = IOB_S49_0;
	pin AL9 = NC;
	pin AL10 = NC;
	pin AL11 = IOB_S42_1;
	pin AL12 = IOB_S40_0;
	pin AL13 = IOB_S40_1;
	pin AL14 = IOB_S35_1;
	pin AL15 = IOB_S35_0;
	pin AL16 = IOB_S33_0;
	pin AL17 = IOB_S28_0;
	pin AL18 = IOB_S27_3;
	pin AL19 = IOB_S22_3;
	pin AL20 = IOB_S20_3;
	pin AL21 = IOB_S20_2;
	pin AL22 = IOB_S15_2;
	pin AL23 = IOB_S15_3;
	pin AL24 = IOB_S13_2;
	pin AL25 = NC;
	pin AL26 = NC;
	pin AL27 = IOB_S6_3;
	pin AL28 = IOB_S4_2;
	pin AL29 = IOB_S1_1;
	pin AL30 = IOB_S1_0;
	pin AL31 = GND;
	pin AL32 = VCCAUX;
	pin AL33 = IOB_W4_2;
	pin AL34 = IOB_W4_3;
	pin AM1 = GND;
	pin AM2 = GND;
	pin AM3 = VCCAUX;
	pin AM4 = VCCAUX;
	pin AM5 = NC;
	pin AM6 = VCCO4;
	pin AM7 = IOB_S51_0;
	pin AM8 = GT16_GNDA;
	pin AM9 = NC;
	pin AM10 = GND;
	pin AM11 = IOB_S42_0;
	pin AM12 = NC;
	pin AM13 = IOB_S37_0;
	pin AM14 = IOB_S37_1;
	pin AM15 = GT18_GNDA;
	pin AM16 = GND;
	pin AM17 = VCCAUX;
	pin AM18 = VCCAUX;
	pin AM19 = GND;
	pin AM20 = GT19_GNDA;
	pin AM21 = IOB_S18_2;
	pin AM22 = IOB_S18_3;
	pin AM23 = NC;
	pin AM24 = IOB_S13_3;
	pin AM25 = GND;
	pin AM26 = NC;
	pin AM27 = GT21_GNDA;
	pin AM28 = IOB_S4_3;
	pin AM29 = VCCO5;
	pin AM30 = NC;
	pin AM31 = VCCAUX;
	pin AM32 = VCCAUX;
	pin AM33 = GND;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = NC;
	pin AN3 = NC;
	pin AN4 = NC;
	pin AN5 = NC;
	pin AN6 = GT16_AVCCAUXRX;
	pin AN7 = GT16_VTRX;
	pin AN8 = GT16_AVCCAUXTX;
	pin AN9 = GT16_VTTX;
	pin AN10 = NC;
	pin AN11 = NC;
	pin AN12 = NC;
	pin AN13 = NC;
	pin AN14 = GT18_AVCCAUXRX;
	pin AN15 = GT18_VTRX;
	pin AN16 = GT18_AVCCAUXTX;
	pin AN17 = GT18_VTTX;
	pin AN18 = GT19_AVCCAUXRX;
	pin AN19 = GT19_VTRX;
	pin AN20 = GT19_AVCCAUXTX;
	pin AN21 = GT19_VTTX;
	pin AN22 = NC;
	pin AN23 = NC;
	pin AN24 = NC;
	pin AN25 = NC;
	pin AN26 = GT21_AVCCAUXRX;
	pin AN27 = GT21_VTRX;
	pin AN28 = GT21_AVCCAUXTX;
	pin AN29 = GT21_VTTX;
	pin AN30 = NC;
	pin AN31 = NC;
	pin AN32 = NC;
	pin AN33 = NC;
	pin AN34 = GND;
	pin AP2 = NC;
	pin AP3 = NC;
	pin AP4 = NC;
	pin AP5 = NC;
	pin AP6 = GT16_RXN;
	pin AP7 = GT16_RXP;
	pin AP8 = GT16_TXP;
	pin AP9 = GT16_TXN;
	pin AP10 = NC;
	pin AP11 = NC;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = GT18_RXN;
	pin AP15 = GT18_RXP;
	pin AP16 = GT18_TXP;
	pin AP17 = GT18_TXN;
	pin AP18 = GT19_RXN;
	pin AP19 = GT19_RXP;
	pin AP20 = GT19_TXP;
	pin AP21 = GT19_TXN;
	pin AP22 = NC;
	pin AP23 = NC;
	pin AP24 = NC;
	pin AP25 = NC;
	pin AP26 = GT21_RXN;
	pin AP27 = GT21_RXP;
	pin AP28 = GT21_TXP;
	pin AP29 = GT21_TXN;
	pin AP30 = NC;
	pin AP31 = NC;
	pin AP32 = NC;
	pin AP33 = NC;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W78_3;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E78_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp30-ff896
bond BOND47 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E80_3;
	pin A4 = GT9_RXN;
	pin A5 = GT9_RXP;
	pin A6 = GT9_TXP;
	pin A7 = GT9_TXN;
	pin A8 = IOB_N43_3;
	pin A9 = GND;
	pin A10 = IOB_N37_1;
	pin A11 = GT7_RXN;
	pin A12 = GT7_RXP;
	pin A13 = GT7_TXP;
	pin A14 = GT7_TXN;
	pin A15 = VCCAUX;
	pin A16 = VCCAUX;
	pin A17 = GT6_RXN;
	pin A18 = GT6_RXP;
	pin A19 = GT6_TXP;
	pin A20 = GT6_TXN;
	pin A21 = IOB_N18_2;
	pin A22 = GND;
	pin A23 = IOB_N12_0;
	pin A24 = GT4_RXN;
	pin A25 = GT4_RXP;
	pin A26 = GT4_TXP;
	pin A27 = GT4_TXN;
	pin A28 = IOB_W80_3;
	pin A29 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E80_2;
	pin B4 = GT9_AVCCAUXRX;
	pin B5 = GT9_VTRX;
	pin B6 = GT9_AVCCAUXTX;
	pin B7 = GT9_VTTX;
	pin B8 = IOB_N43_2;
	pin B9 = IOB_N41_3;
	pin B10 = IOB_N39_3;
	pin B11 = GT7_AVCCAUXRX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXTX;
	pin B14 = GT7_VTTX;
	pin B15 = IOB_N28_1;
	pin B16 = IOB_N27_2;
	pin B17 = GT6_AVCCAUXRX;
	pin B18 = GT6_VTRX;
	pin B19 = GT6_AVCCAUXTX;
	pin B20 = GT6_VTTX;
	pin B21 = IOB_N16_0;
	pin B22 = IOB_N14_0;
	pin B23 = IOB_N12_1;
	pin B24 = GT4_AVCCAUXRX;
	pin B25 = GT4_VTRX;
	pin B26 = GT4_AVCCAUXTX;
	pin B27 = GT4_VTTX;
	pin B28 = IOB_W80_2;
	pin B29 = GND;
	pin B30 = VCCAUX;
	pin C1 = IOB_E78_2;
	pin C2 = IOB_E78_3;
	pin C3 = GND;
	pin C4 = IOB_E77_1;
	pin C5 = IOB_E79_1;
	pin C6 = GT9_GNDA;
	pin C7 = IOB_N50_3;
	pin C8 = IOB_N48_3;
	pin C9 = IOB_N41_2;
	pin C10 = IOB_N36_2;
	pin C11 = IOB_N36_3;
	pin C12 = GT7_GNDA;
	pin C13 = IOB_N34_3;
	pin C14 = GND;
	pin C15 = IOB_N28_0;
	pin C16 = IOB_N27_3;
	pin C17 = GND;
	pin C18 = IOB_N21_0;
	pin C19 = GT6_GNDA;
	pin C20 = IOB_N19_0;
	pin C21 = IOB_N19_1;
	pin C22 = IOB_N14_1;
	pin C23 = IOB_N7_0;
	pin C24 = IOB_N5_0;
	pin C25 = GT4_GNDA;
	pin C26 = IOB_W79_1;
	pin C27 = IOB_W77_1;
	pin C28 = GND;
	pin C29 = IOB_W78_3;
	pin C30 = IOB_W78_2;
	pin D1 = IOB_E64_2;
	pin D2 = IOB_E64_3;
	pin D3 = IOB_E77_0;
	pin D4 = GND;
	pin D5 = IOB_E79_0;
	pin D6 = NC;
	pin D7 = IOB_N50_2;
	pin D8 = IOB_N48_2;
	pin D9 = GND;
	pin D10 = IOB_N48_1;
	pin D11 = IOB_N43_1;
	pin D12 = GND;
	pin D13 = IOB_N34_2;
	pin D14 = IOB_N34_1;
	pin D15 = IOB_N29_1;
	pin D16 = IOB_N26_2;
	pin D17 = IOB_N21_2;
	pin D18 = IOB_N21_1;
	pin D19 = GND;
	pin D20 = IOB_N12_2;
	pin D21 = IOB_N7_2;
	pin D22 = GND;
	pin D23 = IOB_N7_1;
	pin D24 = IOB_N5_1;
	pin D25 = DXN;
	pin D26 = IOB_W79_0;
	pin D27 = GND;
	pin D28 = IOB_W77_0;
	pin D29 = IOB_W64_3;
	pin D30 = IOB_W64_2;
	pin E1 = IOB_E62_2;
	pin E2 = IOB_E62_3;
	pin E3 = IOB_E63_0;
	pin E4 = IOB_E63_1;
	pin E5 = GND;
	pin E6 = IOB_N54_0;
	pin E7 = IOB_N54_1;
	pin E8 = IOB_N53_2;
	pin E9 = IOB_N53_3;
	pin E10 = IOB_N48_0;
	pin E11 = IOB_N43_0;
	pin E12 = IOB_N41_0;
	pin E13 = IOB_N41_1;
	pin E14 = IOB_N34_0;
	pin E15 = IOB_N29_0;
	pin E16 = IOB_N26_3;
	pin E17 = IOB_N21_3;
	pin E18 = IOB_N14_2;
	pin E19 = IOB_N14_3;
	pin E20 = IOB_N12_3;
	pin E21 = IOB_N7_3;
	pin E22 = IOB_N2_0;
	pin E23 = IOB_N2_1;
	pin E24 = IOB_N1_2;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = IOB_W63_1;
	pin E28 = IOB_W63_0;
	pin E29 = IOB_W62_3;
	pin E30 = IOB_W62_2;
	pin F1 = IOB_E60_2;
	pin F2 = IOB_E60_3;
	pin F3 = IOB_E61_0;
	pin F4 = IOB_E61_1;
	pin F5 = TDO;
	pin F6 = GND;
	pin F7 = IOB_N54_2;
	pin F8 = IOB_N54_3;
	pin F9 = IOB_N50_0;
	pin F10 = IOB_N50_1;
	pin F11 = IOB_N40_2;
	pin F12 = IOB_N40_3;
	pin F13 = GND;
	pin F14 = IOB_N39_2;
	pin F15 = IOB_N28_3;
	pin F16 = IOB_N27_0;
	pin F17 = IOB_N16_1;
	pin F18 = GND;
	pin F19 = IOB_N15_0;
	pin F20 = IOB_N15_1;
	pin F21 = IOB_N5_2;
	pin F22 = IOB_N5_3;
	pin F23 = IOB_N1_0;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = TDI;
	pin F27 = IOB_W61_1;
	pin F28 = IOB_W61_0;
	pin F29 = IOB_W60_3;
	pin F30 = IOB_W60_2;
	pin G1 = IOB_E58_2;
	pin G2 = IOB_E58_3;
	pin G3 = IOB_E59_0;
	pin G4 = IOB_E59_1;
	pin G5 = IOB_E80_0;
	pin G6 = IOB_E80_1;
	pin G7 = TCK;
	pin G8 = IOB_N51_1;
	pin G9 = IOB_N51_3;
	pin G10 = IOB_N49_3;
	pin G11 = IOB_N47_3;
	pin G12 = IOB_N42_3;
	pin G13 = IOB_N37_3;
	pin G14 = IOB_N39_1;
	pin G15 = IOB_N28_2;
	pin G16 = IOB_N27_1;
	pin G17 = IOB_N16_2;
	pin G18 = IOB_N18_0;
	pin G19 = IOB_N13_0;
	pin G20 = IOB_N8_0;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N4_0;
	pin G23 = IOB_N4_2;
	pin G24 = PROG_B;
	pin G25 = IOB_W80_1;
	pin G26 = IOB_W80_0;
	pin G27 = IOB_W59_1;
	pin G28 = IOB_W59_0;
	pin G29 = IOB_W58_3;
	pin G30 = IOB_W58_2;
	pin H1 = GND;
	pin H2 = IOB_E56_3;
	pin H3 = IOB_E57_0;
	pin H4 = IOB_E57_1;
	pin H5 = IOB_E64_0;
	pin H6 = IOB_E64_1;
	pin H7 = VCCBATT;
	pin H8 = TMS;
	pin H9 = IOB_N51_2;
	pin H10 = IOB_N49_2;
	pin H11 = IOB_N47_2;
	pin H12 = IOB_N42_2;
	pin H13 = IOB_N37_2;
	pin H14 = IOB_N35_3;
	pin H15 = IOB_N33_3;
	pin H16 = IOB_N22_0;
	pin H17 = IOB_N20_0;
	pin H18 = IOB_N18_1;
	pin H19 = IOB_N13_1;
	pin H20 = IOB_N8_1;
	pin H21 = IOB_N6_1;
	pin H22 = IOB_N4_1;
	pin H23 = HSWAP_EN;
	pin H24 = DXP;
	pin H25 = IOB_W64_1;
	pin H26 = IOB_W64_0;
	pin H27 = IOB_W57_1;
	pin H28 = IOB_W57_0;
	pin H29 = IOB_W56_3;
	pin H30 = GND;
	pin J1 = IOB_E54_3;
	pin J2 = IOB_E56_2;
	pin J3 = IOB_E53_0;
	pin J4 = IOB_E53_1;
	pin J5 = IOB_E60_0;
	pin J6 = IOB_E60_1;
	pin J7 = IOB_E78_0;
	pin J8 = IOB_E78_1;
	pin J9 = VCCO2;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = IOB_N35_2;
	pin J15 = IOB_N33_2;
	pin J16 = IOB_N22_1;
	pin J17 = IOB_N20_1;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCO7;
	pin J23 = IOB_W78_1;
	pin J24 = IOB_W78_0;
	pin J25 = IOB_W60_1;
	pin J26 = IOB_W60_0;
	pin J27 = IOB_W53_1;
	pin J28 = IOB_W53_0;
	pin J29 = IOB_W56_2;
	pin J30 = IOB_W54_3;
	pin K1 = IOB_E54_2;
	pin K2 = IOB_E52_3;
	pin K3 = IOB_E51_0;
	pin K4 = IOB_E51_1;
	pin K5 = IOB_E55_0;
	pin K6 = IOB_E55_1;
	pin K7 = IOB_E62_0;
	pin K8 = IOB_E62_1;
	pin K9 = VCCO2;
	pin K10 = VCCO1;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCO0;
	pin K22 = VCCO7;
	pin K23 = IOB_W62_1;
	pin K24 = IOB_W62_0;
	pin K25 = IOB_W55_1;
	pin K26 = IOB_W55_0;
	pin K27 = IOB_W51_1;
	pin K28 = IOB_W51_0;
	pin K29 = IOB_W52_3;
	pin K30 = IOB_W54_2;
	pin L1 = IOB_E50_3;
	pin L2 = IOB_E52_2;
	pin L3 = GND;
	pin L4 = IOB_E49_0;
	pin L5 = IOB_E49_1;
	pin L6 = GND;
	pin L7 = IOB_E58_0;
	pin L8 = IOB_E58_1;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = GND;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W58_1;
	pin L24 = IOB_W58_0;
	pin L25 = GND;
	pin L26 = IOB_W49_1;
	pin L27 = IOB_W49_0;
	pin L28 = GND;
	pin L29 = IOB_W52_2;
	pin L30 = IOB_W50_3;
	pin M1 = IOB_E50_2;
	pin M2 = IOB_E48_3;
	pin M3 = IOB_E47_0;
	pin M4 = IOB_E47_1;
	pin M5 = IOB_E54_0;
	pin M6 = IOB_E54_1;
	pin M7 = IOB_E56_0;
	pin M8 = IOB_E56_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W56_1;
	pin M24 = IOB_W56_0;
	pin M25 = IOB_W54_1;
	pin M26 = IOB_W54_0;
	pin M27 = IOB_W47_1;
	pin M28 = IOB_W47_0;
	pin M29 = IOB_W48_3;
	pin M30 = IOB_W50_2;
	pin N1 = IOB_E46_3;
	pin N2 = IOB_E48_2;
	pin N3 = IOB_E45_0;
	pin N4 = IOB_E45_1;
	pin N5 = IOB_E50_0;
	pin N6 = IOB_E50_1;
	pin N7 = IOB_E52_0;
	pin N8 = IOB_E52_1;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W52_1;
	pin N24 = IOB_W52_0;
	pin N25 = IOB_W50_1;
	pin N26 = IOB_W50_0;
	pin N27 = IOB_W45_1;
	pin N28 = IOB_W45_0;
	pin N29 = IOB_W48_2;
	pin N30 = IOB_W46_3;
	pin P1 = IOB_E46_2;
	pin P2 = IOB_E44_2;
	pin P3 = IOB_E44_3;
	pin P4 = IOB_E43_0;
	pin P5 = IOB_E43_1;
	pin P6 = GND;
	pin P7 = IOB_E46_0;
	pin P8 = IOB_E46_1;
	pin P9 = IOB_E48_1;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = IOB_W48_1;
	pin P23 = IOB_W46_1;
	pin P24 = IOB_W46_0;
	pin P25 = GND;
	pin P26 = IOB_W43_1;
	pin P27 = IOB_W43_0;
	pin P28 = IOB_W44_3;
	pin P29 = IOB_W44_2;
	pin P30 = IOB_W46_2;
	pin R1 = VCCAUX;
	pin R2 = IOB_E42_3;
	pin R3 = IOB_E41_0;
	pin R4 = IOB_E41_1;
	pin R5 = IOB_E42_0;
	pin R6 = IOB_E42_1;
	pin R7 = IOB_E44_0;
	pin R8 = IOB_E44_1;
	pin R9 = IOB_E48_0;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = IOB_W48_0;
	pin R23 = IOB_W44_1;
	pin R24 = IOB_W44_0;
	pin R25 = IOB_W42_1;
	pin R26 = IOB_W42_0;
	pin R27 = IOB_W41_1;
	pin R28 = IOB_W41_0;
	pin R29 = IOB_W42_3;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E42_2;
	pin T3 = IOB_E39_1;
	pin T4 = IOB_E39_0;
	pin T5 = IOB_E39_3;
	pin T6 = IOB_E39_2;
	pin T7 = IOB_E37_3;
	pin T8 = IOB_E37_2;
	pin T9 = IOB_E35_3;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = IOB_W35_3;
	pin T23 = IOB_W37_2;
	pin T24 = IOB_W37_3;
	pin T25 = IOB_W39_2;
	pin T26 = IOB_W39_3;
	pin T27 = IOB_W39_0;
	pin T28 = IOB_W39_1;
	pin T29 = IOB_W42_2;
	pin T30 = VCCAUX;
	pin U1 = IOB_E40_3;
	pin U2 = IOB_E38_3;
	pin U3 = IOB_E38_2;
	pin U4 = IOB_E37_1;
	pin U5 = IOB_E37_0;
	pin U6 = GND;
	pin U7 = IOB_E33_3;
	pin U8 = IOB_E33_2;
	pin U9 = IOB_E35_2;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = IOB_W35_2;
	pin U23 = IOB_W33_2;
	pin U24 = IOB_W33_3;
	pin U25 = GND;
	pin U26 = IOB_W37_0;
	pin U27 = IOB_W37_1;
	pin U28 = IOB_W38_2;
	pin U29 = IOB_W38_3;
	pin U30 = IOB_W40_3;
	pin V1 = IOB_E40_2;
	pin V2 = IOB_E36_3;
	pin V3 = IOB_E35_1;
	pin V4 = IOB_E35_0;
	pin V5 = IOB_E33_1;
	pin V6 = IOB_E33_0;
	pin V7 = IOB_E31_3;
	pin V8 = IOB_E31_2;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W31_2;
	pin V24 = IOB_W31_3;
	pin V25 = IOB_W33_0;
	pin V26 = IOB_W33_1;
	pin V27 = IOB_W35_0;
	pin V28 = IOB_W35_1;
	pin V29 = IOB_W36_3;
	pin V30 = IOB_W40_2;
	pin W1 = IOB_E34_3;
	pin W2 = IOB_E36_2;
	pin W3 = IOB_E31_1;
	pin W4 = IOB_E31_0;
	pin W5 = IOB_E29_3;
	pin W6 = IOB_E29_2;
	pin W7 = IOB_E27_3;
	pin W8 = IOB_E27_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W27_2;
	pin W24 = IOB_W27_3;
	pin W25 = IOB_W29_2;
	pin W26 = IOB_W29_3;
	pin W27 = IOB_W31_0;
	pin W28 = IOB_W31_1;
	pin W29 = IOB_W36_2;
	pin W30 = IOB_W34_3;
	pin Y1 = IOB_E34_2;
	pin Y2 = IOB_E32_3;
	pin Y3 = GND;
	pin Y4 = IOB_E29_1;
	pin Y5 = IOB_E29_0;
	pin Y6 = GND;
	pin Y7 = IOB_E23_3;
	pin Y8 = IOB_E23_2;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W23_2;
	pin Y24 = IOB_W23_3;
	pin Y25 = GND;
	pin Y26 = IOB_W29_0;
	pin Y27 = IOB_W29_1;
	pin Y28 = GND;
	pin Y29 = IOB_W32_3;
	pin Y30 = IOB_W34_2;
	pin AA1 = IOB_E30_3;
	pin AA2 = IOB_E32_2;
	pin AA3 = IOB_E28_3;
	pin AA4 = IOB_E28_2;
	pin AA5 = IOB_E25_3;
	pin AA6 = IOB_E25_2;
	pin AA7 = IOB_E21_3;
	pin AA8 = IOB_E21_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCO4;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCO5;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W21_2;
	pin AA24 = IOB_W21_3;
	pin AA25 = IOB_W25_2;
	pin AA26 = IOB_W25_3;
	pin AA27 = IOB_W28_2;
	pin AA28 = IOB_W28_3;
	pin AA29 = IOB_W32_2;
	pin AA30 = IOB_W30_3;
	pin AB1 = IOB_E30_2;
	pin AB2 = IOB_E26_3;
	pin AB3 = IOB_E27_1;
	pin AB4 = IOB_E27_0;
	pin AB5 = IOB_E23_1;
	pin AB6 = IOB_E23_0;
	pin AB7 = IOB_E17_3;
	pin AB8 = IOB_E17_2;
	pin AB9 = VCCO3;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = IOB_S39_2;
	pin AB15 = IOB_S34_3;
	pin AB16 = IOB_S21_0;
	pin AB17 = IOB_S16_1;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCO6;
	pin AB23 = IOB_W17_2;
	pin AB24 = IOB_W17_3;
	pin AB25 = IOB_W23_0;
	pin AB26 = IOB_W23_1;
	pin AB27 = IOB_W27_0;
	pin AB28 = IOB_W27_1;
	pin AB29 = IOB_W26_3;
	pin AB30 = IOB_W30_2;
	pin AC1 = GND;
	pin AC2 = IOB_E26_2;
	pin AC3 = IOB_E25_1;
	pin AC4 = IOB_E25_0;
	pin AC5 = IOB_E19_3;
	pin AC6 = IOB_E19_2;
	pin AC7 = CCLK;
	pin AC8 = DONE;
	pin AC9 = IOB_S54_1;
	pin AC10 = IOB_S50_3;
	pin AC11 = IOB_S48_3;
	pin AC12 = IOB_S43_3;
	pin AC13 = IOB_S41_3;
	pin AC14 = IOB_S39_1;
	pin AC15 = IOB_S34_2;
	pin AC16 = IOB_S21_1;
	pin AC17 = IOB_S16_2;
	pin AC18 = IOB_S14_0;
	pin AC19 = IOB_S12_0;
	pin AC20 = IOB_S7_0;
	pin AC21 = IOB_S5_0;
	pin AC22 = IOB_S1_2;
	pin AC23 = M2;
	pin AC24 = M1;
	pin AC25 = IOB_W19_2;
	pin AC26 = IOB_W19_3;
	pin AC27 = IOB_W25_0;
	pin AC28 = IOB_W25_1;
	pin AC29 = IOB_W26_2;
	pin AC30 = GND;
	pin AD1 = IOB_E24_3;
	pin AD2 = IOB_E24_2;
	pin AD3 = IOB_E21_1;
	pin AD4 = IOB_E21_0;
	pin AD5 = IOB_E3_3;
	pin AD6 = IOB_E3_2;
	pin AD7 = PWRDWN_B;
	pin AD8 = IOB_S51_2;
	pin AD9 = IOB_S54_0;
	pin AD10 = IOB_S50_2;
	pin AD11 = IOB_S48_2;
	pin AD12 = IOB_S43_2;
	pin AD13 = IOB_S41_2;
	pin AD14 = IOB_S34_1;
	pin AD15 = IOB_S29_3;
	pin AD16 = IOB_S26_0;
	pin AD17 = IOB_S21_2;
	pin AD18 = IOB_S14_1;
	pin AD19 = IOB_S12_1;
	pin AD20 = IOB_S7_1;
	pin AD21 = IOB_S5_1;
	pin AD22 = IOB_S1_3;
	pin AD23 = IOB_S4_1;
	pin AD24 = M0;
	pin AD25 = IOB_W3_2;
	pin AD26 = IOB_W3_3;
	pin AD27 = IOB_W21_0;
	pin AD28 = IOB_W21_1;
	pin AD29 = IOB_W24_2;
	pin AD30 = IOB_W24_3;
	pin AE1 = IOB_E22_3;
	pin AE2 = IOB_E22_2;
	pin AE3 = IOB_E18_3;
	pin AE4 = IOB_E18_2;
	pin AE5 = IOB_E17_1;
	pin AE6 = GND;
	pin AE7 = IOB_S50_1;
	pin AE8 = IOB_S50_0;
	pin AE9 = IOB_S43_1;
	pin AE10 = IOB_S43_0;
	pin AE11 = IOB_S41_1;
	pin AE12 = IOB_S41_0;
	pin AE13 = GND;
	pin AE14 = IOB_S34_0;
	pin AE15 = IOB_S29_2;
	pin AE16 = IOB_S26_1;
	pin AE17 = IOB_S21_3;
	pin AE18 = GND;
	pin AE19 = IOB_S14_3;
	pin AE20 = IOB_S14_2;
	pin AE21 = IOB_S12_3;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S5_3;
	pin AE24 = IOB_S5_2;
	pin AE25 = GND;
	pin AE26 = IOB_W17_1;
	pin AE27 = IOB_W18_2;
	pin AE28 = IOB_W18_3;
	pin AE29 = IOB_W22_2;
	pin AE30 = IOB_W22_3;
	pin AF1 = IOB_E20_3;
	pin AF2 = IOB_E20_2;
	pin AF3 = IOB_E19_1;
	pin AF4 = IOB_E19_0;
	pin AF5 = GND;
	pin AF6 = IOB_E17_0;
	pin AF7 = IOB_S54_2;
	pin AF8 = IOB_S48_1;
	pin AF9 = IOB_S48_0;
	pin AF10 = IOB_S47_1;
	pin AF11 = IOB_S39_0;
	pin AF12 = IOB_S36_1;
	pin AF13 = IOB_S36_0;
	pin AF14 = IOB_S33_1;
	pin AF15 = IOB_S28_3;
	pin AF16 = IOB_S27_0;
	pin AF17 = IOB_S22_2;
	pin AF18 = IOB_S19_3;
	pin AF19 = IOB_S19_2;
	pin AF20 = IOB_S16_3;
	pin AF21 = IOB_S8_2;
	pin AF22 = IOB_S7_3;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_1;
	pin AF25 = IOB_W17_0;
	pin AF26 = GND;
	pin AF27 = IOB_W19_0;
	pin AF28 = IOB_W19_1;
	pin AF29 = IOB_W20_2;
	pin AF30 = IOB_W20_3;
	pin AG1 = IOB_E4_3;
	pin AG2 = IOB_E4_2;
	pin AG3 = IOB_E3_1;
	pin AG4 = GND;
	pin AG5 = IOB_E1_3;
	pin AG6 = IOB_S54_3;
	pin AG7 = IOB_S53_1;
	pin AG8 = IOB_S51_1;
	pin AG9 = GND;
	pin AG10 = IOB_S47_0;
	pin AG11 = IOB_S37_2;
	pin AG12 = GND;
	pin AG13 = IOB_S35_1;
	pin AG14 = IOB_S33_0;
	pin AG15 = IOB_S28_2;
	pin AG16 = IOB_S27_1;
	pin AG17 = IOB_S22_3;
	pin AG18 = IOB_S20_2;
	pin AG19 = GND;
	pin AG20 = IOB_S18_1;
	pin AG21 = IOB_S8_3;
	pin AG22 = GND;
	pin AG23 = IOB_S4_2;
	pin AG24 = IOB_S2_2;
	pin AG25 = IOB_S1_0;
	pin AG26 = IOB_W1_3;
	pin AG27 = GND;
	pin AG28 = IOB_W3_1;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W4_3;
	pin AH1 = IOB_E2_3;
	pin AH2 = IOB_E2_2;
	pin AH3 = GND;
	pin AH4 = IOB_E3_0;
	pin AH5 = IOB_E1_2;
	pin AH6 = GT16_GNDA;
	pin AH7 = IOB_S53_0;
	pin AH8 = IOB_S51_0;
	pin AH9 = IOB_S42_1;
	pin AH10 = IOB_S40_1;
	pin AH11 = IOB_S40_0;
	pin AH12 = GT18_GNDA;
	pin AH13 = IOB_S35_0;
	pin AH14 = GND;
	pin AH15 = IOB_S28_1;
	pin AH16 = IOB_S27_2;
	pin AH17 = GND;
	pin AH18 = IOB_S20_3;
	pin AH19 = GT19_GNDA;
	pin AH20 = IOB_S15_3;
	pin AH21 = IOB_S15_2;
	pin AH22 = IOB_S13_2;
	pin AH23 = IOB_S4_3;
	pin AH24 = IOB_S2_3;
	pin AH25 = GT21_GNDA;
	pin AH26 = IOB_W1_2;
	pin AH27 = IOB_W3_0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AJ1 = VCCAUX;
	pin AJ2 = GND;
	pin AJ3 = IOB_E1_1;
	pin AJ4 = GT16_AVCCAUXRX;
	pin AJ5 = GT16_VTRX;
	pin AJ6 = GT16_AVCCAUXTX;
	pin AJ7 = GT16_VTTX;
	pin AJ8 = IOB_S49_1;
	pin AJ9 = IOB_S42_0;
	pin AJ10 = IOB_S37_1;
	pin AJ11 = GT18_AVCCAUXRX;
	pin AJ12 = GT18_VTRX;
	pin AJ13 = GT18_AVCCAUXTX;
	pin AJ14 = GT18_VTTX;
	pin AJ15 = IOB_S28_0;
	pin AJ16 = IOB_S27_3;
	pin AJ17 = GT19_AVCCAUXRX;
	pin AJ18 = GT19_VTRX;
	pin AJ19 = GT19_AVCCAUXTX;
	pin AJ20 = GT19_VTTX;
	pin AJ21 = IOB_S18_2;
	pin AJ22 = IOB_S13_3;
	pin AJ23 = IOB_S6_2;
	pin AJ24 = GT21_AVCCAUXRX;
	pin AJ25 = GT21_VTRX;
	pin AJ26 = GT21_AVCCAUXTX;
	pin AJ27 = GT21_VTTX;
	pin AJ28 = IOB_W1_1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AK2 = VCCAUX;
	pin AK3 = IOB_E1_0;
	pin AK4 = GT16_RXN;
	pin AK5 = GT16_RXP;
	pin AK6 = GT16_TXP;
	pin AK7 = GT16_TXN;
	pin AK8 = IOB_S49_0;
	pin AK9 = GND;
	pin AK10 = IOB_S37_0;
	pin AK11 = GT18_RXN;
	pin AK12 = GT18_RXP;
	pin AK13 = GT18_TXP;
	pin AK14 = GT18_TXN;
	pin AK15 = VCCAUX;
	pin AK16 = VCCAUX;
	pin AK17 = GT19_RXN;
	pin AK18 = GT19_RXP;
	pin AK19 = GT19_TXP;
	pin AK20 = GT19_TXN;
	pin AK21 = IOB_S18_3;
	pin AK22 = GND;
	pin AK23 = IOB_S6_3;
	pin AK24 = GT21_RXN;
	pin AK25 = GT21_RXP;
	pin AK26 = GT21_TXP;
	pin AK27 = GT21_TXN;
	pin AK28 = IOB_W1_0;
	pin AK29 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W78_3;
	vref IOB_E2_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E78_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp30-fg676
bond BOND48 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = DXP;
	pin A4 = GT4_TXN;
	pin A5 = GT4_TXP;
	pin A6 = GT4_RXP;
	pin A7 = GT4_RXN;
	pin A8 = IOB_N7_2;
	pin A9 = GT6_TXN;
	pin A10 = GT6_TXP;
	pin A11 = GT6_RXP;
	pin A12 = GT6_RXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT7_TXN;
	pin A16 = GT7_TXP;
	pin A17 = GT7_RXP;
	pin A18 = GT7_RXN;
	pin A19 = IOB_N48_1;
	pin A20 = GT9_TXN;
	pin A21 = GT9_TXP;
	pin A22 = GT9_RXP;
	pin A23 = GT9_RXN;
	pin A24 = VCCBATT;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = GT4_VTTX;
	pin B5 = GT4_AVCCAUXTX;
	pin B6 = GT4_VTRX;
	pin B7 = GT4_AVCCAUXRX;
	pin B8 = IOB_N7_3;
	pin B9 = GT6_VTTX;
	pin B10 = GT6_AVCCAUXTX;
	pin B11 = GT6_VTRX;
	pin B12 = GT6_AVCCAUXRX;
	pin B13 = IOB_N27_0;
	pin B14 = IOB_N28_3;
	pin B15 = GT7_VTTX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = IOB_N48_0;
	pin B20 = GT9_VTTX;
	pin B21 = GT9_AVCCAUXTX;
	pin B22 = GT9_VTRX;
	pin B23 = GT9_AVCCAUXRX;
	pin B24 = TMS;
	pin B25 = GND;
	pin B26 = TCK;
	pin C1 = IOB_W80_2;
	pin C2 = IOB_W80_3;
	pin C3 = GND;
	pin C4 = DXN;
	pin C5 = VCCO0;
	pin C6 = GT4_GNDA;
	pin C7 = IOB_N4_0;
	pin C8 = VCCO0;
	pin C9 = IOB_N13_0;
	pin C10 = IOB_N16_1;
	pin C11 = GT6_GNDA;
	pin C12 = IOB_N21_2;
	pin C13 = IOB_N27_1;
	pin C14 = IOB_N28_2;
	pin C15 = IOB_N34_1;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N39_2;
	pin C18 = IOB_N42_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N51_3;
	pin C21 = GT9_GNDA;
	pin C22 = VCCO1;
	pin C23 = NC;
	pin C24 = GND;
	pin C25 = IOB_E80_3;
	pin C26 = IOB_E80_2;
	pin D1 = IOB_W80_0;
	pin D2 = IOB_W80_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N1_0;
	pin D7 = IOB_N4_1;
	pin D8 = GND;
	pin D9 = IOB_N13_1;
	pin D10 = IOB_N16_2;
	pin D11 = VCCO0;
	pin D12 = IOB_N21_3;
	pin D13 = IOB_N27_2;
	pin D14 = IOB_N28_1;
	pin D15 = IOB_N34_0;
	pin D16 = VCCO1;
	pin D17 = IOB_N39_1;
	pin D18 = IOB_N42_2;
	pin D19 = GND;
	pin D20 = IOB_N51_2;
	pin D21 = IOB_N54_3;
	pin D22 = IOB_N54_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E80_1;
	pin D26 = IOB_E80_0;
	pin E1 = IOB_W78_2;
	pin E2 = IOB_W78_3;
	pin E3 = VCCO7;
	pin E4 = IOB_W79_1;
	pin E5 = IOB_N1_3;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N6_0;
	pin E9 = IOB_N12_2;
	pin E10 = IOB_N15_1;
	pin E11 = IOB_N15_0;
	pin E12 = IOB_N20_1;
	pin E13 = IOB_N27_3;
	pin E14 = IOB_N28_0;
	pin E15 = IOB_N35_2;
	pin E16 = IOB_N40_3;
	pin E17 = IOB_N40_2;
	pin E18 = IOB_N43_1;
	pin E19 = IOB_N49_3;
	pin E20 = IOB_N51_1;
	pin E21 = IOB_N54_2;
	pin E22 = IOB_N54_0;
	pin E23 = IOB_E79_1;
	pin E24 = VCCO2;
	pin E25 = IOB_E78_3;
	pin E26 = IOB_E78_2;
	pin F1 = IOB_W64_2;
	pin F2 = IOB_W64_3;
	pin F3 = IOB_W65_0;
	pin F4 = IOB_W65_1;
	pin F5 = IOB_W79_0;
	pin F6 = IOB_W77_1;
	pin F7 = IOB_N2_0;
	pin F8 = IOB_N6_1;
	pin F9 = IOB_N12_3;
	pin F10 = GND;
	pin F11 = IOB_N18_2;
	pin F12 = IOB_N19_2;
	pin F13 = IOB_N20_0;
	pin F14 = IOB_N35_3;
	pin F15 = IOB_N36_1;
	pin F16 = IOB_N37_1;
	pin F17 = GND;
	pin F18 = IOB_N43_0;
	pin F19 = IOB_N49_2;
	pin F20 = IOB_N53_3;
	pin F21 = IOB_E77_1;
	pin F22 = IOB_E79_0;
	pin F23 = IOB_E65_1;
	pin F24 = IOB_E65_0;
	pin F25 = IOB_E64_3;
	pin F26 = IOB_E64_2;
	pin G1 = IOB_W61_0;
	pin G2 = IOB_W61_1;
	pin G3 = IOB_W62_2;
	pin G4 = IOB_W62_3;
	pin G5 = IOB_W64_1;
	pin G6 = IOB_W77_0;
	pin G7 = IOB_N2_1;
	pin G8 = IOB_N5_2;
	pin G9 = IOB_N8_0;
	pin G10 = VCCINT;
	pin G11 = IOB_N16_0;
	pin G12 = IOB_N19_3;
	pin G13 = VCCINT;
	pin G14 = VCCINT;
	pin G15 = IOB_N36_0;
	pin G16 = IOB_N39_3;
	pin G17 = VCCINT;
	pin G18 = IOB_N47_3;
	pin G19 = IOB_N50_1;
	pin G20 = IOB_N53_2;
	pin G21 = IOB_E77_0;
	pin G22 = IOB_E64_1;
	pin G23 = IOB_E62_3;
	pin G24 = IOB_E62_2;
	pin G25 = IOB_E61_1;
	pin G26 = IOB_E61_0;
	pin H1 = IOB_W60_0;
	pin H2 = IOB_W60_1;
	pin H3 = VCCO7;
	pin H4 = GND;
	pin H5 = IOB_W64_0;
	pin H6 = IOB_W60_2;
	pin H7 = IOB_W60_3;
	pin H8 = IOB_N5_3;
	pin H9 = IOB_N8_1;
	pin H10 = IOB_N14_3;
	pin H11 = IOB_N14_2;
	pin H12 = IOB_N18_0;
	pin H13 = IOB_N22_0;
	pin H14 = IOB_N33_3;
	pin H15 = IOB_N37_3;
	pin H16 = IOB_N41_1;
	pin H17 = IOB_N41_0;
	pin H18 = IOB_N47_2;
	pin H19 = IOB_N50_0;
	pin H20 = IOB_E60_3;
	pin H21 = IOB_E60_2;
	pin H22 = IOB_E64_0;
	pin H23 = GND;
	pin H24 = VCCO2;
	pin H25 = IOB_E60_1;
	pin H26 = IOB_E60_0;
	pin J1 = IOB_W56_0;
	pin J2 = IOB_W56_1;
	pin J3 = IOB_W56_2;
	pin J4 = IOB_W56_3;
	pin J5 = IOB_W57_0;
	pin J6 = IOB_W57_1;
	pin J7 = IOB_W58_2;
	pin J8 = IOB_W58_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N18_1;
	pin J13 = IOB_N22_1;
	pin J14 = IOB_N33_2;
	pin J15 = IOB_N37_2;
	pin J16 = VCCO1;
	pin J17 = VCCO1;
	pin J18 = VCCINT;
	pin J19 = IOB_E58_3;
	pin J20 = IOB_E58_2;
	pin J21 = IOB_E57_1;
	pin J22 = IOB_E57_0;
	pin J23 = IOB_E56_3;
	pin J24 = IOB_E56_2;
	pin J25 = IOB_E56_1;
	pin J26 = IOB_E56_0;
	pin K1 = IOB_W52_0;
	pin K2 = IOB_W52_1;
	pin K3 = IOB_W52_3;
	pin K4 = IOB_W53_0;
	pin K5 = IOB_W53_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_W54_3;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCINT;
	pin K17 = VCCINT;
	pin K18 = VCCO2;
	pin K19 = IOB_E54_3;
	pin K20 = VCCINT;
	pin K21 = GND;
	pin K22 = IOB_E53_1;
	pin K23 = IOB_E53_0;
	pin K24 = IOB_E52_3;
	pin K25 = IOB_E52_1;
	pin K26 = IOB_E52_0;
	pin L1 = IOB_W48_2;
	pin L2 = IOB_W48_3;
	pin L3 = IOB_W52_2;
	pin L4 = VCCO7;
	pin L5 = IOB_W49_0;
	pin L6 = IOB_W49_1;
	pin L7 = IOB_W50_3;
	pin L8 = IOB_W54_2;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = IOB_E54_2;
	pin L20 = IOB_E50_3;
	pin L21 = IOB_E49_1;
	pin L22 = IOB_E49_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E52_2;
	pin L25 = IOB_E48_3;
	pin L26 = IOB_E48_2;
	pin M1 = IOB_W44_2;
	pin M2 = IOB_W44_3;
	pin M3 = GND;
	pin M4 = IOB_W45_0;
	pin M5 = IOB_W45_1;
	pin M6 = IOB_W46_3;
	pin M7 = IOB_W50_2;
	pin M8 = IOB_W48_0;
	pin M9 = IOB_W48_1;
	pin M10 = VCCO7;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCO2;
	pin M18 = IOB_E48_1;
	pin M19 = IOB_E48_0;
	pin M20 = IOB_E50_2;
	pin M21 = IOB_E46_3;
	pin M22 = IOB_E45_1;
	pin M23 = IOB_E45_0;
	pin M24 = GND;
	pin M25 = IOB_E44_3;
	pin M26 = IOB_E44_2;
	pin N1 = VCCAUX;
	pin N2 = IOB_W41_0;
	pin N3 = IOB_W41_1;
	pin N4 = IOB_W42_2;
	pin N5 = IOB_W42_3;
	pin N6 = IOB_W46_2;
	pin N7 = VCCINT;
	pin N8 = IOB_W44_0;
	pin N9 = IOB_W44_1;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = IOB_E44_1;
	pin N19 = IOB_E44_0;
	pin N20 = VCCINT;
	pin N21 = IOB_E46_2;
	pin N22 = IOB_E42_3;
	pin N23 = IOB_E42_2;
	pin N24 = IOB_E41_1;
	pin N25 = IOB_E41_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_W40_3;
	pin P3 = IOB_W40_2;
	pin P4 = IOB_W39_3;
	pin P5 = IOB_W39_2;
	pin P6 = IOB_W35_3;
	pin P7 = VCCINT;
	pin P8 = IOB_W38_3;
	pin P9 = IOB_W38_2;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = IOB_E38_2;
	pin P19 = IOB_E38_3;
	pin P20 = VCCINT;
	pin P21 = IOB_E35_3;
	pin P22 = IOB_E39_2;
	pin P23 = IOB_E39_3;
	pin P24 = IOB_E40_2;
	pin P25 = IOB_E40_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_W37_1;
	pin R2 = IOB_W37_0;
	pin R3 = GND;
	pin R4 = IOB_W36_3;
	pin R5 = IOB_W36_2;
	pin R6 = IOB_W35_2;
	pin R7 = IOB_W31_3;
	pin R8 = IOB_W34_3;
	pin R9 = IOB_W34_2;
	pin R10 = VCCO6;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCO3;
	pin R18 = IOB_E34_2;
	pin R19 = IOB_E34_3;
	pin R20 = IOB_E31_3;
	pin R21 = IOB_E35_2;
	pin R22 = IOB_E36_2;
	pin R23 = IOB_E36_3;
	pin R24 = GND;
	pin R25 = IOB_E37_0;
	pin R26 = IOB_E37_1;
	pin T1 = IOB_W33_1;
	pin T2 = IOB_W33_0;
	pin T3 = IOB_W29_1;
	pin T4 = VCCO6;
	pin T5 = IOB_W32_3;
	pin T6 = IOB_W32_2;
	pin T7 = IOB_W31_2;
	pin T8 = IOB_W27_3;
	pin T9 = VCCO6;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E27_3;
	pin T20 = IOB_E31_2;
	pin T21 = IOB_E32_2;
	pin T22 = IOB_E32_3;
	pin T23 = VCCO3;
	pin T24 = IOB_E29_1;
	pin T25 = IOB_E33_0;
	pin T26 = IOB_E33_1;
	pin U1 = IOB_W30_3;
	pin U2 = IOB_W30_2;
	pin U3 = IOB_W29_0;
	pin U4 = IOB_W28_3;
	pin U5 = IOB_W28_2;
	pin U6 = GND;
	pin U7 = VCCINT;
	pin U8 = IOB_W27_2;
	pin U9 = VCCO6;
	pin U10 = VCCINT;
	pin U11 = VCCINT;
	pin U12 = VCCO5;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = VCCO4;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = IOB_E27_2;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = IOB_E28_2;
	pin U23 = IOB_E28_3;
	pin U24 = IOB_E29_0;
	pin U25 = IOB_E30_2;
	pin U26 = IOB_E30_3;
	pin V1 = IOB_W26_3;
	pin V2 = IOB_W26_2;
	pin V3 = IOB_W25_1;
	pin V4 = IOB_W25_0;
	pin V5 = IOB_W24_3;
	pin V6 = IOB_W24_2;
	pin V7 = IOB_W23_3;
	pin V8 = IOB_W23_2;
	pin V9 = VCCINT;
	pin V10 = VCCO5;
	pin V11 = VCCO5;
	pin V12 = IOB_S18_2;
	pin V13 = IOB_S22_2;
	pin V14 = IOB_S33_1;
	pin V15 = IOB_S37_1;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = IOB_E23_2;
	pin V20 = IOB_E23_3;
	pin V21 = IOB_E24_2;
	pin V22 = IOB_E24_3;
	pin V23 = IOB_E25_0;
	pin V24 = IOB_E25_1;
	pin V25 = IOB_E26_2;
	pin V26 = IOB_E26_3;
	pin W1 = IOB_W22_3;
	pin W2 = IOB_W22_2;
	pin W3 = VCCO6;
	pin W4 = GND;
	pin W5 = IOB_W18_3;
	pin W6 = IOB_W21_1;
	pin W7 = IOB_W21_0;
	pin W8 = IOB_S5_0;
	pin W9 = IOB_S8_2;
	pin W10 = IOB_S14_0;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S18_3;
	pin W13 = IOB_S22_3;
	pin W14 = IOB_S33_0;
	pin W15 = IOB_S37_0;
	pin W16 = IOB_S41_2;
	pin W17 = IOB_S41_3;
	pin W18 = IOB_S47_1;
	pin W19 = IOB_S50_3;
	pin W20 = IOB_E21_0;
	pin W21 = IOB_E21_1;
	pin W22 = IOB_E18_3;
	pin W23 = GND;
	pin W24 = VCCO3;
	pin W25 = IOB_E22_2;
	pin W26 = IOB_E22_3;
	pin Y1 = IOB_W20_3;
	pin Y2 = IOB_W20_2;
	pin Y3 = IOB_W19_3;
	pin Y4 = IOB_W19_2;
	pin Y5 = IOB_W18_2;
	pin Y6 = IOB_W15_3;
	pin Y7 = IOB_S2_2;
	pin Y8 = IOB_S5_1;
	pin Y9 = IOB_S8_3;
	pin Y10 = VCCINT;
	pin Y11 = IOB_S16_3;
	pin Y12 = IOB_S19_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = IOB_S36_3;
	pin Y16 = IOB_S39_0;
	pin Y17 = VCCINT;
	pin Y18 = IOB_S47_0;
	pin Y19 = IOB_S50_2;
	pin Y20 = IOB_S53_1;
	pin Y21 = IOB_E15_3;
	pin Y22 = IOB_E18_2;
	pin Y23 = IOB_E19_2;
	pin Y24 = IOB_E19_3;
	pin Y25 = IOB_E20_2;
	pin Y26 = IOB_E20_3;
	pin AA1 = IOB_W17_1;
	pin AA2 = IOB_W17_0;
	pin AA3 = IOB_W16_3;
	pin AA4 = IOB_W16_2;
	pin AA5 = IOB_W3_3;
	pin AA6 = IOB_W15_2;
	pin AA7 = IOB_S2_3;
	pin AA8 = IOB_S6_2;
	pin AA9 = IOB_S12_0;
	pin AA10 = GND;
	pin AA11 = IOB_S18_1;
	pin AA12 = IOB_S19_1;
	pin AA13 = IOB_S20_3;
	pin AA14 = IOB_S35_0;
	pin AA15 = IOB_S36_2;
	pin AA16 = IOB_S37_2;
	pin AA17 = GND;
	pin AA18 = IOB_S43_3;
	pin AA19 = IOB_S49_1;
	pin AA20 = IOB_S53_0;
	pin AA21 = IOB_E15_2;
	pin AA22 = IOB_E3_3;
	pin AA23 = IOB_E16_2;
	pin AA24 = IOB_E16_3;
	pin AA25 = IOB_E17_0;
	pin AA26 = IOB_E17_1;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W3_2;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S4_1;
	pin AB8 = IOB_S6_3;
	pin AB9 = IOB_S12_1;
	pin AB10 = IOB_S15_2;
	pin AB11 = IOB_S15_3;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S27_0;
	pin AB14 = IOB_S28_3;
	pin AB15 = IOB_S35_1;
	pin AB16 = IOB_S40_0;
	pin AB17 = IOB_S40_1;
	pin AB18 = IOB_S43_2;
	pin AB19 = IOB_S49_0;
	pin AB20 = IOB_S51_2;
	pin AB21 = IOB_S54_1;
	pin AB22 = IOB_S54_3;
	pin AB23 = IOB_E3_2;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E4_2;
	pin AB26 = IOB_E4_3;
	pin AC1 = IOB_W2_3;
	pin AC2 = IOB_W2_2;
	pin AC3 = IOB_W1_3;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S1_3;
	pin AC7 = IOB_S4_2;
	pin AC8 = GND;
	pin AC9 = IOB_S13_2;
	pin AC10 = IOB_S16_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S21_0;
	pin AC13 = IOB_S27_1;
	pin AC14 = IOB_S28_2;
	pin AC15 = IOB_S34_3;
	pin AC16 = VCCO4;
	pin AC17 = IOB_S39_2;
	pin AC18 = IOB_S42_1;
	pin AC19 = GND;
	pin AC20 = IOB_S51_1;
	pin AC21 = IOB_S54_0;
	pin AC22 = IOB_S54_2;
	pin AC23 = GND;
	pin AC24 = IOB_E1_3;
	pin AC25 = IOB_E2_2;
	pin AC26 = IOB_E2_3;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_2;
	pin AD3 = GND;
	pin AD4 = M2;
	pin AD5 = VCCO5;
	pin AD6 = GT21_GNDA;
	pin AD7 = IOB_S4_3;
	pin AD8 = VCCO5;
	pin AD9 = IOB_S13_3;
	pin AD10 = IOB_S16_2;
	pin AD11 = GT19_GNDA;
	pin AD12 = IOB_S21_1;
	pin AD13 = IOB_S27_2;
	pin AD14 = IOB_S28_1;
	pin AD15 = IOB_S34_2;
	pin AD16 = GT18_GNDA;
	pin AD17 = IOB_S39_1;
	pin AD18 = IOB_S42_0;
	pin AD19 = VCCO4;
	pin AD20 = IOB_S51_0;
	pin AD21 = GT16_GNDA;
	pin AD22 = VCCO4;
	pin AD23 = DONE;
	pin AD24 = GND;
	pin AD25 = IOB_E1_2;
	pin AD26 = IOB_E1_1;
	pin AE1 = IOB_W1_0;
	pin AE2 = GND;
	pin AE3 = M1;
	pin AE4 = GT21_VTTX;
	pin AE5 = GT21_AVCCAUXTX;
	pin AE6 = GT21_VTRX;
	pin AE7 = GT21_AVCCAUXRX;
	pin AE8 = IOB_S7_0;
	pin AE9 = GT19_VTTX;
	pin AE10 = GT19_AVCCAUXTX;
	pin AE11 = GT19_VTRX;
	pin AE12 = GT19_AVCCAUXRX;
	pin AE13 = IOB_S27_3;
	pin AE14 = IOB_S28_0;
	pin AE15 = GT18_VTTX;
	pin AE16 = GT18_AVCCAUXTX;
	pin AE17 = GT18_VTRX;
	pin AE18 = GT18_AVCCAUXRX;
	pin AE19 = IOB_S48_3;
	pin AE20 = GT16_VTTX;
	pin AE21 = GT16_AVCCAUXTX;
	pin AE22 = GT16_VTRX;
	pin AE23 = GT16_AVCCAUXRX;
	pin AE24 = CCLK;
	pin AE25 = GND;
	pin AE26 = IOB_E1_0;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M0;
	pin AF4 = GT21_TXN;
	pin AF5 = GT21_TXP;
	pin AF6 = GT21_RXP;
	pin AF7 = GT21_RXN;
	pin AF8 = IOB_S7_1;
	pin AF9 = GT19_TXN;
	pin AF10 = GT19_TXP;
	pin AF11 = GT19_RXP;
	pin AF12 = GT19_RXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT18_TXN;
	pin AF16 = GT18_TXP;
	pin AF17 = GT18_RXP;
	pin AF18 = GT18_RXN;
	pin AF19 = IOB_S48_2;
	pin AF20 = GT16_TXN;
	pin AF21 = GT16_TXP;
	pin AF22 = GT16_RXP;
	pin AF23 = GT16_RXN;
	pin AF24 = PWRDWN_B;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W78_3;
	vref IOB_E2_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E78_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp40-ff1148
bond BOND49 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E84_2;
	pin A4 = IOB_E85_0;
	pin A5 = GND;
	pin A6 = IOB_E86_2;
	pin A7 = IOB_E87_0;
	pin A8 = VCCAUX;
	pin A9 = GND;
	pin A10 = IOB_N65_2;
	pin A11 = IOB_N61_2;
	pin A12 = IOB_N55_0;
	pin A13 = GND;
	pin A14 = IOB_N46_1;
	pin A15 = IOB_N42_2;
	pin A16 = GND;
	pin A17 = VCCAUX;
	pin A18 = GND;
	pin A19 = GND;
	pin A20 = IOB_N27_1;
	pin A21 = IOB_N23_2;
	pin A22 = GND;
	pin A23 = IOB_N14_3;
	pin A24 = IOB_N8_1;
	pin A25 = IOB_N4_1;
	pin A26 = GND;
	pin A27 = VCCAUX;
	pin A28 = IOB_W87_0;
	pin A29 = IOB_W86_2;
	pin A30 = GND;
	pin A31 = IOB_W85_0;
	pin A32 = IOB_W84_2;
	pin A33 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E84_3;
	pin B4 = IOB_E85_1;
	pin B5 = IOB_E82_2;
	pin B6 = IOB_E86_3;
	pin B7 = IOB_E87_1;
	pin B8 = IOB_E88_3;
	pin B9 = IOB_E88_2;
	pin B10 = IOB_N65_3;
	pin B11 = IOB_N61_3;
	pin B12 = IOB_N55_1;
	pin B13 = IOB_N50_0;
	pin B14 = IOB_N46_2;
	pin B15 = IOB_N42_3;
	pin B16 = IOB_N41_0;
	pin B17 = IOB_N35_2;
	pin B18 = IOB_N34_1;
	pin B19 = IOB_N28_3;
	pin B20 = IOB_N27_0;
	pin B21 = IOB_N23_1;
	pin B22 = IOB_N19_3;
	pin B23 = IOB_N14_2;
	pin B24 = IOB_N8_0;
	pin B25 = IOB_N4_0;
	pin B26 = IOB_W88_2;
	pin B27 = IOB_W88_3;
	pin B28 = IOB_W87_1;
	pin B29 = IOB_W86_3;
	pin B30 = IOB_W82_2;
	pin B31 = IOB_W85_1;
	pin B32 = IOB_W84_3;
	pin B33 = GND;
	pin B34 = VCCAUX;
	pin C1 = IOB_E81_1;
	pin C2 = IOB_E81_0;
	pin C3 = GND;
	pin C4 = VCCO2;
	pin C5 = IOB_E82_3;
	pin C6 = IOB_E83_1;
	pin C7 = IOB_E83_0;
	pin C8 = VCCO2;
	pin C9 = IOB_E88_1;
	pin C10 = IOB_N67_2;
	pin C11 = IOB_N62_0;
	pin C12 = IOB_N62_1;
	pin C13 = IOB_N50_1;
	pin C14 = IOB_N47_2;
	pin C15 = IOB_N43_0;
	pin C16 = IOB_N41_1;
	pin C17 = IOB_N35_3;
	pin C18 = IOB_N34_0;
	pin C19 = IOB_N28_2;
	pin C20 = IOB_N26_3;
	pin C21 = IOB_N22_1;
	pin C22 = IOB_N19_2;
	pin C23 = IOB_N7_2;
	pin C24 = IOB_N7_3;
	pin C25 = IOB_N2_1;
	pin C26 = IOB_W88_1;
	pin C27 = VCCO7;
	pin C28 = IOB_W83_0;
	pin C29 = IOB_W83_1;
	pin C30 = IOB_W82_3;
	pin C31 = VCCO7;
	pin C32 = GND;
	pin C33 = IOB_W81_0;
	pin C34 = IOB_W81_1;
	pin D1 = IOB_E76_3;
	pin D2 = IOB_E76_2;
	pin D3 = IOB_E77_0;
	pin D4 = IOB_E78_2;
	pin D5 = IOB_E79_1;
	pin D6 = IOB_E79_0;
	pin D7 = IOB_E80_2;
	pin D8 = IOB_E86_0;
	pin D9 = IOB_E88_0;
	pin D10 = IOB_N67_3;
	pin D11 = VCCO1;
	pin D12 = IOB_N56_2;
	pin D13 = IOB_N56_3;
	pin D14 = IOB_N47_3;
	pin D15 = VCCO1;
	pin D16 = IOB_N43_1;
	pin D17 = IOB_N36_0;
	pin D18 = IOB_N33_3;
	pin D19 = IOB_N26_2;
	pin D20 = VCCO0;
	pin D21 = IOB_N22_0;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N13_1;
	pin D24 = VCCO0;
	pin D25 = IOB_N2_0;
	pin D26 = IOB_W88_0;
	pin D27 = IOB_W86_0;
	pin D28 = IOB_W80_2;
	pin D29 = IOB_W79_0;
	pin D30 = IOB_W79_1;
	pin D31 = IOB_W78_2;
	pin D32 = IOB_W77_0;
	pin D33 = IOB_W76_2;
	pin D34 = IOB_W76_3;
	pin E1 = GND;
	pin E2 = VCCO2;
	pin E3 = IOB_E77_1;
	pin E4 = IOB_E78_3;
	pin E5 = GND;
	pin E6 = IOB_E75_0;
	pin E7 = IOB_E80_3;
	pin E8 = IOB_E86_1;
	pin E9 = GND;
	pin E10 = IOB_N68_0;
	pin E11 = IOB_N63_2;
	pin E12 = IOB_N57_0;
	pin E13 = GND;
	pin E14 = IOB_N48_0;
	pin E15 = IOB_N44_2;
	pin E16 = GND;
	pin E17 = IOB_N36_1;
	pin E18 = IOB_N33_2;
	pin E19 = GND;
	pin E20 = IOB_N25_1;
	pin E21 = IOB_N21_3;
	pin E22 = GND;
	pin E23 = IOB_N12_3;
	pin E24 = IOB_N6_1;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = IOB_W86_1;
	pin E28 = IOB_W80_3;
	pin E29 = IOB_W75_0;
	pin E30 = GND;
	pin E31 = IOB_W78_3;
	pin E32 = IOB_W77_1;
	pin E33 = VCCO7;
	pin E34 = GND;
	pin F1 = IOB_E71_1;
	pin F2 = IOB_E71_0;
	pin F3 = IOB_E72_3;
	pin F4 = IOB_E72_2;
	pin F5 = IOB_E73_0;
	pin F6 = IOB_E75_1;
	pin F7 = IOB_E74_3;
	pin F8 = IOB_E74_2;
	pin F9 = TDO;
	pin F10 = IOB_N68_1;
	pin F11 = IOB_N63_3;
	pin F12 = IOB_N57_1;
	pin F13 = IOB_N54_2;
	pin F14 = IOB_N48_1;
	pin F15 = IOB_N44_3;
	pin F16 = NC;
	pin F17 = IOB_N40_2;
	pin F18 = IOB_N29_1;
	pin F19 = NC;
	pin F20 = IOB_N25_0;
	pin F21 = IOB_N21_2;
	pin F22 = IOB_N15_1;
	pin F23 = IOB_N12_2;
	pin F24 = IOB_N6_0;
	pin F25 = IOB_N1_2;
	pin F26 = TDI;
	pin F27 = IOB_W74_2;
	pin F28 = IOB_W74_3;
	pin F29 = IOB_W75_1;
	pin F30 = IOB_W73_0;
	pin F31 = IOB_W72_2;
	pin F32 = IOB_W72_3;
	pin F33 = IOB_W71_0;
	pin F34 = IOB_W71_1;
	pin G1 = IOB_E68_3;
	pin G2 = IOB_E68_2;
	pin G3 = IOB_E69_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E73_1;
	pin G6 = IOB_E70_3;
	pin G7 = IOB_E70_2;
	pin G8 = VCCO2;
	pin G9 = TCK;
	pin G10 = IOB_N65_1;
	pin G11 = IOB_N64_0;
	pin G12 = IOB_N64_1;
	pin G13 = IOB_N54_3;
	pin G14 = IOB_N49_2;
	pin G15 = IOB_N46_3;
	pin G16 = NC;
	pin G17 = IOB_N40_3;
	pin G18 = IOB_N29_0;
	pin G19 = NC;
	pin G20 = IOB_N23_0;
	pin G21 = IOB_N20_1;
	pin G22 = IOB_N15_0;
	pin G23 = IOB_N5_2;
	pin G24 = IOB_N5_3;
	pin G25 = IOB_N4_2;
	pin G26 = PROG_B;
	pin G27 = VCCO7;
	pin G28 = IOB_W70_2;
	pin G29 = IOB_W70_3;
	pin G30 = IOB_W73_1;
	pin G31 = VCCO7;
	pin G32 = IOB_W69_1;
	pin G33 = IOB_W68_2;
	pin G34 = IOB_W68_3;
	pin H1 = VCCAUX;
	pin H2 = IOB_E66_3;
	pin H3 = IOB_E66_2;
	pin H4 = IOB_E69_0;
	pin H5 = IOB_E67_1;
	pin H6 = IOB_E67_0;
	pin H7 = IOB_E84_1;
	pin H8 = IOB_E84_0;
	pin H9 = NC;
	pin H10 = TMS;
	pin H11 = VCCO1;
	pin H12 = IOB_N64_2;
	pin H13 = IOB_N64_3;
	pin H14 = IOB_N49_3;
	pin H15 = VCCO1;
	pin H16 = IOB_N44_1;
	pin H17 = IOB_N41_2;
	pin H18 = IOB_N28_1;
	pin H19 = IOB_N25_2;
	pin H20 = VCCO0;
	pin H21 = IOB_N20_0;
	pin H22 = IOB_N5_0;
	pin H23 = IOB_N5_1;
	pin H24 = VCCO0;
	pin H25 = HSWAP_EN;
	pin H26 = DXN;
	pin H27 = IOB_W84_0;
	pin H28 = IOB_W84_1;
	pin H29 = IOB_W67_0;
	pin H30 = IOB_W67_1;
	pin H31 = IOB_W69_0;
	pin H32 = IOB_W66_2;
	pin H33 = IOB_W66_3;
	pin H34 = VCCAUX;
	pin J1 = GND;
	pin J2 = IOB_E64_3;
	pin J3 = IOB_E64_2;
	pin J4 = IOB_E65_0;
	pin J5 = GND;
	pin J6 = IOB_E80_1;
	pin J7 = IOB_E80_0;
	pin J8 = IOB_E82_0;
	pin J9 = VCCO2;
	pin J10 = VCCBATT;
	pin J11 = IOB_N68_2;
	pin J12 = IOB_N62_2;
	pin J13 = GND;
	pin J14 = IOB_N55_2;
	pin J15 = IOB_N55_3;
	pin J16 = GND;
	pin J17 = IOB_N41_3;
	pin J18 = IOB_N28_0;
	pin J19 = GND;
	pin J20 = IOB_N14_0;
	pin J21 = IOB_N14_1;
	pin J22 = GND;
	pin J23 = IOB_N7_1;
	pin J24 = IOB_N1_1;
	pin J25 = DXP;
	pin J26 = VCCO7;
	pin J27 = IOB_W82_0;
	pin J28 = IOB_W80_0;
	pin J29 = IOB_W80_1;
	pin J30 = GND;
	pin J31 = IOB_W65_0;
	pin J32 = IOB_W64_2;
	pin J33 = IOB_W64_3;
	pin J34 = GND;
	pin K1 = IOB_E61_1;
	pin K2 = IOB_E61_0;
	pin K3 = IOB_E62_2;
	pin K4 = IOB_E65_1;
	pin K5 = IOB_E63_1;
	pin K6 = IOB_E63_0;
	pin K7 = IOB_E76_1;
	pin K8 = IOB_E82_1;
	pin K9 = IOB_E78_0;
	pin K10 = GND;
	pin K11 = IOB_N68_3;
	pin K12 = IOB_N62_3;
	pin K13 = IOB_N57_2;
	pin K14 = IOB_N50_2;
	pin K15 = IOB_N48_2;
	pin K16 = IOB_N43_2;
	pin K17 = IOB_N35_0;
	pin K18 = IOB_N34_3;
	pin K19 = IOB_N26_1;
	pin K20 = IOB_N21_1;
	pin K21 = IOB_N19_1;
	pin K22 = IOB_N12_1;
	pin K23 = IOB_N7_0;
	pin K24 = IOB_N1_0;
	pin K25 = GND;
	pin K26 = IOB_W78_0;
	pin K27 = IOB_W82_1;
	pin K28 = IOB_W76_1;
	pin K29 = IOB_W63_0;
	pin K30 = IOB_W63_1;
	pin K31 = IOB_W65_1;
	pin K32 = IOB_W62_2;
	pin K33 = IOB_W61_0;
	pin K34 = IOB_W61_1;
	pin L1 = IOB_E59_1;
	pin L2 = IOB_E59_0;
	pin L3 = IOB_E62_3;
	pin L4 = VCCO2;
	pin L5 = IOB_E60_3;
	pin L6 = IOB_E60_2;
	pin L7 = IOB_E76_0;
	pin L8 = VCCO2;
	pin L9 = IOB_E78_1;
	pin L10 = IOB_E74_0;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = IOB_N57_3;
	pin L14 = IOB_N50_3;
	pin L15 = IOB_N48_3;
	pin L16 = IOB_N43_3;
	pin L17 = IOB_N35_1;
	pin L18 = IOB_N34_2;
	pin L19 = IOB_N26_0;
	pin L20 = IOB_N21_0;
	pin L21 = IOB_N19_0;
	pin L22 = IOB_N12_0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W74_0;
	pin L26 = IOB_W78_1;
	pin L27 = VCCO7;
	pin L28 = IOB_W76_0;
	pin L29 = IOB_W60_2;
	pin L30 = IOB_W60_3;
	pin L31 = VCCO7;
	pin L32 = IOB_W62_3;
	pin L33 = IOB_W59_0;
	pin L34 = IOB_W59_1;
	pin M1 = IOB_E56_3;
	pin M2 = IOB_E56_2;
	pin M3 = IOB_E57_1;
	pin M4 = IOB_E57_0;
	pin M5 = IOB_E58_3;
	pin M6 = IOB_E58_2;
	pin M7 = IOB_E70_1;
	pin M8 = IOB_E72_1;
	pin M9 = IOB_E72_0;
	pin M10 = IOB_E74_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W74_1;
	pin M26 = IOB_W72_0;
	pin M27 = IOB_W72_1;
	pin M28 = IOB_W70_1;
	pin M29 = IOB_W58_2;
	pin M30 = IOB_W58_3;
	pin M31 = IOB_W57_0;
	pin M32 = IOB_W57_1;
	pin M33 = IOB_W56_2;
	pin M34 = IOB_W56_3;
	pin N1 = GND;
	pin N2 = IOB_E54_3;
	pin N3 = IOB_E54_2;
	pin N4 = IOB_E55_0;
	pin N5 = GND;
	pin N6 = IOB_E66_1;
	pin N7 = IOB_E66_0;
	pin N8 = IOB_E70_0;
	pin N9 = GND;
	pin N10 = IOB_E68_1;
	pin N11 = IOB_E68_0;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = IOB_W68_0;
	pin N25 = IOB_W68_1;
	pin N26 = GND;
	pin N27 = IOB_W70_0;
	pin N28 = IOB_W66_0;
	pin N29 = IOB_W66_1;
	pin N30 = GND;
	pin N31 = IOB_W55_0;
	pin N32 = IOB_W54_2;
	pin N33 = IOB_W54_3;
	pin N34 = GND;
	pin P1 = IOB_E51_1;
	pin P2 = IOB_E51_0;
	pin P3 = IOB_E52_2;
	pin P4 = IOB_E55_1;
	pin P5 = IOB_E53_1;
	pin P6 = IOB_E53_0;
	pin P7 = IOB_E60_1;
	pin P8 = IOB_E60_0;
	pin P9 = IOB_E62_0;
	pin P10 = IOB_E64_1;
	pin P11 = IOB_E64_0;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = IOB_W64_0;
	pin P25 = IOB_W64_1;
	pin P26 = IOB_W62_0;
	pin P27 = IOB_W60_0;
	pin P28 = IOB_W60_1;
	pin P29 = IOB_W53_0;
	pin P30 = IOB_W53_1;
	pin P31 = IOB_W55_1;
	pin P32 = IOB_W52_2;
	pin P33 = IOB_W51_0;
	pin P34 = IOB_W51_1;
	pin R1 = IOB_E49_1;
	pin R2 = IOB_E49_0;
	pin R3 = IOB_E52_3;
	pin R4 = VCCO2;
	pin R5 = IOB_E50_3;
	pin R6 = IOB_E50_2;
	pin R7 = IOB_E56_1;
	pin R8 = VCCO2;
	pin R9 = IOB_E62_1;
	pin R10 = IOB_E58_1;
	pin R11 = IOB_E58_0;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = IOB_W58_0;
	pin R25 = IOB_W58_1;
	pin R26 = IOB_W62_1;
	pin R27 = VCCO7;
	pin R28 = IOB_W56_1;
	pin R29 = IOB_W50_2;
	pin R30 = IOB_W50_3;
	pin R31 = VCCO7;
	pin R32 = IOB_W52_3;
	pin R33 = IOB_W49_0;
	pin R34 = IOB_W49_1;
	pin T1 = GND;
	pin T2 = IOB_E47_0;
	pin T3 = IOB_E48_3;
	pin T4 = IOB_E48_2;
	pin T5 = GND;
	pin T6 = IOB_E52_1;
	pin T7 = IOB_E52_0;
	pin T8 = IOB_E56_0;
	pin T9 = GND;
	pin T10 = IOB_E54_1;
	pin T11 = IOB_E54_0;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W54_0;
	pin T25 = IOB_W54_1;
	pin T26 = GND;
	pin T27 = IOB_W56_0;
	pin T28 = IOB_W52_0;
	pin T29 = IOB_W52_1;
	pin T30 = GND;
	pin T31 = IOB_W48_2;
	pin T32 = IOB_W48_3;
	pin T33 = IOB_W47_0;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E47_1;
	pin U3 = IOB_E45_0;
	pin U4 = IOB_E46_3;
	pin U5 = IOB_E46_2;
	pin U6 = IOB_E46_1;
	pin U7 = IOB_E46_0;
	pin U8 = IOB_E48_1;
	pin U9 = IOB_E48_0;
	pin U10 = IOB_E50_1;
	pin U11 = IOB_E50_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W50_0;
	pin U25 = IOB_W50_1;
	pin U26 = IOB_W48_0;
	pin U27 = IOB_W48_1;
	pin U28 = IOB_W46_0;
	pin U29 = IOB_W46_1;
	pin U30 = IOB_W46_2;
	pin U31 = IOB_W46_3;
	pin U32 = IOB_W45_0;
	pin U33 = IOB_W47_1;
	pin U34 = VCCAUX;
	pin V1 = GND;
	pin V2 = IOB_E42_3;
	pin V3 = IOB_E45_1;
	pin V4 = IOB_E43_1;
	pin V5 = IOB_E43_0;
	pin V6 = IOB_E44_3;
	pin V7 = IOB_E44_2;
	pin V8 = IOB_E41_3;
	pin V9 = IOB_E41_2;
	pin V10 = IOB_E43_3;
	pin V11 = IOB_E43_2;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W43_2;
	pin V25 = IOB_W43_3;
	pin V26 = IOB_W41_2;
	pin V27 = IOB_W41_3;
	pin V28 = IOB_W44_2;
	pin V29 = IOB_W44_3;
	pin V30 = IOB_W43_0;
	pin V31 = IOB_W43_1;
	pin V32 = IOB_W45_1;
	pin V33 = IOB_W42_3;
	pin V34 = GND;
	pin W1 = GND;
	pin W2 = IOB_E42_2;
	pin W3 = IOB_E40_3;
	pin W4 = IOB_E40_2;
	pin W5 = GND;
	pin W6 = IOB_E41_1;
	pin W7 = IOB_E41_0;
	pin W8 = IOB_E37_3;
	pin W9 = GND;
	pin W10 = IOB_E39_3;
	pin W11 = IOB_E39_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W39_2;
	pin W25 = IOB_W39_3;
	pin W26 = GND;
	pin W27 = IOB_W37_3;
	pin W28 = IOB_W41_0;
	pin W29 = IOB_W41_1;
	pin W30 = GND;
	pin W31 = IOB_W40_2;
	pin W32 = IOB_W40_3;
	pin W33 = IOB_W42_2;
	pin W34 = GND;
	pin Y1 = IOB_E37_1;
	pin Y2 = IOB_E37_0;
	pin Y3 = IOB_E38_3;
	pin Y4 = VCCO3;
	pin Y5 = IOB_E39_1;
	pin Y6 = IOB_E39_0;
	pin Y7 = IOB_E37_2;
	pin Y8 = VCCO3;
	pin Y9 = IOB_E33_3;
	pin Y10 = IOB_E35_3;
	pin Y11 = IOB_E35_2;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = IOB_W35_2;
	pin Y25 = IOB_W35_3;
	pin Y26 = IOB_W33_3;
	pin Y27 = VCCO6;
	pin Y28 = IOB_W37_2;
	pin Y29 = IOB_W39_0;
	pin Y30 = IOB_W39_1;
	pin Y31 = VCCO6;
	pin Y32 = IOB_W38_3;
	pin Y33 = IOB_W37_0;
	pin Y34 = IOB_W37_1;
	pin AA1 = IOB_E34_3;
	pin AA2 = IOB_E34_2;
	pin AA3 = IOB_E38_2;
	pin AA4 = IOB_E35_1;
	pin AA5 = IOB_E36_3;
	pin AA6 = IOB_E36_2;
	pin AA7 = IOB_E29_3;
	pin AA8 = IOB_E29_2;
	pin AA9 = IOB_E33_2;
	pin AA10 = IOB_E31_3;
	pin AA11 = IOB_E31_2;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = IOB_W31_2;
	pin AA25 = IOB_W31_3;
	pin AA26 = IOB_W33_2;
	pin AA27 = IOB_W29_2;
	pin AA28 = IOB_W29_3;
	pin AA29 = IOB_W36_2;
	pin AA30 = IOB_W36_3;
	pin AA31 = IOB_W35_1;
	pin AA32 = IOB_W38_2;
	pin AA33 = IOB_W34_2;
	pin AA34 = IOB_W34_3;
	pin AB1 = GND;
	pin AB2 = IOB_E32_3;
	pin AB3 = IOB_E32_2;
	pin AB4 = IOB_E35_0;
	pin AB5 = GND;
	pin AB6 = IOB_E33_1;
	pin AB7 = IOB_E33_0;
	pin AB8 = IOB_E25_3;
	pin AB9 = GND;
	pin AB10 = IOB_E27_3;
	pin AB11 = IOB_E27_2;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = IOB_W27_2;
	pin AB25 = IOB_W27_3;
	pin AB26 = GND;
	pin AB27 = IOB_W25_3;
	pin AB28 = IOB_W33_0;
	pin AB29 = IOB_W33_1;
	pin AB30 = GND;
	pin AB31 = IOB_W35_0;
	pin AB32 = IOB_W32_2;
	pin AB33 = IOB_W32_3;
	pin AB34 = GND;
	pin AC1 = IOB_E29_1;
	pin AC2 = IOB_E29_0;
	pin AC3 = IOB_E30_3;
	pin AC4 = IOB_E30_2;
	pin AC5 = IOB_E31_1;
	pin AC6 = IOB_E31_0;
	pin AC7 = IOB_E25_2;
	pin AC8 = IOB_E21_3;
	pin AC9 = IOB_E21_2;
	pin AC10 = IOB_E23_3;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W23_3;
	pin AC26 = IOB_W21_2;
	pin AC27 = IOB_W21_3;
	pin AC28 = IOB_W25_2;
	pin AC29 = IOB_W31_0;
	pin AC30 = IOB_W31_1;
	pin AC31 = IOB_W30_2;
	pin AC32 = IOB_W30_3;
	pin AC33 = IOB_W29_0;
	pin AC34 = IOB_W29_1;
	pin AD1 = IOB_E26_3;
	pin AD2 = IOB_E26_2;
	pin AD3 = IOB_E27_1;
	pin AD4 = VCCO3;
	pin AD5 = IOB_E28_3;
	pin AD6 = IOB_E28_2;
	pin AD7 = IOB_E17_3;
	pin AD8 = VCCO3;
	pin AD9 = IOB_E19_3;
	pin AD10 = IOB_E23_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = IOB_S57_0;
	pin AD14 = IOB_S50_0;
	pin AD15 = IOB_S48_0;
	pin AD16 = IOB_S43_0;
	pin AD17 = IOB_S35_2;
	pin AD18 = IOB_S34_1;
	pin AD19 = IOB_S26_3;
	pin AD20 = IOB_S21_3;
	pin AD21 = IOB_S19_3;
	pin AD22 = IOB_S12_3;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W23_2;
	pin AD26 = IOB_W19_3;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W17_3;
	pin AD29 = IOB_W28_2;
	pin AD30 = IOB_W28_3;
	pin AD31 = VCCO6;
	pin AD32 = IOB_W27_1;
	pin AD33 = IOB_W26_2;
	pin AD34 = IOB_W26_3;
	pin AE1 = IOB_E23_1;
	pin AE2 = IOB_E23_0;
	pin AE3 = IOB_E27_0;
	pin AE4 = IOB_E24_3;
	pin AE5 = IOB_E25_1;
	pin AE6 = IOB_E25_0;
	pin AE7 = IOB_E17_2;
	pin AE8 = IOB_E15_3;
	pin AE9 = IOB_E19_2;
	pin AE10 = GND;
	pin AE11 = IOB_S68_0;
	pin AE12 = IOB_S62_0;
	pin AE13 = IOB_S57_1;
	pin AE14 = IOB_S50_1;
	pin AE15 = IOB_S48_1;
	pin AE16 = IOB_S43_1;
	pin AE17 = IOB_S35_3;
	pin AE18 = IOB_S34_0;
	pin AE19 = IOB_S26_2;
	pin AE20 = IOB_S21_2;
	pin AE21 = IOB_S19_2;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S7_3;
	pin AE24 = IOB_S1_3;
	pin AE25 = GND;
	pin AE26 = IOB_W19_2;
	pin AE27 = IOB_W15_3;
	pin AE28 = IOB_W17_2;
	pin AE29 = IOB_W25_0;
	pin AE30 = IOB_W25_1;
	pin AE31 = IOB_W24_3;
	pin AE32 = IOB_W27_0;
	pin AE33 = IOB_W23_0;
	pin AE34 = IOB_W23_1;
	pin AF1 = GND;
	pin AF2 = IOB_E21_1;
	pin AF3 = IOB_E21_0;
	pin AF4 = IOB_E24_2;
	pin AF5 = GND;
	pin AF6 = IOB_E22_3;
	pin AF7 = IOB_E22_2;
	pin AF8 = IOB_E15_2;
	pin AF9 = VCCO3;
	pin AF10 = DONE;
	pin AF11 = IOB_S68_1;
	pin AF12 = IOB_S62_1;
	pin AF13 = GND;
	pin AF14 = IOB_S55_1;
	pin AF15 = IOB_S55_0;
	pin AF16 = GND;
	pin AF17 = IOB_S41_0;
	pin AF18 = IOB_S28_3;
	pin AF19 = GND;
	pin AF20 = IOB_S14_3;
	pin AF21 = IOB_S14_2;
	pin AF22 = GND;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_2;
	pin AF25 = M2;
	pin AF26 = VCCO6;
	pin AF27 = IOB_W15_2;
	pin AF28 = IOB_W22_2;
	pin AF29 = IOB_W22_3;
	pin AF30 = GND;
	pin AF31 = IOB_W24_2;
	pin AF32 = IOB_W21_0;
	pin AF33 = IOB_W21_1;
	pin AF34 = GND;
	pin AG1 = VCCAUX;
	pin AG2 = IOB_E18_3;
	pin AG3 = IOB_E18_2;
	pin AG4 = IOB_E19_1;
	pin AG5 = IOB_E20_3;
	pin AG6 = IOB_E20_2;
	pin AG7 = IOB_E13_3;
	pin AG8 = IOB_E13_2;
	pin AG9 = CCLK;
	pin AG10 = PWRDWN_B;
	pin AG11 = VCCO4;
	pin AG12 = IOB_S64_1;
	pin AG13 = IOB_S64_0;
	pin AG14 = IOB_S49_0;
	pin AG15 = VCCO4;
	pin AG16 = IOB_S44_2;
	pin AG17 = IOB_S41_1;
	pin AG18 = IOB_S28_2;
	pin AG19 = IOB_S25_1;
	pin AG20 = VCCO5;
	pin AG21 = IOB_S20_3;
	pin AG22 = IOB_S5_3;
	pin AG23 = IOB_S5_2;
	pin AG24 = VCCO5;
	pin AG25 = M0;
	pin AG26 = M1;
	pin AG27 = IOB_W13_2;
	pin AG28 = IOB_W13_3;
	pin AG29 = IOB_W20_2;
	pin AG30 = IOB_W20_3;
	pin AG31 = IOB_W19_1;
	pin AG32 = IOB_W18_2;
	pin AG33 = IOB_W18_3;
	pin AG34 = VCCAUX;
	pin AH1 = IOB_E15_1;
	pin AH2 = IOB_E15_0;
	pin AH3 = IOB_E19_0;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E16_3;
	pin AH6 = IOB_E17_1;
	pin AH7 = IOB_E17_0;
	pin AH8 = VCCO3;
	pin AH9 = IOB_E11_3;
	pin AH10 = IOB_S65_2;
	pin AH11 = IOB_S64_3;
	pin AH12 = IOB_S64_2;
	pin AH13 = IOB_S54_0;
	pin AH14 = IOB_S49_1;
	pin AH15 = IOB_S46_0;
	pin AH16 = NC;
	pin AH17 = IOB_S40_0;
	pin AH18 = IOB_S29_3;
	pin AH19 = NC;
	pin AH20 = IOB_S23_3;
	pin AH21 = IOB_S20_2;
	pin AH22 = IOB_S15_3;
	pin AH23 = IOB_S5_1;
	pin AH24 = IOB_S5_0;
	pin AH25 = IOB_S4_1;
	pin AH26 = IOB_W11_3;
	pin AH27 = VCCO6;
	pin AH28 = IOB_W17_0;
	pin AH29 = IOB_W17_1;
	pin AH30 = IOB_W16_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W19_0;
	pin AH33 = IOB_W15_0;
	pin AH34 = IOB_W15_1;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = IOB_E13_1;
	pin AJ4 = IOB_E13_0;
	pin AJ5 = IOB_E16_2;
	pin AJ6 = IOB_E14_3;
	pin AJ7 = IOB_E9_3;
	pin AJ8 = IOB_E9_2;
	pin AJ9 = IOB_E11_2;
	pin AJ10 = IOB_S68_2;
	pin AJ11 = IOB_S63_0;
	pin AJ12 = IOB_S57_2;
	pin AJ13 = IOB_S54_1;
	pin AJ14 = IOB_S48_2;
	pin AJ15 = IOB_S44_0;
	pin AJ16 = NC;
	pin AJ17 = IOB_S40_1;
	pin AJ18 = IOB_S29_2;
	pin AJ19 = NC;
	pin AJ20 = IOB_S25_3;
	pin AJ21 = IOB_S21_1;
	pin AJ22 = IOB_S15_2;
	pin AJ23 = IOB_S12_1;
	pin AJ24 = IOB_S6_3;
	pin AJ25 = IOB_S1_1;
	pin AJ26 = IOB_W11_2;
	pin AJ27 = IOB_W9_2;
	pin AJ28 = IOB_W9_3;
	pin AJ29 = IOB_W14_3;
	pin AJ30 = IOB_W16_2;
	pin AJ31 = IOB_W13_0;
	pin AJ32 = IOB_W13_1;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = GND;
	pin AK2 = VCCO3;
	pin AK3 = IOB_E9_1;
	pin AK4 = IOB_E10_3;
	pin AK5 = GND;
	pin AK6 = IOB_E14_2;
	pin AK7 = IOB_E11_1;
	pin AK8 = IOB_E7_3;
	pin AK9 = GND;
	pin AK10 = IOB_S68_3;
	pin AK11 = IOB_S63_1;
	pin AK12 = IOB_S57_3;
	pin AK13 = GND;
	pin AK14 = IOB_S48_3;
	pin AK15 = IOB_S44_1;
	pin AK16 = GND;
	pin AK17 = IOB_S36_2;
	pin AK18 = IOB_S33_1;
	pin AK19 = GND;
	pin AK20 = IOB_S25_2;
	pin AK21 = IOB_S21_0;
	pin AK22 = GND;
	pin AK23 = IOB_S12_0;
	pin AK24 = IOB_S6_2;
	pin AK25 = IOB_S1_0;
	pin AK26 = GND;
	pin AK27 = IOB_W7_3;
	pin AK28 = IOB_W11_1;
	pin AK29 = IOB_W14_2;
	pin AK30 = GND;
	pin AK31 = IOB_W10_3;
	pin AK32 = IOB_W9_1;
	pin AK33 = VCCO6;
	pin AK34 = GND;
	pin AL1 = IOB_E7_1;
	pin AL2 = IOB_E7_0;
	pin AL3 = IOB_E9_0;
	pin AL4 = IOB_E10_2;
	pin AL5 = IOB_E8_3;
	pin AL6 = IOB_E8_2;
	pin AL7 = IOB_E11_0;
	pin AL8 = IOB_E7_2;
	pin AL9 = IOB_E5_3;
	pin AL10 = IOB_S67_0;
	pin AL11 = VCCO4;
	pin AL12 = IOB_S56_1;
	pin AL13 = IOB_S56_0;
	pin AL14 = IOB_S47_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S43_2;
	pin AL17 = IOB_S36_3;
	pin AL18 = IOB_S33_0;
	pin AL19 = IOB_S26_1;
	pin AL20 = VCCO5;
	pin AL21 = IOB_S22_3;
	pin AL22 = IOB_S13_3;
	pin AL23 = IOB_S13_2;
	pin AL24 = VCCO5;
	pin AL25 = IOB_S2_3;
	pin AL26 = IOB_W5_3;
	pin AL27 = IOB_W7_2;
	pin AL28 = IOB_W11_0;
	pin AL29 = IOB_W8_2;
	pin AL30 = IOB_W8_3;
	pin AL31 = IOB_W10_2;
	pin AL32 = IOB_W9_0;
	pin AL33 = IOB_W7_0;
	pin AL34 = IOB_W7_1;
	pin AM1 = IOB_E4_3;
	pin AM2 = IOB_E4_2;
	pin AM3 = GND;
	pin AM4 = VCCO3;
	pin AM5 = IOB_E5_1;
	pin AM6 = IOB_E6_3;
	pin AM7 = IOB_E6_2;
	pin AM8 = VCCO3;
	pin AM9 = IOB_E5_2;
	pin AM10 = IOB_S67_1;
	pin AM11 = IOB_S62_3;
	pin AM12 = IOB_S62_2;
	pin AM13 = IOB_S50_2;
	pin AM14 = IOB_S47_1;
	pin AM15 = IOB_S43_3;
	pin AM16 = IOB_S41_2;
	pin AM17 = IOB_S35_0;
	pin AM18 = IOB_S34_3;
	pin AM19 = IOB_S28_1;
	pin AM20 = IOB_S26_0;
	pin AM21 = IOB_S22_2;
	pin AM22 = IOB_S19_1;
	pin AM23 = IOB_S7_1;
	pin AM24 = IOB_S7_0;
	pin AM25 = IOB_S2_2;
	pin AM26 = IOB_W5_2;
	pin AM27 = VCCO6;
	pin AM28 = IOB_W6_2;
	pin AM29 = IOB_W6_3;
	pin AM30 = IOB_W5_1;
	pin AM31 = VCCO6;
	pin AM32 = GND;
	pin AM33 = IOB_W4_2;
	pin AM34 = IOB_W4_3;
	pin AN1 = VCCAUX;
	pin AN2 = GND;
	pin AN3 = IOB_E1_1;
	pin AN4 = IOB_E2_3;
	pin AN5 = IOB_E5_0;
	pin AN6 = IOB_E3_1;
	pin AN7 = IOB_E1_3;
	pin AN8 = IOB_E3_3;
	pin AN9 = IOB_E3_2;
	pin AN10 = IOB_S65_0;
	pin AN11 = IOB_S61_0;
	pin AN12 = IOB_S55_2;
	pin AN13 = IOB_S50_3;
	pin AN14 = IOB_S46_1;
	pin AN15 = IOB_S42_0;
	pin AN16 = IOB_S41_3;
	pin AN17 = IOB_S35_1;
	pin AN18 = IOB_S34_2;
	pin AN19 = IOB_S28_0;
	pin AN20 = IOB_S27_3;
	pin AN21 = IOB_S23_2;
	pin AN22 = IOB_S19_0;
	pin AN23 = IOB_S14_1;
	pin AN24 = IOB_S8_3;
	pin AN25 = IOB_S4_3;
	pin AN26 = IOB_W3_2;
	pin AN27 = IOB_W3_3;
	pin AN28 = IOB_W1_3;
	pin AN29 = IOB_W3_1;
	pin AN30 = IOB_W5_0;
	pin AN31 = IOB_W2_3;
	pin AN32 = IOB_W1_1;
	pin AN33 = GND;
	pin AN34 = VCCAUX;
	pin AP2 = VCCAUX;
	pin AP3 = IOB_E1_0;
	pin AP4 = IOB_E2_2;
	pin AP5 = GND;
	pin AP6 = IOB_E3_0;
	pin AP7 = IOB_E1_2;
	pin AP8 = VCCAUX;
	pin AP9 = GND;
	pin AP10 = IOB_S65_1;
	pin AP11 = IOB_S61_1;
	pin AP12 = IOB_S55_3;
	pin AP13 = GND;
	pin AP14 = IOB_S46_2;
	pin AP15 = IOB_S42_1;
	pin AP16 = GND;
	pin AP17 = VCCAUX;
	pin AP18 = GND;
	pin AP19 = GND;
	pin AP20 = IOB_S27_2;
	pin AP21 = IOB_S23_1;
	pin AP22 = GND;
	pin AP23 = IOB_S14_0;
	pin AP24 = IOB_S8_2;
	pin AP25 = IOB_S4_2;
	pin AP26 = GND;
	pin AP27 = VCCAUX;
	pin AP28 = IOB_W1_2;
	pin AP29 = IOB_W3_0;
	pin AP30 = GND;
	pin AP31 = IOB_W2_2;
	pin AP32 = IOB_W1_0;
	pin AP33 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S29_3;
	vref IOB_S40_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S64_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N29_0;
	vref IOB_N40_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N67_3;
}

// xc2vp40-ff1152 xq2vp40-ff1152
bond BOND50 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GT11_RXN;
	pin A3 = GT11_RXP;
	pin A4 = GT11_TXP;
	pin A5 = GT11_TXN;
	pin A6 = GT9_RXN;
	pin A7 = GT9_RXP;
	pin A8 = GT9_TXP;
	pin A9 = GT9_TXN;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = GT7_RXN;
	pin A15 = GT7_RXP;
	pin A16 = GT7_TXP;
	pin A17 = GT7_TXN;
	pin A18 = GT6_RXN;
	pin A19 = GT6_RXP;
	pin A20 = GT6_TXP;
	pin A21 = GT6_TXN;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = GT4_RXN;
	pin A27 = GT4_RXP;
	pin A28 = GT4_TXP;
	pin A29 = GT4_TXN;
	pin A30 = GT2_RXN;
	pin A31 = GT2_RXP;
	pin A32 = GT2_TXP;
	pin A33 = GT2_TXN;
	pin B1 = GND;
	pin B2 = GT11_AVCCAUXRX;
	pin B3 = GT11_VTRX;
	pin B4 = GT11_AVCCAUXTX;
	pin B5 = GT11_VTTX;
	pin B6 = GT9_AVCCAUXRX;
	pin B7 = GT9_VTRX;
	pin B8 = GT9_AVCCAUXTX;
	pin B9 = GT9_VTTX;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = GT7_AVCCAUXRX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTTX;
	pin B18 = GT6_AVCCAUXRX;
	pin B19 = GT6_VTRX;
	pin B20 = GT6_AVCCAUXTX;
	pin B21 = GT6_VTTX;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = GT4_AVCCAUXRX;
	pin B27 = GT4_VTRX;
	pin B28 = GT4_AVCCAUXTX;
	pin B29 = GT4_VTTX;
	pin B30 = GT2_AVCCAUXRX;
	pin B31 = GT2_VTRX;
	pin B32 = GT2_AVCCAUXTX;
	pin B33 = GT2_VTTX;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = VCCAUX;
	pin C4 = VCCAUX;
	pin C5 = GT11_GNDA;
	pin C6 = VCCO1;
	pin C7 = IOB_N62_3;
	pin C8 = GT9_GNDA;
	pin C9 = IOB_N55_3;
	pin C10 = GND;
	pin C11 = IOB_N48_3;
	pin C12 = NC;
	pin C13 = IOB_N44_1;
	pin C14 = IOB_N46_3;
	pin C15 = GT7_GNDA;
	pin C16 = GND;
	pin C17 = VCCAUX;
	pin C18 = VCCAUX;
	pin C19 = GND;
	pin C20 = GT6_GNDA;
	pin C21 = IOB_N23_0;
	pin C22 = IOB_N25_2;
	pin C23 = NC;
	pin C24 = IOB_N21_0;
	pin C25 = GND;
	pin C26 = IOB_N14_0;
	pin C27 = GT4_GNDA;
	pin C28 = IOB_N7_0;
	pin C29 = VCCO0;
	pin C30 = GT2_GNDA;
	pin C31 = VCCAUX;
	pin C32 = VCCAUX;
	pin C33 = GND;
	pin C34 = GND;
	pin D1 = IOB_E88_2;
	pin D2 = IOB_E88_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = IOB_N64_2;
	pin D6 = IOB_N64_3;
	pin D7 = IOB_N62_2;
	pin D8 = IOB_N57_3;
	pin D9 = IOB_N55_2;
	pin D10 = IOB_N50_3;
	pin D11 = IOB_N48_2;
	pin D12 = IOB_N48_1;
	pin D13 = IOB_N48_0;
	pin D14 = IOB_N43_2;
	pin D15 = IOB_N43_3;
	pin D16 = IOB_N41_3;
	pin D17 = IOB_N35_1;
	pin D18 = IOB_N34_2;
	pin D19 = IOB_N28_0;
	pin D20 = IOB_N26_0;
	pin D21 = IOB_N26_1;
	pin D22 = IOB_N21_3;
	pin D23 = IOB_N21_2;
	pin D24 = IOB_N21_1;
	pin D25 = IOB_N19_0;
	pin D26 = IOB_N14_1;
	pin D27 = IOB_N12_0;
	pin D28 = IOB_N7_1;
	pin D29 = IOB_N5_0;
	pin D30 = IOB_N5_1;
	pin D31 = GND;
	pin D32 = VCCAUX;
	pin D33 = IOB_W88_3;
	pin D34 = IOB_W88_2;
	pin E1 = IOB_E86_2;
	pin E2 = IOB_E86_3;
	pin E3 = IOB_E87_0;
	pin E4 = IOB_E87_1;
	pin E5 = GND;
	pin E6 = IOB_N68_0;
	pin E7 = IOB_N68_1;
	pin E8 = IOB_N57_2;
	pin E9 = IOB_N64_1;
	pin E10 = IOB_N50_2;
	pin E11 = IOB_N62_1;
	pin E12 = GND;
	pin E13 = IOB_N50_1;
	pin E14 = IOB_N46_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N41_2;
	pin E17 = IOB_N35_0;
	pin E18 = IOB_N34_3;
	pin E19 = IOB_N28_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N23_1;
	pin E22 = IOB_N19_2;
	pin E23 = GND;
	pin E24 = IOB_N7_2;
	pin E25 = IOB_N19_1;
	pin E26 = IOB_N5_2;
	pin E27 = IOB_N12_1;
	pin E28 = IOB_N1_2;
	pin E29 = IOB_N1_3;
	pin E30 = GND;
	pin E31 = IOB_W87_1;
	pin E32 = IOB_W87_0;
	pin E33 = IOB_W86_3;
	pin E34 = IOB_W86_2;
	pin F1 = IOB_E78_0;
	pin F2 = IOB_E78_1;
	pin F3 = VCCO2;
	pin F4 = IOB_E85_0;
	pin F5 = IOB_E85_1;
	pin F6 = GND;
	pin F7 = IOB_E88_0;
	pin F8 = IOB_E88_1;
	pin F9 = IOB_N64_0;
	pin F10 = VCCO1;
	pin F11 = IOB_N62_0;
	pin F12 = IOB_N57_1;
	pin F13 = IOB_N50_0;
	pin F14 = IOB_N46_1;
	pin F15 = IOB_N43_1;
	pin F16 = IOB_N41_1;
	pin F17 = IOB_N36_1;
	pin F18 = IOB_N33_2;
	pin F19 = IOB_N28_2;
	pin F20 = IOB_N26_2;
	pin F21 = IOB_N23_2;
	pin F22 = IOB_N19_3;
	pin F23 = IOB_N12_2;
	pin F24 = IOB_N7_3;
	pin F25 = VCCO0;
	pin F26 = IOB_N5_3;
	pin F27 = IOB_W88_1;
	pin F28 = IOB_W88_0;
	pin F29 = GND;
	pin F30 = IOB_W85_1;
	pin F31 = IOB_W85_0;
	pin F32 = VCCO7;
	pin F33 = IOB_W78_1;
	pin F34 = IOB_W78_0;
	pin G1 = IOB_E76_0;
	pin G2 = IOB_E76_1;
	pin G3 = IOB_E79_0;
	pin G4 = IOB_E79_1;
	pin G5 = IOB_E78_2;
	pin G6 = IOB_E78_3;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N68_3;
	pin G10 = IOB_N67_3;
	pin G11 = IOB_N61_3;
	pin G12 = IOB_N57_0;
	pin G13 = IOB_N55_1;
	pin G14 = IOB_N49_3;
	pin G15 = IOB_N43_0;
	pin G16 = IOB_N41_0;
	pin G17 = IOB_N36_0;
	pin G18 = IOB_N33_3;
	pin G19 = IOB_N28_3;
	pin G20 = IOB_N26_3;
	pin G21 = IOB_N20_0;
	pin G22 = IOB_N14_2;
	pin G23 = IOB_N12_3;
	pin G24 = IOB_N8_0;
	pin G25 = IOB_N2_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXN;
	pin G28 = GND;
	pin G29 = IOB_W78_3;
	pin G30 = IOB_W78_2;
	pin G31 = IOB_W79_1;
	pin G32 = IOB_W79_0;
	pin G33 = IOB_W76_1;
	pin G34 = IOB_W76_0;
	pin H1 = IOB_E68_2;
	pin H2 = IOB_E68_3;
	pin H3 = IOB_E73_0;
	pin H4 = IOB_E73_1;
	pin H5 = IOB_E76_2;
	pin H6 = IOB_E76_3;
	pin H7 = TDO;
	pin H8 = GND;
	pin H9 = IOB_N68_2;
	pin H10 = IOB_N67_2;
	pin H11 = IOB_N61_2;
	pin H12 = GND;
	pin H13 = IOB_N55_0;
	pin H14 = IOB_N49_2;
	pin H15 = GND;
	pin H16 = IOB_N42_3;
	pin H17 = IOB_N35_3;
	pin H18 = IOB_N34_0;
	pin H19 = IOB_N27_0;
	pin H20 = GND;
	pin H21 = IOB_N20_1;
	pin H22 = IOB_N14_3;
	pin H23 = GND;
	pin H24 = IOB_N8_1;
	pin H25 = IOB_N2_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = TDI;
	pin H29 = IOB_W76_3;
	pin H30 = IOB_W76_2;
	pin H31 = IOB_W73_1;
	pin H32 = IOB_W73_0;
	pin H33 = IOB_W68_3;
	pin H34 = IOB_W68_2;
	pin J1 = GND;
	pin J2 = IOB_E66_3;
	pin J3 = IOB_E74_2;
	pin J4 = IOB_E74_3;
	pin J5 = IOB_E75_0;
	pin J6 = IOB_E75_1;
	pin J7 = IOB_E86_0;
	pin J8 = IOB_E86_1;
	pin J9 = TCK;
	pin J10 = IOB_N65_1;
	pin J11 = IOB_N65_3;
	pin J12 = IOB_N63_3;
	pin J13 = IOB_N56_3;
	pin J14 = IOB_N54_3;
	pin J15 = IOB_N47_3;
	pin J16 = IOB_N42_2;
	pin J17 = IOB_N35_2;
	pin J18 = IOB_N34_1;
	pin J19 = IOB_N27_1;
	pin J20 = IOB_N22_0;
	pin J21 = IOB_N15_0;
	pin J22 = IOB_N13_0;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N4_0;
	pin J25 = IOB_N4_2;
	pin J26 = PROG_B;
	pin J27 = IOB_W86_1;
	pin J28 = IOB_W86_0;
	pin J29 = IOB_W75_1;
	pin J30 = IOB_W75_0;
	pin J31 = IOB_W74_3;
	pin J32 = IOB_W74_2;
	pin J33 = IOB_W66_3;
	pin J34 = GND;
	pin K1 = IOB_E64_3;
	pin K2 = IOB_E66_2;
	pin K3 = GND;
	pin K4 = IOB_E67_0;
	pin K5 = IOB_E67_1;
	pin K6 = VCCO2;
	pin K7 = IOB_E74_0;
	pin K8 = IOB_E74_1;
	pin K9 = VCCBATT;
	pin K10 = TMS;
	pin K11 = IOB_N65_2;
	pin K12 = IOB_N63_2;
	pin K13 = IOB_N56_2;
	pin K14 = IOB_N54_2;
	pin K15 = IOB_N47_2;
	pin K16 = IOB_N44_3;
	pin K17 = IOB_N40_3;
	pin K18 = IOB_N29_0;
	pin K19 = IOB_N25_0;
	pin K20 = IOB_N22_1;
	pin K21 = IOB_N15_1;
	pin K22 = IOB_N13_1;
	pin K23 = IOB_N6_1;
	pin K24 = IOB_N4_1;
	pin K25 = HSWAP_EN;
	pin K26 = DXP;
	pin K27 = IOB_W74_1;
	pin K28 = IOB_W74_0;
	pin K29 = VCCO7;
	pin K30 = IOB_W67_1;
	pin K31 = IOB_W67_0;
	pin K32 = GND;
	pin K33 = IOB_W66_2;
	pin K34 = IOB_W64_3;
	pin L1 = IOB_E64_2;
	pin L2 = IOB_E62_3;
	pin L3 = IOB_E61_0;
	pin L4 = IOB_E61_1;
	pin L5 = IOB_E65_0;
	pin L6 = IOB_E65_1;
	pin L7 = IOB_E66_0;
	pin L8 = IOB_E66_1;
	pin L9 = IOB_E77_0;
	pin L10 = IOB_E77_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N44_2;
	pin L17 = IOB_N40_2;
	pin L18 = IOB_N29_1;
	pin L19 = IOB_N25_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W77_1;
	pin L26 = IOB_W77_0;
	pin L27 = IOB_W66_1;
	pin L28 = IOB_W66_0;
	pin L29 = IOB_W65_1;
	pin L30 = IOB_W65_0;
	pin L31 = IOB_W61_1;
	pin L32 = IOB_W61_0;
	pin L33 = IOB_W62_3;
	pin L34 = IOB_W64_2;
	pin M1 = IOB_E58_3;
	pin M2 = IOB_E62_2;
	pin M3 = IOB_E60_2;
	pin M4 = IOB_E60_3;
	pin M5 = GND;
	pin M6 = IOB_E63_0;
	pin M7 = IOB_E63_1;
	pin M8 = GND;
	pin M9 = IOB_E68_0;
	pin M10 = IOB_E68_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W68_1;
	pin M26 = IOB_W68_0;
	pin M27 = GND;
	pin M28 = IOB_W63_1;
	pin M29 = IOB_W63_0;
	pin M30 = GND;
	pin M31 = IOB_W60_3;
	pin M32 = IOB_W60_2;
	pin M33 = IOB_W62_2;
	pin M34 = IOB_W58_3;
	pin N1 = IOB_E58_2;
	pin N2 = IOB_E56_3;
	pin N3 = IOB_E57_0;
	pin N4 = IOB_E57_1;
	pin N5 = IOB_E59_0;
	pin N6 = IOB_E59_1;
	pin N7 = IOB_E62_0;
	pin N8 = IOB_E62_1;
	pin N9 = IOB_E64_0;
	pin N10 = IOB_E64_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W64_1;
	pin N26 = IOB_W64_0;
	pin N27 = IOB_W62_1;
	pin N28 = IOB_W62_0;
	pin N29 = IOB_W59_1;
	pin N30 = IOB_W59_0;
	pin N31 = IOB_W57_1;
	pin N32 = IOB_W57_0;
	pin N33 = IOB_W56_3;
	pin N34 = IOB_W58_2;
	pin P1 = IOB_E52_3;
	pin P2 = IOB_E56_2;
	pin P3 = IOB_E54_2;
	pin P4 = IOB_E54_3;
	pin P5 = IOB_E55_0;
	pin P6 = IOB_E55_1;
	pin P7 = IOB_E58_0;
	pin P8 = IOB_E58_1;
	pin P9 = IOB_E60_0;
	pin P10 = IOB_E60_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W60_1;
	pin P26 = IOB_W60_0;
	pin P27 = IOB_W58_1;
	pin P28 = IOB_W58_0;
	pin P29 = IOB_W55_1;
	pin P30 = IOB_W55_0;
	pin P31 = IOB_W54_3;
	pin P32 = IOB_W54_2;
	pin P33 = IOB_W56_2;
	pin P34 = IOB_W52_3;
	pin R1 = IOB_E52_2;
	pin R2 = IOB_E50_3;
	pin R3 = IOB_E51_0;
	pin R4 = IOB_E51_1;
	pin R5 = VCCO2;
	pin R6 = IOB_E53_0;
	pin R7 = IOB_E53_1;
	pin R8 = GND;
	pin R9 = IOB_E56_0;
	pin R10 = IOB_E56_1;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W56_1;
	pin R26 = IOB_W56_0;
	pin R27 = GND;
	pin R28 = IOB_W53_1;
	pin R29 = IOB_W53_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W51_1;
	pin R32 = IOB_W51_0;
	pin R33 = IOB_W50_3;
	pin R34 = IOB_W52_2;
	pin T1 = GND;
	pin T2 = IOB_E50_2;
	pin T3 = IOB_E48_2;
	pin T4 = IOB_E48_3;
	pin T5 = IOB_E49_0;
	pin T6 = IOB_E49_1;
	pin T7 = IOB_E50_0;
	pin T8 = IOB_E50_1;
	pin T9 = IOB_E52_0;
	pin T10 = IOB_E52_1;
	pin T11 = IOB_E54_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W54_1;
	pin T25 = IOB_W52_1;
	pin T26 = IOB_W52_0;
	pin T27 = IOB_W50_1;
	pin T28 = IOB_W50_0;
	pin T29 = IOB_W49_1;
	pin T30 = IOB_W49_0;
	pin T31 = IOB_W48_3;
	pin T32 = IOB_W48_2;
	pin T33 = IOB_W50_2;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E46_3;
	pin U3 = IOB_E45_0;
	pin U4 = IOB_E45_1;
	pin U5 = IOB_E47_0;
	pin U6 = IOB_E47_1;
	pin U7 = IOB_E46_0;
	pin U8 = IOB_E46_1;
	pin U9 = IOB_E48_0;
	pin U10 = IOB_E48_1;
	pin U11 = IOB_E54_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W54_0;
	pin U25 = IOB_W48_1;
	pin U26 = IOB_W48_0;
	pin U27 = IOB_W46_1;
	pin U28 = IOB_W46_0;
	pin U29 = IOB_W47_1;
	pin U30 = IOB_W47_0;
	pin U31 = IOB_W45_1;
	pin U32 = IOB_W45_0;
	pin U33 = IOB_W46_3;
	pin U34 = VCCAUX;
	pin V1 = VCCAUX;
	pin V2 = IOB_E46_2;
	pin V3 = IOB_E44_3;
	pin V4 = IOB_E44_2;
	pin V5 = IOB_E43_1;
	pin V6 = IOB_E43_0;
	pin V7 = IOB_E43_3;
	pin V8 = IOB_E43_2;
	pin V9 = IOB_E41_3;
	pin V10 = IOB_E41_2;
	pin V11 = IOB_E39_3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W39_3;
	pin V25 = IOB_W41_2;
	pin V26 = IOB_W41_3;
	pin V27 = IOB_W43_2;
	pin V28 = IOB_W43_3;
	pin V29 = IOB_W43_0;
	pin V30 = IOB_W43_1;
	pin V31 = IOB_W44_2;
	pin V32 = IOB_W44_3;
	pin V33 = IOB_W46_2;
	pin V34 = VCCAUX;
	pin W1 = GND;
	pin W2 = IOB_E42_3;
	pin W3 = IOB_E41_1;
	pin W4 = IOB_E41_0;
	pin W5 = IOB_E39_1;
	pin W6 = IOB_E39_0;
	pin W7 = IOB_E37_3;
	pin W8 = IOB_E37_2;
	pin W9 = IOB_E35_3;
	pin W10 = IOB_E35_2;
	pin W11 = IOB_E39_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W39_2;
	pin W25 = IOB_W35_2;
	pin W26 = IOB_W35_3;
	pin W27 = IOB_W37_2;
	pin W28 = IOB_W37_3;
	pin W29 = IOB_W39_0;
	pin W30 = IOB_W39_1;
	pin W31 = IOB_W41_0;
	pin W32 = IOB_W41_1;
	pin W33 = IOB_W42_3;
	pin W34 = GND;
	pin Y1 = IOB_E40_3;
	pin Y2 = IOB_E42_2;
	pin Y3 = IOB_E38_3;
	pin Y4 = IOB_E38_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E37_1;
	pin Y7 = IOB_E37_0;
	pin Y8 = GND;
	pin Y9 = IOB_E33_3;
	pin Y10 = IOB_E33_2;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W33_2;
	pin Y26 = IOB_W33_3;
	pin Y27 = GND;
	pin Y28 = IOB_W37_0;
	pin Y29 = IOB_W37_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W38_2;
	pin Y32 = IOB_W38_3;
	pin Y33 = IOB_W42_2;
	pin Y34 = IOB_W40_3;
	pin AA1 = IOB_E40_2;
	pin AA2 = IOB_E36_3;
	pin AA3 = IOB_E35_1;
	pin AA4 = IOB_E35_0;
	pin AA5 = IOB_E33_1;
	pin AA6 = IOB_E33_0;
	pin AA7 = IOB_E31_3;
	pin AA8 = IOB_E31_2;
	pin AA9 = IOB_E29_3;
	pin AA10 = IOB_E29_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W29_2;
	pin AA26 = IOB_W29_3;
	pin AA27 = IOB_W31_2;
	pin AA28 = IOB_W31_3;
	pin AA29 = IOB_W33_0;
	pin AA30 = IOB_W33_1;
	pin AA31 = IOB_W35_0;
	pin AA32 = IOB_W35_1;
	pin AA33 = IOB_W36_3;
	pin AA34 = IOB_W40_2;
	pin AB1 = IOB_E34_3;
	pin AB2 = IOB_E36_2;
	pin AB3 = IOB_E32_3;
	pin AB4 = IOB_E32_2;
	pin AB5 = IOB_E31_1;
	pin AB6 = IOB_E31_0;
	pin AB7 = IOB_E27_3;
	pin AB8 = IOB_E27_2;
	pin AB9 = IOB_E25_3;
	pin AB10 = IOB_E25_2;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W25_2;
	pin AB26 = IOB_W25_3;
	pin AB27 = IOB_W27_2;
	pin AB28 = IOB_W27_3;
	pin AB29 = IOB_W31_0;
	pin AB30 = IOB_W31_1;
	pin AB31 = IOB_W32_2;
	pin AB32 = IOB_W32_3;
	pin AB33 = IOB_W36_2;
	pin AB34 = IOB_W34_3;
	pin AC1 = IOB_E34_2;
	pin AC2 = IOB_E30_3;
	pin AC3 = IOB_E29_1;
	pin AC4 = IOB_E29_0;
	pin AC5 = GND;
	pin AC6 = IOB_E27_1;
	pin AC7 = IOB_E27_0;
	pin AC8 = GND;
	pin AC9 = IOB_E21_3;
	pin AC10 = IOB_E21_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_2;
	pin AC26 = IOB_W21_3;
	pin AC27 = GND;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W27_1;
	pin AC30 = GND;
	pin AC31 = IOB_W29_0;
	pin AC32 = IOB_W29_1;
	pin AC33 = IOB_W30_3;
	pin AC34 = IOB_W34_2;
	pin AD1 = IOB_E28_3;
	pin AD2 = IOB_E30_2;
	pin AD3 = IOB_E26_3;
	pin AD4 = IOB_E26_2;
	pin AD5 = IOB_E25_1;
	pin AD6 = IOB_E25_0;
	pin AD7 = IOB_E23_3;
	pin AD8 = IOB_E23_2;
	pin AD9 = IOB_E13_3;
	pin AD10 = IOB_E13_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S46_2;
	pin AD17 = IOB_S41_3;
	pin AD18 = IOB_S28_0;
	pin AD19 = IOB_S23_1;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W13_2;
	pin AD26 = IOB_W13_3;
	pin AD27 = IOB_W23_2;
	pin AD28 = IOB_W23_3;
	pin AD29 = IOB_W25_0;
	pin AD30 = IOB_W25_1;
	pin AD31 = IOB_W26_2;
	pin AD32 = IOB_W26_3;
	pin AD33 = IOB_W30_2;
	pin AD34 = IOB_W28_3;
	pin AE1 = IOB_E28_2;
	pin AE2 = IOB_E24_3;
	pin AE3 = GND;
	pin AE4 = IOB_E23_1;
	pin AE5 = IOB_E23_0;
	pin AE6 = VCCO3;
	pin AE7 = IOB_E15_3;
	pin AE8 = IOB_E15_2;
	pin AE9 = CCLK;
	pin AE10 = DONE;
	pin AE11 = IOB_S64_3;
	pin AE12 = IOB_S62_3;
	pin AE13 = IOB_S55_3;
	pin AE14 = IOB_S50_3;
	pin AE15 = IOB_S48_3;
	pin AE16 = IOB_S46_1;
	pin AE17 = IOB_S41_2;
	pin AE18 = IOB_S28_1;
	pin AE19 = IOB_S23_2;
	pin AE20 = IOB_S21_0;
	pin AE21 = IOB_S19_0;
	pin AE22 = IOB_S14_0;
	pin AE23 = IOB_S7_0;
	pin AE24 = IOB_S5_0;
	pin AE25 = M2;
	pin AE26 = M1;
	pin AE27 = IOB_W15_2;
	pin AE28 = IOB_W15_3;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W23_0;
	pin AE31 = IOB_W23_1;
	pin AE32 = GND;
	pin AE33 = IOB_W24_3;
	pin AE34 = IOB_W28_2;
	pin AF1 = GND;
	pin AF2 = IOB_E24_2;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E21_0;
	pin AF5 = IOB_E15_1;
	pin AF6 = IOB_E15_0;
	pin AF7 = IOB_E11_3;
	pin AF8 = IOB_E11_2;
	pin AF9 = PWRDWN_B;
	pin AF10 = IOB_S65_2;
	pin AF11 = IOB_S64_2;
	pin AF12 = IOB_S62_2;
	pin AF13 = IOB_S55_2;
	pin AF14 = IOB_S50_2;
	pin AF15 = IOB_S48_2;
	pin AF16 = IOB_S43_3;
	pin AF17 = IOB_S36_3;
	pin AF18 = IOB_S33_0;
	pin AF19 = IOB_S26_0;
	pin AF20 = IOB_S21_1;
	pin AF21 = IOB_S19_1;
	pin AF22 = IOB_S14_1;
	pin AF23 = IOB_S7_1;
	pin AF24 = IOB_S5_1;
	pin AF25 = IOB_S4_1;
	pin AF26 = M0;
	pin AF27 = IOB_W11_2;
	pin AF28 = IOB_W11_3;
	pin AF29 = IOB_W15_0;
	pin AF30 = IOB_W15_1;
	pin AF31 = IOB_W21_0;
	pin AF32 = IOB_W21_1;
	pin AF33 = IOB_W24_2;
	pin AF34 = GND;
	pin AG1 = IOB_E22_3;
	pin AG2 = IOB_E22_2;
	pin AG3 = IOB_E14_3;
	pin AG4 = IOB_E14_2;
	pin AG5 = IOB_E10_3;
	pin AG6 = IOB_E10_2;
	pin AG7 = IOB_E3_3;
	pin AG8 = GND;
	pin AG9 = IOB_S68_1;
	pin AG10 = IOB_S64_1;
	pin AG11 = IOB_S57_3;
	pin AG12 = GND;
	pin AG13 = IOB_S55_1;
	pin AG14 = IOB_S48_1;
	pin AG15 = GND;
	pin AG16 = IOB_S43_2;
	pin AG17 = IOB_S36_2;
	pin AG18 = IOB_S33_1;
	pin AG19 = IOB_S26_1;
	pin AG20 = GND;
	pin AG21 = IOB_S21_2;
	pin AG22 = IOB_S14_2;
	pin AG23 = GND;
	pin AG24 = IOB_S12_0;
	pin AG25 = IOB_S5_2;
	pin AG26 = IOB_S1_2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_3;
	pin AG29 = IOB_W10_2;
	pin AG30 = IOB_W10_3;
	pin AG31 = IOB_W14_2;
	pin AG32 = IOB_W14_3;
	pin AG33 = IOB_W22_2;
	pin AG34 = IOB_W22_3;
	pin AH1 = IOB_E16_3;
	pin AH2 = IOB_E16_2;
	pin AH3 = IOB_E13_1;
	pin AH4 = IOB_E13_0;
	pin AH5 = IOB_E3_1;
	pin AH6 = IOB_E3_0;
	pin AH7 = GND;
	pin AH8 = IOB_E3_2;
	pin AH9 = IOB_S68_0;
	pin AH10 = IOB_S64_0;
	pin AH11 = IOB_S57_2;
	pin AH12 = IOB_S57_1;
	pin AH13 = IOB_S55_0;
	pin AH14 = IOB_S48_0;
	pin AH15 = IOB_S43_1;
	pin AH16 = IOB_S41_1;
	pin AH17 = IOB_S35_3;
	pin AH18 = IOB_S34_0;
	pin AH19 = IOB_S28_2;
	pin AH20 = IOB_S26_2;
	pin AH21 = IOB_S21_3;
	pin AH22 = IOB_S14_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S12_1;
	pin AH25 = IOB_S5_3;
	pin AH26 = IOB_S1_3;
	pin AH27 = IOB_W3_2;
	pin AH28 = GND;
	pin AH29 = IOB_W3_0;
	pin AH30 = IOB_W3_1;
	pin AH31 = IOB_W13_0;
	pin AH32 = IOB_W13_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W16_3;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_E1_1;
	pin AJ5 = IOB_E1_0;
	pin AJ6 = GND;
	pin AJ7 = IOB_E1_3;
	pin AJ8 = IOB_E1_2;
	pin AJ9 = IOB_S62_1;
	pin AJ10 = VCCO4;
	pin AJ11 = IOB_S54_1;
	pin AJ12 = IOB_S57_0;
	pin AJ13 = IOB_S50_1;
	pin AJ14 = IOB_S46_0;
	pin AJ15 = IOB_S43_0;
	pin AJ16 = IOB_S41_0;
	pin AJ17 = IOB_S35_2;
	pin AJ18 = IOB_S34_1;
	pin AJ19 = IOB_S28_3;
	pin AJ20 = IOB_S26_3;
	pin AJ21 = IOB_S23_3;
	pin AJ22 = IOB_S19_2;
	pin AJ23 = IOB_S12_3;
	pin AJ24 = IOB_S15_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S7_2;
	pin AJ27 = IOB_W1_2;
	pin AJ28 = IOB_W1_3;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_0;
	pin AJ31 = IOB_W1_1;
	pin AJ32 = VCCO6;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = IOB_E11_1;
	pin AK2 = IOB_E11_0;
	pin AK3 = IOB_E2_3;
	pin AK4 = IOB_E2_2;
	pin AK5 = GND;
	pin AK6 = IOB_S67_1;
	pin AK7 = IOB_S67_0;
	pin AK8 = IOB_S63_1;
	pin AK9 = IOB_S62_0;
	pin AK10 = IOB_S56_1;
	pin AK11 = IOB_S54_0;
	pin AK12 = GND;
	pin AK13 = IOB_S50_0;
	pin AK14 = IOB_S44_2;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S40_1;
	pin AK17 = IOB_S35_1;
	pin AK18 = IOB_S34_2;
	pin AK19 = IOB_S29_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S25_1;
	pin AK22 = IOB_S19_3;
	pin AK23 = GND;
	pin AK24 = IOB_S15_3;
	pin AK25 = IOB_S13_2;
	pin AK26 = IOB_S7_3;
	pin AK27 = IOB_S6_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = IOB_S2_2;
	pin AK30 = GND;
	pin AK31 = IOB_W2_2;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W11_0;
	pin AK34 = IOB_W11_1;
	pin AL1 = IOB_E4_3;
	pin AL2 = IOB_E4_2;
	pin AL3 = VCCAUX;
	pin AL4 = GND;
	pin AL5 = IOB_S68_3;
	pin AL6 = IOB_S68_2;
	pin AL7 = IOB_S65_1;
	pin AL8 = IOB_S63_0;
	pin AL9 = IOB_S61_1;
	pin AL10 = IOB_S56_0;
	pin AL11 = IOB_S49_1;
	pin AL12 = IOB_S47_0;
	pin AL13 = IOB_S47_1;
	pin AL14 = IOB_S42_1;
	pin AL15 = IOB_S42_0;
	pin AL16 = IOB_S40_0;
	pin AL17 = IOB_S35_0;
	pin AL18 = IOB_S34_3;
	pin AL19 = IOB_S29_3;
	pin AL20 = IOB_S27_3;
	pin AL21 = IOB_S27_2;
	pin AL22 = IOB_S22_2;
	pin AL23 = IOB_S22_3;
	pin AL24 = IOB_S20_2;
	pin AL25 = IOB_S13_3;
	pin AL26 = IOB_S8_2;
	pin AL27 = IOB_S6_3;
	pin AL28 = IOB_S4_2;
	pin AL29 = IOB_S1_1;
	pin AL30 = IOB_S1_0;
	pin AL31 = GND;
	pin AL32 = VCCAUX;
	pin AL33 = IOB_W4_2;
	pin AL34 = IOB_W4_3;
	pin AM1 = GND;
	pin AM2 = GND;
	pin AM3 = VCCAUX;
	pin AM4 = VCCAUX;
	pin AM5 = GT14_GNDA;
	pin AM6 = VCCO4;
	pin AM7 = IOB_S65_0;
	pin AM8 = GT16_GNDA;
	pin AM9 = IOB_S61_0;
	pin AM10 = GND;
	pin AM11 = IOB_S49_0;
	pin AM12 = NC;
	pin AM13 = IOB_S44_0;
	pin AM14 = IOB_S44_1;
	pin AM15 = GT18_GNDA;
	pin AM16 = GND;
	pin AM17 = VCCAUX;
	pin AM18 = VCCAUX;
	pin AM19 = GND;
	pin AM20 = GT19_GNDA;
	pin AM21 = IOB_S25_2;
	pin AM22 = IOB_S25_3;
	pin AM23 = NC;
	pin AM24 = IOB_S20_3;
	pin AM25 = GND;
	pin AM26 = IOB_S8_3;
	pin AM27 = GT21_GNDA;
	pin AM28 = IOB_S4_3;
	pin AM29 = VCCO5;
	pin AM30 = GT23_GNDA;
	pin AM31 = VCCAUX;
	pin AM32 = VCCAUX;
	pin AM33 = GND;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GT14_AVCCAUXRX;
	pin AN3 = GT14_VTRX;
	pin AN4 = GT14_AVCCAUXTX;
	pin AN5 = GT14_VTTX;
	pin AN6 = GT16_AVCCAUXRX;
	pin AN7 = GT16_VTRX;
	pin AN8 = GT16_AVCCAUXTX;
	pin AN9 = GT16_VTTX;
	pin AN10 = NC;
	pin AN11 = NC;
	pin AN12 = NC;
	pin AN13 = NC;
	pin AN14 = GT18_AVCCAUXRX;
	pin AN15 = GT18_VTRX;
	pin AN16 = GT18_AVCCAUXTX;
	pin AN17 = GT18_VTTX;
	pin AN18 = GT19_AVCCAUXRX;
	pin AN19 = GT19_VTRX;
	pin AN20 = GT19_AVCCAUXTX;
	pin AN21 = GT19_VTTX;
	pin AN22 = NC;
	pin AN23 = NC;
	pin AN24 = NC;
	pin AN25 = NC;
	pin AN26 = GT21_AVCCAUXRX;
	pin AN27 = GT21_VTRX;
	pin AN28 = GT21_AVCCAUXTX;
	pin AN29 = GT21_VTTX;
	pin AN30 = GT23_AVCCAUXRX;
	pin AN31 = GT23_VTRX;
	pin AN32 = GT23_AVCCAUXTX;
	pin AN33 = GT23_VTTX;
	pin AN34 = GND;
	pin AP2 = GT14_RXN;
	pin AP3 = GT14_RXP;
	pin AP4 = GT14_TXP;
	pin AP5 = GT14_TXN;
	pin AP6 = GT16_RXN;
	pin AP7 = GT16_RXP;
	pin AP8 = GT16_TXP;
	pin AP9 = GT16_TXN;
	pin AP10 = NC;
	pin AP11 = NC;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = GT18_RXN;
	pin AP15 = GT18_RXP;
	pin AP16 = GT18_TXP;
	pin AP17 = GT18_TXN;
	pin AP18 = GT19_RXN;
	pin AP19 = GT19_RXP;
	pin AP20 = GT19_TXP;
	pin AP21 = GT19_TXN;
	pin AP22 = NC;
	pin AP23 = NC;
	pin AP24 = NC;
	pin AP25 = NC;
	pin AP26 = GT21_RXN;
	pin AP27 = GT21_RXP;
	pin AP28 = GT21_TXP;
	pin AP29 = GT21_TXN;
	pin AP30 = GT23_RXN;
	pin AP31 = GT23_RXP;
	pin AP32 = GT23_TXP;
	pin AP33 = GT23_TXN;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S29_3;
	vref IOB_S40_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S64_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N29_0;
	vref IOB_N40_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N67_3;
}

// xc2vp40-fg676 xq2vp40-fg676
bond BOND51 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = DXP;
	pin A4 = GT4_TXN;
	pin A5 = GT4_TXP;
	pin A6 = GT4_RXP;
	pin A7 = GT4_RXN;
	pin A8 = IOB_N14_2;
	pin A9 = GT6_TXN;
	pin A10 = GT6_TXP;
	pin A11 = GT6_RXP;
	pin A12 = GT6_RXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT7_TXN;
	pin A16 = GT7_TXP;
	pin A17 = GT7_RXP;
	pin A18 = GT7_RXN;
	pin A19 = IOB_N55_1;
	pin A20 = GT9_TXN;
	pin A21 = GT9_TXP;
	pin A22 = GT9_RXP;
	pin A23 = GT9_RXN;
	pin A24 = VCCBATT;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = GT4_VTTX;
	pin B5 = GT4_AVCCAUXTX;
	pin B6 = GT4_VTRX;
	pin B7 = GT4_AVCCAUXRX;
	pin B8 = IOB_N14_3;
	pin B9 = GT6_VTTX;
	pin B10 = GT6_AVCCAUXTX;
	pin B11 = GT6_VTRX;
	pin B12 = GT6_AVCCAUXRX;
	pin B13 = IOB_N34_0;
	pin B14 = IOB_N35_3;
	pin B15 = GT7_VTTX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = IOB_N55_0;
	pin B20 = GT9_VTTX;
	pin B21 = GT9_AVCCAUXTX;
	pin B22 = GT9_VTRX;
	pin B23 = GT9_AVCCAUXRX;
	pin B24 = TMS;
	pin B25 = GND;
	pin B26 = TCK;
	pin C1 = IOB_W88_2;
	pin C2 = IOB_W88_3;
	pin C3 = GND;
	pin C4 = DXN;
	pin C5 = VCCO0;
	pin C6 = GT4_GNDA;
	pin C7 = IOB_N4_0;
	pin C8 = VCCO0;
	pin C9 = IOB_N20_0;
	pin C10 = IOB_N23_1;
	pin C11 = GT6_GNDA;
	pin C12 = IOB_N28_2;
	pin C13 = IOB_N34_1;
	pin C14 = IOB_N35_2;
	pin C15 = IOB_N41_1;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N46_2;
	pin C18 = IOB_N49_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N65_3;
	pin C21 = GT9_GNDA;
	pin C22 = VCCO1;
	pin C23 = NC;
	pin C24 = GND;
	pin C25 = IOB_E88_3;
	pin C26 = IOB_E88_2;
	pin D1 = IOB_W88_0;
	pin D2 = IOB_W88_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N1_0;
	pin D7 = IOB_N4_1;
	pin D8 = GND;
	pin D9 = IOB_N20_1;
	pin D10 = IOB_N23_2;
	pin D11 = VCCO0;
	pin D12 = IOB_N28_3;
	pin D13 = IOB_N34_2;
	pin D14 = IOB_N35_1;
	pin D15 = IOB_N41_0;
	pin D16 = VCCO1;
	pin D17 = IOB_N46_1;
	pin D18 = IOB_N49_2;
	pin D19 = GND;
	pin D20 = IOB_N65_2;
	pin D21 = IOB_N68_3;
	pin D22 = IOB_N68_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E88_1;
	pin D26 = IOB_E88_0;
	pin E1 = IOB_W86_2;
	pin E2 = IOB_W86_3;
	pin E3 = VCCO7;
	pin E4 = IOB_W87_1;
	pin E5 = IOB_N1_3;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N6_0;
	pin E9 = IOB_N19_2;
	pin E10 = IOB_N22_1;
	pin E11 = IOB_N22_0;
	pin E12 = IOB_N27_1;
	pin E13 = IOB_N34_3;
	pin E14 = IOB_N35_0;
	pin E15 = IOB_N42_2;
	pin E16 = IOB_N47_3;
	pin E17 = IOB_N47_2;
	pin E18 = IOB_N50_1;
	pin E19 = IOB_N63_3;
	pin E20 = IOB_N65_1;
	pin E21 = IOB_N68_2;
	pin E22 = IOB_N68_0;
	pin E23 = IOB_E87_1;
	pin E24 = VCCO2;
	pin E25 = IOB_E86_3;
	pin E26 = IOB_E86_2;
	pin F1 = IOB_W68_2;
	pin F2 = IOB_W68_3;
	pin F3 = IOB_W73_0;
	pin F4 = IOB_W73_1;
	pin F5 = IOB_W87_0;
	pin F6 = IOB_W85_1;
	pin F7 = IOB_N2_0;
	pin F8 = IOB_N6_1;
	pin F9 = IOB_N19_3;
	pin F10 = GND;
	pin F11 = IOB_N25_2;
	pin F12 = IOB_N26_2;
	pin F13 = IOB_N27_0;
	pin F14 = IOB_N42_3;
	pin F15 = IOB_N43_1;
	pin F16 = IOB_N44_1;
	pin F17 = GND;
	pin F18 = IOB_N50_0;
	pin F19 = IOB_N63_2;
	pin F20 = IOB_N67_3;
	pin F21 = IOB_E85_1;
	pin F22 = IOB_E87_0;
	pin F23 = IOB_E73_1;
	pin F24 = IOB_E73_0;
	pin F25 = IOB_E68_3;
	pin F26 = IOB_E68_2;
	pin G1 = IOB_W65_0;
	pin G2 = IOB_W65_1;
	pin G3 = IOB_W66_2;
	pin G4 = IOB_W66_3;
	pin G5 = IOB_W68_1;
	pin G6 = IOB_W85_0;
	pin G7 = IOB_N2_1;
	pin G8 = IOB_N5_2;
	pin G9 = IOB_N15_0;
	pin G10 = VCCINT;
	pin G11 = IOB_N23_0;
	pin G12 = IOB_N26_3;
	pin G13 = VCCINT;
	pin G14 = VCCINT;
	pin G15 = IOB_N43_0;
	pin G16 = IOB_N46_3;
	pin G17 = VCCINT;
	pin G18 = IOB_N54_3;
	pin G19 = IOB_N64_1;
	pin G20 = IOB_N67_2;
	pin G21 = IOB_E85_0;
	pin G22 = IOB_E68_1;
	pin G23 = IOB_E66_3;
	pin G24 = IOB_E66_2;
	pin G25 = IOB_E65_1;
	pin G26 = IOB_E65_0;
	pin H1 = IOB_W64_0;
	pin H2 = IOB_W64_1;
	pin H3 = VCCO7;
	pin H4 = GND;
	pin H5 = IOB_W68_0;
	pin H6 = IOB_W64_2;
	pin H7 = IOB_W64_3;
	pin H8 = IOB_N5_3;
	pin H9 = IOB_N15_1;
	pin H10 = IOB_N21_3;
	pin H11 = IOB_N21_2;
	pin H12 = IOB_N25_0;
	pin H13 = IOB_N29_0;
	pin H14 = IOB_N40_3;
	pin H15 = IOB_N44_3;
	pin H16 = IOB_N48_1;
	pin H17 = IOB_N48_0;
	pin H18 = IOB_N54_2;
	pin H19 = IOB_N64_0;
	pin H20 = IOB_E64_3;
	pin H21 = IOB_E64_2;
	pin H22 = IOB_E68_0;
	pin H23 = GND;
	pin H24 = VCCO2;
	pin H25 = IOB_E64_1;
	pin H26 = IOB_E64_0;
	pin J1 = IOB_W60_0;
	pin J2 = IOB_W60_1;
	pin J3 = IOB_W60_2;
	pin J4 = IOB_W60_3;
	pin J5 = IOB_W61_0;
	pin J6 = IOB_W61_1;
	pin J7 = IOB_W62_2;
	pin J8 = IOB_W62_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N25_1;
	pin J13 = IOB_N29_1;
	pin J14 = IOB_N40_2;
	pin J15 = IOB_N44_2;
	pin J16 = VCCO1;
	pin J17 = VCCO1;
	pin J18 = VCCINT;
	pin J19 = IOB_E62_3;
	pin J20 = IOB_E62_2;
	pin J21 = IOB_E61_1;
	pin J22 = IOB_E61_0;
	pin J23 = IOB_E60_3;
	pin J24 = IOB_E60_2;
	pin J25 = IOB_E60_1;
	pin J26 = IOB_E60_0;
	pin K1 = IOB_W56_0;
	pin K2 = IOB_W56_1;
	pin K3 = IOB_W56_3;
	pin K4 = IOB_W57_0;
	pin K5 = IOB_W57_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_W58_3;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCINT;
	pin K17 = VCCINT;
	pin K18 = VCCO2;
	pin K19 = IOB_E58_3;
	pin K20 = VCCINT;
	pin K21 = GND;
	pin K22 = IOB_E57_1;
	pin K23 = IOB_E57_0;
	pin K24 = IOB_E56_3;
	pin K25 = IOB_E56_1;
	pin K26 = IOB_E56_0;
	pin L1 = IOB_W52_2;
	pin L2 = IOB_W52_3;
	pin L3 = IOB_W56_2;
	pin L4 = VCCO7;
	pin L5 = IOB_W53_0;
	pin L6 = IOB_W53_1;
	pin L7 = IOB_W54_3;
	pin L8 = IOB_W58_2;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = IOB_E58_2;
	pin L20 = IOB_E54_3;
	pin L21 = IOB_E53_1;
	pin L22 = IOB_E53_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E56_2;
	pin L25 = IOB_E52_3;
	pin L26 = IOB_E52_2;
	pin M1 = IOB_W48_2;
	pin M2 = IOB_W48_3;
	pin M3 = GND;
	pin M4 = IOB_W49_0;
	pin M5 = IOB_W49_1;
	pin M6 = IOB_W50_3;
	pin M7 = IOB_W54_2;
	pin M8 = IOB_W52_0;
	pin M9 = IOB_W52_1;
	pin M10 = VCCO7;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCO2;
	pin M18 = IOB_E52_1;
	pin M19 = IOB_E52_0;
	pin M20 = IOB_E54_2;
	pin M21 = IOB_E50_3;
	pin M22 = IOB_E49_1;
	pin M23 = IOB_E49_0;
	pin M24 = GND;
	pin M25 = IOB_E48_3;
	pin M26 = IOB_E48_2;
	pin N1 = VCCAUX;
	pin N2 = IOB_W45_0;
	pin N3 = IOB_W45_1;
	pin N4 = IOB_W46_2;
	pin N5 = IOB_W46_3;
	pin N6 = IOB_W50_2;
	pin N7 = VCCINT;
	pin N8 = IOB_W48_0;
	pin N9 = IOB_W48_1;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = IOB_E48_1;
	pin N19 = IOB_E48_0;
	pin N20 = VCCINT;
	pin N21 = IOB_E50_2;
	pin N22 = IOB_E46_3;
	pin N23 = IOB_E46_2;
	pin N24 = IOB_E45_1;
	pin N25 = IOB_E45_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_W44_3;
	pin P3 = IOB_W44_2;
	pin P4 = IOB_W43_3;
	pin P5 = IOB_W43_2;
	pin P6 = IOB_W39_3;
	pin P7 = VCCINT;
	pin P8 = IOB_W42_3;
	pin P9 = IOB_W42_2;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = IOB_E42_2;
	pin P19 = IOB_E42_3;
	pin P20 = VCCINT;
	pin P21 = IOB_E39_3;
	pin P22 = IOB_E43_2;
	pin P23 = IOB_E43_3;
	pin P24 = IOB_E44_2;
	pin P25 = IOB_E44_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_W41_1;
	pin R2 = IOB_W41_0;
	pin R3 = GND;
	pin R4 = IOB_W40_3;
	pin R5 = IOB_W40_2;
	pin R6 = IOB_W39_2;
	pin R7 = IOB_W35_3;
	pin R8 = IOB_W38_3;
	pin R9 = IOB_W38_2;
	pin R10 = VCCO6;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCO3;
	pin R18 = IOB_E38_2;
	pin R19 = IOB_E38_3;
	pin R20 = IOB_E35_3;
	pin R21 = IOB_E39_2;
	pin R22 = IOB_E40_2;
	pin R23 = IOB_E40_3;
	pin R24 = GND;
	pin R25 = IOB_E41_0;
	pin R26 = IOB_E41_1;
	pin T1 = IOB_W37_1;
	pin T2 = IOB_W37_0;
	pin T3 = IOB_W33_1;
	pin T4 = VCCO6;
	pin T5 = IOB_W36_3;
	pin T6 = IOB_W36_2;
	pin T7 = IOB_W35_2;
	pin T8 = IOB_W31_3;
	pin T9 = VCCO6;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E31_3;
	pin T20 = IOB_E35_2;
	pin T21 = IOB_E36_2;
	pin T22 = IOB_E36_3;
	pin T23 = VCCO3;
	pin T24 = IOB_E33_1;
	pin T25 = IOB_E37_0;
	pin T26 = IOB_E37_1;
	pin U1 = IOB_W34_3;
	pin U2 = IOB_W34_2;
	pin U3 = IOB_W33_0;
	pin U4 = IOB_W32_3;
	pin U5 = IOB_W32_2;
	pin U6 = GND;
	pin U7 = VCCINT;
	pin U8 = IOB_W31_2;
	pin U9 = VCCO6;
	pin U10 = VCCINT;
	pin U11 = VCCINT;
	pin U12 = VCCO5;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = VCCO4;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = IOB_E31_2;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = IOB_E32_2;
	pin U23 = IOB_E32_3;
	pin U24 = IOB_E33_0;
	pin U25 = IOB_E34_2;
	pin U26 = IOB_E34_3;
	pin V1 = IOB_W30_3;
	pin V2 = IOB_W30_2;
	pin V3 = IOB_W29_1;
	pin V4 = IOB_W29_0;
	pin V5 = IOB_W28_3;
	pin V6 = IOB_W28_2;
	pin V7 = IOB_W27_3;
	pin V8 = IOB_W27_2;
	pin V9 = VCCINT;
	pin V10 = VCCO5;
	pin V11 = VCCO5;
	pin V12 = IOB_S25_2;
	pin V13 = IOB_S29_2;
	pin V14 = IOB_S40_1;
	pin V15 = IOB_S44_1;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = IOB_E27_2;
	pin V20 = IOB_E27_3;
	pin V21 = IOB_E28_2;
	pin V22 = IOB_E28_3;
	pin V23 = IOB_E29_0;
	pin V24 = IOB_E29_1;
	pin V25 = IOB_E30_2;
	pin V26 = IOB_E30_3;
	pin W1 = IOB_W26_3;
	pin W2 = IOB_W26_2;
	pin W3 = VCCO6;
	pin W4 = GND;
	pin W5 = IOB_W22_3;
	pin W6 = IOB_W25_1;
	pin W7 = IOB_W25_0;
	pin W8 = IOB_S5_0;
	pin W9 = IOB_S15_2;
	pin W10 = IOB_S21_0;
	pin W11 = IOB_S21_1;
	pin W12 = IOB_S25_3;
	pin W13 = IOB_S29_3;
	pin W14 = IOB_S40_0;
	pin W15 = IOB_S44_0;
	pin W16 = IOB_S48_2;
	pin W17 = IOB_S48_3;
	pin W18 = IOB_S54_1;
	pin W19 = IOB_S64_3;
	pin W20 = IOB_E25_0;
	pin W21 = IOB_E25_1;
	pin W22 = IOB_E22_3;
	pin W23 = GND;
	pin W24 = VCCO3;
	pin W25 = IOB_E26_2;
	pin W26 = IOB_E26_3;
	pin Y1 = IOB_W24_3;
	pin Y2 = IOB_W24_2;
	pin Y3 = IOB_W23_3;
	pin Y4 = IOB_W23_2;
	pin Y5 = IOB_W22_2;
	pin Y6 = IOB_W15_3;
	pin Y7 = IOB_S2_2;
	pin Y8 = IOB_S5_1;
	pin Y9 = IOB_S15_3;
	pin Y10 = VCCINT;
	pin Y11 = IOB_S23_3;
	pin Y12 = IOB_S26_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = IOB_S43_3;
	pin Y16 = IOB_S46_0;
	pin Y17 = VCCINT;
	pin Y18 = IOB_S54_0;
	pin Y19 = IOB_S64_2;
	pin Y20 = IOB_S67_1;
	pin Y21 = IOB_E15_3;
	pin Y22 = IOB_E22_2;
	pin Y23 = IOB_E23_2;
	pin Y24 = IOB_E23_3;
	pin Y25 = IOB_E24_2;
	pin Y26 = IOB_E24_3;
	pin AA1 = IOB_W21_1;
	pin AA2 = IOB_W21_0;
	pin AA3 = IOB_W16_3;
	pin AA4 = IOB_W16_2;
	pin AA5 = IOB_W3_3;
	pin AA6 = IOB_W15_2;
	pin AA7 = IOB_S2_3;
	pin AA8 = IOB_S6_2;
	pin AA9 = IOB_S19_0;
	pin AA10 = GND;
	pin AA11 = IOB_S25_1;
	pin AA12 = IOB_S26_1;
	pin AA13 = IOB_S27_3;
	pin AA14 = IOB_S42_0;
	pin AA15 = IOB_S43_2;
	pin AA16 = IOB_S44_2;
	pin AA17 = GND;
	pin AA18 = IOB_S50_3;
	pin AA19 = IOB_S63_1;
	pin AA20 = IOB_S67_0;
	pin AA21 = IOB_E15_2;
	pin AA22 = IOB_E3_3;
	pin AA23 = IOB_E16_2;
	pin AA24 = IOB_E16_3;
	pin AA25 = IOB_E21_0;
	pin AA26 = IOB_E21_1;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W3_2;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S4_1;
	pin AB8 = IOB_S6_3;
	pin AB9 = IOB_S19_1;
	pin AB10 = IOB_S22_2;
	pin AB11 = IOB_S22_3;
	pin AB12 = IOB_S27_2;
	pin AB13 = IOB_S34_0;
	pin AB14 = IOB_S35_3;
	pin AB15 = IOB_S42_1;
	pin AB16 = IOB_S47_0;
	pin AB17 = IOB_S47_1;
	pin AB18 = IOB_S50_2;
	pin AB19 = IOB_S63_0;
	pin AB20 = IOB_S65_2;
	pin AB21 = IOB_S68_1;
	pin AB22 = IOB_S68_3;
	pin AB23 = IOB_E3_2;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E4_2;
	pin AB26 = IOB_E4_3;
	pin AC1 = IOB_W2_3;
	pin AC2 = IOB_W2_2;
	pin AC3 = IOB_W1_3;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S1_3;
	pin AC7 = IOB_S4_2;
	pin AC8 = GND;
	pin AC9 = IOB_S20_2;
	pin AC10 = IOB_S23_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S28_0;
	pin AC13 = IOB_S34_1;
	pin AC14 = IOB_S35_2;
	pin AC15 = IOB_S41_3;
	pin AC16 = VCCO4;
	pin AC17 = IOB_S46_2;
	pin AC18 = IOB_S49_1;
	pin AC19 = GND;
	pin AC20 = IOB_S65_1;
	pin AC21 = IOB_S68_0;
	pin AC22 = IOB_S68_2;
	pin AC23 = GND;
	pin AC24 = IOB_E1_3;
	pin AC25 = IOB_E2_2;
	pin AC26 = IOB_E2_3;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_2;
	pin AD3 = GND;
	pin AD4 = M2;
	pin AD5 = VCCO5;
	pin AD6 = GT21_GNDA;
	pin AD7 = IOB_S4_3;
	pin AD8 = VCCO5;
	pin AD9 = IOB_S20_3;
	pin AD10 = IOB_S23_2;
	pin AD11 = GT19_GNDA;
	pin AD12 = IOB_S28_1;
	pin AD13 = IOB_S34_2;
	pin AD14 = IOB_S35_1;
	pin AD15 = IOB_S41_2;
	pin AD16 = GT18_GNDA;
	pin AD17 = IOB_S46_1;
	pin AD18 = IOB_S49_0;
	pin AD19 = VCCO4;
	pin AD20 = IOB_S65_0;
	pin AD21 = GT16_GNDA;
	pin AD22 = VCCO4;
	pin AD23 = DONE;
	pin AD24 = GND;
	pin AD25 = IOB_E1_2;
	pin AD26 = IOB_E1_1;
	pin AE1 = IOB_W1_0;
	pin AE2 = GND;
	pin AE3 = M1;
	pin AE4 = GT21_VTTX;
	pin AE5 = GT21_AVCCAUXTX;
	pin AE6 = GT21_VTRX;
	pin AE7 = GT21_AVCCAUXRX;
	pin AE8 = IOB_S14_0;
	pin AE9 = GT19_VTTX;
	pin AE10 = GT19_AVCCAUXTX;
	pin AE11 = GT19_VTRX;
	pin AE12 = GT19_AVCCAUXRX;
	pin AE13 = IOB_S34_3;
	pin AE14 = IOB_S35_0;
	pin AE15 = GT18_VTTX;
	pin AE16 = GT18_AVCCAUXTX;
	pin AE17 = GT18_VTRX;
	pin AE18 = GT18_AVCCAUXRX;
	pin AE19 = IOB_S55_3;
	pin AE20 = GT16_VTTX;
	pin AE21 = GT16_AVCCAUXTX;
	pin AE22 = GT16_VTRX;
	pin AE23 = GT16_AVCCAUXRX;
	pin AE24 = CCLK;
	pin AE25 = GND;
	pin AE26 = IOB_E1_0;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M0;
	pin AF4 = GT21_TXN;
	pin AF5 = GT21_TXP;
	pin AF6 = GT21_RXP;
	pin AF7 = GT21_RXN;
	pin AF8 = IOB_S14_1;
	pin AF9 = GT19_TXN;
	pin AF10 = GT19_TXP;
	pin AF11 = GT19_RXP;
	pin AF12 = GT19_RXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT18_TXN;
	pin AF16 = GT18_TXP;
	pin AF17 = GT18_RXP;
	pin AF18 = GT18_RXN;
	pin AF19 = IOB_S55_2;
	pin AF20 = GT16_TXN;
	pin AF21 = GT16_TXP;
	pin AF22 = GT16_RXP;
	pin AF23 = GT16_RXN;
	pin AF24 = PWRDWN_B;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S29_3;
	vref IOB_S40_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S63_0;
	vref IOB_S64_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N29_0;
	vref IOB_N40_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N63_3;
	vref IOB_N67_3;
}

// xc2vp50-ff1148
bond BOND52 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E84_2;
	pin A4 = IOB_E85_0;
	pin A5 = GND;
	pin A6 = IOB_E86_2;
	pin A7 = IOB_E87_0;
	pin A8 = VCCAUX;
	pin A9 = GND;
	pin A10 = IOB_N79_2;
	pin A11 = IOB_N75_2;
	pin A12 = IOB_N69_0;
	pin A13 = GND;
	pin A14 = IOB_N60_1;
	pin A15 = IOB_N56_2;
	pin A16 = GND;
	pin A17 = VCCAUX;
	pin A18 = GND;
	pin A19 = GND;
	pin A20 = IOB_N27_1;
	pin A21 = IOB_N23_2;
	pin A22 = GND;
	pin A23 = IOB_N14_3;
	pin A24 = IOB_N8_1;
	pin A25 = IOB_N4_1;
	pin A26 = GND;
	pin A27 = VCCAUX;
	pin A28 = IOB_W87_0;
	pin A29 = IOB_W86_2;
	pin A30 = GND;
	pin A31 = IOB_W85_0;
	pin A32 = IOB_W84_2;
	pin A33 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E84_3;
	pin B4 = IOB_E85_1;
	pin B5 = IOB_E82_2;
	pin B6 = IOB_E86_3;
	pin B7 = IOB_E87_1;
	pin B8 = IOB_E88_3;
	pin B9 = IOB_E88_2;
	pin B10 = IOB_N79_3;
	pin B11 = IOB_N75_3;
	pin B12 = IOB_N69_1;
	pin B13 = IOB_N64_0;
	pin B14 = IOB_N60_2;
	pin B15 = IOB_N56_3;
	pin B16 = IOB_N48_0;
	pin B17 = IOB_N42_2;
	pin B18 = IOB_N41_1;
	pin B19 = IOB_N35_3;
	pin B20 = IOB_N27_0;
	pin B21 = IOB_N23_1;
	pin B22 = IOB_N19_3;
	pin B23 = IOB_N14_2;
	pin B24 = IOB_N8_0;
	pin B25 = IOB_N4_0;
	pin B26 = IOB_W88_2;
	pin B27 = IOB_W88_3;
	pin B28 = IOB_W87_1;
	pin B29 = IOB_W86_3;
	pin B30 = IOB_W82_2;
	pin B31 = IOB_W85_1;
	pin B32 = IOB_W84_3;
	pin B33 = GND;
	pin B34 = VCCAUX;
	pin C1 = IOB_E81_1;
	pin C2 = IOB_E81_0;
	pin C3 = GND;
	pin C4 = VCCO2;
	pin C5 = IOB_E82_3;
	pin C6 = IOB_E83_1;
	pin C7 = IOB_E83_0;
	pin C8 = VCCO2;
	pin C9 = IOB_E88_1;
	pin C10 = IOB_N81_2;
	pin C11 = IOB_N76_0;
	pin C12 = IOB_N76_1;
	pin C13 = IOB_N64_1;
	pin C14 = IOB_N61_2;
	pin C15 = IOB_N57_0;
	pin C16 = IOB_N48_1;
	pin C17 = IOB_N42_3;
	pin C18 = IOB_N41_0;
	pin C19 = IOB_N35_2;
	pin C20 = IOB_N26_3;
	pin C21 = IOB_N22_1;
	pin C22 = IOB_N19_2;
	pin C23 = IOB_N7_2;
	pin C24 = IOB_N7_3;
	pin C25 = IOB_N2_1;
	pin C26 = IOB_W88_1;
	pin C27 = VCCO7;
	pin C28 = IOB_W83_0;
	pin C29 = IOB_W83_1;
	pin C30 = IOB_W82_3;
	pin C31 = VCCO7;
	pin C32 = GND;
	pin C33 = IOB_W81_0;
	pin C34 = IOB_W81_1;
	pin D1 = IOB_E76_3;
	pin D2 = IOB_E76_2;
	pin D3 = IOB_E77_0;
	pin D4 = IOB_E78_2;
	pin D5 = IOB_E79_1;
	pin D6 = IOB_E79_0;
	pin D7 = IOB_E80_2;
	pin D8 = IOB_E86_0;
	pin D9 = IOB_E88_0;
	pin D10 = IOB_N81_3;
	pin D11 = VCCO1;
	pin D12 = IOB_N70_2;
	pin D13 = IOB_N70_3;
	pin D14 = IOB_N61_3;
	pin D15 = VCCO1;
	pin D16 = IOB_N57_1;
	pin D17 = IOB_N43_0;
	pin D18 = IOB_N40_3;
	pin D19 = IOB_N26_2;
	pin D20 = VCCO0;
	pin D21 = IOB_N22_0;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N13_1;
	pin D24 = VCCO0;
	pin D25 = IOB_N2_0;
	pin D26 = IOB_W88_0;
	pin D27 = IOB_W86_0;
	pin D28 = IOB_W80_2;
	pin D29 = IOB_W79_0;
	pin D30 = IOB_W79_1;
	pin D31 = IOB_W78_2;
	pin D32 = IOB_W77_0;
	pin D33 = IOB_W76_2;
	pin D34 = IOB_W76_3;
	pin E1 = GND;
	pin E2 = VCCO2;
	pin E3 = IOB_E77_1;
	pin E4 = IOB_E78_3;
	pin E5 = GND;
	pin E6 = IOB_E75_0;
	pin E7 = IOB_E80_3;
	pin E8 = IOB_E86_1;
	pin E9 = GND;
	pin E10 = IOB_N82_0;
	pin E11 = IOB_N77_2;
	pin E12 = IOB_N71_0;
	pin E13 = GND;
	pin E14 = IOB_N62_0;
	pin E15 = IOB_N58_2;
	pin E16 = GND;
	pin E17 = IOB_N43_1;
	pin E18 = IOB_N40_2;
	pin E19 = GND;
	pin E20 = IOB_N25_1;
	pin E21 = IOB_N21_3;
	pin E22 = GND;
	pin E23 = IOB_N12_3;
	pin E24 = IOB_N6_1;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = IOB_W86_1;
	pin E28 = IOB_W80_3;
	pin E29 = IOB_W75_0;
	pin E30 = GND;
	pin E31 = IOB_W78_3;
	pin E32 = IOB_W77_1;
	pin E33 = VCCO7;
	pin E34 = GND;
	pin F1 = IOB_E71_1;
	pin F2 = IOB_E71_0;
	pin F3 = IOB_E72_3;
	pin F4 = IOB_E72_2;
	pin F5 = IOB_E73_0;
	pin F6 = IOB_E75_1;
	pin F7 = IOB_E74_3;
	pin F8 = IOB_E74_2;
	pin F9 = TDO;
	pin F10 = IOB_N82_1;
	pin F11 = IOB_N77_3;
	pin F12 = IOB_N71_1;
	pin F13 = IOB_N68_2;
	pin F14 = IOB_N62_1;
	pin F15 = IOB_N58_3;
	pin F16 = IOB_N49_2;
	pin F17 = IOB_N47_2;
	pin F18 = IOB_N36_1;
	pin F19 = IOB_N34_1;
	pin F20 = IOB_N25_0;
	pin F21 = IOB_N21_2;
	pin F22 = IOB_N15_1;
	pin F23 = IOB_N12_2;
	pin F24 = IOB_N6_0;
	pin F25 = IOB_N1_2;
	pin F26 = TDI;
	pin F27 = IOB_W74_2;
	pin F28 = IOB_W74_3;
	pin F29 = IOB_W75_1;
	pin F30 = IOB_W73_0;
	pin F31 = IOB_W72_2;
	pin F32 = IOB_W72_3;
	pin F33 = IOB_W71_0;
	pin F34 = IOB_W71_1;
	pin G1 = IOB_E68_3;
	pin G2 = IOB_E68_2;
	pin G3 = IOB_E69_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E73_1;
	pin G6 = IOB_E70_3;
	pin G7 = IOB_E70_2;
	pin G8 = VCCO2;
	pin G9 = TCK;
	pin G10 = IOB_N79_1;
	pin G11 = IOB_N78_0;
	pin G12 = IOB_N78_1;
	pin G13 = IOB_N68_3;
	pin G14 = IOB_N63_2;
	pin G15 = IOB_N60_3;
	pin G16 = IOB_N49_3;
	pin G17 = IOB_N47_3;
	pin G18 = IOB_N36_0;
	pin G19 = IOB_N34_0;
	pin G20 = IOB_N23_0;
	pin G21 = IOB_N20_1;
	pin G22 = IOB_N15_0;
	pin G23 = IOB_N5_2;
	pin G24 = IOB_N5_3;
	pin G25 = IOB_N4_2;
	pin G26 = PROG_B;
	pin G27 = VCCO7;
	pin G28 = IOB_W70_2;
	pin G29 = IOB_W70_3;
	pin G30 = IOB_W73_1;
	pin G31 = VCCO7;
	pin G32 = IOB_W69_1;
	pin G33 = IOB_W68_2;
	pin G34 = IOB_W68_3;
	pin H1 = VCCAUX;
	pin H2 = IOB_E66_3;
	pin H3 = IOB_E66_2;
	pin H4 = IOB_E69_0;
	pin H5 = IOB_E67_1;
	pin H6 = IOB_E67_0;
	pin H7 = IOB_E84_1;
	pin H8 = IOB_E84_0;
	pin H9 = NC;
	pin H10 = TMS;
	pin H11 = VCCO1;
	pin H12 = IOB_N78_2;
	pin H13 = IOB_N78_3;
	pin H14 = IOB_N63_3;
	pin H15 = VCCO1;
	pin H16 = IOB_N58_1;
	pin H17 = IOB_N48_2;
	pin H18 = IOB_N35_1;
	pin H19 = IOB_N25_2;
	pin H20 = VCCO0;
	pin H21 = IOB_N20_0;
	pin H22 = IOB_N5_0;
	pin H23 = IOB_N5_1;
	pin H24 = VCCO0;
	pin H25 = HSWAP_EN;
	pin H26 = DXN;
	pin H27 = IOB_W84_0;
	pin H28 = IOB_W84_1;
	pin H29 = IOB_W67_0;
	pin H30 = IOB_W67_1;
	pin H31 = IOB_W69_0;
	pin H32 = IOB_W66_2;
	pin H33 = IOB_W66_3;
	pin H34 = VCCAUX;
	pin J1 = GND;
	pin J2 = IOB_E64_3;
	pin J3 = IOB_E64_2;
	pin J4 = IOB_E65_0;
	pin J5 = GND;
	pin J6 = IOB_E80_1;
	pin J7 = IOB_E80_0;
	pin J8 = IOB_E82_0;
	pin J9 = VCCO2;
	pin J10 = VCCBATT;
	pin J11 = IOB_N82_2;
	pin J12 = IOB_N76_2;
	pin J13 = GND;
	pin J14 = IOB_N69_2;
	pin J15 = IOB_N69_3;
	pin J16 = GND;
	pin J17 = IOB_N48_3;
	pin J18 = IOB_N35_0;
	pin J19 = GND;
	pin J20 = IOB_N14_0;
	pin J21 = IOB_N14_1;
	pin J22 = GND;
	pin J23 = IOB_N7_1;
	pin J24 = IOB_N1_1;
	pin J25 = DXP;
	pin J26 = VCCO7;
	pin J27 = IOB_W82_0;
	pin J28 = IOB_W80_0;
	pin J29 = IOB_W80_1;
	pin J30 = GND;
	pin J31 = IOB_W65_0;
	pin J32 = IOB_W64_2;
	pin J33 = IOB_W64_3;
	pin J34 = GND;
	pin K1 = IOB_E61_1;
	pin K2 = IOB_E61_0;
	pin K3 = IOB_E62_2;
	pin K4 = IOB_E65_1;
	pin K5 = IOB_E63_1;
	pin K6 = IOB_E63_0;
	pin K7 = IOB_E76_1;
	pin K8 = IOB_E82_1;
	pin K9 = IOB_E78_0;
	pin K10 = GND;
	pin K11 = IOB_N82_3;
	pin K12 = IOB_N76_3;
	pin K13 = IOB_N71_2;
	pin K14 = IOB_N64_2;
	pin K15 = IOB_N62_2;
	pin K16 = IOB_N57_2;
	pin K17 = IOB_N42_0;
	pin K18 = IOB_N41_3;
	pin K19 = IOB_N26_1;
	pin K20 = IOB_N21_1;
	pin K21 = IOB_N19_1;
	pin K22 = IOB_N12_1;
	pin K23 = IOB_N7_0;
	pin K24 = IOB_N1_0;
	pin K25 = GND;
	pin K26 = IOB_W78_0;
	pin K27 = IOB_W82_1;
	pin K28 = IOB_W76_1;
	pin K29 = IOB_W63_0;
	pin K30 = IOB_W63_1;
	pin K31 = IOB_W65_1;
	pin K32 = IOB_W62_2;
	pin K33 = IOB_W61_0;
	pin K34 = IOB_W61_1;
	pin L1 = IOB_E59_1;
	pin L2 = IOB_E59_0;
	pin L3 = IOB_E62_3;
	pin L4 = VCCO2;
	pin L5 = IOB_E60_3;
	pin L6 = IOB_E60_2;
	pin L7 = IOB_E76_0;
	pin L8 = VCCO2;
	pin L9 = IOB_E78_1;
	pin L10 = IOB_E74_0;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = IOB_N71_3;
	pin L14 = IOB_N64_3;
	pin L15 = IOB_N62_3;
	pin L16 = IOB_N57_3;
	pin L17 = IOB_N42_1;
	pin L18 = IOB_N41_2;
	pin L19 = IOB_N26_0;
	pin L20 = IOB_N21_0;
	pin L21 = IOB_N19_0;
	pin L22 = IOB_N12_0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W74_0;
	pin L26 = IOB_W78_1;
	pin L27 = VCCO7;
	pin L28 = IOB_W76_0;
	pin L29 = IOB_W60_2;
	pin L30 = IOB_W60_3;
	pin L31 = VCCO7;
	pin L32 = IOB_W62_3;
	pin L33 = IOB_W59_0;
	pin L34 = IOB_W59_1;
	pin M1 = IOB_E56_3;
	pin M2 = IOB_E56_2;
	pin M3 = IOB_E57_1;
	pin M4 = IOB_E57_0;
	pin M5 = IOB_E58_3;
	pin M6 = IOB_E58_2;
	pin M7 = IOB_E70_1;
	pin M8 = IOB_E72_1;
	pin M9 = IOB_E72_0;
	pin M10 = IOB_E74_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W74_1;
	pin M26 = IOB_W72_0;
	pin M27 = IOB_W72_1;
	pin M28 = IOB_W70_1;
	pin M29 = IOB_W58_2;
	pin M30 = IOB_W58_3;
	pin M31 = IOB_W57_0;
	pin M32 = IOB_W57_1;
	pin M33 = IOB_W56_2;
	pin M34 = IOB_W56_3;
	pin N1 = GND;
	pin N2 = IOB_E54_3;
	pin N3 = IOB_E54_2;
	pin N4 = IOB_E55_0;
	pin N5 = GND;
	pin N6 = IOB_E66_1;
	pin N7 = IOB_E66_0;
	pin N8 = IOB_E70_0;
	pin N9 = GND;
	pin N10 = IOB_E68_1;
	pin N11 = IOB_E68_0;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = IOB_W68_0;
	pin N25 = IOB_W68_1;
	pin N26 = GND;
	pin N27 = IOB_W70_0;
	pin N28 = IOB_W66_0;
	pin N29 = IOB_W66_1;
	pin N30 = GND;
	pin N31 = IOB_W55_0;
	pin N32 = IOB_W54_2;
	pin N33 = IOB_W54_3;
	pin N34 = GND;
	pin P1 = IOB_E51_1;
	pin P2 = IOB_E51_0;
	pin P3 = IOB_E52_2;
	pin P4 = IOB_E55_1;
	pin P5 = IOB_E53_1;
	pin P6 = IOB_E53_0;
	pin P7 = IOB_E60_1;
	pin P8 = IOB_E60_0;
	pin P9 = IOB_E62_0;
	pin P10 = IOB_E64_1;
	pin P11 = IOB_E64_0;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = IOB_W64_0;
	pin P25 = IOB_W64_1;
	pin P26 = IOB_W62_0;
	pin P27 = IOB_W60_0;
	pin P28 = IOB_W60_1;
	pin P29 = IOB_W53_0;
	pin P30 = IOB_W53_1;
	pin P31 = IOB_W55_1;
	pin P32 = IOB_W52_2;
	pin P33 = IOB_W51_0;
	pin P34 = IOB_W51_1;
	pin R1 = IOB_E49_1;
	pin R2 = IOB_E49_0;
	pin R3 = IOB_E52_3;
	pin R4 = VCCO2;
	pin R5 = IOB_E50_3;
	pin R6 = IOB_E50_2;
	pin R7 = IOB_E56_1;
	pin R8 = VCCO2;
	pin R9 = IOB_E62_1;
	pin R10 = IOB_E58_1;
	pin R11 = IOB_E58_0;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = IOB_W58_0;
	pin R25 = IOB_W58_1;
	pin R26 = IOB_W62_1;
	pin R27 = VCCO7;
	pin R28 = IOB_W56_1;
	pin R29 = IOB_W50_2;
	pin R30 = IOB_W50_3;
	pin R31 = VCCO7;
	pin R32 = IOB_W52_3;
	pin R33 = IOB_W49_0;
	pin R34 = IOB_W49_1;
	pin T1 = GND;
	pin T2 = IOB_E47_0;
	pin T3 = IOB_E48_3;
	pin T4 = IOB_E48_2;
	pin T5 = GND;
	pin T6 = IOB_E52_1;
	pin T7 = IOB_E52_0;
	pin T8 = IOB_E56_0;
	pin T9 = GND;
	pin T10 = IOB_E54_1;
	pin T11 = IOB_E54_0;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W54_0;
	pin T25 = IOB_W54_1;
	pin T26 = GND;
	pin T27 = IOB_W56_0;
	pin T28 = IOB_W52_0;
	pin T29 = IOB_W52_1;
	pin T30 = GND;
	pin T31 = IOB_W48_2;
	pin T32 = IOB_W48_3;
	pin T33 = IOB_W47_0;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E47_1;
	pin U3 = IOB_E45_0;
	pin U4 = IOB_E46_3;
	pin U5 = IOB_E46_2;
	pin U6 = IOB_E46_1;
	pin U7 = IOB_E46_0;
	pin U8 = IOB_E48_1;
	pin U9 = IOB_E48_0;
	pin U10 = IOB_E50_1;
	pin U11 = IOB_E50_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W50_0;
	pin U25 = IOB_W50_1;
	pin U26 = IOB_W48_0;
	pin U27 = IOB_W48_1;
	pin U28 = IOB_W46_0;
	pin U29 = IOB_W46_1;
	pin U30 = IOB_W46_2;
	pin U31 = IOB_W46_3;
	pin U32 = IOB_W45_0;
	pin U33 = IOB_W47_1;
	pin U34 = VCCAUX;
	pin V1 = GND;
	pin V2 = IOB_E42_3;
	pin V3 = IOB_E45_1;
	pin V4 = IOB_E43_1;
	pin V5 = IOB_E43_0;
	pin V6 = IOB_E44_3;
	pin V7 = IOB_E44_2;
	pin V8 = IOB_E41_3;
	pin V9 = IOB_E41_2;
	pin V10 = IOB_E43_3;
	pin V11 = IOB_E43_2;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W43_2;
	pin V25 = IOB_W43_3;
	pin V26 = IOB_W41_2;
	pin V27 = IOB_W41_3;
	pin V28 = IOB_W44_2;
	pin V29 = IOB_W44_3;
	pin V30 = IOB_W43_0;
	pin V31 = IOB_W43_1;
	pin V32 = IOB_W45_1;
	pin V33 = IOB_W42_3;
	pin V34 = GND;
	pin W1 = GND;
	pin W2 = IOB_E42_2;
	pin W3 = IOB_E40_3;
	pin W4 = IOB_E40_2;
	pin W5 = GND;
	pin W6 = IOB_E41_1;
	pin W7 = IOB_E41_0;
	pin W8 = IOB_E37_3;
	pin W9 = GND;
	pin W10 = IOB_E39_3;
	pin W11 = IOB_E39_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W39_2;
	pin W25 = IOB_W39_3;
	pin W26 = GND;
	pin W27 = IOB_W37_3;
	pin W28 = IOB_W41_0;
	pin W29 = IOB_W41_1;
	pin W30 = GND;
	pin W31 = IOB_W40_2;
	pin W32 = IOB_W40_3;
	pin W33 = IOB_W42_2;
	pin W34 = GND;
	pin Y1 = IOB_E37_1;
	pin Y2 = IOB_E37_0;
	pin Y3 = IOB_E38_3;
	pin Y4 = VCCO3;
	pin Y5 = IOB_E39_1;
	pin Y6 = IOB_E39_0;
	pin Y7 = IOB_E37_2;
	pin Y8 = VCCO3;
	pin Y9 = IOB_E33_3;
	pin Y10 = IOB_E35_3;
	pin Y11 = IOB_E35_2;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = IOB_W35_2;
	pin Y25 = IOB_W35_3;
	pin Y26 = IOB_W33_3;
	pin Y27 = VCCO6;
	pin Y28 = IOB_W37_2;
	pin Y29 = IOB_W39_0;
	pin Y30 = IOB_W39_1;
	pin Y31 = VCCO6;
	pin Y32 = IOB_W38_3;
	pin Y33 = IOB_W37_0;
	pin Y34 = IOB_W37_1;
	pin AA1 = IOB_E34_3;
	pin AA2 = IOB_E34_2;
	pin AA3 = IOB_E38_2;
	pin AA4 = IOB_E35_1;
	pin AA5 = IOB_E36_3;
	pin AA6 = IOB_E36_2;
	pin AA7 = IOB_E29_3;
	pin AA8 = IOB_E29_2;
	pin AA9 = IOB_E33_2;
	pin AA10 = IOB_E31_3;
	pin AA11 = IOB_E31_2;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = IOB_W31_2;
	pin AA25 = IOB_W31_3;
	pin AA26 = IOB_W33_2;
	pin AA27 = IOB_W29_2;
	pin AA28 = IOB_W29_3;
	pin AA29 = IOB_W36_2;
	pin AA30 = IOB_W36_3;
	pin AA31 = IOB_W35_1;
	pin AA32 = IOB_W38_2;
	pin AA33 = IOB_W34_2;
	pin AA34 = IOB_W34_3;
	pin AB1 = GND;
	pin AB2 = IOB_E32_3;
	pin AB3 = IOB_E32_2;
	pin AB4 = IOB_E35_0;
	pin AB5 = GND;
	pin AB6 = IOB_E33_1;
	pin AB7 = IOB_E33_0;
	pin AB8 = IOB_E25_3;
	pin AB9 = GND;
	pin AB10 = IOB_E27_3;
	pin AB11 = IOB_E27_2;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = IOB_W27_2;
	pin AB25 = IOB_W27_3;
	pin AB26 = GND;
	pin AB27 = IOB_W25_3;
	pin AB28 = IOB_W33_0;
	pin AB29 = IOB_W33_1;
	pin AB30 = GND;
	pin AB31 = IOB_W35_0;
	pin AB32 = IOB_W32_2;
	pin AB33 = IOB_W32_3;
	pin AB34 = GND;
	pin AC1 = IOB_E29_1;
	pin AC2 = IOB_E29_0;
	pin AC3 = IOB_E30_3;
	pin AC4 = IOB_E30_2;
	pin AC5 = IOB_E31_1;
	pin AC6 = IOB_E31_0;
	pin AC7 = IOB_E25_2;
	pin AC8 = IOB_E21_3;
	pin AC9 = IOB_E21_2;
	pin AC10 = IOB_E23_3;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W23_3;
	pin AC26 = IOB_W21_2;
	pin AC27 = IOB_W21_3;
	pin AC28 = IOB_W25_2;
	pin AC29 = IOB_W31_0;
	pin AC30 = IOB_W31_1;
	pin AC31 = IOB_W30_2;
	pin AC32 = IOB_W30_3;
	pin AC33 = IOB_W29_0;
	pin AC34 = IOB_W29_1;
	pin AD1 = IOB_E26_3;
	pin AD2 = IOB_E26_2;
	pin AD3 = IOB_E27_1;
	pin AD4 = VCCO3;
	pin AD5 = IOB_E28_3;
	pin AD6 = IOB_E28_2;
	pin AD7 = IOB_E17_3;
	pin AD8 = VCCO3;
	pin AD9 = IOB_E19_3;
	pin AD10 = IOB_E23_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = IOB_S71_0;
	pin AD14 = IOB_S64_0;
	pin AD15 = IOB_S62_0;
	pin AD16 = IOB_S57_0;
	pin AD17 = IOB_S42_2;
	pin AD18 = IOB_S41_1;
	pin AD19 = IOB_S26_3;
	pin AD20 = IOB_S21_3;
	pin AD21 = IOB_S19_3;
	pin AD22 = IOB_S12_3;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W23_2;
	pin AD26 = IOB_W19_3;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W17_3;
	pin AD29 = IOB_W28_2;
	pin AD30 = IOB_W28_3;
	pin AD31 = VCCO6;
	pin AD32 = IOB_W27_1;
	pin AD33 = IOB_W26_2;
	pin AD34 = IOB_W26_3;
	pin AE1 = IOB_E23_1;
	pin AE2 = IOB_E23_0;
	pin AE3 = IOB_E27_0;
	pin AE4 = IOB_E24_3;
	pin AE5 = IOB_E25_1;
	pin AE6 = IOB_E25_0;
	pin AE7 = IOB_E17_2;
	pin AE8 = IOB_E15_3;
	pin AE9 = IOB_E19_2;
	pin AE10 = GND;
	pin AE11 = IOB_S82_0;
	pin AE12 = IOB_S76_0;
	pin AE13 = IOB_S71_1;
	pin AE14 = IOB_S64_1;
	pin AE15 = IOB_S62_1;
	pin AE16 = IOB_S57_1;
	pin AE17 = IOB_S42_3;
	pin AE18 = IOB_S41_0;
	pin AE19 = IOB_S26_2;
	pin AE20 = IOB_S21_2;
	pin AE21 = IOB_S19_2;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S7_3;
	pin AE24 = IOB_S1_3;
	pin AE25 = GND;
	pin AE26 = IOB_W19_2;
	pin AE27 = IOB_W15_3;
	pin AE28 = IOB_W17_2;
	pin AE29 = IOB_W25_0;
	pin AE30 = IOB_W25_1;
	pin AE31 = IOB_W24_3;
	pin AE32 = IOB_W27_0;
	pin AE33 = IOB_W23_0;
	pin AE34 = IOB_W23_1;
	pin AF1 = GND;
	pin AF2 = IOB_E21_1;
	pin AF3 = IOB_E21_0;
	pin AF4 = IOB_E24_2;
	pin AF5 = GND;
	pin AF6 = IOB_E22_3;
	pin AF7 = IOB_E22_2;
	pin AF8 = IOB_E15_2;
	pin AF9 = VCCO3;
	pin AF10 = DONE;
	pin AF11 = IOB_S82_1;
	pin AF12 = IOB_S76_1;
	pin AF13 = GND;
	pin AF14 = IOB_S69_1;
	pin AF15 = IOB_S69_0;
	pin AF16 = GND;
	pin AF17 = IOB_S48_0;
	pin AF18 = IOB_S35_3;
	pin AF19 = GND;
	pin AF20 = IOB_S14_3;
	pin AF21 = IOB_S14_2;
	pin AF22 = GND;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_2;
	pin AF25 = M2;
	pin AF26 = VCCO6;
	pin AF27 = IOB_W15_2;
	pin AF28 = IOB_W22_2;
	pin AF29 = IOB_W22_3;
	pin AF30 = GND;
	pin AF31 = IOB_W24_2;
	pin AF32 = IOB_W21_0;
	pin AF33 = IOB_W21_1;
	pin AF34 = GND;
	pin AG1 = VCCAUX;
	pin AG2 = IOB_E18_3;
	pin AG3 = IOB_E18_2;
	pin AG4 = IOB_E19_1;
	pin AG5 = IOB_E20_3;
	pin AG6 = IOB_E20_2;
	pin AG7 = IOB_E13_3;
	pin AG8 = IOB_E13_2;
	pin AG9 = CCLK;
	pin AG10 = PWRDWN_B;
	pin AG11 = VCCO4;
	pin AG12 = IOB_S78_1;
	pin AG13 = IOB_S78_0;
	pin AG14 = IOB_S63_0;
	pin AG15 = VCCO4;
	pin AG16 = IOB_S58_2;
	pin AG17 = IOB_S48_1;
	pin AG18 = IOB_S35_2;
	pin AG19 = IOB_S25_1;
	pin AG20 = VCCO5;
	pin AG21 = IOB_S20_3;
	pin AG22 = IOB_S5_3;
	pin AG23 = IOB_S5_2;
	pin AG24 = VCCO5;
	pin AG25 = M0;
	pin AG26 = M1;
	pin AG27 = IOB_W13_2;
	pin AG28 = IOB_W13_3;
	pin AG29 = IOB_W20_2;
	pin AG30 = IOB_W20_3;
	pin AG31 = IOB_W19_1;
	pin AG32 = IOB_W18_2;
	pin AG33 = IOB_W18_3;
	pin AG34 = VCCAUX;
	pin AH1 = IOB_E15_1;
	pin AH2 = IOB_E15_0;
	pin AH3 = IOB_E19_0;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E16_3;
	pin AH6 = IOB_E17_1;
	pin AH7 = IOB_E17_0;
	pin AH8 = VCCO3;
	pin AH9 = IOB_E11_3;
	pin AH10 = IOB_S79_2;
	pin AH11 = IOB_S78_3;
	pin AH12 = IOB_S78_2;
	pin AH13 = IOB_S68_0;
	pin AH14 = IOB_S63_1;
	pin AH15 = IOB_S60_0;
	pin AH16 = IOB_S49_0;
	pin AH17 = IOB_S47_0;
	pin AH18 = IOB_S36_3;
	pin AH19 = IOB_S34_3;
	pin AH20 = IOB_S23_3;
	pin AH21 = IOB_S20_2;
	pin AH22 = IOB_S15_3;
	pin AH23 = IOB_S5_1;
	pin AH24 = IOB_S5_0;
	pin AH25 = IOB_S4_1;
	pin AH26 = IOB_W11_3;
	pin AH27 = VCCO6;
	pin AH28 = IOB_W17_0;
	pin AH29 = IOB_W17_1;
	pin AH30 = IOB_W16_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W19_0;
	pin AH33 = IOB_W15_0;
	pin AH34 = IOB_W15_1;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = IOB_E13_1;
	pin AJ4 = IOB_E13_0;
	pin AJ5 = IOB_E16_2;
	pin AJ6 = IOB_E14_3;
	pin AJ7 = IOB_E9_3;
	pin AJ8 = IOB_E9_2;
	pin AJ9 = IOB_E11_2;
	pin AJ10 = IOB_S82_2;
	pin AJ11 = IOB_S77_0;
	pin AJ12 = IOB_S71_2;
	pin AJ13 = IOB_S68_1;
	pin AJ14 = IOB_S62_2;
	pin AJ15 = IOB_S58_0;
	pin AJ16 = IOB_S49_1;
	pin AJ17 = IOB_S47_1;
	pin AJ18 = IOB_S36_2;
	pin AJ19 = IOB_S34_2;
	pin AJ20 = IOB_S25_3;
	pin AJ21 = IOB_S21_1;
	pin AJ22 = IOB_S15_2;
	pin AJ23 = IOB_S12_1;
	pin AJ24 = IOB_S6_3;
	pin AJ25 = IOB_S1_1;
	pin AJ26 = IOB_W11_2;
	pin AJ27 = IOB_W9_2;
	pin AJ28 = IOB_W9_3;
	pin AJ29 = IOB_W14_3;
	pin AJ30 = IOB_W16_2;
	pin AJ31 = IOB_W13_0;
	pin AJ32 = IOB_W13_1;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = GND;
	pin AK2 = VCCO3;
	pin AK3 = IOB_E9_1;
	pin AK4 = IOB_E10_3;
	pin AK5 = GND;
	pin AK6 = IOB_E14_2;
	pin AK7 = IOB_E11_1;
	pin AK8 = IOB_E7_3;
	pin AK9 = GND;
	pin AK10 = IOB_S82_3;
	pin AK11 = IOB_S77_1;
	pin AK12 = IOB_S71_3;
	pin AK13 = GND;
	pin AK14 = IOB_S62_3;
	pin AK15 = IOB_S58_1;
	pin AK16 = GND;
	pin AK17 = IOB_S43_2;
	pin AK18 = IOB_S40_1;
	pin AK19 = GND;
	pin AK20 = IOB_S25_2;
	pin AK21 = IOB_S21_0;
	pin AK22 = GND;
	pin AK23 = IOB_S12_0;
	pin AK24 = IOB_S6_2;
	pin AK25 = IOB_S1_0;
	pin AK26 = GND;
	pin AK27 = IOB_W7_3;
	pin AK28 = IOB_W11_1;
	pin AK29 = IOB_W14_2;
	pin AK30 = GND;
	pin AK31 = IOB_W10_3;
	pin AK32 = IOB_W9_1;
	pin AK33 = VCCO6;
	pin AK34 = GND;
	pin AL1 = IOB_E7_1;
	pin AL2 = IOB_E7_0;
	pin AL3 = IOB_E9_0;
	pin AL4 = IOB_E10_2;
	pin AL5 = IOB_E8_3;
	pin AL6 = IOB_E8_2;
	pin AL7 = IOB_E11_0;
	pin AL8 = IOB_E7_2;
	pin AL9 = IOB_E5_3;
	pin AL10 = IOB_S81_0;
	pin AL11 = VCCO4;
	pin AL12 = IOB_S70_1;
	pin AL13 = IOB_S70_0;
	pin AL14 = IOB_S61_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S57_2;
	pin AL17 = IOB_S43_3;
	pin AL18 = IOB_S40_0;
	pin AL19 = IOB_S26_1;
	pin AL20 = VCCO5;
	pin AL21 = IOB_S22_3;
	pin AL22 = IOB_S13_3;
	pin AL23 = IOB_S13_2;
	pin AL24 = VCCO5;
	pin AL25 = IOB_S2_3;
	pin AL26 = IOB_W5_3;
	pin AL27 = IOB_W7_2;
	pin AL28 = IOB_W11_0;
	pin AL29 = IOB_W8_2;
	pin AL30 = IOB_W8_3;
	pin AL31 = IOB_W10_2;
	pin AL32 = IOB_W9_0;
	pin AL33 = IOB_W7_0;
	pin AL34 = IOB_W7_1;
	pin AM1 = IOB_E4_3;
	pin AM2 = IOB_E4_2;
	pin AM3 = GND;
	pin AM4 = VCCO3;
	pin AM5 = IOB_E5_1;
	pin AM6 = IOB_E6_3;
	pin AM7 = IOB_E6_2;
	pin AM8 = VCCO3;
	pin AM9 = IOB_E5_2;
	pin AM10 = IOB_S81_1;
	pin AM11 = IOB_S76_3;
	pin AM12 = IOB_S76_2;
	pin AM13 = IOB_S64_2;
	pin AM14 = IOB_S61_1;
	pin AM15 = IOB_S57_3;
	pin AM16 = IOB_S48_2;
	pin AM17 = IOB_S42_0;
	pin AM18 = IOB_S41_3;
	pin AM19 = IOB_S35_1;
	pin AM20 = IOB_S26_0;
	pin AM21 = IOB_S22_2;
	pin AM22 = IOB_S19_1;
	pin AM23 = IOB_S7_1;
	pin AM24 = IOB_S7_0;
	pin AM25 = IOB_S2_2;
	pin AM26 = IOB_W5_2;
	pin AM27 = VCCO6;
	pin AM28 = IOB_W6_2;
	pin AM29 = IOB_W6_3;
	pin AM30 = IOB_W5_1;
	pin AM31 = VCCO6;
	pin AM32 = GND;
	pin AM33 = IOB_W4_2;
	pin AM34 = IOB_W4_3;
	pin AN1 = VCCAUX;
	pin AN2 = GND;
	pin AN3 = IOB_E1_1;
	pin AN4 = IOB_E2_3;
	pin AN5 = IOB_E5_0;
	pin AN6 = IOB_E3_1;
	pin AN7 = IOB_E1_3;
	pin AN8 = IOB_E3_3;
	pin AN9 = IOB_E3_2;
	pin AN10 = IOB_S79_0;
	pin AN11 = IOB_S75_0;
	pin AN12 = IOB_S69_2;
	pin AN13 = IOB_S64_3;
	pin AN14 = IOB_S60_1;
	pin AN15 = IOB_S56_0;
	pin AN16 = IOB_S48_3;
	pin AN17 = IOB_S42_1;
	pin AN18 = IOB_S41_2;
	pin AN19 = IOB_S35_0;
	pin AN20 = IOB_S27_3;
	pin AN21 = IOB_S23_2;
	pin AN22 = IOB_S19_0;
	pin AN23 = IOB_S14_1;
	pin AN24 = IOB_S8_3;
	pin AN25 = IOB_S4_3;
	pin AN26 = IOB_W3_2;
	pin AN27 = IOB_W3_3;
	pin AN28 = IOB_W1_3;
	pin AN29 = IOB_W3_1;
	pin AN30 = IOB_W5_0;
	pin AN31 = IOB_W2_3;
	pin AN32 = IOB_W1_1;
	pin AN33 = GND;
	pin AN34 = VCCAUX;
	pin AP2 = VCCAUX;
	pin AP3 = IOB_E1_0;
	pin AP4 = IOB_E2_2;
	pin AP5 = GND;
	pin AP6 = IOB_E3_0;
	pin AP7 = IOB_E1_2;
	pin AP8 = VCCAUX;
	pin AP9 = GND;
	pin AP10 = IOB_S79_1;
	pin AP11 = IOB_S75_1;
	pin AP12 = IOB_S69_3;
	pin AP13 = GND;
	pin AP14 = IOB_S60_2;
	pin AP15 = IOB_S56_1;
	pin AP16 = GND;
	pin AP17 = VCCAUX;
	pin AP18 = GND;
	pin AP19 = GND;
	pin AP20 = IOB_S27_2;
	pin AP21 = IOB_S23_1;
	pin AP22 = GND;
	pin AP23 = IOB_S14_0;
	pin AP24 = IOB_S8_2;
	pin AP25 = IOB_S4_2;
	pin AP26 = GND;
	pin AP27 = VCCAUX;
	pin AP28 = IOB_W1_2;
	pin AP29 = IOB_W3_0;
	pin AP30 = GND;
	pin AP31 = IOB_W2_2;
	pin AP32 = IOB_W1_0;
	pin AP33 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S36_3;
	vref IOB_S47_0;
	vref IOB_S49_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S78_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N36_0;
	vref IOB_N47_3;
	vref IOB_N49_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N81_3;
}

// xc2vp50-ff1152
bond BOND53 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GT11_RXN;
	pin A3 = GT11_RXP;
	pin A4 = GT11_TXP;
	pin A5 = GT11_TXN;
	pin A6 = GT9_RXN;
	pin A7 = GT9_RXP;
	pin A8 = GT9_TXP;
	pin A9 = GT9_TXN;
	pin A10 = GT8_RXN;
	pin A11 = GT8_RXP;
	pin A12 = GT8_TXP;
	pin A13 = GT8_TXN;
	pin A14 = GT7_RXN;
	pin A15 = GT7_RXP;
	pin A16 = GT7_TXP;
	pin A17 = GT7_TXN;
	pin A18 = GT6_RXN;
	pin A19 = GT6_RXP;
	pin A20 = GT6_TXP;
	pin A21 = GT6_TXN;
	pin A22 = GT5_RXN;
	pin A23 = GT5_RXP;
	pin A24 = GT5_TXP;
	pin A25 = GT5_TXN;
	pin A26 = GT4_RXN;
	pin A27 = GT4_RXP;
	pin A28 = GT4_TXP;
	pin A29 = GT4_TXN;
	pin A30 = GT2_RXN;
	pin A31 = GT2_RXP;
	pin A32 = GT2_TXP;
	pin A33 = GT2_TXN;
	pin B1 = GND;
	pin B2 = GT11_AVCCAUXRX;
	pin B3 = GT11_VTRX;
	pin B4 = GT11_AVCCAUXTX;
	pin B5 = GT11_VTTX;
	pin B6 = GT9_AVCCAUXRX;
	pin B7 = GT9_VTRX;
	pin B8 = GT9_AVCCAUXTX;
	pin B9 = GT9_VTTX;
	pin B10 = GT8_AVCCAUXRX;
	pin B11 = GT8_VTRX;
	pin B12 = GT8_AVCCAUXTX;
	pin B13 = GT8_VTTX;
	pin B14 = GT7_AVCCAUXRX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTTX;
	pin B18 = GT6_AVCCAUXRX;
	pin B19 = GT6_VTRX;
	pin B20 = GT6_AVCCAUXTX;
	pin B21 = GT6_VTTX;
	pin B22 = GT5_AVCCAUXRX;
	pin B23 = GT5_VTRX;
	pin B24 = GT5_AVCCAUXTX;
	pin B25 = GT5_VTTX;
	pin B26 = GT4_AVCCAUXRX;
	pin B27 = GT4_VTRX;
	pin B28 = GT4_AVCCAUXTX;
	pin B29 = GT4_VTTX;
	pin B30 = GT2_AVCCAUXRX;
	pin B31 = GT2_VTRX;
	pin B32 = GT2_AVCCAUXTX;
	pin B33 = GT2_VTTX;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = VCCAUX;
	pin C4 = VCCAUX;
	pin C5 = GT11_GNDA;
	pin C6 = VCCO1;
	pin C7 = IOB_N76_3;
	pin C8 = GT9_GNDA;
	pin C9 = IOB_N69_3;
	pin C10 = GND;
	pin C11 = IOB_N62_3;
	pin C12 = GT8_GNDA;
	pin C13 = IOB_N58_1;
	pin C14 = IOB_N60_3;
	pin C15 = GT7_GNDA;
	pin C16 = GND;
	pin C17 = VCCAUX;
	pin C18 = VCCAUX;
	pin C19 = GND;
	pin C20 = GT6_GNDA;
	pin C21 = IOB_N23_0;
	pin C22 = IOB_N25_2;
	pin C23 = GT5_GNDA;
	pin C24 = IOB_N21_0;
	pin C25 = GND;
	pin C26 = IOB_N14_0;
	pin C27 = GT4_GNDA;
	pin C28 = IOB_N7_0;
	pin C29 = VCCO0;
	pin C30 = GT2_GNDA;
	pin C31 = VCCAUX;
	pin C32 = VCCAUX;
	pin C33 = GND;
	pin C34 = GND;
	pin D1 = IOB_E88_2;
	pin D2 = IOB_E88_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = IOB_N78_2;
	pin D6 = IOB_N78_3;
	pin D7 = IOB_N76_2;
	pin D8 = IOB_N71_3;
	pin D9 = IOB_N69_2;
	pin D10 = IOB_N64_3;
	pin D11 = IOB_N62_2;
	pin D12 = IOB_N62_1;
	pin D13 = IOB_N62_0;
	pin D14 = IOB_N57_2;
	pin D15 = IOB_N57_3;
	pin D16 = IOB_N48_3;
	pin D17 = IOB_N42_1;
	pin D18 = IOB_N41_2;
	pin D19 = IOB_N35_0;
	pin D20 = IOB_N26_0;
	pin D21 = IOB_N26_1;
	pin D22 = IOB_N21_3;
	pin D23 = IOB_N21_2;
	pin D24 = IOB_N21_1;
	pin D25 = IOB_N19_0;
	pin D26 = IOB_N14_1;
	pin D27 = IOB_N12_0;
	pin D28 = IOB_N7_1;
	pin D29 = IOB_N5_0;
	pin D30 = IOB_N5_1;
	pin D31 = GND;
	pin D32 = VCCAUX;
	pin D33 = IOB_W88_3;
	pin D34 = IOB_W88_2;
	pin E1 = IOB_E86_2;
	pin E2 = IOB_E86_3;
	pin E3 = IOB_E87_0;
	pin E4 = IOB_E87_1;
	pin E5 = GND;
	pin E6 = IOB_N82_0;
	pin E7 = IOB_N82_1;
	pin E8 = IOB_N71_2;
	pin E9 = IOB_N78_1;
	pin E10 = IOB_N64_2;
	pin E11 = IOB_N76_1;
	pin E12 = GND;
	pin E13 = IOB_N64_1;
	pin E14 = IOB_N60_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N48_2;
	pin E17 = IOB_N42_0;
	pin E18 = IOB_N41_3;
	pin E19 = IOB_N35_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N23_1;
	pin E22 = IOB_N19_2;
	pin E23 = GND;
	pin E24 = IOB_N7_2;
	pin E25 = IOB_N19_1;
	pin E26 = IOB_N5_2;
	pin E27 = IOB_N12_1;
	pin E28 = IOB_N1_2;
	pin E29 = IOB_N1_3;
	pin E30 = GND;
	pin E31 = IOB_W87_1;
	pin E32 = IOB_W87_0;
	pin E33 = IOB_W86_3;
	pin E34 = IOB_W86_2;
	pin F1 = IOB_E78_0;
	pin F2 = IOB_E78_1;
	pin F3 = VCCO2;
	pin F4 = IOB_E85_0;
	pin F5 = IOB_E85_1;
	pin F6 = GND;
	pin F7 = IOB_E88_0;
	pin F8 = IOB_E88_1;
	pin F9 = IOB_N78_0;
	pin F10 = VCCO1;
	pin F11 = IOB_N76_0;
	pin F12 = IOB_N71_1;
	pin F13 = IOB_N64_0;
	pin F14 = IOB_N60_1;
	pin F15 = IOB_N57_1;
	pin F16 = IOB_N48_1;
	pin F17 = IOB_N43_1;
	pin F18 = IOB_N40_2;
	pin F19 = IOB_N35_2;
	pin F20 = IOB_N26_2;
	pin F21 = IOB_N23_2;
	pin F22 = IOB_N19_3;
	pin F23 = IOB_N12_2;
	pin F24 = IOB_N7_3;
	pin F25 = VCCO0;
	pin F26 = IOB_N5_3;
	pin F27 = IOB_W88_1;
	pin F28 = IOB_W88_0;
	pin F29 = GND;
	pin F30 = IOB_W85_1;
	pin F31 = IOB_W85_0;
	pin F32 = VCCO7;
	pin F33 = IOB_W78_1;
	pin F34 = IOB_W78_0;
	pin G1 = IOB_E76_0;
	pin G2 = IOB_E76_1;
	pin G3 = IOB_E79_0;
	pin G4 = IOB_E79_1;
	pin G5 = IOB_E78_2;
	pin G6 = IOB_E78_3;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N82_3;
	pin G10 = IOB_N81_3;
	pin G11 = IOB_N75_3;
	pin G12 = IOB_N71_0;
	pin G13 = IOB_N69_1;
	pin G14 = IOB_N63_3;
	pin G15 = IOB_N57_0;
	pin G16 = IOB_N48_0;
	pin G17 = IOB_N43_0;
	pin G18 = IOB_N40_3;
	pin G19 = IOB_N35_3;
	pin G20 = IOB_N26_3;
	pin G21 = IOB_N20_0;
	pin G22 = IOB_N14_2;
	pin G23 = IOB_N12_3;
	pin G24 = IOB_N8_0;
	pin G25 = IOB_N2_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXN;
	pin G28 = GND;
	pin G29 = IOB_W78_3;
	pin G30 = IOB_W78_2;
	pin G31 = IOB_W79_1;
	pin G32 = IOB_W79_0;
	pin G33 = IOB_W76_1;
	pin G34 = IOB_W76_0;
	pin H1 = IOB_E68_2;
	pin H2 = IOB_E68_3;
	pin H3 = IOB_E73_0;
	pin H4 = IOB_E73_1;
	pin H5 = IOB_E76_2;
	pin H6 = IOB_E76_3;
	pin H7 = TDO;
	pin H8 = GND;
	pin H9 = IOB_N82_2;
	pin H10 = IOB_N81_2;
	pin H11 = IOB_N75_2;
	pin H12 = GND;
	pin H13 = IOB_N69_0;
	pin H14 = IOB_N63_2;
	pin H15 = GND;
	pin H16 = IOB_N56_3;
	pin H17 = IOB_N42_3;
	pin H18 = IOB_N41_0;
	pin H19 = IOB_N27_0;
	pin H20 = GND;
	pin H21 = IOB_N20_1;
	pin H22 = IOB_N14_3;
	pin H23 = GND;
	pin H24 = IOB_N8_1;
	pin H25 = IOB_N2_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = TDI;
	pin H29 = IOB_W76_3;
	pin H30 = IOB_W76_2;
	pin H31 = IOB_W73_1;
	pin H32 = IOB_W73_0;
	pin H33 = IOB_W68_3;
	pin H34 = IOB_W68_2;
	pin J1 = GND;
	pin J2 = IOB_E66_3;
	pin J3 = IOB_E74_2;
	pin J4 = IOB_E74_3;
	pin J5 = IOB_E75_0;
	pin J6 = IOB_E75_1;
	pin J7 = IOB_E86_0;
	pin J8 = IOB_E86_1;
	pin J9 = TCK;
	pin J10 = IOB_N79_1;
	pin J11 = IOB_N79_3;
	pin J12 = IOB_N77_3;
	pin J13 = IOB_N70_3;
	pin J14 = IOB_N68_3;
	pin J15 = IOB_N61_3;
	pin J16 = IOB_N56_2;
	pin J17 = IOB_N42_2;
	pin J18 = IOB_N41_1;
	pin J19 = IOB_N27_1;
	pin J20 = IOB_N22_0;
	pin J21 = IOB_N15_0;
	pin J22 = IOB_N13_0;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N4_0;
	pin J25 = IOB_N4_2;
	pin J26 = PROG_B;
	pin J27 = IOB_W86_1;
	pin J28 = IOB_W86_0;
	pin J29 = IOB_W75_1;
	pin J30 = IOB_W75_0;
	pin J31 = IOB_W74_3;
	pin J32 = IOB_W74_2;
	pin J33 = IOB_W66_3;
	pin J34 = GND;
	pin K1 = IOB_E64_3;
	pin K2 = IOB_E66_2;
	pin K3 = GND;
	pin K4 = IOB_E67_0;
	pin K5 = IOB_E67_1;
	pin K6 = VCCO2;
	pin K7 = IOB_E74_0;
	pin K8 = IOB_E74_1;
	pin K9 = VCCBATT;
	pin K10 = TMS;
	pin K11 = IOB_N79_2;
	pin K12 = IOB_N77_2;
	pin K13 = IOB_N70_2;
	pin K14 = IOB_N68_2;
	pin K15 = IOB_N61_2;
	pin K16 = IOB_N58_3;
	pin K17 = IOB_N47_3;
	pin K18 = IOB_N36_0;
	pin K19 = IOB_N25_0;
	pin K20 = IOB_N22_1;
	pin K21 = IOB_N15_1;
	pin K22 = IOB_N13_1;
	pin K23 = IOB_N6_1;
	pin K24 = IOB_N4_1;
	pin K25 = HSWAP_EN;
	pin K26 = DXP;
	pin K27 = IOB_W74_1;
	pin K28 = IOB_W74_0;
	pin K29 = VCCO7;
	pin K30 = IOB_W67_1;
	pin K31 = IOB_W67_0;
	pin K32 = GND;
	pin K33 = IOB_W66_2;
	pin K34 = IOB_W64_3;
	pin L1 = IOB_E64_2;
	pin L2 = IOB_E62_3;
	pin L3 = IOB_E61_0;
	pin L4 = IOB_E61_1;
	pin L5 = IOB_E65_0;
	pin L6 = IOB_E65_1;
	pin L7 = IOB_E66_0;
	pin L8 = IOB_E66_1;
	pin L9 = IOB_E77_0;
	pin L10 = IOB_E77_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N58_2;
	pin L17 = IOB_N47_2;
	pin L18 = IOB_N36_1;
	pin L19 = IOB_N25_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W77_1;
	pin L26 = IOB_W77_0;
	pin L27 = IOB_W66_1;
	pin L28 = IOB_W66_0;
	pin L29 = IOB_W65_1;
	pin L30 = IOB_W65_0;
	pin L31 = IOB_W61_1;
	pin L32 = IOB_W61_0;
	pin L33 = IOB_W62_3;
	pin L34 = IOB_W64_2;
	pin M1 = IOB_E58_3;
	pin M2 = IOB_E62_2;
	pin M3 = IOB_E60_2;
	pin M4 = IOB_E60_3;
	pin M5 = GND;
	pin M6 = IOB_E63_0;
	pin M7 = IOB_E63_1;
	pin M8 = GND;
	pin M9 = IOB_E68_0;
	pin M10 = IOB_E68_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W68_1;
	pin M26 = IOB_W68_0;
	pin M27 = GND;
	pin M28 = IOB_W63_1;
	pin M29 = IOB_W63_0;
	pin M30 = GND;
	pin M31 = IOB_W60_3;
	pin M32 = IOB_W60_2;
	pin M33 = IOB_W62_2;
	pin M34 = IOB_W58_3;
	pin N1 = IOB_E58_2;
	pin N2 = IOB_E56_3;
	pin N3 = IOB_E57_0;
	pin N4 = IOB_E57_1;
	pin N5 = IOB_E59_0;
	pin N6 = IOB_E59_1;
	pin N7 = IOB_E62_0;
	pin N8 = IOB_E62_1;
	pin N9 = IOB_E64_0;
	pin N10 = IOB_E64_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W64_1;
	pin N26 = IOB_W64_0;
	pin N27 = IOB_W62_1;
	pin N28 = IOB_W62_0;
	pin N29 = IOB_W59_1;
	pin N30 = IOB_W59_0;
	pin N31 = IOB_W57_1;
	pin N32 = IOB_W57_0;
	pin N33 = IOB_W56_3;
	pin N34 = IOB_W58_2;
	pin P1 = IOB_E52_3;
	pin P2 = IOB_E56_2;
	pin P3 = IOB_E54_2;
	pin P4 = IOB_E54_3;
	pin P5 = IOB_E55_0;
	pin P6 = IOB_E55_1;
	pin P7 = IOB_E58_0;
	pin P8 = IOB_E58_1;
	pin P9 = IOB_E60_0;
	pin P10 = IOB_E60_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W60_1;
	pin P26 = IOB_W60_0;
	pin P27 = IOB_W58_1;
	pin P28 = IOB_W58_0;
	pin P29 = IOB_W55_1;
	pin P30 = IOB_W55_0;
	pin P31 = IOB_W54_3;
	pin P32 = IOB_W54_2;
	pin P33 = IOB_W56_2;
	pin P34 = IOB_W52_3;
	pin R1 = IOB_E52_2;
	pin R2 = IOB_E50_3;
	pin R3 = IOB_E51_0;
	pin R4 = IOB_E51_1;
	pin R5 = VCCO2;
	pin R6 = IOB_E53_0;
	pin R7 = IOB_E53_1;
	pin R8 = GND;
	pin R9 = IOB_E56_0;
	pin R10 = IOB_E56_1;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W56_1;
	pin R26 = IOB_W56_0;
	pin R27 = GND;
	pin R28 = IOB_W53_1;
	pin R29 = IOB_W53_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W51_1;
	pin R32 = IOB_W51_0;
	pin R33 = IOB_W50_3;
	pin R34 = IOB_W52_2;
	pin T1 = GND;
	pin T2 = IOB_E50_2;
	pin T3 = IOB_E48_2;
	pin T4 = IOB_E48_3;
	pin T5 = IOB_E49_0;
	pin T6 = IOB_E49_1;
	pin T7 = IOB_E50_0;
	pin T8 = IOB_E50_1;
	pin T9 = IOB_E52_0;
	pin T10 = IOB_E52_1;
	pin T11 = IOB_E54_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W54_1;
	pin T25 = IOB_W52_1;
	pin T26 = IOB_W52_0;
	pin T27 = IOB_W50_1;
	pin T28 = IOB_W50_0;
	pin T29 = IOB_W49_1;
	pin T30 = IOB_W49_0;
	pin T31 = IOB_W48_3;
	pin T32 = IOB_W48_2;
	pin T33 = IOB_W50_2;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E46_3;
	pin U3 = IOB_E45_0;
	pin U4 = IOB_E45_1;
	pin U5 = IOB_E47_0;
	pin U6 = IOB_E47_1;
	pin U7 = IOB_E46_0;
	pin U8 = IOB_E46_1;
	pin U9 = IOB_E48_0;
	pin U10 = IOB_E48_1;
	pin U11 = IOB_E54_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W54_0;
	pin U25 = IOB_W48_1;
	pin U26 = IOB_W48_0;
	pin U27 = IOB_W46_1;
	pin U28 = IOB_W46_0;
	pin U29 = IOB_W47_1;
	pin U30 = IOB_W47_0;
	pin U31 = IOB_W45_1;
	pin U32 = IOB_W45_0;
	pin U33 = IOB_W46_3;
	pin U34 = VCCAUX;
	pin V1 = VCCAUX;
	pin V2 = IOB_E46_2;
	pin V3 = IOB_E44_3;
	pin V4 = IOB_E44_2;
	pin V5 = IOB_E43_1;
	pin V6 = IOB_E43_0;
	pin V7 = IOB_E43_3;
	pin V8 = IOB_E43_2;
	pin V9 = IOB_E41_3;
	pin V10 = IOB_E41_2;
	pin V11 = IOB_E39_3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W39_3;
	pin V25 = IOB_W41_2;
	pin V26 = IOB_W41_3;
	pin V27 = IOB_W43_2;
	pin V28 = IOB_W43_3;
	pin V29 = IOB_W43_0;
	pin V30 = IOB_W43_1;
	pin V31 = IOB_W44_2;
	pin V32 = IOB_W44_3;
	pin V33 = IOB_W46_2;
	pin V34 = VCCAUX;
	pin W1 = GND;
	pin W2 = IOB_E42_3;
	pin W3 = IOB_E41_1;
	pin W4 = IOB_E41_0;
	pin W5 = IOB_E39_1;
	pin W6 = IOB_E39_0;
	pin W7 = IOB_E37_3;
	pin W8 = IOB_E37_2;
	pin W9 = IOB_E35_3;
	pin W10 = IOB_E35_2;
	pin W11 = IOB_E39_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W39_2;
	pin W25 = IOB_W35_2;
	pin W26 = IOB_W35_3;
	pin W27 = IOB_W37_2;
	pin W28 = IOB_W37_3;
	pin W29 = IOB_W39_0;
	pin W30 = IOB_W39_1;
	pin W31 = IOB_W41_0;
	pin W32 = IOB_W41_1;
	pin W33 = IOB_W42_3;
	pin W34 = GND;
	pin Y1 = IOB_E40_3;
	pin Y2 = IOB_E42_2;
	pin Y3 = IOB_E38_3;
	pin Y4 = IOB_E38_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E37_1;
	pin Y7 = IOB_E37_0;
	pin Y8 = GND;
	pin Y9 = IOB_E33_3;
	pin Y10 = IOB_E33_2;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W33_2;
	pin Y26 = IOB_W33_3;
	pin Y27 = GND;
	pin Y28 = IOB_W37_0;
	pin Y29 = IOB_W37_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W38_2;
	pin Y32 = IOB_W38_3;
	pin Y33 = IOB_W42_2;
	pin Y34 = IOB_W40_3;
	pin AA1 = IOB_E40_2;
	pin AA2 = IOB_E36_3;
	pin AA3 = IOB_E35_1;
	pin AA4 = IOB_E35_0;
	pin AA5 = IOB_E33_1;
	pin AA6 = IOB_E33_0;
	pin AA7 = IOB_E31_3;
	pin AA8 = IOB_E31_2;
	pin AA9 = IOB_E29_3;
	pin AA10 = IOB_E29_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W29_2;
	pin AA26 = IOB_W29_3;
	pin AA27 = IOB_W31_2;
	pin AA28 = IOB_W31_3;
	pin AA29 = IOB_W33_0;
	pin AA30 = IOB_W33_1;
	pin AA31 = IOB_W35_0;
	pin AA32 = IOB_W35_1;
	pin AA33 = IOB_W36_3;
	pin AA34 = IOB_W40_2;
	pin AB1 = IOB_E34_3;
	pin AB2 = IOB_E36_2;
	pin AB3 = IOB_E32_3;
	pin AB4 = IOB_E32_2;
	pin AB5 = IOB_E31_1;
	pin AB6 = IOB_E31_0;
	pin AB7 = IOB_E27_3;
	pin AB8 = IOB_E27_2;
	pin AB9 = IOB_E25_3;
	pin AB10 = IOB_E25_2;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W25_2;
	pin AB26 = IOB_W25_3;
	pin AB27 = IOB_W27_2;
	pin AB28 = IOB_W27_3;
	pin AB29 = IOB_W31_0;
	pin AB30 = IOB_W31_1;
	pin AB31 = IOB_W32_2;
	pin AB32 = IOB_W32_3;
	pin AB33 = IOB_W36_2;
	pin AB34 = IOB_W34_3;
	pin AC1 = IOB_E34_2;
	pin AC2 = IOB_E30_3;
	pin AC3 = IOB_E29_1;
	pin AC4 = IOB_E29_0;
	pin AC5 = GND;
	pin AC6 = IOB_E27_1;
	pin AC7 = IOB_E27_0;
	pin AC8 = GND;
	pin AC9 = IOB_E21_3;
	pin AC10 = IOB_E21_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_2;
	pin AC26 = IOB_W21_3;
	pin AC27 = GND;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W27_1;
	pin AC30 = GND;
	pin AC31 = IOB_W29_0;
	pin AC32 = IOB_W29_1;
	pin AC33 = IOB_W30_3;
	pin AC34 = IOB_W34_2;
	pin AD1 = IOB_E28_3;
	pin AD2 = IOB_E30_2;
	pin AD3 = IOB_E26_3;
	pin AD4 = IOB_E26_2;
	pin AD5 = IOB_E25_1;
	pin AD6 = IOB_E25_0;
	pin AD7 = IOB_E23_3;
	pin AD8 = IOB_E23_2;
	pin AD9 = IOB_E13_3;
	pin AD10 = IOB_E13_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S60_2;
	pin AD17 = IOB_S48_3;
	pin AD18 = IOB_S35_0;
	pin AD19 = IOB_S23_1;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W13_2;
	pin AD26 = IOB_W13_3;
	pin AD27 = IOB_W23_2;
	pin AD28 = IOB_W23_3;
	pin AD29 = IOB_W25_0;
	pin AD30 = IOB_W25_1;
	pin AD31 = IOB_W26_2;
	pin AD32 = IOB_W26_3;
	pin AD33 = IOB_W30_2;
	pin AD34 = IOB_W28_3;
	pin AE1 = IOB_E28_2;
	pin AE2 = IOB_E24_3;
	pin AE3 = GND;
	pin AE4 = IOB_E23_1;
	pin AE5 = IOB_E23_0;
	pin AE6 = VCCO3;
	pin AE7 = IOB_E15_3;
	pin AE8 = IOB_E15_2;
	pin AE9 = CCLK;
	pin AE10 = DONE;
	pin AE11 = IOB_S78_3;
	pin AE12 = IOB_S76_3;
	pin AE13 = IOB_S69_3;
	pin AE14 = IOB_S64_3;
	pin AE15 = IOB_S62_3;
	pin AE16 = IOB_S60_1;
	pin AE17 = IOB_S48_2;
	pin AE18 = IOB_S35_1;
	pin AE19 = IOB_S23_2;
	pin AE20 = IOB_S21_0;
	pin AE21 = IOB_S19_0;
	pin AE22 = IOB_S14_0;
	pin AE23 = IOB_S7_0;
	pin AE24 = IOB_S5_0;
	pin AE25 = M2;
	pin AE26 = M1;
	pin AE27 = IOB_W15_2;
	pin AE28 = IOB_W15_3;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W23_0;
	pin AE31 = IOB_W23_1;
	pin AE32 = GND;
	pin AE33 = IOB_W24_3;
	pin AE34 = IOB_W28_2;
	pin AF1 = GND;
	pin AF2 = IOB_E24_2;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E21_0;
	pin AF5 = IOB_E15_1;
	pin AF6 = IOB_E15_0;
	pin AF7 = IOB_E11_3;
	pin AF8 = IOB_E11_2;
	pin AF9 = PWRDWN_B;
	pin AF10 = IOB_S79_2;
	pin AF11 = IOB_S78_2;
	pin AF12 = IOB_S76_2;
	pin AF13 = IOB_S69_2;
	pin AF14 = IOB_S64_2;
	pin AF15 = IOB_S62_2;
	pin AF16 = IOB_S57_3;
	pin AF17 = IOB_S43_3;
	pin AF18 = IOB_S40_0;
	pin AF19 = IOB_S26_0;
	pin AF20 = IOB_S21_1;
	pin AF21 = IOB_S19_1;
	pin AF22 = IOB_S14_1;
	pin AF23 = IOB_S7_1;
	pin AF24 = IOB_S5_1;
	pin AF25 = IOB_S4_1;
	pin AF26 = M0;
	pin AF27 = IOB_W11_2;
	pin AF28 = IOB_W11_3;
	pin AF29 = IOB_W15_0;
	pin AF30 = IOB_W15_1;
	pin AF31 = IOB_W21_0;
	pin AF32 = IOB_W21_1;
	pin AF33 = IOB_W24_2;
	pin AF34 = GND;
	pin AG1 = IOB_E22_3;
	pin AG2 = IOB_E22_2;
	pin AG3 = IOB_E14_3;
	pin AG4 = IOB_E14_2;
	pin AG5 = IOB_E10_3;
	pin AG6 = IOB_E10_2;
	pin AG7 = IOB_E3_3;
	pin AG8 = GND;
	pin AG9 = IOB_S82_1;
	pin AG10 = IOB_S78_1;
	pin AG11 = IOB_S71_3;
	pin AG12 = GND;
	pin AG13 = IOB_S69_1;
	pin AG14 = IOB_S62_1;
	pin AG15 = GND;
	pin AG16 = IOB_S57_2;
	pin AG17 = IOB_S43_2;
	pin AG18 = IOB_S40_1;
	pin AG19 = IOB_S26_1;
	pin AG20 = GND;
	pin AG21 = IOB_S21_2;
	pin AG22 = IOB_S14_2;
	pin AG23 = GND;
	pin AG24 = IOB_S12_0;
	pin AG25 = IOB_S5_2;
	pin AG26 = IOB_S1_2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_3;
	pin AG29 = IOB_W10_2;
	pin AG30 = IOB_W10_3;
	pin AG31 = IOB_W14_2;
	pin AG32 = IOB_W14_3;
	pin AG33 = IOB_W22_2;
	pin AG34 = IOB_W22_3;
	pin AH1 = IOB_E16_3;
	pin AH2 = IOB_E16_2;
	pin AH3 = IOB_E13_1;
	pin AH4 = IOB_E13_0;
	pin AH5 = IOB_E3_1;
	pin AH6 = IOB_E3_0;
	pin AH7 = GND;
	pin AH8 = IOB_E3_2;
	pin AH9 = IOB_S82_0;
	pin AH10 = IOB_S78_0;
	pin AH11 = IOB_S71_2;
	pin AH12 = IOB_S71_1;
	pin AH13 = IOB_S69_0;
	pin AH14 = IOB_S62_0;
	pin AH15 = IOB_S57_1;
	pin AH16 = IOB_S48_1;
	pin AH17 = IOB_S42_3;
	pin AH18 = IOB_S41_0;
	pin AH19 = IOB_S35_2;
	pin AH20 = IOB_S26_2;
	pin AH21 = IOB_S21_3;
	pin AH22 = IOB_S14_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S12_1;
	pin AH25 = IOB_S5_3;
	pin AH26 = IOB_S1_3;
	pin AH27 = IOB_W3_2;
	pin AH28 = GND;
	pin AH29 = IOB_W3_0;
	pin AH30 = IOB_W3_1;
	pin AH31 = IOB_W13_0;
	pin AH32 = IOB_W13_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W16_3;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_E1_1;
	pin AJ5 = IOB_E1_0;
	pin AJ6 = GND;
	pin AJ7 = IOB_E1_3;
	pin AJ8 = IOB_E1_2;
	pin AJ9 = IOB_S76_1;
	pin AJ10 = VCCO4;
	pin AJ11 = IOB_S68_1;
	pin AJ12 = IOB_S71_0;
	pin AJ13 = IOB_S64_1;
	pin AJ14 = IOB_S60_0;
	pin AJ15 = IOB_S57_0;
	pin AJ16 = IOB_S48_0;
	pin AJ17 = IOB_S42_2;
	pin AJ18 = IOB_S41_1;
	pin AJ19 = IOB_S35_3;
	pin AJ20 = IOB_S26_3;
	pin AJ21 = IOB_S23_3;
	pin AJ22 = IOB_S19_2;
	pin AJ23 = IOB_S12_3;
	pin AJ24 = IOB_S15_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S7_2;
	pin AJ27 = IOB_W1_2;
	pin AJ28 = IOB_W1_3;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_0;
	pin AJ31 = IOB_W1_1;
	pin AJ32 = VCCO6;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = IOB_E11_1;
	pin AK2 = IOB_E11_0;
	pin AK3 = IOB_E2_3;
	pin AK4 = IOB_E2_2;
	pin AK5 = GND;
	pin AK6 = IOB_S81_1;
	pin AK7 = IOB_S81_0;
	pin AK8 = IOB_S77_1;
	pin AK9 = IOB_S76_0;
	pin AK10 = IOB_S70_1;
	pin AK11 = IOB_S68_0;
	pin AK12 = GND;
	pin AK13 = IOB_S64_0;
	pin AK14 = IOB_S58_2;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S47_1;
	pin AK17 = IOB_S42_1;
	pin AK18 = IOB_S41_2;
	pin AK19 = IOB_S36_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S25_1;
	pin AK22 = IOB_S19_3;
	pin AK23 = GND;
	pin AK24 = IOB_S15_3;
	pin AK25 = IOB_S13_2;
	pin AK26 = IOB_S7_3;
	pin AK27 = IOB_S6_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = IOB_S2_2;
	pin AK30 = GND;
	pin AK31 = IOB_W2_2;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W11_0;
	pin AK34 = IOB_W11_1;
	pin AL1 = IOB_E4_3;
	pin AL2 = IOB_E4_2;
	pin AL3 = VCCAUX;
	pin AL4 = GND;
	pin AL5 = IOB_S82_3;
	pin AL6 = IOB_S82_2;
	pin AL7 = IOB_S79_1;
	pin AL8 = IOB_S77_0;
	pin AL9 = IOB_S75_1;
	pin AL10 = IOB_S70_0;
	pin AL11 = IOB_S63_1;
	pin AL12 = IOB_S61_0;
	pin AL13 = IOB_S61_1;
	pin AL14 = IOB_S56_1;
	pin AL15 = IOB_S56_0;
	pin AL16 = IOB_S47_0;
	pin AL17 = IOB_S42_0;
	pin AL18 = IOB_S41_3;
	pin AL19 = IOB_S36_3;
	pin AL20 = IOB_S27_3;
	pin AL21 = IOB_S27_2;
	pin AL22 = IOB_S22_2;
	pin AL23 = IOB_S22_3;
	pin AL24 = IOB_S20_2;
	pin AL25 = IOB_S13_3;
	pin AL26 = IOB_S8_2;
	pin AL27 = IOB_S6_3;
	pin AL28 = IOB_S4_2;
	pin AL29 = IOB_S1_1;
	pin AL30 = IOB_S1_0;
	pin AL31 = GND;
	pin AL32 = VCCAUX;
	pin AL33 = IOB_W4_2;
	pin AL34 = IOB_W4_3;
	pin AM1 = GND;
	pin AM2 = GND;
	pin AM3 = VCCAUX;
	pin AM4 = VCCAUX;
	pin AM5 = GT14_GNDA;
	pin AM6 = VCCO4;
	pin AM7 = IOB_S79_0;
	pin AM8 = GT16_GNDA;
	pin AM9 = IOB_S75_0;
	pin AM10 = GND;
	pin AM11 = IOB_S63_0;
	pin AM12 = GT17_GNDA;
	pin AM13 = IOB_S58_0;
	pin AM14 = IOB_S58_1;
	pin AM15 = GT18_GNDA;
	pin AM16 = GND;
	pin AM17 = VCCAUX;
	pin AM18 = VCCAUX;
	pin AM19 = GND;
	pin AM20 = GT19_GNDA;
	pin AM21 = IOB_S25_2;
	pin AM22 = IOB_S25_3;
	pin AM23 = GT20_GNDA;
	pin AM24 = IOB_S20_3;
	pin AM25 = GND;
	pin AM26 = IOB_S8_3;
	pin AM27 = GT21_GNDA;
	pin AM28 = IOB_S4_3;
	pin AM29 = VCCO5;
	pin AM30 = GT23_GNDA;
	pin AM31 = VCCAUX;
	pin AM32 = VCCAUX;
	pin AM33 = GND;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GT14_AVCCAUXRX;
	pin AN3 = GT14_VTRX;
	pin AN4 = GT14_AVCCAUXTX;
	pin AN5 = GT14_VTTX;
	pin AN6 = GT16_AVCCAUXRX;
	pin AN7 = GT16_VTRX;
	pin AN8 = GT16_AVCCAUXTX;
	pin AN9 = GT16_VTTX;
	pin AN10 = GT17_AVCCAUXRX;
	pin AN11 = GT17_VTRX;
	pin AN12 = GT17_AVCCAUXTX;
	pin AN13 = GT17_VTTX;
	pin AN14 = GT18_AVCCAUXRX;
	pin AN15 = GT18_VTRX;
	pin AN16 = GT18_AVCCAUXTX;
	pin AN17 = GT18_VTTX;
	pin AN18 = GT19_AVCCAUXRX;
	pin AN19 = GT19_VTRX;
	pin AN20 = GT19_AVCCAUXTX;
	pin AN21 = GT19_VTTX;
	pin AN22 = GT20_AVCCAUXRX;
	pin AN23 = GT20_VTRX;
	pin AN24 = GT20_AVCCAUXTX;
	pin AN25 = GT20_VTTX;
	pin AN26 = GT21_AVCCAUXRX;
	pin AN27 = GT21_VTRX;
	pin AN28 = GT21_AVCCAUXTX;
	pin AN29 = GT21_VTTX;
	pin AN30 = GT23_AVCCAUXRX;
	pin AN31 = GT23_VTRX;
	pin AN32 = GT23_AVCCAUXTX;
	pin AN33 = GT23_VTTX;
	pin AN34 = GND;
	pin AP2 = GT14_RXN;
	pin AP3 = GT14_RXP;
	pin AP4 = GT14_TXP;
	pin AP5 = GT14_TXN;
	pin AP6 = GT16_RXN;
	pin AP7 = GT16_RXP;
	pin AP8 = GT16_TXP;
	pin AP9 = GT16_TXN;
	pin AP10 = GT17_RXN;
	pin AP11 = GT17_RXP;
	pin AP12 = GT17_TXP;
	pin AP13 = GT17_TXN;
	pin AP14 = GT18_RXN;
	pin AP15 = GT18_RXP;
	pin AP16 = GT18_TXP;
	pin AP17 = GT18_TXN;
	pin AP18 = GT19_RXN;
	pin AP19 = GT19_RXP;
	pin AP20 = GT19_TXP;
	pin AP21 = GT19_TXN;
	pin AP22 = GT20_RXN;
	pin AP23 = GT20_RXP;
	pin AP24 = GT20_TXP;
	pin AP25 = GT20_TXN;
	pin AP26 = GT21_RXN;
	pin AP27 = GT21_RXP;
	pin AP28 = GT21_TXP;
	pin AP29 = GT21_TXN;
	pin AP30 = GT23_RXN;
	pin AP31 = GT23_RXP;
	pin AP32 = GT23_TXP;
	pin AP33 = GT23_TXN;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S36_3;
	vref IOB_S47_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S78_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N36_0;
	vref IOB_N47_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N81_3;
}

// xc2vp50-ff1517
bond BOND54 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = GND;
	pin A4 = GT11_RXN;
	pin A5 = GT11_RXP;
	pin A6 = GT11_TXP;
	pin A7 = GT11_TXN;
	pin A8 = GT9_RXN;
	pin A9 = GT9_RXP;
	pin A10 = GT9_TXP;
	pin A11 = GT9_TXN;
	pin A12 = GT8_RXN;
	pin A13 = GT8_RXP;
	pin A14 = GT8_TXP;
	pin A15 = GT8_TXN;
	pin A16 = GT7_RXN;
	pin A17 = GT7_RXP;
	pin A18 = GT7_TXP;
	pin A19 = GT7_TXN;
	pin A20 = VCCAUX;
	pin A21 = GT6_RXN;
	pin A22 = GT6_RXP;
	pin A23 = GT6_TXP;
	pin A24 = GT6_TXN;
	pin A25 = GT5_RXN;
	pin A26 = GT5_RXP;
	pin A27 = GT5_TXP;
	pin A28 = GT5_TXN;
	pin A29 = GT4_RXN;
	pin A30 = GT4_RXP;
	pin A31 = GT4_TXP;
	pin A32 = GT4_TXN;
	pin A33 = GT2_RXN;
	pin A34 = GT2_RXP;
	pin A35 = GT2_TXP;
	pin A36 = GT2_TXN;
	pin A37 = GND;
	pin A38 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = GT11_AVCCAUXRX;
	pin B5 = GT11_VTRX;
	pin B6 = GT11_AVCCAUXTX;
	pin B7 = GT11_VTTX;
	pin B8 = GT9_AVCCAUXRX;
	pin B9 = GT9_VTRX;
	pin B10 = GT9_AVCCAUXTX;
	pin B11 = GT9_VTTX;
	pin B12 = GT8_AVCCAUXRX;
	pin B13 = GT8_VTRX;
	pin B14 = GT8_AVCCAUXTX;
	pin B15 = GT8_VTTX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXTX;
	pin B19 = GT7_VTTX;
	pin B20 = VCCAUX;
	pin B21 = GT6_AVCCAUXRX;
	pin B22 = GT6_VTRX;
	pin B23 = GT6_AVCCAUXTX;
	pin B24 = GT6_VTTX;
	pin B25 = GT5_AVCCAUXRX;
	pin B26 = GT5_VTRX;
	pin B27 = GT5_AVCCAUXTX;
	pin B28 = GT5_VTTX;
	pin B29 = GT4_AVCCAUXRX;
	pin B30 = GT4_VTRX;
	pin B31 = GT4_AVCCAUXTX;
	pin B32 = GT4_VTTX;
	pin B33 = GT2_AVCCAUXRX;
	pin B34 = GT2_VTRX;
	pin B35 = GT2_AVCCAUXTX;
	pin B36 = GT2_VTTX;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = VCCAUX;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = IOB_E87_1;
	pin C6 = GT11_GNDA;
	pin C7 = IOB_E88_3;
	pin C8 = GND;
	pin C9 = GT9_GNDA;
	pin C10 = IOB_N78_0;
	pin C11 = IOB_N71_0;
	pin C12 = GND;
	pin C13 = GT8_GNDA;
	pin C14 = IOB_N64_0;
	pin C15 = IOB_N61_2;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N56_2;
	pin C18 = IOB_N49_2;
	pin C19 = IOB_N49_3;
	pin C20 = GND;
	pin C21 = IOB_N36_0;
	pin C22 = IOB_N36_1;
	pin C23 = IOB_N27_1;
	pin C24 = GT6_GNDA;
	pin C25 = IOB_N21_3;
	pin C26 = IOB_N15_1;
	pin C27 = GT5_GNDA;
	pin C28 = GND;
	pin C29 = IOB_N8_1;
	pin C30 = IOB_N5_3;
	pin C31 = GT4_GNDA;
	pin C32 = GND;
	pin C33 = IOB_W88_3;
	pin C34 = GT2_GNDA;
	pin C35 = IOB_W87_1;
	pin C36 = GND;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = GND;
	pin D4 = GND;
	pin D5 = IOB_E87_0;
	pin D6 = IOB_E86_3;
	pin D7 = IOB_E88_2;
	pin D8 = NC;
	pin D9 = IOB_N82_0;
	pin D10 = IOB_N78_1;
	pin D11 = IOB_N71_1;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N64_1;
	pin D15 = IOB_N61_3;
	pin D16 = GND;
	pin D17 = IOB_N56_3;
	pin D18 = IOB_N50_0;
	pin D19 = IOB_N43_0;
	pin D20 = IOB_N41_1;
	pin D21 = IOB_N35_3;
	pin D22 = IOB_N33_3;
	pin D23 = IOB_N27_0;
	pin D24 = GND;
	pin D25 = IOB_N21_2;
	pin D26 = IOB_N15_0;
	pin D27 = NC;
	pin D28 = IOB_N13_1;
	pin D29 = IOB_N8_0;
	pin D30 = IOB_N5_2;
	pin D31 = IOB_N1_3;
	pin D32 = PROG_B;
	pin D33 = IOB_W88_2;
	pin D34 = IOB_W86_3;
	pin D35 = IOB_W87_0;
	pin D36 = GND;
	pin D37 = GND;
	pin D38 = NC;
	pin D39 = NC;
	pin E1 = VCCO2;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = VCCO2;
	pin E5 = VCCAUX;
	pin E6 = IOB_E86_2;
	pin E7 = IOB_E85_1;
	pin E8 = TCK;
	pin E9 = IOB_N82_1;
	pin E10 = IOB_N79_2;
	pin E11 = IOB_N75_2;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = IOB_N68_2;
	pin E15 = IOB_N62_0;
	pin E16 = IOB_N57_0;
	pin E17 = IOB_N57_1;
	pin E18 = IOB_N50_1;
	pin E19 = IOB_N43_1;
	pin E20 = IOB_N41_0;
	pin E21 = IOB_N35_2;
	pin E22 = IOB_N33_2;
	pin E23 = IOB_N29_1;
	pin E24 = IOB_N23_1;
	pin E25 = IOB_N23_2;
	pin E26 = IOB_N14_3;
	pin E27 = NC;
	pin E28 = IOB_N13_0;
	pin E29 = IOB_N7_3;
	pin E30 = IOB_N4_1;
	pin E31 = IOB_N1_2;
	pin E32 = HSWAP_EN;
	pin E33 = IOB_W85_1;
	pin E34 = IOB_W86_2;
	pin E35 = VCCAUX;
	pin E36 = VCCO7;
	pin E37 = NC;
	pin E38 = NC;
	pin E39 = VCCO7;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCAUX;
	pin F7 = IOB_E85_0;
	pin F8 = VCCO2;
	pin F9 = TMS;
	pin F10 = IOB_N79_3;
	pin F11 = IOB_N75_3;
	pin F12 = NC;
	pin F13 = VCCO1;
	pin F14 = IOB_N68_3;
	pin F15 = IOB_N62_1;
	pin F16 = IOB_N58_2;
	pin F17 = VCCO1;
	pin F18 = IOB_N54_2;
	pin F19 = IOB_N47_2;
	pin F20 = IOB_N40_2;
	pin F21 = IOB_N40_3;
	pin F22 = IOB_N29_0;
	pin F23 = VCCO0;
	pin F24 = IOB_N26_3;
	pin F25 = IOB_N20_1;
	pin F26 = IOB_N14_2;
	pin F27 = VCCO0;
	pin F28 = NC;
	pin F29 = IOB_N7_2;
	pin F30 = IOB_N4_0;
	pin F31 = DXN;
	pin F32 = VCCO7;
	pin F33 = IOB_W85_0;
	pin F34 = VCCAUX;
	pin F35 = NC;
	pin F36 = NC;
	pin F37 = NC;
	pin F38 = NC;
	pin F39 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = GND;
	pin G9 = IOB_E88_1;
	pin G10 = IOB_N81_2;
	pin G11 = IOB_N76_0;
	pin G12 = GND;
	pin G13 = NC;
	pin G14 = IOB_N69_0;
	pin G15 = IOB_N63_2;
	pin G16 = GND;
	pin G17 = IOB_N58_3;
	pin G18 = IOB_N54_3;
	pin G19 = IOB_N47_3;
	pin G20 = GND;
	pin G21 = IOB_N34_0;
	pin G22 = IOB_N34_1;
	pin G23 = IOB_N26_2;
	pin G24 = GND;
	pin G25 = IOB_N20_0;
	pin G26 = NC;
	pin G27 = NC;
	pin G28 = GND;
	pin G29 = IOB_N6_1;
	pin G30 = IOB_N2_1;
	pin G31 = IOB_W88_1;
	pin G32 = GND;
	pin G33 = NC;
	pin G34 = NC;
	pin G35 = NC;
	pin G36 = NC;
	pin G37 = NC;
	pin G38 = NC;
	pin G39 = NC;
	pin H1 = GND;
	pin H2 = IOB_E83_1;
	pin H3 = IOB_E83_0;
	pin H4 = IOB_E81_1;
	pin H5 = GND;
	pin H6 = IOB_E84_3;
	pin H7 = IOB_E84_2;
	pin H8 = IOB_E86_1;
	pin H9 = IOB_E88_0;
	pin H10 = IOB_N81_3;
	pin H11 = IOB_N76_1;
	pin H12 = IOB_N70_2;
	pin H13 = NC;
	pin H14 = IOB_N69_1;
	pin H15 = IOB_N63_3;
	pin H16 = IOB_N60_1;
	pin H17 = IOB_N60_3;
	pin H18 = IOB_N55_0;
	pin H19 = IOB_N48_0;
	pin H20 = IOB_N33_0;
	pin H21 = IOB_N33_1;
	pin H22 = IOB_N28_3;
	pin H23 = IOB_N25_1;
	pin H24 = IOB_N22_1;
	pin H25 = IOB_N19_3;
	pin H26 = NC;
	pin H27 = NC;
	pin H28 = IOB_N12_3;
	pin H29 = IOB_N6_0;
	pin H30 = IOB_N2_0;
	pin H31 = IOB_W88_0;
	pin H32 = IOB_W86_1;
	pin H33 = IOB_W84_2;
	pin H34 = IOB_W84_3;
	pin H35 = GND;
	pin H36 = IOB_W81_1;
	pin H37 = IOB_W83_0;
	pin H38 = IOB_W83_1;
	pin H39 = GND;
	pin J1 = IOB_E80_3;
	pin J2 = IOB_E80_2;
	pin J3 = IOB_E77_0;
	pin J4 = VCCO2;
	pin J5 = IOB_E81_0;
	pin J6 = IOB_E82_3;
	pin J7 = IOB_E82_2;
	pin J8 = VCCO2;
	pin J9 = IOB_E86_0;
	pin J10 = IOB_N77_2;
	pin J11 = IOB_N77_3;
	pin J12 = IOB_N70_3;
	pin J13 = NC;
	pin J14 = IOB_N71_2;
	pin J15 = NC;
	pin J16 = IOB_N60_2;
	pin J17 = IOB_N58_1;
	pin J18 = IOB_N55_1;
	pin J19 = IOB_N48_1;
	pin J20 = IOB_N42_2;
	pin J21 = IOB_N35_1;
	pin J22 = IOB_N28_2;
	pin J23 = IOB_N25_0;
	pin J24 = IOB_N22_0;
	pin J25 = IOB_N19_2;
	pin J26 = NC;
	pin J27 = NC;
	pin J28 = IOB_N12_2;
	pin J29 = IOB_N5_1;
	pin J30 = IOB_N1_0;
	pin J31 = IOB_W86_0;
	pin J32 = VCCO7;
	pin J33 = IOB_W82_2;
	pin J34 = IOB_W82_3;
	pin J35 = IOB_W81_0;
	pin J36 = VCCO7;
	pin J37 = IOB_W77_0;
	pin J38 = IOB_W80_2;
	pin J39 = IOB_W80_3;
	pin K1 = IOB_E76_3;
	pin K2 = IOB_E76_2;
	pin K3 = IOB_E77_1;
	pin K4 = IOB_E78_3;
	pin K5 = IOB_E78_2;
	pin K6 = IOB_E79_1;
	pin K7 = IOB_E79_0;
	pin K8 = IOB_E84_1;
	pin K9 = IOB_E84_0;
	pin K10 = IOB_N79_1;
	pin K11 = IOB_N82_2;
	pin K12 = IOB_N82_3;
	pin K13 = VCCO1;
	pin K14 = IOB_N71_3;
	pin K15 = NC;
	pin K16 = IOB_N62_2;
	pin K17 = VCCO1;
	pin K18 = IOB_N55_2;
	pin K19 = IOB_N48_2;
	pin K20 = IOB_N42_3;
	pin K21 = IOB_N35_0;
	pin K22 = IOB_N26_1;
	pin K23 = VCCO0;
	pin K24 = IOB_N14_0;
	pin K25 = IOB_N14_1;
	pin K26 = NC;
	pin K27 = VCCO0;
	pin K28 = IOB_N4_2;
	pin K29 = IOB_N5_0;
	pin K30 = IOB_N1_1;
	pin K31 = IOB_W84_0;
	pin K32 = IOB_W84_1;
	pin K33 = IOB_W79_1;
	pin K34 = IOB_W79_0;
	pin K35 = IOB_W78_2;
	pin K36 = IOB_W78_3;
	pin K37 = IOB_W77_1;
	pin K38 = IOB_W76_2;
	pin K39 = IOB_W76_3;
	pin L1 = IOB_E72_3;
	pin L2 = IOB_E72_2;
	pin L3 = IOB_E73_1;
	pin L4 = IOB_E73_0;
	pin L5 = IOB_E74_3;
	pin L6 = IOB_E74_2;
	pin L7 = IOB_E75_1;
	pin L8 = IOB_E75_0;
	pin L9 = IOB_E82_1;
	pin L10 = TDO;
	pin L11 = VCCBATT;
	pin L12 = IOB_N78_2;
	pin L13 = IOB_N78_3;
	pin L14 = NC;
	pin L15 = NC;
	pin L16 = GND;
	pin L17 = IOB_N62_3;
	pin L18 = IOB_N55_3;
	pin L19 = IOB_N48_3;
	pin L20 = GND;
	pin L21 = IOB_N41_3;
	pin L22 = IOB_N26_0;
	pin L23 = IOB_N21_1;
	pin L24 = GND;
	pin L25 = NC;
	pin L26 = NC;
	pin L27 = IOB_N7_0;
	pin L28 = IOB_N7_1;
	pin L29 = DXP;
	pin L30 = TDI;
	pin L31 = IOB_W82_1;
	pin L32 = IOB_W75_0;
	pin L33 = IOB_W75_1;
	pin L34 = IOB_W74_2;
	pin L35 = IOB_W74_3;
	pin L36 = IOB_W73_0;
	pin L37 = IOB_W73_1;
	pin L38 = IOB_W72_2;
	pin L39 = IOB_W72_3;
	pin M1 = GND;
	pin M2 = IOB_E70_3;
	pin M3 = IOB_E70_2;
	pin M4 = IOB_E68_3;
	pin M5 = GND;
	pin M6 = IOB_E71_1;
	pin M7 = IOB_E71_0;
	pin M8 = IOB_E80_1;
	pin M9 = GND;
	pin M10 = IOB_E82_0;
	pin M11 = IOB_E76_1;
	pin M12 = VCCINT;
	pin M13 = IOB_N76_2;
	pin M14 = IOB_N76_3;
	pin M15 = IOB_N69_2;
	pin M16 = IOB_N69_3;
	pin M17 = IOB_N64_2;
	pin M18 = IOB_N57_2;
	pin M19 = IOB_N50_2;
	pin M20 = IOB_N42_0;
	pin M21 = IOB_N41_2;
	pin M22 = IOB_N21_0;
	pin M23 = IOB_N25_2;
	pin M24 = IOB_N19_0;
	pin M25 = IOB_N19_1;
	pin M26 = IOB_N12_0;
	pin M27 = IOB_N12_1;
	pin M28 = VCCINT;
	pin M29 = IOB_W76_1;
	pin M30 = IOB_W82_0;
	pin M31 = GND;
	pin M32 = IOB_W80_1;
	pin M33 = IOB_W71_0;
	pin M34 = IOB_W71_1;
	pin M35 = GND;
	pin M36 = IOB_W68_3;
	pin M37 = IOB_W70_2;
	pin M38 = IOB_W70_3;
	pin M39 = GND;
	pin N1 = IOB_E67_1;
	pin N2 = IOB_E67_0;
	pin N3 = IOB_E64_2;
	pin N4 = VCCO2;
	pin N5 = IOB_E68_2;
	pin N6 = IOB_E69_1;
	pin N7 = IOB_E69_0;
	pin N8 = VCCO2;
	pin N9 = IOB_E80_0;
	pin N10 = IOB_E78_0;
	pin N11 = IOB_E76_0;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = IOB_N64_3;
	pin N18 = IOB_N57_3;
	pin N19 = IOB_N50_3;
	pin N20 = IOB_N42_1;
	pin N21 = IOB_N28_0;
	pin N22 = IOB_N28_1;
	pin N23 = IOB_N23_0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = VCCO7;
	pin N29 = IOB_W76_0;
	pin N30 = IOB_W78_0;
	pin N31 = IOB_W80_0;
	pin N32 = VCCO7;
	pin N33 = IOB_W69_0;
	pin N34 = IOB_W69_1;
	pin N35 = IOB_W68_2;
	pin N36 = VCCO7;
	pin N37 = IOB_W64_2;
	pin N38 = IOB_W67_0;
	pin N39 = IOB_W67_1;
	pin P1 = IOB_E63_1;
	pin P2 = IOB_E63_0;
	pin P3 = IOB_E64_3;
	pin P4 = IOB_E65_1;
	pin P5 = IOB_E65_0;
	pin P6 = IOB_E66_3;
	pin P7 = IOB_E66_2;
	pin P8 = IOB_E74_1;
	pin P9 = IOB_E74_0;
	pin P10 = IOB_E78_1;
	pin P11 = IOB_E72_1;
	pin P12 = IOB_E72_0;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = GND;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W72_0;
	pin P29 = IOB_W72_1;
	pin P30 = IOB_W78_1;
	pin P31 = IOB_W74_0;
	pin P32 = IOB_W74_1;
	pin P33 = IOB_W66_2;
	pin P34 = IOB_W66_3;
	pin P35 = IOB_W65_0;
	pin P36 = IOB_W65_1;
	pin P37 = IOB_W64_3;
	pin P38 = IOB_W63_0;
	pin P39 = IOB_W63_1;
	pin R1 = IOB_E59_1;
	pin R2 = IOB_E59_0;
	pin R3 = IOB_E60_3;
	pin R4 = IOB_E60_2;
	pin R5 = IOB_E61_1;
	pin R6 = IOB_E61_0;
	pin R7 = IOB_E62_3;
	pin R8 = IOB_E62_2;
	pin R9 = IOB_E70_1;
	pin R10 = IOB_E70_0;
	pin R11 = IOB_E68_1;
	pin R12 = IOB_E68_0;
	pin R13 = IOB_E66_1;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = IOB_W66_1;
	pin R28 = IOB_W68_0;
	pin R29 = IOB_W68_1;
	pin R30 = IOB_W70_0;
	pin R31 = IOB_W70_1;
	pin R32 = IOB_W62_2;
	pin R33 = IOB_W62_3;
	pin R34 = IOB_W61_0;
	pin R35 = IOB_W61_1;
	pin R36 = IOB_W60_2;
	pin R37 = IOB_W60_3;
	pin R38 = IOB_W59_0;
	pin R39 = IOB_W59_1;
	pin T1 = GND;
	pin T2 = IOB_E57_1;
	pin T3 = IOB_E57_0;
	pin T4 = IOB_E55_0;
	pin T5 = GND;
	pin T6 = IOB_E58_3;
	pin T7 = IOB_E58_2;
	pin T8 = IOB_E60_0;
	pin T9 = GND;
	pin T10 = IOB_E64_1;
	pin T11 = IOB_E64_0;
	pin T12 = IOB_E62_1;
	pin T13 = IOB_E66_0;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = IOB_W66_0;
	pin T28 = IOB_W62_1;
	pin T29 = IOB_W64_0;
	pin T30 = IOB_W64_1;
	pin T31 = GND;
	pin T32 = IOB_W60_0;
	pin T33 = IOB_W58_2;
	pin T34 = IOB_W58_3;
	pin T35 = GND;
	pin T36 = IOB_W55_0;
	pin T37 = IOB_W57_0;
	pin T38 = IOB_W57_1;
	pin T39 = GND;
	pin U1 = IOB_E54_3;
	pin U2 = IOB_E54_2;
	pin U3 = VCCO2;
	pin U4 = IOB_E55_1;
	pin U5 = IOB_E56_3;
	pin U6 = IOB_E56_2;
	pin U7 = VCCO2;
	pin U8 = IOB_E60_1;
	pin U9 = IOB_E58_1;
	pin U10 = IOB_E58_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E62_0;
	pin U13 = IOB_E56_1;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = IOB_W56_1;
	pin U28 = IOB_W62_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W58_0;
	pin U31 = IOB_W58_1;
	pin U32 = IOB_W60_1;
	pin U33 = VCCO7;
	pin U34 = IOB_W56_2;
	pin U35 = IOB_W56_3;
	pin U36 = IOB_W55_1;
	pin U37 = VCCO7;
	pin U38 = IOB_W54_2;
	pin U39 = IOB_W54_3;
	pin V1 = IOB_E50_3;
	pin V2 = IOB_E50_2;
	pin V3 = IOB_E51_1;
	pin V4 = IOB_E51_0;
	pin V5 = IOB_E52_3;
	pin V6 = IOB_E52_2;
	pin V7 = IOB_E53_1;
	pin V8 = IOB_E53_0;
	pin V9 = IOB_E54_1;
	pin V10 = IOB_E54_0;
	pin V11 = IOB_E52_1;
	pin V12 = IOB_E52_0;
	pin V13 = IOB_E56_0;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = IOB_W56_0;
	pin V28 = IOB_W52_0;
	pin V29 = IOB_W52_1;
	pin V30 = IOB_W54_0;
	pin V31 = IOB_W54_1;
	pin V32 = IOB_W53_0;
	pin V33 = IOB_W53_1;
	pin V34 = IOB_W52_2;
	pin V35 = IOB_W52_3;
	pin V36 = IOB_W51_0;
	pin V37 = IOB_W51_1;
	pin V38 = IOB_W50_2;
	pin V39 = IOB_W50_3;
	pin W1 = VCCAUX;
	pin W2 = GND;
	pin W3 = IOB_E47_1;
	pin W4 = IOB_E47_0;
	pin W5 = IOB_E48_3;
	pin W6 = IOB_E48_2;
	pin W7 = IOB_E49_1;
	pin W8 = IOB_E49_0;
	pin W9 = IOB_E46_1;
	pin W10 = IOB_E50_1;
	pin W11 = IOB_E50_0;
	pin W12 = IOB_E48_1;
	pin W13 = IOB_E48_0;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = IOB_W48_0;
	pin W28 = IOB_W48_1;
	pin W29 = IOB_W50_0;
	pin W30 = IOB_W50_1;
	pin W31 = IOB_W46_1;
	pin W32 = IOB_W49_0;
	pin W33 = IOB_W49_1;
	pin W34 = IOB_W48_2;
	pin W35 = IOB_W48_3;
	pin W36 = IOB_W47_0;
	pin W37 = IOB_W47_1;
	pin W38 = GND;
	pin W39 = VCCAUX;
	pin Y1 = VCCAUX;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E45_1;
	pin Y4 = IOB_E45_0;
	pin Y5 = VCCO2;
	pin Y6 = GND;
	pin Y7 = IOB_E46_3;
	pin Y8 = IOB_E46_2;
	pin Y9 = IOB_E46_0;
	pin Y10 = GND;
	pin Y11 = IOB_E43_3;
	pin Y12 = IOB_E43_2;
	pin Y13 = IOB_E41_3;
	pin Y14 = VCCO3;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCO6;
	pin Y27 = IOB_W41_3;
	pin Y28 = IOB_W43_2;
	pin Y29 = IOB_W43_3;
	pin Y30 = GND;
	pin Y31 = IOB_W46_0;
	pin Y32 = IOB_W46_2;
	pin Y33 = IOB_W46_3;
	pin Y34 = GND;
	pin Y35 = VCCO7;
	pin Y36 = IOB_W45_0;
	pin Y37 = IOB_W45_1;
	pin Y38 = VCCAUX;
	pin Y39 = VCCAUX;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_E42_3;
	pin AA4 = IOB_E42_2;
	pin AA5 = IOB_E43_1;
	pin AA6 = IOB_E43_0;
	pin AA7 = IOB_E44_3;
	pin AA8 = IOB_E44_2;
	pin AA9 = IOB_E39_3;
	pin AA10 = IOB_E39_2;
	pin AA11 = IOB_E37_3;
	pin AA12 = IOB_E37_2;
	pin AA13 = IOB_E41_2;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = IOB_W41_2;
	pin AA28 = IOB_W37_2;
	pin AA29 = IOB_W37_3;
	pin AA30 = IOB_W39_2;
	pin AA31 = IOB_W39_3;
	pin AA32 = IOB_W44_2;
	pin AA33 = IOB_W44_3;
	pin AA34 = IOB_W43_0;
	pin AA35 = IOB_W43_1;
	pin AA36 = IOB_W42_2;
	pin AA37 = IOB_W42_3;
	pin AA38 = GND;
	pin AA39 = VCCAUX;
	pin AB1 = IOB_E38_3;
	pin AB2 = IOB_E38_2;
	pin AB3 = IOB_E39_1;
	pin AB4 = IOB_E39_0;
	pin AB5 = IOB_E40_3;
	pin AB6 = IOB_E40_2;
	pin AB7 = IOB_E41_1;
	pin AB8 = IOB_E41_0;
	pin AB9 = IOB_E35_3;
	pin AB10 = IOB_E35_2;
	pin AB11 = IOB_E33_3;
	pin AB12 = IOB_E33_2;
	pin AB13 = IOB_E29_3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W29_3;
	pin AB28 = IOB_W33_2;
	pin AB29 = IOB_W33_3;
	pin AB30 = IOB_W35_2;
	pin AB31 = IOB_W35_3;
	pin AB32 = IOB_W41_0;
	pin AB33 = IOB_W41_1;
	pin AB34 = IOB_W40_2;
	pin AB35 = IOB_W40_3;
	pin AB36 = IOB_W39_0;
	pin AB37 = IOB_W39_1;
	pin AB38 = IOB_W38_2;
	pin AB39 = IOB_W38_3;
	pin AC1 = IOB_E36_3;
	pin AC2 = IOB_E36_2;
	pin AC3 = VCCO3;
	pin AC4 = IOB_E34_3;
	pin AC5 = IOB_E37_1;
	pin AC6 = IOB_E37_0;
	pin AC7 = VCCO3;
	pin AC8 = IOB_E35_1;
	pin AC9 = IOB_E31_3;
	pin AC10 = IOB_E31_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E25_3;
	pin AC13 = IOB_E29_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = IOB_W29_2;
	pin AC28 = IOB_W25_3;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W31_2;
	pin AC31 = IOB_W31_3;
	pin AC32 = IOB_W35_1;
	pin AC33 = VCCO6;
	pin AC34 = IOB_W37_0;
	pin AC35 = IOB_W37_1;
	pin AC36 = IOB_W34_3;
	pin AC37 = VCCO6;
	pin AC38 = IOB_W36_2;
	pin AC39 = IOB_W36_3;
	pin AD1 = GND;
	pin AD2 = IOB_E32_3;
	pin AD3 = IOB_E32_2;
	pin AD4 = IOB_E34_2;
	pin AD5 = GND;
	pin AD6 = IOB_E33_1;
	pin AD7 = IOB_E33_0;
	pin AD8 = IOB_E35_0;
	pin AD9 = GND;
	pin AD10 = IOB_E27_3;
	pin AD11 = IOB_E27_2;
	pin AD12 = IOB_E25_2;
	pin AD13 = IOB_E19_3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = IOB_W19_3;
	pin AD28 = IOB_W25_2;
	pin AD29 = IOB_W27_2;
	pin AD30 = IOB_W27_3;
	pin AD31 = GND;
	pin AD32 = IOB_W35_0;
	pin AD33 = IOB_W33_0;
	pin AD34 = IOB_W33_1;
	pin AD35 = GND;
	pin AD36 = IOB_W34_2;
	pin AD37 = IOB_W32_2;
	pin AD38 = IOB_W32_3;
	pin AD39 = GND;
	pin AE1 = IOB_E28_3;
	pin AE2 = IOB_E28_2;
	pin AE3 = IOB_E29_1;
	pin AE4 = IOB_E29_0;
	pin AE5 = IOB_E30_3;
	pin AE6 = IOB_E30_2;
	pin AE7 = IOB_E31_1;
	pin AE8 = IOB_E31_0;
	pin AE9 = IOB_E23_3;
	pin AE10 = IOB_E23_2;
	pin AE11 = IOB_E21_3;
	pin AE12 = IOB_E21_2;
	pin AE13 = IOB_E19_2;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = IOB_W19_2;
	pin AE28 = IOB_W21_2;
	pin AE29 = IOB_W21_3;
	pin AE30 = IOB_W23_2;
	pin AE31 = IOB_W23_3;
	pin AE32 = IOB_W31_0;
	pin AE33 = IOB_W31_1;
	pin AE34 = IOB_W30_2;
	pin AE35 = IOB_W30_3;
	pin AE36 = IOB_W29_0;
	pin AE37 = IOB_W29_1;
	pin AE38 = IOB_W28_2;
	pin AE39 = IOB_W28_3;
	pin AF1 = IOB_E25_1;
	pin AF2 = IOB_E25_0;
	pin AF3 = IOB_E23_1;
	pin AF4 = IOB_E26_3;
	pin AF5 = IOB_E26_2;
	pin AF6 = IOB_E27_1;
	pin AF7 = IOB_E27_0;
	pin AF8 = IOB_E17_3;
	pin AF9 = IOB_E17_2;
	pin AF10 = IOB_E15_3;
	pin AF11 = IOB_E13_3;
	pin AF12 = IOB_E13_2;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = GND;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = IOB_W13_2;
	pin AF29 = IOB_W13_3;
	pin AF30 = IOB_W15_3;
	pin AF31 = IOB_W17_2;
	pin AF32 = IOB_W17_3;
	pin AF33 = IOB_W27_0;
	pin AF34 = IOB_W27_1;
	pin AF35 = IOB_W26_2;
	pin AF36 = IOB_W26_3;
	pin AF37 = IOB_W23_1;
	pin AF38 = IOB_W25_0;
	pin AF39 = IOB_W25_1;
	pin AG1 = IOB_E22_3;
	pin AG2 = IOB_E22_2;
	pin AG3 = IOB_E23_0;
	pin AG4 = VCCO3;
	pin AG5 = IOB_E20_3;
	pin AG6 = IOB_E24_3;
	pin AG7 = IOB_E24_2;
	pin AG8 = VCCO3;
	pin AG9 = IOB_E11_3;
	pin AG10 = IOB_E15_2;
	pin AG11 = IOB_E9_3;
	pin AG12 = VCCO3;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = IOB_S64_0;
	pin AG18 = IOB_S57_0;
	pin AG19 = IOB_S50_0;
	pin AG20 = IOB_S42_2;
	pin AG21 = IOB_S28_3;
	pin AG22 = IOB_S28_2;
	pin AG23 = IOB_S23_3;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = IOB_W9_3;
	pin AG30 = IOB_W15_2;
	pin AG31 = IOB_W11_3;
	pin AG32 = VCCO6;
	pin AG33 = IOB_W24_2;
	pin AG34 = IOB_W24_3;
	pin AG35 = IOB_W20_3;
	pin AG36 = VCCO6;
	pin AG37 = IOB_W23_0;
	pin AG38 = IOB_W22_2;
	pin AG39 = IOB_W22_3;
	pin AH1 = GND;
	pin AH2 = IOB_E19_1;
	pin AH3 = IOB_E19_0;
	pin AH4 = IOB_E20_2;
	pin AH5 = GND;
	pin AH6 = IOB_E21_1;
	pin AH7 = IOB_E21_0;
	pin AH8 = IOB_E11_2;
	pin AH9 = GND;
	pin AH10 = IOB_E7_3;
	pin AH11 = IOB_E9_2;
	pin AH12 = VCCINT;
	pin AH13 = IOB_S76_1;
	pin AH14 = IOB_S76_0;
	pin AH15 = IOB_S69_1;
	pin AH16 = IOB_S69_0;
	pin AH17 = IOB_S64_1;
	pin AH18 = IOB_S57_1;
	pin AH19 = IOB_S50_1;
	pin AH20 = IOB_S42_3;
	pin AH21 = IOB_S41_1;
	pin AH22 = IOB_S21_3;
	pin AH23 = IOB_S25_1;
	pin AH24 = IOB_S19_3;
	pin AH25 = IOB_S19_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = IOB_S12_2;
	pin AH28 = VCCINT;
	pin AH29 = IOB_W9_2;
	pin AH30 = IOB_W7_3;
	pin AH31 = GND;
	pin AH32 = IOB_W11_2;
	pin AH33 = IOB_W21_0;
	pin AH34 = IOB_W21_1;
	pin AH35 = GND;
	pin AH36 = IOB_W20_2;
	pin AH37 = IOB_W19_0;
	pin AH38 = IOB_W19_1;
	pin AH39 = GND;
	pin AJ1 = IOB_E15_1;
	pin AJ2 = IOB_E15_0;
	pin AJ3 = IOB_E16_3;
	pin AJ4 = IOB_E16_2;
	pin AJ5 = IOB_E17_1;
	pin AJ6 = IOB_E17_0;
	pin AJ7 = IOB_E18_3;
	pin AJ8 = IOB_E18_2;
	pin AJ9 = IOB_E7_2;
	pin AJ10 = CCLK;
	pin AJ11 = DONE;
	pin AJ12 = IOB_S78_1;
	pin AJ13 = IOB_S78_0;
	pin AJ14 = NC;
	pin AJ15 = NC;
	pin AJ16 = GND;
	pin AJ17 = IOB_S62_0;
	pin AJ18 = IOB_S55_0;
	pin AJ19 = IOB_S48_0;
	pin AJ20 = GND;
	pin AJ21 = IOB_S41_0;
	pin AJ22 = IOB_S26_3;
	pin AJ23 = IOB_S21_2;
	pin AJ24 = GND;
	pin AJ25 = NC;
	pin AJ26 = NC;
	pin AJ27 = IOB_S7_3;
	pin AJ28 = IOB_S7_2;
	pin AJ29 = M2;
	pin AJ30 = M1;
	pin AJ31 = IOB_W7_2;
	pin AJ32 = IOB_W18_2;
	pin AJ33 = IOB_W18_3;
	pin AJ34 = IOB_W17_0;
	pin AJ35 = IOB_W17_1;
	pin AJ36 = IOB_W16_2;
	pin AJ37 = IOB_W16_3;
	pin AJ38 = IOB_W15_0;
	pin AJ39 = IOB_W15_1;
	pin AK1 = IOB_E12_3;
	pin AK2 = IOB_E12_2;
	pin AK3 = IOB_E10_3;
	pin AK4 = IOB_E13_1;
	pin AK5 = IOB_E13_0;
	pin AK6 = IOB_E14_3;
	pin AK7 = IOB_E14_2;
	pin AK8 = IOB_E5_3;
	pin AK9 = IOB_E5_2;
	pin AK10 = IOB_S79_2;
	pin AK11 = IOB_S82_1;
	pin AK12 = IOB_S82_0;
	pin AK13 = VCCO4;
	pin AK14 = IOB_S71_0;
	pin AK15 = NC;
	pin AK16 = IOB_S62_1;
	pin AK17 = VCCO4;
	pin AK18 = IOB_S55_1;
	pin AK19 = IOB_S48_1;
	pin AK20 = IOB_S42_0;
	pin AK21 = IOB_S35_3;
	pin AK22 = IOB_S26_2;
	pin AK23 = VCCO5;
	pin AK24 = IOB_S14_3;
	pin AK25 = IOB_S14_2;
	pin AK26 = NC;
	pin AK27 = VCCO5;
	pin AK28 = IOB_S4_1;
	pin AK29 = IOB_S5_3;
	pin AK30 = IOB_S1_2;
	pin AK31 = IOB_W5_2;
	pin AK32 = IOB_W5_3;
	pin AK33 = IOB_W14_2;
	pin AK34 = IOB_W14_3;
	pin AK35 = IOB_W13_0;
	pin AK36 = IOB_W13_1;
	pin AK37 = IOB_W10_3;
	pin AK38 = IOB_W12_2;
	pin AK39 = IOB_W12_3;
	pin AL1 = IOB_E9_1;
	pin AL2 = IOB_E9_0;
	pin AL3 = IOB_E10_2;
	pin AL4 = VCCO3;
	pin AL5 = IOB_E7_1;
	pin AL6 = IOB_E11_1;
	pin AL7 = IOB_E11_0;
	pin AL8 = VCCO3;
	pin AL9 = IOB_E3_3;
	pin AL10 = IOB_S77_1;
	pin AL11 = IOB_S77_0;
	pin AL12 = IOB_S70_0;
	pin AL13 = NC;
	pin AL14 = IOB_S71_1;
	pin AL15 = NC;
	pin AL16 = IOB_S60_1;
	pin AL17 = IOB_S58_2;
	pin AL18 = IOB_S55_2;
	pin AL19 = IOB_S48_2;
	pin AL20 = IOB_S42_1;
	pin AL21 = IOB_S35_2;
	pin AL22 = IOB_S28_1;
	pin AL23 = IOB_S25_3;
	pin AL24 = IOB_S22_3;
	pin AL25 = IOB_S19_1;
	pin AL26 = NC;
	pin AL27 = NC;
	pin AL28 = IOB_S12_1;
	pin AL29 = IOB_S5_2;
	pin AL30 = IOB_S1_3;
	pin AL31 = IOB_W3_3;
	pin AL32 = VCCO6;
	pin AL33 = IOB_W11_0;
	pin AL34 = IOB_W11_1;
	pin AL35 = IOB_W7_1;
	pin AL36 = VCCO6;
	pin AL37 = IOB_W10_2;
	pin AL38 = IOB_W9_0;
	pin AL39 = IOB_W9_1;
	pin AM1 = GND;
	pin AM2 = IOB_E6_3;
	pin AM3 = IOB_E6_2;
	pin AM4 = IOB_E7_0;
	pin AM5 = GND;
	pin AM6 = IOB_E8_3;
	pin AM7 = IOB_E8_2;
	pin AM8 = IOB_E3_2;
	pin AM9 = IOB_E2_3;
	pin AM10 = IOB_S81_0;
	pin AM11 = IOB_S76_2;
	pin AM12 = IOB_S70_1;
	pin AM13 = NC;
	pin AM14 = IOB_S69_2;
	pin AM15 = IOB_S63_0;
	pin AM16 = IOB_S60_2;
	pin AM17 = IOB_S60_0;
	pin AM18 = IOB_S55_3;
	pin AM19 = IOB_S48_3;
	pin AM20 = IOB_S33_3;
	pin AM21 = IOB_S33_2;
	pin AM22 = IOB_S28_0;
	pin AM23 = IOB_S25_2;
	pin AM24 = IOB_S22_2;
	pin AM25 = IOB_S19_0;
	pin AM26 = NC;
	pin AM27 = NC;
	pin AM28 = IOB_S12_0;
	pin AM29 = IOB_S6_3;
	pin AM30 = IOB_S2_3;
	pin AM31 = IOB_W2_3;
	pin AM32 = IOB_W3_2;
	pin AM33 = IOB_W8_2;
	pin AM34 = IOB_W8_3;
	pin AM35 = GND;
	pin AM36 = IOB_W7_0;
	pin AM37 = IOB_W6_2;
	pin AM38 = IOB_W6_3;
	pin AM39 = GND;
	pin AN1 = NC;
	pin AN2 = NC;
	pin AN3 = NC;
	pin AN4 = NC;
	pin AN5 = NC;
	pin AN6 = IOB_E5_1;
	pin AN7 = IOB_E5_0;
	pin AN8 = GND;
	pin AN9 = IOB_E2_2;
	pin AN10 = IOB_S81_1;
	pin AN11 = IOB_S76_3;
	pin AN12 = GND;
	pin AN13 = NC;
	pin AN14 = IOB_S69_3;
	pin AN15 = IOB_S63_1;
	pin AN16 = GND;
	pin AN17 = IOB_S58_0;
	pin AN18 = IOB_S54_0;
	pin AN19 = IOB_S47_0;
	pin AN20 = GND;
	pin AN21 = IOB_S34_3;
	pin AN22 = IOB_S34_2;
	pin AN23 = IOB_S26_1;
	pin AN24 = GND;
	pin AN25 = IOB_S20_3;
	pin AN26 = NC;
	pin AN27 = NC;
	pin AN28 = GND;
	pin AN29 = IOB_S6_2;
	pin AN30 = IOB_S2_2;
	pin AN31 = IOB_W2_2;
	pin AN32 = GND;
	pin AN33 = IOB_W5_0;
	pin AN34 = IOB_W5_1;
	pin AN35 = NC;
	pin AN36 = NC;
	pin AN37 = NC;
	pin AN38 = NC;
	pin AN39 = NC;
	pin AP1 = NC;
	pin AP2 = NC;
	pin AP3 = NC;
	pin AP4 = NC;
	pin AP5 = NC;
	pin AP6 = VCCAUX;
	pin AP7 = IOB_E3_1;
	pin AP8 = VCCO3;
	pin AP9 = PWRDWN_B;
	pin AP10 = IOB_S79_0;
	pin AP11 = IOB_S75_0;
	pin AP12 = NC;
	pin AP13 = VCCO4;
	pin AP14 = IOB_S68_0;
	pin AP15 = IOB_S62_2;
	pin AP16 = IOB_S58_1;
	pin AP17 = VCCO4;
	pin AP18 = IOB_S54_1;
	pin AP19 = IOB_S47_1;
	pin AP20 = IOB_S40_1;
	pin AP21 = IOB_S40_0;
	pin AP22 = IOB_S29_3;
	pin AP23 = VCCO5;
	pin AP24 = IOB_S26_0;
	pin AP25 = IOB_S20_2;
	pin AP26 = IOB_S14_1;
	pin AP27 = VCCO5;
	pin AP28 = NC;
	pin AP29 = IOB_S7_1;
	pin AP30 = IOB_S4_3;
	pin AP31 = M0;
	pin AP32 = VCCO6;
	pin AP33 = IOB_W3_1;
	pin AP34 = VCCAUX;
	pin AP35 = NC;
	pin AP36 = NC;
	pin AP37 = NC;
	pin AP38 = NC;
	pin AP39 = NC;
	pin AR1 = VCCO3;
	pin AR2 = NC;
	pin AR3 = NC;
	pin AR4 = VCCO3;
	pin AR5 = VCCAUX;
	pin AR6 = IOB_E4_3;
	pin AR7 = IOB_E3_0;
	pin AR8 = IOB_E1_3;
	pin AR9 = IOB_S82_2;
	pin AR10 = IOB_S79_1;
	pin AR11 = IOB_S75_1;
	pin AR12 = NC;
	pin AR13 = NC;
	pin AR14 = IOB_S68_1;
	pin AR15 = IOB_S62_3;
	pin AR16 = IOB_S57_3;
	pin AR17 = IOB_S57_2;
	pin AR18 = IOB_S50_2;
	pin AR19 = IOB_S43_2;
	pin AR20 = IOB_S41_3;
	pin AR21 = IOB_S35_1;
	pin AR22 = IOB_S33_1;
	pin AR23 = IOB_S29_2;
	pin AR24 = IOB_S23_2;
	pin AR25 = IOB_S23_1;
	pin AR26 = IOB_S14_0;
	pin AR27 = NC;
	pin AR28 = IOB_S13_3;
	pin AR29 = IOB_S7_0;
	pin AR30 = IOB_S4_2;
	pin AR31 = IOB_S1_1;
	pin AR32 = IOB_W1_3;
	pin AR33 = IOB_W3_0;
	pin AR34 = IOB_W4_3;
	pin AR35 = VCCAUX;
	pin AR36 = VCCO6;
	pin AR37 = NC;
	pin AR38 = NC;
	pin AR39 = VCCO6;
	pin AT1 = NC;
	pin AT2 = NC;
	pin AT3 = GND;
	pin AT4 = GND;
	pin AT5 = NC;
	pin AT6 = IOB_E4_2;
	pin AT7 = IOB_E1_1;
	pin AT8 = IOB_E1_2;
	pin AT9 = IOB_S82_3;
	pin AT10 = IOB_S78_2;
	pin AT11 = IOB_S71_2;
	pin AT12 = NC;
	pin AT13 = NC;
	pin AT14 = IOB_S64_2;
	pin AT15 = IOB_S61_0;
	pin AT16 = GND;
	pin AT17 = IOB_S56_0;
	pin AT18 = IOB_S50_3;
	pin AT19 = IOB_S43_3;
	pin AT20 = IOB_S41_2;
	pin AT21 = IOB_S35_0;
	pin AT22 = IOB_S33_0;
	pin AT23 = IOB_S27_3;
	pin AT24 = GND;
	pin AT25 = IOB_S21_1;
	pin AT26 = IOB_S15_3;
	pin AT27 = NC;
	pin AT28 = IOB_S13_2;
	pin AT29 = IOB_S8_3;
	pin AT30 = IOB_S5_1;
	pin AT31 = IOB_S1_0;
	pin AT32 = IOB_W1_2;
	pin AT33 = IOB_W1_1;
	pin AT34 = IOB_W4_2;
	pin AT35 = NC;
	pin AT36 = GND;
	pin AT37 = GND;
	pin AT38 = NC;
	pin AT39 = NC;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = GND;
	pin AU5 = NC;
	pin AU6 = GT14_GNDA;
	pin AU7 = IOB_E1_0;
	pin AU8 = GND;
	pin AU9 = GT16_GNDA;
	pin AU10 = IOB_S78_3;
	pin AU11 = IOB_S71_3;
	pin AU12 = GND;
	pin AU13 = GT17_GNDA;
	pin AU14 = IOB_S64_3;
	pin AU15 = IOB_S61_1;
	pin AU16 = GT18_GNDA;
	pin AU17 = IOB_S56_1;
	pin AU18 = IOB_S49_1;
	pin AU19 = IOB_S49_0;
	pin AU20 = GND;
	pin AU21 = IOB_S36_3;
	pin AU22 = IOB_S36_2;
	pin AU23 = IOB_S27_2;
	pin AU24 = GT19_GNDA;
	pin AU25 = IOB_S21_0;
	pin AU26 = IOB_S15_2;
	pin AU27 = GT20_GNDA;
	pin AU28 = GND;
	pin AU29 = IOB_S8_2;
	pin AU30 = IOB_S5_0;
	pin AU31 = GT21_GNDA;
	pin AU32 = GND;
	pin AU33 = IOB_W1_0;
	pin AU34 = GT23_GNDA;
	pin AU35 = NC;
	pin AU36 = GND;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = VCCAUX;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = GT14_AVCCAUXRX;
	pin AV5 = GT14_VTRX;
	pin AV6 = GT14_AVCCAUXTX;
	pin AV7 = GT14_VTTX;
	pin AV8 = GT16_AVCCAUXRX;
	pin AV9 = GT16_VTRX;
	pin AV10 = GT16_AVCCAUXTX;
	pin AV11 = GT16_VTTX;
	pin AV12 = GT17_AVCCAUXRX;
	pin AV13 = GT17_VTRX;
	pin AV14 = GT17_AVCCAUXTX;
	pin AV15 = GT17_VTTX;
	pin AV16 = GT18_AVCCAUXRX;
	pin AV17 = GT18_VTRX;
	pin AV18 = GT18_AVCCAUXTX;
	pin AV19 = GT18_VTTX;
	pin AV20 = VCCAUX;
	pin AV21 = GT19_AVCCAUXRX;
	pin AV22 = GT19_VTRX;
	pin AV23 = GT19_AVCCAUXTX;
	pin AV24 = GT19_VTTX;
	pin AV25 = GT20_AVCCAUXRX;
	pin AV26 = GT20_VTRX;
	pin AV27 = GT20_AVCCAUXTX;
	pin AV28 = GT20_VTTX;
	pin AV29 = GT21_AVCCAUXRX;
	pin AV30 = GT21_VTRX;
	pin AV31 = GT21_AVCCAUXTX;
	pin AV32 = GT21_VTTX;
	pin AV33 = GT23_AVCCAUXRX;
	pin AV34 = GT23_VTRX;
	pin AV35 = GT23_AVCCAUXTX;
	pin AV36 = GT23_VTTX;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = VCCAUX;
	pin AW2 = VCCAUX;
	pin AW3 = GND;
	pin AW4 = GT14_RXN;
	pin AW5 = GT14_RXP;
	pin AW6 = GT14_TXP;
	pin AW7 = GT14_TXN;
	pin AW8 = GT16_RXN;
	pin AW9 = GT16_RXP;
	pin AW10 = GT16_TXP;
	pin AW11 = GT16_TXN;
	pin AW12 = GT17_RXN;
	pin AW13 = GT17_RXP;
	pin AW14 = GT17_TXP;
	pin AW15 = GT17_TXN;
	pin AW16 = GT18_RXN;
	pin AW17 = GT18_RXP;
	pin AW18 = GT18_TXP;
	pin AW19 = GT18_TXN;
	pin AW20 = VCCAUX;
	pin AW21 = GT19_RXN;
	pin AW22 = GT19_RXP;
	pin AW23 = GT19_TXP;
	pin AW24 = GT19_TXN;
	pin AW25 = GT20_RXN;
	pin AW26 = GT20_RXP;
	pin AW27 = GT20_TXP;
	pin AW28 = GT20_TXN;
	pin AW29 = GT21_RXN;
	pin AW30 = GT21_RXP;
	pin AW31 = GT21_TXP;
	pin AW32 = GT21_TXN;
	pin AW33 = GT23_RXN;
	pin AW34 = GT23_RXP;
	pin AW35 = GT23_TXP;
	pin AW36 = GT23_TXN;
	pin AW37 = GND;
	pin AW38 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S36_3;
	vref IOB_S47_0;
	vref IOB_S49_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S78_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N36_0;
	vref IOB_N47_3;
	vref IOB_N49_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N81_3;
}

// xc2vp70-ff1517
bond BOND55 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = GND;
	pin A4 = GT11_RXN;
	pin A5 = GT11_RXP;
	pin A6 = GT11_TXP;
	pin A7 = GT11_TXN;
	pin A8 = GT9_RXN;
	pin A9 = GT9_RXP;
	pin A10 = GT9_TXP;
	pin A11 = GT9_TXN;
	pin A12 = GT8_RXN;
	pin A13 = GT8_RXP;
	pin A14 = GT8_TXP;
	pin A15 = GT8_TXN;
	pin A16 = GT7_RXN;
	pin A17 = GT7_RXP;
	pin A18 = GT7_TXP;
	pin A19 = GT7_TXN;
	pin A20 = VCCAUX;
	pin A21 = GT6_RXN;
	pin A22 = GT6_RXP;
	pin A23 = GT6_TXP;
	pin A24 = GT6_TXN;
	pin A25 = GT5_RXN;
	pin A26 = GT5_RXP;
	pin A27 = GT5_TXP;
	pin A28 = GT5_TXN;
	pin A29 = GT4_RXN;
	pin A30 = GT4_RXP;
	pin A31 = GT4_TXP;
	pin A32 = GT4_TXN;
	pin A33 = GT2_RXN;
	pin A34 = GT2_RXP;
	pin A35 = GT2_TXP;
	pin A36 = GT2_TXN;
	pin A37 = GND;
	pin A38 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = GT11_AVCCAUXRX;
	pin B5 = GT11_VTRX;
	pin B6 = GT11_AVCCAUXTX;
	pin B7 = GT11_VTTX;
	pin B8 = GT9_AVCCAUXRX;
	pin B9 = GT9_VTRX;
	pin B10 = GT9_AVCCAUXTX;
	pin B11 = GT9_VTTX;
	pin B12 = GT8_AVCCAUXRX;
	pin B13 = GT8_VTRX;
	pin B14 = GT8_AVCCAUXTX;
	pin B15 = GT8_VTTX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXTX;
	pin B19 = GT7_VTTX;
	pin B20 = VCCAUX;
	pin B21 = GT6_AVCCAUXRX;
	pin B22 = GT6_VTRX;
	pin B23 = GT6_AVCCAUXTX;
	pin B24 = GT6_VTTX;
	pin B25 = GT5_AVCCAUXRX;
	pin B26 = GT5_VTRX;
	pin B27 = GT5_AVCCAUXTX;
	pin B28 = GT5_VTTX;
	pin B29 = GT4_AVCCAUXRX;
	pin B30 = GT4_VTRX;
	pin B31 = GT4_AVCCAUXTX;
	pin B32 = GT4_VTTX;
	pin B33 = GT2_AVCCAUXRX;
	pin B34 = GT2_VTRX;
	pin B35 = GT2_AVCCAUXTX;
	pin B36 = GT2_VTTX;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = VCCAUX;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = IOB_E103_1;
	pin C6 = GT11_GNDA;
	pin C7 = IOB_E104_3;
	pin C8 = GND;
	pin C9 = GT9_GNDA;
	pin C10 = IOB_N92_0;
	pin C11 = IOB_N85_0;
	pin C12 = GND;
	pin C13 = GT8_GNDA;
	pin C14 = IOB_N71_0;
	pin C15 = IOB_N68_2;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N63_2;
	pin C18 = IOB_N56_2;
	pin C19 = IOB_N56_3;
	pin C20 = GND;
	pin C21 = IOB_N43_0;
	pin C22 = IOB_N43_1;
	pin C23 = IOB_N34_1;
	pin C24 = GT6_GNDA;
	pin C25 = IOB_N28_3;
	pin C26 = IOB_N22_1;
	pin C27 = GT5_GNDA;
	pin C28 = GND;
	pin C29 = IOB_N8_1;
	pin C30 = IOB_N5_3;
	pin C31 = GT4_GNDA;
	pin C32 = GND;
	pin C33 = IOB_W104_3;
	pin C34 = GT2_GNDA;
	pin C35 = IOB_W103_1;
	pin C36 = GND;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = IOB_E100_3;
	pin D2 = IOB_E100_2;
	pin D3 = GND;
	pin D4 = GND;
	pin D5 = IOB_E103_0;
	pin D6 = IOB_E102_3;
	pin D7 = IOB_E104_2;
	pin D8 = NC;
	pin D9 = IOB_N96_0;
	pin D10 = IOB_N92_1;
	pin D11 = IOB_N85_1;
	pin D12 = IOB_N83_0;
	pin D13 = IOB_N77_2;
	pin D14 = IOB_N71_1;
	pin D15 = IOB_N68_3;
	pin D16 = GND;
	pin D17 = IOB_N63_3;
	pin D18 = IOB_N57_0;
	pin D19 = IOB_N50_0;
	pin D20 = IOB_N48_1;
	pin D21 = IOB_N42_3;
	pin D22 = IOB_N40_3;
	pin D23 = IOB_N34_0;
	pin D24 = GND;
	pin D25 = IOB_N28_2;
	pin D26 = IOB_N22_0;
	pin D27 = IOB_N19_3;
	pin D28 = IOB_N13_1;
	pin D29 = IOB_N8_0;
	pin D30 = IOB_N5_2;
	pin D31 = IOB_N1_3;
	pin D32 = PROG_B;
	pin D33 = IOB_W104_2;
	pin D34 = IOB_W102_3;
	pin D35 = IOB_W103_0;
	pin D36 = GND;
	pin D37 = GND;
	pin D38 = IOB_W100_2;
	pin D39 = IOB_W100_3;
	pin E1 = VCCO2;
	pin E2 = IOB_E99_1;
	pin E3 = IOB_E99_0;
	pin E4 = VCCO2;
	pin E5 = VCCAUX;
	pin E6 = IOB_E102_2;
	pin E7 = IOB_E101_1;
	pin E8 = TCK;
	pin E9 = IOB_N96_1;
	pin E10 = IOB_N93_2;
	pin E11 = IOB_N89_2;
	pin E12 = IOB_N83_1;
	pin E13 = IOB_N77_3;
	pin E14 = IOB_N75_2;
	pin E15 = IOB_N69_0;
	pin E16 = IOB_N64_0;
	pin E17 = IOB_N64_1;
	pin E18 = IOB_N57_1;
	pin E19 = IOB_N50_1;
	pin E20 = IOB_N48_0;
	pin E21 = IOB_N42_2;
	pin E22 = IOB_N40_2;
	pin E23 = IOB_N36_1;
	pin E24 = IOB_N30_1;
	pin E25 = IOB_N30_2;
	pin E26 = IOB_N21_3;
	pin E27 = IOB_N19_2;
	pin E28 = IOB_N13_0;
	pin E29 = IOB_N7_3;
	pin E30 = IOB_N4_1;
	pin E31 = IOB_N1_2;
	pin E32 = HSWAP_EN;
	pin E33 = IOB_W101_1;
	pin E34 = IOB_W102_2;
	pin E35 = VCCAUX;
	pin E36 = VCCO7;
	pin E37 = IOB_W99_0;
	pin E38 = IOB_W99_1;
	pin E39 = VCCO7;
	pin F1 = IOB_E96_3;
	pin F2 = IOB_E96_2;
	pin F3 = IOB_E97_1;
	pin F4 = IOB_E97_0;
	pin F5 = IOB_E98_3;
	pin F6 = VCCAUX;
	pin F7 = IOB_E101_0;
	pin F8 = VCCO2;
	pin F9 = TMS;
	pin F10 = IOB_N93_3;
	pin F11 = IOB_N89_3;
	pin F12 = IOB_N78_0;
	pin F13 = VCCO1;
	pin F14 = IOB_N75_3;
	pin F15 = IOB_N69_1;
	pin F16 = IOB_N65_2;
	pin F17 = VCCO1;
	pin F18 = IOB_N61_2;
	pin F19 = IOB_N54_2;
	pin F20 = IOB_N47_2;
	pin F21 = IOB_N47_3;
	pin F22 = IOB_N36_0;
	pin F23 = VCCO0;
	pin F24 = IOB_N33_3;
	pin F25 = IOB_N27_1;
	pin F26 = IOB_N21_2;
	pin F27 = VCCO0;
	pin F28 = IOB_N15_1;
	pin F29 = IOB_N7_2;
	pin F30 = IOB_N4_0;
	pin F31 = DXN;
	pin F32 = VCCO7;
	pin F33 = IOB_W101_0;
	pin F34 = VCCAUX;
	pin F35 = IOB_W98_3;
	pin F36 = IOB_W97_0;
	pin F37 = IOB_W97_1;
	pin F38 = IOB_W96_2;
	pin F39 = IOB_W96_3;
	pin G1 = IOB_E93_1;
	pin G2 = IOB_E93_0;
	pin G3 = IOB_E94_3;
	pin G4 = IOB_E94_2;
	pin G5 = IOB_E98_2;
	pin G6 = IOB_E95_1;
	pin G7 = IOB_E95_0;
	pin G8 = GND;
	pin G9 = IOB_E104_1;
	pin G10 = IOB_N95_2;
	pin G11 = IOB_N90_0;
	pin G12 = GND;
	pin G13 = IOB_N78_1;
	pin G14 = IOB_N76_0;
	pin G15 = IOB_N70_2;
	pin G16 = GND;
	pin G17 = IOB_N65_3;
	pin G18 = IOB_N61_3;
	pin G19 = IOB_N54_3;
	pin G20 = GND;
	pin G21 = IOB_N41_0;
	pin G22 = IOB_N41_1;
	pin G23 = IOB_N33_2;
	pin G24 = GND;
	pin G25 = IOB_N27_0;
	pin G26 = IOB_N20_1;
	pin G27 = IOB_N15_0;
	pin G28 = GND;
	pin G29 = IOB_N6_1;
	pin G30 = IOB_N2_1;
	pin G31 = IOB_W104_1;
	pin G32 = GND;
	pin G33 = IOB_W95_0;
	pin G34 = IOB_W95_1;
	pin G35 = IOB_W98_2;
	pin G36 = IOB_W94_2;
	pin G37 = IOB_W94_3;
	pin G38 = IOB_W93_0;
	pin G39 = IOB_W93_1;
	pin H1 = GND;
	pin H2 = IOB_E91_1;
	pin H3 = IOB_E91_0;
	pin H4 = IOB_E89_1;
	pin H5 = GND;
	pin H6 = IOB_E92_3;
	pin H7 = IOB_E92_2;
	pin H8 = IOB_E102_1;
	pin H9 = IOB_E104_0;
	pin H10 = IOB_N95_3;
	pin H11 = IOB_N90_1;
	pin H12 = IOB_N84_2;
	pin H13 = IOB_N82_2;
	pin H14 = IOB_N76_1;
	pin H15 = IOB_N70_3;
	pin H16 = IOB_N67_1;
	pin H17 = IOB_N67_3;
	pin H18 = IOB_N62_0;
	pin H19 = IOB_N55_0;
	pin H20 = IOB_N40_0;
	pin H21 = IOB_N40_1;
	pin H22 = IOB_N35_3;
	pin H23 = IOB_N32_1;
	pin H24 = IOB_N29_1;
	pin H25 = IOB_N26_3;
	pin H26 = IOB_N20_0;
	pin H27 = IOB_N14_3;
	pin H28 = IOB_N12_3;
	pin H29 = IOB_N6_0;
	pin H30 = IOB_N2_0;
	pin H31 = IOB_W104_0;
	pin H32 = IOB_W102_1;
	pin H33 = IOB_W92_2;
	pin H34 = IOB_W92_3;
	pin H35 = GND;
	pin H36 = IOB_W89_1;
	pin H37 = IOB_W91_0;
	pin H38 = IOB_W91_1;
	pin H39 = GND;
	pin J1 = IOB_E88_3;
	pin J2 = IOB_E88_2;
	pin J3 = IOB_E85_0;
	pin J4 = VCCO2;
	pin J5 = IOB_E89_0;
	pin J6 = IOB_E90_3;
	pin J7 = IOB_E90_2;
	pin J8 = VCCO2;
	pin J9 = IOB_E102_0;
	pin J10 = IOB_N91_2;
	pin J11 = IOB_N91_3;
	pin J12 = IOB_N84_3;
	pin J13 = IOB_N82_3;
	pin J14 = IOB_N85_2;
	pin J15 = IOB_N78_2;
	pin J16 = IOB_N67_2;
	pin J17 = IOB_N65_1;
	pin J18 = IOB_N62_1;
	pin J19 = IOB_N55_1;
	pin J20 = IOB_N49_2;
	pin J21 = IOB_N42_1;
	pin J22 = IOB_N35_2;
	pin J23 = IOB_N32_0;
	pin J24 = IOB_N29_0;
	pin J25 = IOB_N26_2;
	pin J26 = IOB_N14_1;
	pin J27 = IOB_N14_2;
	pin J28 = IOB_N12_2;
	pin J29 = IOB_N5_1;
	pin J30 = IOB_N1_0;
	pin J31 = IOB_W102_0;
	pin J32 = VCCO7;
	pin J33 = IOB_W90_2;
	pin J34 = IOB_W90_3;
	pin J35 = IOB_W89_0;
	pin J36 = VCCO7;
	pin J37 = IOB_W85_0;
	pin J38 = IOB_W88_2;
	pin J39 = IOB_W88_3;
	pin K1 = IOB_E84_3;
	pin K2 = IOB_E84_2;
	pin K3 = IOB_E85_1;
	pin K4 = IOB_E86_3;
	pin K5 = IOB_E86_2;
	pin K6 = IOB_E87_1;
	pin K7 = IOB_E87_0;
	pin K8 = IOB_E92_1;
	pin K9 = IOB_E92_0;
	pin K10 = IOB_N93_1;
	pin K11 = IOB_N96_2;
	pin K12 = IOB_N96_3;
	pin K13 = VCCO1;
	pin K14 = IOB_N85_3;
	pin K15 = IOB_N78_3;
	pin K16 = IOB_N69_2;
	pin K17 = VCCO1;
	pin K18 = IOB_N62_2;
	pin K19 = IOB_N55_2;
	pin K20 = IOB_N49_3;
	pin K21 = IOB_N42_0;
	pin K22 = IOB_N33_1;
	pin K23 = VCCO0;
	pin K24 = IOB_N21_0;
	pin K25 = IOB_N21_1;
	pin K26 = IOB_N14_0;
	pin K27 = VCCO0;
	pin K28 = IOB_N4_2;
	pin K29 = IOB_N5_0;
	pin K30 = IOB_N1_1;
	pin K31 = IOB_W92_0;
	pin K32 = IOB_W92_1;
	pin K33 = IOB_W87_1;
	pin K34 = IOB_W87_0;
	pin K35 = IOB_W86_2;
	pin K36 = IOB_W86_3;
	pin K37 = IOB_W85_1;
	pin K38 = IOB_W84_2;
	pin K39 = IOB_W84_3;
	pin L1 = IOB_E80_3;
	pin L2 = IOB_E80_2;
	pin L3 = IOB_E81_1;
	pin L4 = IOB_E81_0;
	pin L5 = IOB_E82_3;
	pin L6 = IOB_E82_2;
	pin L7 = IOB_E83_1;
	pin L8 = IOB_E83_0;
	pin L9 = IOB_E90_1;
	pin L10 = TDO;
	pin L11 = VCCBATT;
	pin L12 = IOB_N92_2;
	pin L13 = IOB_N92_3;
	pin L14 = IOB_N83_2;
	pin L15 = IOB_N83_3;
	pin L16 = GND;
	pin L17 = IOB_N69_3;
	pin L18 = IOB_N62_3;
	pin L19 = IOB_N55_3;
	pin L20 = GND;
	pin L21 = IOB_N48_3;
	pin L22 = IOB_N33_0;
	pin L23 = IOB_N28_1;
	pin L24 = GND;
	pin L25 = IOB_N19_0;
	pin L26 = IOB_N19_1;
	pin L27 = IOB_N7_0;
	pin L28 = IOB_N7_1;
	pin L29 = DXP;
	pin L30 = TDI;
	pin L31 = IOB_W90_1;
	pin L32 = IOB_W83_0;
	pin L33 = IOB_W83_1;
	pin L34 = IOB_W82_2;
	pin L35 = IOB_W82_3;
	pin L36 = IOB_W81_0;
	pin L37 = IOB_W81_1;
	pin L38 = IOB_W80_2;
	pin L39 = IOB_W80_3;
	pin M1 = GND;
	pin M2 = IOB_E78_3;
	pin M3 = IOB_E78_2;
	pin M4 = IOB_E76_3;
	pin M5 = GND;
	pin M6 = IOB_E79_1;
	pin M7 = IOB_E79_0;
	pin M8 = IOB_E88_1;
	pin M9 = GND;
	pin M10 = IOB_E90_0;
	pin M11 = IOB_E84_1;
	pin M12 = VCCINT;
	pin M13 = IOB_N90_2;
	pin M14 = IOB_N90_3;
	pin M15 = IOB_N76_2;
	pin M16 = IOB_N76_3;
	pin M17 = IOB_N71_2;
	pin M18 = IOB_N64_2;
	pin M19 = IOB_N57_2;
	pin M20 = IOB_N49_0;
	pin M21 = IOB_N48_2;
	pin M22 = IOB_N28_0;
	pin M23 = IOB_N32_2;
	pin M24 = IOB_N26_0;
	pin M25 = IOB_N26_1;
	pin M26 = IOB_N12_0;
	pin M27 = IOB_N12_1;
	pin M28 = VCCINT;
	pin M29 = IOB_W84_1;
	pin M30 = IOB_W90_0;
	pin M31 = GND;
	pin M32 = IOB_W88_1;
	pin M33 = IOB_W79_0;
	pin M34 = IOB_W79_1;
	pin M35 = GND;
	pin M36 = IOB_W76_3;
	pin M37 = IOB_W78_2;
	pin M38 = IOB_W78_3;
	pin M39 = GND;
	pin N1 = IOB_E75_1;
	pin N2 = IOB_E75_0;
	pin N3 = IOB_E72_2;
	pin N4 = VCCO2;
	pin N5 = IOB_E76_2;
	pin N6 = IOB_E77_1;
	pin N7 = IOB_E77_0;
	pin N8 = VCCO2;
	pin N9 = IOB_E88_0;
	pin N10 = IOB_E86_0;
	pin N11 = IOB_E84_0;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = IOB_N71_3;
	pin N18 = IOB_N64_3;
	pin N19 = IOB_N57_3;
	pin N20 = IOB_N49_1;
	pin N21 = IOB_N35_0;
	pin N22 = IOB_N35_1;
	pin N23 = IOB_N30_0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = VCCO7;
	pin N29 = IOB_W84_0;
	pin N30 = IOB_W86_0;
	pin N31 = IOB_W88_0;
	pin N32 = VCCO7;
	pin N33 = IOB_W77_0;
	pin N34 = IOB_W77_1;
	pin N35 = IOB_W76_2;
	pin N36 = VCCO7;
	pin N37 = IOB_W72_2;
	pin N38 = IOB_W75_0;
	pin N39 = IOB_W75_1;
	pin P1 = IOB_E71_1;
	pin P2 = IOB_E71_0;
	pin P3 = IOB_E72_3;
	pin P4 = IOB_E73_1;
	pin P5 = IOB_E73_0;
	pin P6 = IOB_E74_3;
	pin P7 = IOB_E74_2;
	pin P8 = IOB_E82_1;
	pin P9 = IOB_E82_0;
	pin P10 = IOB_E86_1;
	pin P11 = IOB_E80_1;
	pin P12 = IOB_E80_0;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = GND;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W80_0;
	pin P29 = IOB_W80_1;
	pin P30 = IOB_W86_1;
	pin P31 = IOB_W82_0;
	pin P32 = IOB_W82_1;
	pin P33 = IOB_W74_2;
	pin P34 = IOB_W74_3;
	pin P35 = IOB_W73_0;
	pin P36 = IOB_W73_1;
	pin P37 = IOB_W72_3;
	pin P38 = IOB_W71_0;
	pin P39 = IOB_W71_1;
	pin R1 = IOB_E67_1;
	pin R2 = IOB_E67_0;
	pin R3 = IOB_E68_3;
	pin R4 = IOB_E68_2;
	pin R5 = IOB_E69_1;
	pin R6 = IOB_E69_0;
	pin R7 = IOB_E70_3;
	pin R8 = IOB_E70_2;
	pin R9 = IOB_E78_1;
	pin R10 = IOB_E78_0;
	pin R11 = IOB_E76_1;
	pin R12 = IOB_E76_0;
	pin R13 = IOB_E74_1;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = IOB_W74_1;
	pin R28 = IOB_W76_0;
	pin R29 = IOB_W76_1;
	pin R30 = IOB_W78_0;
	pin R31 = IOB_W78_1;
	pin R32 = IOB_W70_2;
	pin R33 = IOB_W70_3;
	pin R34 = IOB_W69_0;
	pin R35 = IOB_W69_1;
	pin R36 = IOB_W68_2;
	pin R37 = IOB_W68_3;
	pin R38 = IOB_W67_0;
	pin R39 = IOB_W67_1;
	pin T1 = GND;
	pin T2 = IOB_E65_1;
	pin T3 = IOB_E65_0;
	pin T4 = IOB_E63_0;
	pin T5 = GND;
	pin T6 = IOB_E66_3;
	pin T7 = IOB_E66_2;
	pin T8 = IOB_E68_0;
	pin T9 = GND;
	pin T10 = IOB_E72_1;
	pin T11 = IOB_E72_0;
	pin T12 = IOB_E70_1;
	pin T13 = IOB_E74_0;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = IOB_W74_0;
	pin T28 = IOB_W70_1;
	pin T29 = IOB_W72_0;
	pin T30 = IOB_W72_1;
	pin T31 = GND;
	pin T32 = IOB_W68_0;
	pin T33 = IOB_W66_2;
	pin T34 = IOB_W66_3;
	pin T35 = GND;
	pin T36 = IOB_W63_0;
	pin T37 = IOB_W65_0;
	pin T38 = IOB_W65_1;
	pin T39 = GND;
	pin U1 = IOB_E62_3;
	pin U2 = IOB_E62_2;
	pin U3 = VCCO2;
	pin U4 = IOB_E63_1;
	pin U5 = IOB_E64_3;
	pin U6 = IOB_E64_2;
	pin U7 = VCCO2;
	pin U8 = IOB_E68_1;
	pin U9 = IOB_E66_1;
	pin U10 = IOB_E66_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E70_0;
	pin U13 = IOB_E64_1;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = IOB_W64_1;
	pin U28 = IOB_W70_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W66_0;
	pin U31 = IOB_W66_1;
	pin U32 = IOB_W68_1;
	pin U33 = VCCO7;
	pin U34 = IOB_W64_2;
	pin U35 = IOB_W64_3;
	pin U36 = IOB_W63_1;
	pin U37 = VCCO7;
	pin U38 = IOB_W62_2;
	pin U39 = IOB_W62_3;
	pin V1 = IOB_E58_3;
	pin V2 = IOB_E58_2;
	pin V3 = IOB_E59_1;
	pin V4 = IOB_E59_0;
	pin V5 = IOB_E60_3;
	pin V6 = IOB_E60_2;
	pin V7 = IOB_E61_1;
	pin V8 = IOB_E61_0;
	pin V9 = IOB_E62_1;
	pin V10 = IOB_E62_0;
	pin V11 = IOB_E60_1;
	pin V12 = IOB_E60_0;
	pin V13 = IOB_E64_0;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = IOB_W64_0;
	pin V28 = IOB_W60_0;
	pin V29 = IOB_W60_1;
	pin V30 = IOB_W62_0;
	pin V31 = IOB_W62_1;
	pin V32 = IOB_W61_0;
	pin V33 = IOB_W61_1;
	pin V34 = IOB_W60_2;
	pin V35 = IOB_W60_3;
	pin V36 = IOB_W59_0;
	pin V37 = IOB_W59_1;
	pin V38 = IOB_W58_2;
	pin V39 = IOB_W58_3;
	pin W1 = VCCAUX;
	pin W2 = GND;
	pin W3 = IOB_E55_1;
	pin W4 = IOB_E55_0;
	pin W5 = IOB_E56_3;
	pin W6 = IOB_E56_2;
	pin W7 = IOB_E57_1;
	pin W8 = IOB_E57_0;
	pin W9 = IOB_E54_1;
	pin W10 = IOB_E58_1;
	pin W11 = IOB_E58_0;
	pin W12 = IOB_E56_1;
	pin W13 = IOB_E56_0;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = IOB_W56_0;
	pin W28 = IOB_W56_1;
	pin W29 = IOB_W58_0;
	pin W30 = IOB_W58_1;
	pin W31 = IOB_W54_1;
	pin W32 = IOB_W57_0;
	pin W33 = IOB_W57_1;
	pin W34 = IOB_W56_2;
	pin W35 = IOB_W56_3;
	pin W36 = IOB_W55_0;
	pin W37 = IOB_W55_1;
	pin W38 = GND;
	pin W39 = VCCAUX;
	pin Y1 = VCCAUX;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E53_1;
	pin Y4 = IOB_E53_0;
	pin Y5 = VCCO2;
	pin Y6 = GND;
	pin Y7 = IOB_E54_3;
	pin Y8 = IOB_E54_2;
	pin Y9 = IOB_E54_0;
	pin Y10 = GND;
	pin Y11 = IOB_E51_3;
	pin Y12 = IOB_E51_2;
	pin Y13 = IOB_E49_3;
	pin Y14 = VCCO3;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCO6;
	pin Y27 = IOB_W49_3;
	pin Y28 = IOB_W51_2;
	pin Y29 = IOB_W51_3;
	pin Y30 = GND;
	pin Y31 = IOB_W54_0;
	pin Y32 = IOB_W54_2;
	pin Y33 = IOB_W54_3;
	pin Y34 = GND;
	pin Y35 = VCCO7;
	pin Y36 = IOB_W53_0;
	pin Y37 = IOB_W53_1;
	pin Y38 = VCCAUX;
	pin Y39 = VCCAUX;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_E50_3;
	pin AA4 = IOB_E50_2;
	pin AA5 = IOB_E51_1;
	pin AA6 = IOB_E51_0;
	pin AA7 = IOB_E52_3;
	pin AA8 = IOB_E52_2;
	pin AA9 = IOB_E47_3;
	pin AA10 = IOB_E47_2;
	pin AA11 = IOB_E45_3;
	pin AA12 = IOB_E45_2;
	pin AA13 = IOB_E49_2;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = IOB_W49_2;
	pin AA28 = IOB_W45_2;
	pin AA29 = IOB_W45_3;
	pin AA30 = IOB_W47_2;
	pin AA31 = IOB_W47_3;
	pin AA32 = IOB_W52_2;
	pin AA33 = IOB_W52_3;
	pin AA34 = IOB_W51_0;
	pin AA35 = IOB_W51_1;
	pin AA36 = IOB_W50_2;
	pin AA37 = IOB_W50_3;
	pin AA38 = GND;
	pin AA39 = VCCAUX;
	pin AB1 = IOB_E46_3;
	pin AB2 = IOB_E46_2;
	pin AB3 = IOB_E47_1;
	pin AB4 = IOB_E47_0;
	pin AB5 = IOB_E48_3;
	pin AB6 = IOB_E48_2;
	pin AB7 = IOB_E49_1;
	pin AB8 = IOB_E49_0;
	pin AB9 = IOB_E43_3;
	pin AB10 = IOB_E43_2;
	pin AB11 = IOB_E41_3;
	pin AB12 = IOB_E41_2;
	pin AB13 = IOB_E37_3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W37_3;
	pin AB28 = IOB_W41_2;
	pin AB29 = IOB_W41_3;
	pin AB30 = IOB_W43_2;
	pin AB31 = IOB_W43_3;
	pin AB32 = IOB_W49_0;
	pin AB33 = IOB_W49_1;
	pin AB34 = IOB_W48_2;
	pin AB35 = IOB_W48_3;
	pin AB36 = IOB_W47_0;
	pin AB37 = IOB_W47_1;
	pin AB38 = IOB_W46_2;
	pin AB39 = IOB_W46_3;
	pin AC1 = IOB_E44_3;
	pin AC2 = IOB_E44_2;
	pin AC3 = VCCO3;
	pin AC4 = IOB_E42_3;
	pin AC5 = IOB_E45_1;
	pin AC6 = IOB_E45_0;
	pin AC7 = VCCO3;
	pin AC8 = IOB_E43_1;
	pin AC9 = IOB_E39_3;
	pin AC10 = IOB_E39_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E33_3;
	pin AC13 = IOB_E37_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = IOB_W37_2;
	pin AC28 = IOB_W33_3;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W39_2;
	pin AC31 = IOB_W39_3;
	pin AC32 = IOB_W43_1;
	pin AC33 = VCCO6;
	pin AC34 = IOB_W45_0;
	pin AC35 = IOB_W45_1;
	pin AC36 = IOB_W42_3;
	pin AC37 = VCCO6;
	pin AC38 = IOB_W44_2;
	pin AC39 = IOB_W44_3;
	pin AD1 = GND;
	pin AD2 = IOB_E40_3;
	pin AD3 = IOB_E40_2;
	pin AD4 = IOB_E42_2;
	pin AD5 = GND;
	pin AD6 = IOB_E41_1;
	pin AD7 = IOB_E41_0;
	pin AD8 = IOB_E43_0;
	pin AD9 = GND;
	pin AD10 = IOB_E35_3;
	pin AD11 = IOB_E35_2;
	pin AD12 = IOB_E33_2;
	pin AD13 = IOB_E27_3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = IOB_W27_3;
	pin AD28 = IOB_W33_2;
	pin AD29 = IOB_W35_2;
	pin AD30 = IOB_W35_3;
	pin AD31 = GND;
	pin AD32 = IOB_W43_0;
	pin AD33 = IOB_W41_0;
	pin AD34 = IOB_W41_1;
	pin AD35 = GND;
	pin AD36 = IOB_W42_2;
	pin AD37 = IOB_W40_2;
	pin AD38 = IOB_W40_3;
	pin AD39 = GND;
	pin AE1 = IOB_E36_3;
	pin AE2 = IOB_E36_2;
	pin AE3 = IOB_E37_1;
	pin AE4 = IOB_E37_0;
	pin AE5 = IOB_E38_3;
	pin AE6 = IOB_E38_2;
	pin AE7 = IOB_E39_1;
	pin AE8 = IOB_E39_0;
	pin AE9 = IOB_E31_3;
	pin AE10 = IOB_E31_2;
	pin AE11 = IOB_E29_3;
	pin AE12 = IOB_E29_2;
	pin AE13 = IOB_E27_2;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = IOB_W27_2;
	pin AE28 = IOB_W29_2;
	pin AE29 = IOB_W29_3;
	pin AE30 = IOB_W31_2;
	pin AE31 = IOB_W31_3;
	pin AE32 = IOB_W39_0;
	pin AE33 = IOB_W39_1;
	pin AE34 = IOB_W38_2;
	pin AE35 = IOB_W38_3;
	pin AE36 = IOB_W37_0;
	pin AE37 = IOB_W37_1;
	pin AE38 = IOB_W36_2;
	pin AE39 = IOB_W36_3;
	pin AF1 = IOB_E33_1;
	pin AF2 = IOB_E33_0;
	pin AF3 = IOB_E31_1;
	pin AF4 = IOB_E34_3;
	pin AF5 = IOB_E34_2;
	pin AF6 = IOB_E35_1;
	pin AF7 = IOB_E35_0;
	pin AF8 = IOB_E25_3;
	pin AF9 = IOB_E25_2;
	pin AF10 = IOB_E23_3;
	pin AF11 = IOB_E21_3;
	pin AF12 = IOB_E21_2;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = GND;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = IOB_W21_2;
	pin AF29 = IOB_W21_3;
	pin AF30 = IOB_W23_3;
	pin AF31 = IOB_W25_2;
	pin AF32 = IOB_W25_3;
	pin AF33 = IOB_W35_0;
	pin AF34 = IOB_W35_1;
	pin AF35 = IOB_W34_2;
	pin AF36 = IOB_W34_3;
	pin AF37 = IOB_W31_1;
	pin AF38 = IOB_W33_0;
	pin AF39 = IOB_W33_1;
	pin AG1 = IOB_E30_3;
	pin AG2 = IOB_E30_2;
	pin AG3 = IOB_E31_0;
	pin AG4 = VCCO3;
	pin AG5 = IOB_E28_3;
	pin AG6 = IOB_E32_3;
	pin AG7 = IOB_E32_2;
	pin AG8 = VCCO3;
	pin AG9 = IOB_E19_3;
	pin AG10 = IOB_E23_2;
	pin AG11 = IOB_E17_3;
	pin AG12 = VCCO3;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = IOB_S71_0;
	pin AG18 = IOB_S64_0;
	pin AG19 = IOB_S57_0;
	pin AG20 = IOB_S49_2;
	pin AG21 = IOB_S35_3;
	pin AG22 = IOB_S35_2;
	pin AG23 = IOB_S30_3;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = IOB_W17_3;
	pin AG30 = IOB_W23_2;
	pin AG31 = IOB_W19_3;
	pin AG32 = VCCO6;
	pin AG33 = IOB_W32_2;
	pin AG34 = IOB_W32_3;
	pin AG35 = IOB_W28_3;
	pin AG36 = VCCO6;
	pin AG37 = IOB_W31_0;
	pin AG38 = IOB_W30_2;
	pin AG39 = IOB_W30_3;
	pin AH1 = GND;
	pin AH2 = IOB_E27_1;
	pin AH3 = IOB_E27_0;
	pin AH4 = IOB_E28_2;
	pin AH5 = GND;
	pin AH6 = IOB_E29_1;
	pin AH7 = IOB_E29_0;
	pin AH8 = IOB_E19_2;
	pin AH9 = GND;
	pin AH10 = IOB_E15_3;
	pin AH11 = IOB_E17_2;
	pin AH12 = VCCINT;
	pin AH13 = IOB_S90_1;
	pin AH14 = IOB_S90_0;
	pin AH15 = IOB_S76_1;
	pin AH16 = IOB_S76_0;
	pin AH17 = IOB_S71_1;
	pin AH18 = IOB_S64_1;
	pin AH19 = IOB_S57_1;
	pin AH20 = IOB_S49_3;
	pin AH21 = IOB_S48_1;
	pin AH22 = IOB_S28_3;
	pin AH23 = IOB_S32_1;
	pin AH24 = IOB_S26_3;
	pin AH25 = IOB_S26_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = IOB_S12_2;
	pin AH28 = VCCINT;
	pin AH29 = IOB_W17_2;
	pin AH30 = IOB_W15_3;
	pin AH31 = GND;
	pin AH32 = IOB_W19_2;
	pin AH33 = IOB_W29_0;
	pin AH34 = IOB_W29_1;
	pin AH35 = GND;
	pin AH36 = IOB_W28_2;
	pin AH37 = IOB_W27_0;
	pin AH38 = IOB_W27_1;
	pin AH39 = GND;
	pin AJ1 = IOB_E23_1;
	pin AJ2 = IOB_E23_0;
	pin AJ3 = IOB_E24_3;
	pin AJ4 = IOB_E24_2;
	pin AJ5 = IOB_E25_1;
	pin AJ6 = IOB_E25_0;
	pin AJ7 = IOB_E26_3;
	pin AJ8 = IOB_E26_2;
	pin AJ9 = IOB_E15_2;
	pin AJ10 = CCLK;
	pin AJ11 = DONE;
	pin AJ12 = IOB_S92_1;
	pin AJ13 = IOB_S92_0;
	pin AJ14 = IOB_S83_1;
	pin AJ15 = IOB_S83_0;
	pin AJ16 = GND;
	pin AJ17 = IOB_S69_0;
	pin AJ18 = IOB_S62_0;
	pin AJ19 = IOB_S55_0;
	pin AJ20 = GND;
	pin AJ21 = IOB_S48_0;
	pin AJ22 = IOB_S33_3;
	pin AJ23 = IOB_S28_2;
	pin AJ24 = GND;
	pin AJ25 = IOB_S19_3;
	pin AJ26 = IOB_S19_2;
	pin AJ27 = IOB_S7_3;
	pin AJ28 = IOB_S7_2;
	pin AJ29 = M2;
	pin AJ30 = M1;
	pin AJ31 = IOB_W15_2;
	pin AJ32 = IOB_W26_2;
	pin AJ33 = IOB_W26_3;
	pin AJ34 = IOB_W25_0;
	pin AJ35 = IOB_W25_1;
	pin AJ36 = IOB_W24_2;
	pin AJ37 = IOB_W24_3;
	pin AJ38 = IOB_W23_0;
	pin AJ39 = IOB_W23_1;
	pin AK1 = IOB_E20_3;
	pin AK2 = IOB_E20_2;
	pin AK3 = IOB_E18_3;
	pin AK4 = IOB_E21_1;
	pin AK5 = IOB_E21_0;
	pin AK6 = IOB_E22_3;
	pin AK7 = IOB_E22_2;
	pin AK8 = IOB_E13_3;
	pin AK9 = IOB_E13_2;
	pin AK10 = IOB_S93_2;
	pin AK11 = IOB_S96_1;
	pin AK12 = IOB_S96_0;
	pin AK13 = VCCO4;
	pin AK14 = IOB_S85_0;
	pin AK15 = IOB_S78_0;
	pin AK16 = IOB_S69_1;
	pin AK17 = VCCO4;
	pin AK18 = IOB_S62_1;
	pin AK19 = IOB_S55_1;
	pin AK20 = IOB_S49_0;
	pin AK21 = IOB_S42_3;
	pin AK22 = IOB_S33_2;
	pin AK23 = VCCO5;
	pin AK24 = IOB_S21_3;
	pin AK25 = IOB_S21_2;
	pin AK26 = IOB_S14_3;
	pin AK27 = VCCO5;
	pin AK28 = IOB_S4_1;
	pin AK29 = IOB_S5_3;
	pin AK30 = IOB_S1_2;
	pin AK31 = IOB_W13_2;
	pin AK32 = IOB_W13_3;
	pin AK33 = IOB_W22_2;
	pin AK34 = IOB_W22_3;
	pin AK35 = IOB_W21_0;
	pin AK36 = IOB_W21_1;
	pin AK37 = IOB_W18_3;
	pin AK38 = IOB_W20_2;
	pin AK39 = IOB_W20_3;
	pin AL1 = IOB_E17_1;
	pin AL2 = IOB_E17_0;
	pin AL3 = IOB_E18_2;
	pin AL4 = VCCO3;
	pin AL5 = IOB_E15_1;
	pin AL6 = IOB_E19_1;
	pin AL7 = IOB_E19_0;
	pin AL8 = VCCO3;
	pin AL9 = IOB_E3_3;
	pin AL10 = IOB_S91_1;
	pin AL11 = IOB_S91_0;
	pin AL12 = IOB_S84_0;
	pin AL13 = IOB_S82_0;
	pin AL14 = IOB_S85_1;
	pin AL15 = IOB_S78_1;
	pin AL16 = IOB_S67_1;
	pin AL17 = IOB_S65_2;
	pin AL18 = IOB_S62_2;
	pin AL19 = IOB_S55_2;
	pin AL20 = IOB_S49_1;
	pin AL21 = IOB_S42_2;
	pin AL22 = IOB_S35_1;
	pin AL23 = IOB_S32_3;
	pin AL24 = IOB_S29_3;
	pin AL25 = IOB_S26_1;
	pin AL26 = IOB_S14_2;
	pin AL27 = IOB_S14_1;
	pin AL28 = IOB_S12_1;
	pin AL29 = IOB_S5_2;
	pin AL30 = IOB_S1_3;
	pin AL31 = IOB_W3_3;
	pin AL32 = VCCO6;
	pin AL33 = IOB_W19_0;
	pin AL34 = IOB_W19_1;
	pin AL35 = IOB_W15_1;
	pin AL36 = VCCO6;
	pin AL37 = IOB_W18_2;
	pin AL38 = IOB_W17_0;
	pin AL39 = IOB_W17_1;
	pin AM1 = GND;
	pin AM2 = IOB_E14_3;
	pin AM3 = IOB_E14_2;
	pin AM4 = IOB_E15_0;
	pin AM5 = GND;
	pin AM6 = IOB_E16_3;
	pin AM7 = IOB_E16_2;
	pin AM8 = IOB_E3_2;
	pin AM9 = IOB_E2_3;
	pin AM10 = IOB_S95_0;
	pin AM11 = IOB_S90_2;
	pin AM12 = IOB_S84_1;
	pin AM13 = IOB_S82_1;
	pin AM14 = IOB_S76_2;
	pin AM15 = IOB_S70_0;
	pin AM16 = IOB_S67_2;
	pin AM17 = IOB_S67_0;
	pin AM18 = IOB_S62_3;
	pin AM19 = IOB_S55_3;
	pin AM20 = IOB_S40_3;
	pin AM21 = IOB_S40_2;
	pin AM22 = IOB_S35_0;
	pin AM23 = IOB_S32_2;
	pin AM24 = IOB_S29_2;
	pin AM25 = IOB_S26_0;
	pin AM26 = IOB_S20_3;
	pin AM27 = IOB_S14_0;
	pin AM28 = IOB_S12_0;
	pin AM29 = IOB_S6_3;
	pin AM30 = IOB_S2_3;
	pin AM31 = IOB_W2_3;
	pin AM32 = IOB_W3_2;
	pin AM33 = IOB_W16_2;
	pin AM34 = IOB_W16_3;
	pin AM35 = GND;
	pin AM36 = IOB_W15_0;
	pin AM37 = IOB_W14_2;
	pin AM38 = IOB_W14_3;
	pin AM39 = GND;
	pin AN1 = IOB_E11_1;
	pin AN2 = IOB_E11_0;
	pin AN3 = IOB_E12_3;
	pin AN4 = IOB_E12_2;
	pin AN5 = IOB_E10_3;
	pin AN6 = IOB_E13_1;
	pin AN7 = IOB_E13_0;
	pin AN8 = GND;
	pin AN9 = IOB_E2_2;
	pin AN10 = IOB_S95_1;
	pin AN11 = IOB_S90_3;
	pin AN12 = GND;
	pin AN13 = IOB_S78_2;
	pin AN14 = IOB_S76_3;
	pin AN15 = IOB_S70_1;
	pin AN16 = GND;
	pin AN17 = IOB_S65_0;
	pin AN18 = IOB_S61_0;
	pin AN19 = IOB_S54_0;
	pin AN20 = GND;
	pin AN21 = IOB_S41_3;
	pin AN22 = IOB_S41_2;
	pin AN23 = IOB_S33_1;
	pin AN24 = GND;
	pin AN25 = IOB_S27_3;
	pin AN26 = IOB_S20_2;
	pin AN27 = IOB_S15_3;
	pin AN28 = GND;
	pin AN29 = IOB_S6_2;
	pin AN30 = IOB_S2_2;
	pin AN31 = IOB_W2_2;
	pin AN32 = GND;
	pin AN33 = IOB_W13_0;
	pin AN34 = IOB_W13_1;
	pin AN35 = IOB_W10_3;
	pin AN36 = IOB_W12_2;
	pin AN37 = IOB_W12_3;
	pin AN38 = IOB_W11_0;
	pin AN39 = IOB_W11_1;
	pin AP1 = IOB_E8_3;
	pin AP2 = IOB_E8_2;
	pin AP3 = IOB_E9_1;
	pin AP4 = IOB_E9_0;
	pin AP5 = IOB_E10_2;
	pin AP6 = VCCAUX;
	pin AP7 = IOB_E3_1;
	pin AP8 = VCCO3;
	pin AP9 = PWRDWN_B;
	pin AP10 = IOB_S93_0;
	pin AP11 = IOB_S89_0;
	pin AP12 = IOB_S78_3;
	pin AP13 = VCCO4;
	pin AP14 = IOB_S75_0;
	pin AP15 = IOB_S69_2;
	pin AP16 = IOB_S65_1;
	pin AP17 = VCCO4;
	pin AP18 = IOB_S61_1;
	pin AP19 = IOB_S54_1;
	pin AP20 = IOB_S47_1;
	pin AP21 = IOB_S47_0;
	pin AP22 = IOB_S36_3;
	pin AP23 = VCCO5;
	pin AP24 = IOB_S33_0;
	pin AP25 = IOB_S27_2;
	pin AP26 = IOB_S21_1;
	pin AP27 = VCCO5;
	pin AP28 = IOB_S15_2;
	pin AP29 = IOB_S7_1;
	pin AP30 = IOB_S4_3;
	pin AP31 = M0;
	pin AP32 = VCCO6;
	pin AP33 = IOB_W3_1;
	pin AP34 = VCCAUX;
	pin AP35 = IOB_W10_2;
	pin AP36 = IOB_W9_0;
	pin AP37 = IOB_W9_1;
	pin AP38 = IOB_W8_2;
	pin AP39 = IOB_W8_3;
	pin AR1 = VCCO3;
	pin AR2 = IOB_E7_1;
	pin AR3 = IOB_E7_0;
	pin AR4 = VCCO3;
	pin AR5 = VCCAUX;
	pin AR6 = IOB_E4_3;
	pin AR7 = IOB_E3_0;
	pin AR8 = IOB_E1_3;
	pin AR9 = IOB_S96_2;
	pin AR10 = IOB_S93_1;
	pin AR11 = IOB_S89_1;
	pin AR12 = IOB_S83_2;
	pin AR13 = IOB_S77_0;
	pin AR14 = IOB_S75_1;
	pin AR15 = IOB_S69_3;
	pin AR16 = IOB_S64_3;
	pin AR17 = IOB_S64_2;
	pin AR18 = IOB_S57_2;
	pin AR19 = IOB_S50_2;
	pin AR20 = IOB_S48_3;
	pin AR21 = IOB_S42_1;
	pin AR22 = IOB_S40_1;
	pin AR23 = IOB_S36_2;
	pin AR24 = IOB_S30_2;
	pin AR25 = IOB_S30_1;
	pin AR26 = IOB_S21_0;
	pin AR27 = IOB_S19_1;
	pin AR28 = IOB_S13_3;
	pin AR29 = IOB_S7_0;
	pin AR30 = IOB_S4_2;
	pin AR31 = IOB_S1_1;
	pin AR32 = IOB_W1_3;
	pin AR33 = IOB_W3_0;
	pin AR34 = IOB_W4_3;
	pin AR35 = VCCAUX;
	pin AR36 = VCCO6;
	pin AR37 = IOB_W7_0;
	pin AR38 = IOB_W7_1;
	pin AR39 = VCCO6;
	pin AT1 = IOB_E6_3;
	pin AT2 = IOB_E6_2;
	pin AT3 = GND;
	pin AT4 = GND;
	pin AT5 = IOB_E5_1;
	pin AT6 = IOB_E4_2;
	pin AT7 = IOB_E1_1;
	pin AT8 = IOB_E1_2;
	pin AT9 = IOB_S96_3;
	pin AT10 = IOB_S92_2;
	pin AT11 = IOB_S85_2;
	pin AT12 = IOB_S83_3;
	pin AT13 = IOB_S77_1;
	pin AT14 = IOB_S71_2;
	pin AT15 = IOB_S68_0;
	pin AT16 = GND;
	pin AT17 = IOB_S63_0;
	pin AT18 = IOB_S57_3;
	pin AT19 = IOB_S50_3;
	pin AT20 = IOB_S48_2;
	pin AT21 = IOB_S42_0;
	pin AT22 = IOB_S40_0;
	pin AT23 = IOB_S34_3;
	pin AT24 = GND;
	pin AT25 = IOB_S28_1;
	pin AT26 = IOB_S22_3;
	pin AT27 = IOB_S19_0;
	pin AT28 = IOB_S13_2;
	pin AT29 = IOB_S8_3;
	pin AT30 = IOB_S5_1;
	pin AT31 = IOB_S1_0;
	pin AT32 = IOB_W1_2;
	pin AT33 = IOB_W1_1;
	pin AT34 = IOB_W4_2;
	pin AT35 = IOB_W5_1;
	pin AT36 = GND;
	pin AT37 = GND;
	pin AT38 = IOB_W6_2;
	pin AT39 = IOB_W6_3;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = GND;
	pin AU5 = IOB_E5_0;
	pin AU6 = GT14_GNDA;
	pin AU7 = IOB_E1_0;
	pin AU8 = GND;
	pin AU9 = GT16_GNDA;
	pin AU10 = IOB_S92_3;
	pin AU11 = IOB_S85_3;
	pin AU12 = GND;
	pin AU13 = GT17_GNDA;
	pin AU14 = IOB_S71_3;
	pin AU15 = IOB_S68_1;
	pin AU16 = GT18_GNDA;
	pin AU17 = IOB_S63_1;
	pin AU18 = IOB_S56_1;
	pin AU19 = IOB_S56_0;
	pin AU20 = GND;
	pin AU21 = IOB_S43_3;
	pin AU22 = IOB_S43_2;
	pin AU23 = IOB_S34_2;
	pin AU24 = GT19_GNDA;
	pin AU25 = IOB_S28_0;
	pin AU26 = IOB_S22_2;
	pin AU27 = GT20_GNDA;
	pin AU28 = GND;
	pin AU29 = IOB_S8_2;
	pin AU30 = IOB_S5_0;
	pin AU31 = GT21_GNDA;
	pin AU32 = GND;
	pin AU33 = IOB_W1_0;
	pin AU34 = GT23_GNDA;
	pin AU35 = IOB_W5_0;
	pin AU36 = GND;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = VCCAUX;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = GT14_AVCCAUXRX;
	pin AV5 = GT14_VTRX;
	pin AV6 = GT14_AVCCAUXTX;
	pin AV7 = GT14_VTTX;
	pin AV8 = GT16_AVCCAUXRX;
	pin AV9 = GT16_VTRX;
	pin AV10 = GT16_AVCCAUXTX;
	pin AV11 = GT16_VTTX;
	pin AV12 = GT17_AVCCAUXRX;
	pin AV13 = GT17_VTRX;
	pin AV14 = GT17_AVCCAUXTX;
	pin AV15 = GT17_VTTX;
	pin AV16 = GT18_AVCCAUXRX;
	pin AV17 = GT18_VTRX;
	pin AV18 = GT18_AVCCAUXTX;
	pin AV19 = GT18_VTTX;
	pin AV20 = VCCAUX;
	pin AV21 = GT19_AVCCAUXRX;
	pin AV22 = GT19_VTRX;
	pin AV23 = GT19_AVCCAUXTX;
	pin AV24 = GT19_VTTX;
	pin AV25 = GT20_AVCCAUXRX;
	pin AV26 = GT20_VTRX;
	pin AV27 = GT20_AVCCAUXTX;
	pin AV28 = GT20_VTTX;
	pin AV29 = GT21_AVCCAUXRX;
	pin AV30 = GT21_VTRX;
	pin AV31 = GT21_AVCCAUXTX;
	pin AV32 = GT21_VTTX;
	pin AV33 = GT23_AVCCAUXRX;
	pin AV34 = GT23_VTRX;
	pin AV35 = GT23_AVCCAUXTX;
	pin AV36 = GT23_VTTX;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = VCCAUX;
	pin AW2 = VCCAUX;
	pin AW3 = GND;
	pin AW4 = GT14_RXN;
	pin AW5 = GT14_RXP;
	pin AW6 = GT14_TXP;
	pin AW7 = GT14_TXN;
	pin AW8 = GT16_RXN;
	pin AW9 = GT16_RXP;
	pin AW10 = GT16_TXP;
	pin AW11 = GT16_TXN;
	pin AW12 = GT17_RXN;
	pin AW13 = GT17_RXP;
	pin AW14 = GT17_TXP;
	pin AW15 = GT17_TXN;
	pin AW16 = GT18_RXN;
	pin AW17 = GT18_RXP;
	pin AW18 = GT18_TXP;
	pin AW19 = GT18_TXN;
	pin AW20 = VCCAUX;
	pin AW21 = GT19_RXN;
	pin AW22 = GT19_RXP;
	pin AW23 = GT19_TXP;
	pin AW24 = GT19_TXN;
	pin AW25 = GT20_RXN;
	pin AW26 = GT20_RXP;
	pin AW27 = GT20_TXP;
	pin AW28 = GT20_TXN;
	pin AW29 = GT21_RXN;
	pin AW30 = GT21_RXP;
	pin AW31 = GT21_TXP;
	pin AW32 = GT21_TXN;
	pin AW33 = GT23_RXN;
	pin AW34 = GT23_RXP;
	pin AW35 = GT23_TXP;
	pin AW36 = GT23_TXN;
	pin AW37 = GND;
	pin AW38 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_W90_3;
	vref IOB_W94_3;
	vref IOB_W98_3;
	vref IOB_W102_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_E90_3;
	vref IOB_E94_3;
	vref IOB_E98_3;
	vref IOB_E102_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S41_3;
	vref IOB_S43_3;
	vref IOB_S54_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S84_0;
	vref IOB_S91_0;
	vref IOB_S92_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N41_0;
	vref IOB_N43_0;
	vref IOB_N54_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N84_3;
	vref IOB_N91_3;
	vref IOB_N95_3;
}

// xc2vp70-ff1704 xq2vp70-ff1704 xc2vpx70-ff1704
bond BOND56 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GT11_RXN;
	pin A3 = GT11_RXP;
	pin A4 = GT11_TXP;
	pin A5 = GT11_TXN;
	pin A6 = GT10_RXN;
	pin A7 = GT10_RXP;
	pin A8 = GT10_TXP;
	pin A9 = GT10_TXN;
	pin A10 = GT9_RXN;
	pin A11 = GT9_RXP;
	pin A12 = GT9_TXP;
	pin A13 = GT9_TXN;
	pin A14 = GT8_RXN;
	pin A15 = GT8_RXP;
	pin A16 = GT8_TXP;
	pin A17 = GT8_TXN;
	pin A18 = GT7_RXN;
	pin A19 = GT7_RXP;
	pin A20 = GT7_TXP;
	pin A21 = GT7_TXN;
	pin A22 = GT6_RXN;
	pin A23 = GT6_RXP;
	pin A24 = GT6_TXP;
	pin A25 = GT6_TXN;
	pin A26 = GT5_RXN;
	pin A27 = GT5_RXP;
	pin A28 = GT5_TXP;
	pin A29 = GT5_TXN;
	pin A30 = GT4_RXN;
	pin A31 = GT4_RXP;
	pin A32 = GT4_TXP;
	pin A33 = GT4_TXN;
	pin A34 = GT3_RXN;
	pin A35 = GT3_RXP;
	pin A36 = GT3_TXP;
	pin A37 = GT3_TXN;
	pin A38 = GT2_RXN;
	pin A39 = GT2_RXP;
	pin A40 = GT2_TXP;
	pin A41 = GT2_TXN;
	pin B1 = GND;
	pin B2 = GT11_AVCCAUXRX;
	pin B3 = GT11_VTRX;
	pin B4 = GT11_AVCCAUXTX;
	pin B5 = GT11_VTTX;
	pin B6 = GT10_AVCCAUXRX;
	pin B7 = GT10_VTRX;
	pin B8 = GT10_AVCCAUXTX;
	pin B9 = GT10_VTTX;
	pin B10 = GT9_AVCCAUXRX;
	pin B11 = GT9_VTRX;
	pin B12 = GT9_AVCCAUXTX;
	pin B13 = GT9_VTTX;
	pin B14 = GT8_AVCCAUXRX;
	pin B15 = GT8_VTRX;
	pin B16 = GT8_AVCCAUXTX;
	pin B17 = GT8_VTTX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = GT7_VTRX;
	pin B20 = GT7_AVCCAUXTX;
	pin B21 = GT7_VTTX;
	pin B22 = GT6_AVCCAUXRX;
	pin B23 = GT6_VTRX;
	pin B24 = GT6_AVCCAUXTX;
	pin B25 = GT6_VTTX;
	pin B26 = GT5_AVCCAUXRX;
	pin B27 = GT5_VTRX;
	pin B28 = GT5_AVCCAUXTX;
	pin B29 = GT5_VTTX;
	pin B30 = GT4_AVCCAUXRX;
	pin B31 = GT4_VTRX;
	pin B32 = GT4_AVCCAUXTX;
	pin B33 = GT4_VTTX;
	pin B34 = GT3_AVCCAUXRX;
	pin B35 = GT3_VTRX;
	pin B36 = GT3_AVCCAUXTX;
	pin B37 = GT3_VTTX;
	pin B38 = GT2_AVCCAUXRX;
	pin B39 = GT2_VTRX;
	pin B40 = GT2_AVCCAUXTX;
	pin B41 = GT2_VTTX;
	pin B42 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = GT11_GNDA;
	pin C5 = IOB_E104_3;
	pin C6 = IOB_E104_2;
	pin C7 = TDO;
	pin C8 = GT10_GNDA;
	pin C9 = IOB_N95_2;
	pin C10 = IOB_N90_2;
	pin C11 = IOB_N90_3;
	pin C12 = GT9_GNDA;
	pin C13 = IOB_N78_3;
	pin C14 = IOB_N76_2;
	pin C15 = IOB_N76_3;
	pin C16 = GT8_GNDA;
	pin C17 = IOB_N63_3;
	pin C18 = IOB_N63_2;
	pin C19 = IOB_N57_3;
	pin C20 = IOB_N50_0;
	pin C21 = GT7_GNDA;
	pin C22 = GT6_GNDA;
	pin C23 = IOB_N47_3;
	pin C24 = IOB_N40_0;
	pin C25 = IOB_N34_1;
	pin C26 = IOB_N34_0;
	pin C27 = GT5_GNDA;
	pin C28 = IOB_N21_0;
	pin C29 = IOB_N21_1;
	pin C30 = IOB_N19_0;
	pin C31 = GT4_GNDA;
	pin C32 = IOB_N7_0;
	pin C33 = IOB_N7_1;
	pin C34 = IOB_N2_1;
	pin C35 = GT3_GNDA;
	pin C36 = TDI;
	pin C37 = IOB_W104_2;
	pin C38 = IOB_W104_3;
	pin C39 = GT2_GNDA;
	pin C40 = GND;
	pin C41 = GND;
	pin C42 = GND;
	pin D1 = IOB_E101_1;
	pin D2 = IOB_E101_0;
	pin D3 = IOB_E102_1;
	pin D4 = GND;
	pin D5 = VCCAUX;
	pin D6 = IOB_E103_0;
	pin D7 = IOB_E104_0;
	pin D8 = NC;
	pin D9 = IOB_N95_3;
	pin D10 = IOB_N92_3;
	pin D11 = GND;
	pin D12 = IOB_N84_2;
	pin D13 = IOB_N78_2;
	pin D14 = NC;
	pin D15 = GND;
	pin D16 = IOB_N67_3;
	pin D17 = IOB_N65_1;
	pin D18 = VCCO1;
	pin D19 = IOB_N57_2;
	pin D20 = IOB_N50_1;
	pin D21 = VCCAUX;
	pin D22 = VCCAUX;
	pin D23 = IOB_N47_2;
	pin D24 = IOB_N40_1;
	pin D25 = VCCO0;
	pin D26 = IOB_N32_2;
	pin D27 = IOB_N30_0;
	pin D28 = GND;
	pin D29 = NC;
	pin D30 = IOB_N19_1;
	pin D31 = IOB_N13_1;
	pin D32 = GND;
	pin D33 = IOB_N5_0;
	pin D34 = IOB_N2_0;
	pin D35 = DXN;
	pin D36 = IOB_W104_0;
	pin D37 = IOB_W103_0;
	pin D38 = VCCAUX;
	pin D39 = GND;
	pin D40 = IOB_W102_1;
	pin D41 = IOB_W101_0;
	pin D42 = IOB_W101_1;
	pin E1 = IOB_E100_3;
	pin E2 = IOB_E100_2;
	pin E3 = IOB_E102_0;
	pin E4 = VCCAUX;
	pin E5 = GND;
	pin E6 = IOB_E103_1;
	pin E7 = IOB_E104_1;
	pin E8 = VCCBATT;
	pin E9 = IOB_N96_3;
	pin E10 = IOB_N92_2;
	pin E11 = IOB_N90_0;
	pin E12 = IOB_N84_3;
	pin E13 = IOB_N78_0;
	pin E14 = NC;
	pin E15 = IOB_N76_0;
	pin E16 = IOB_N70_2;
	pin E17 = IOB_N64_2;
	pin E18 = IOB_N64_3;
	pin E19 = IOB_N57_0;
	pin E20 = IOB_N54_2;
	pin E21 = GND;
	pin E22 = GND;
	pin E23 = IOB_N43_1;
	pin E24 = IOB_N40_3;
	pin E25 = IOB_N33_0;
	pin E26 = IOB_N33_1;
	pin E27 = IOB_N27_1;
	pin E28 = IOB_N21_3;
	pin E29 = NC;
	pin E30 = IOB_N19_3;
	pin E31 = IOB_N13_0;
	pin E32 = IOB_N7_3;
	pin E33 = IOB_N5_1;
	pin E34 = IOB_N1_0;
	pin E35 = DXP;
	pin E36 = IOB_W104_1;
	pin E37 = IOB_W103_1;
	pin E38 = GND;
	pin E39 = VCCAUX;
	pin E40 = IOB_W102_0;
	pin E41 = IOB_W100_2;
	pin E42 = IOB_W100_3;
	pin F1 = IOB_E99_1;
	pin F2 = IOB_E99_0;
	pin F3 = IOB_E100_0;
	pin F4 = IOB_E100_1;
	pin F5 = VCCO2;
	pin F6 = GND;
	pin F7 = IOB_E102_2;
	pin F8 = TMS;
	pin F9 = IOB_N96_2;
	pin F10 = IOB_N92_0;
	pin F11 = IOB_N90_1;
	pin F12 = IOB_N85_3;
	pin F13 = IOB_N78_1;
	pin F14 = NC;
	pin F15 = IOB_N76_1;
	pin F16 = IOB_N70_3;
	pin F17 = IOB_N67_1;
	pin F18 = GND;
	pin F19 = IOB_N57_1;
	pin F20 = IOB_N54_3;
	pin F21 = IOB_N49_2;
	pin F22 = IOB_N48_1;
	pin F23 = IOB_N43_0;
	pin F24 = IOB_N40_2;
	pin F25 = GND;
	pin F26 = IOB_N30_2;
	pin F27 = IOB_N27_0;
	pin F28 = IOB_N21_2;
	pin F29 = NC;
	pin F30 = IOB_N19_2;
	pin F31 = IOB_N12_0;
	pin F32 = IOB_N7_2;
	pin F33 = IOB_N5_3;
	pin F34 = IOB_N1_1;
	pin F35 = HSWAP_EN;
	pin F36 = IOB_W102_2;
	pin F37 = GND;
	pin F38 = VCCO7;
	pin F39 = IOB_W100_1;
	pin F40 = IOB_W100_0;
	pin F41 = IOB_W99_0;
	pin F42 = IOB_W99_1;
	pin G1 = IOB_E98_0;
	pin G2 = IOB_E98_1;
	pin G3 = IOB_E98_3;
	pin G4 = IOB_E98_2;
	pin G5 = IOB_E97_1;
	pin G6 = IOB_E102_3;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N96_0;
	pin G10 = IOB_N92_1;
	pin G11 = VCCO1;
	pin G12 = IOB_N85_2;
	pin G13 = IOB_N82_2;
	pin G14 = NC;
	pin G15 = VCCO1;
	pin G16 = IOB_N71_3;
	pin G17 = IOB_N67_2;
	pin G18 = IOB_N64_0;
	pin G19 = IOB_N61_2;
	pin G20 = VCCO1;
	pin G21 = IOB_N49_3;
	pin G22 = IOB_N48_0;
	pin G23 = VCCO0;
	pin G24 = IOB_N36_1;
	pin G25 = IOB_N33_3;
	pin G26 = IOB_N30_1;
	pin G27 = IOB_N26_0;
	pin G28 = VCCO0;
	pin G29 = NC;
	pin G30 = IOB_N15_1;
	pin G31 = IOB_N12_1;
	pin G32 = VCCO0;
	pin G33 = IOB_N5_2;
	pin G34 = IOB_N1_3;
	pin G35 = PROG_B;
	pin G36 = GND;
	pin G37 = IOB_W102_3;
	pin G38 = IOB_W97_1;
	pin G39 = IOB_W98_2;
	pin G40 = IOB_W98_3;
	pin G41 = IOB_W98_1;
	pin G42 = IOB_W98_0;
	pin H1 = GND;
	pin H2 = IOB_E96_0;
	pin H3 = IOB_E96_1;
	pin H4 = IOB_E96_3;
	pin H5 = IOB_E96_2;
	pin H6 = IOB_E97_0;
	pin H7 = IOB_E95_1;
	pin H8 = GND;
	pin H9 = IOB_N96_1;
	pin H10 = IOB_N93_2;
	pin H11 = IOB_N91_2;
	pin H12 = IOB_N85_0;
	pin H13 = IOB_N82_3;
	pin H14 = NC;
	pin H15 = NC;
	pin H16 = IOB_N71_2;
	pin H17 = IOB_N68_2;
	pin H18 = IOB_N64_1;
	pin H19 = IOB_N61_3;
	pin H20 = IOB_N55_3;
	pin H21 = GND;
	pin H22 = GND;
	pin H23 = IOB_N42_0;
	pin H24 = IOB_N36_0;
	pin H25 = IOB_N33_2;
	pin H26 = IOB_N29_1;
	pin H27 = IOB_N26_1;
	pin H28 = NC;
	pin H29 = NC;
	pin H30 = IOB_N15_0;
	pin H31 = IOB_N12_3;
	pin H32 = IOB_N6_1;
	pin H33 = IOB_N4_1;
	pin H34 = IOB_N1_2;
	pin H35 = GND;
	pin H36 = IOB_W95_1;
	pin H37 = IOB_W97_0;
	pin H38 = IOB_W96_2;
	pin H39 = IOB_W96_3;
	pin H40 = IOB_W96_1;
	pin H41 = IOB_W96_0;
	pin H42 = GND;
	pin J1 = IOB_E93_1;
	pin J2 = IOB_E93_0;
	pin J3 = VCCO2;
	pin J4 = IOB_E94_0;
	pin J5 = IOB_E94_1;
	pin J6 = IOB_E94_3;
	pin J7 = IOB_E94_2;
	pin J8 = IOB_E95_0;
	pin J9 = GND;
	pin J10 = IOB_N93_3;
	pin J11 = IOB_N91_3;
	pin J12 = IOB_N85_1;
	pin J13 = IOB_N83_2;
	pin J14 = VCCO1;
	pin J15 = NC;
	pin J16 = IOB_N71_0;
	pin J17 = IOB_N68_3;
	pin J18 = VCCO1;
	pin J19 = IOB_N62_2;
	pin J20 = IOB_N55_2;
	pin J21 = IOB_N49_1;
	pin J22 = IOB_N48_2;
	pin J23 = IOB_N42_1;
	pin J24 = IOB_N35_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N29_0;
	pin J27 = IOB_N26_3;
	pin J28 = NC;
	pin J29 = VCCO0;
	pin J30 = IOB_N14_1;
	pin J31 = IOB_N12_2;
	pin J32 = IOB_N6_0;
	pin J33 = IOB_N4_0;
	pin J34 = GND;
	pin J35 = IOB_W95_0;
	pin J36 = IOB_W94_2;
	pin J37 = IOB_W94_3;
	pin J38 = IOB_W94_1;
	pin J39 = IOB_W94_0;
	pin J40 = VCCO7;
	pin J41 = IOB_W93_0;
	pin J42 = IOB_W93_1;
	pin K1 = IOB_E90_2;
	pin K2 = IOB_E90_3;
	pin K3 = IOB_E88_3;
	pin K4 = GND;
	pin K5 = IOB_E92_0;
	pin K6 = IOB_E92_1;
	pin K7 = IOB_E91_0;
	pin K8 = IOB_E91_1;
	pin K9 = IOB_E92_3;
	pin K10 = VCCAUX;
	pin K11 = IOB_N93_1;
	pin K12 = IOB_N89_2;
	pin K13 = IOB_N83_3;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = IOB_N71_1;
	pin K17 = IOB_N69_3;
	pin K18 = IOB_N65_2;
	pin K19 = IOB_N62_3;
	pin K20 = IOB_N55_0;
	pin K21 = IOB_N49_0;
	pin K22 = IOB_N48_3;
	pin K23 = IOB_N42_3;
	pin K24 = IOB_N35_0;
	pin K25 = IOB_N32_1;
	pin K26 = IOB_N28_0;
	pin K27 = IOB_N26_2;
	pin K28 = NC;
	pin K29 = NC;
	pin K30 = IOB_N14_0;
	pin K31 = IOB_N8_1;
	pin K32 = IOB_N4_2;
	pin K33 = VCCAUX;
	pin K34 = IOB_W92_3;
	pin K35 = IOB_W91_1;
	pin K36 = IOB_W91_0;
	pin K37 = IOB_W92_1;
	pin K38 = IOB_W92_0;
	pin K39 = GND;
	pin K40 = IOB_W88_3;
	pin K41 = IOB_W90_3;
	pin K42 = IOB_W90_2;
	pin L1 = IOB_E87_1;
	pin L2 = IOB_E87_0;
	pin L3 = IOB_E88_2;
	pin L4 = IOB_E88_0;
	pin L5 = IOB_E88_1;
	pin L6 = IOB_E89_1;
	pin L7 = IOB_E89_0;
	pin L8 = IOB_E90_1;
	pin L9 = IOB_E90_0;
	pin L10 = IOB_E92_2;
	pin L11 = VCCAUX;
	pin L12 = IOB_N89_3;
	pin L13 = IOB_N83_0;
	pin L14 = NC;
	pin L15 = NC;
	pin L16 = IOB_N75_2;
	pin L17 = IOB_N69_2;
	pin L18 = IOB_N65_3;
	pin L19 = IOB_N62_0;
	pin L20 = IOB_N55_1;
	pin L21 = GND;
	pin L22 = GND;
	pin L23 = IOB_N42_2;
	pin L24 = IOB_N35_3;
	pin L25 = IOB_N32_0;
	pin L26 = IOB_N28_1;
	pin L27 = IOB_N22_1;
	pin L28 = NC;
	pin L29 = NC;
	pin L30 = IOB_N14_3;
	pin L31 = IOB_N8_0;
	pin L32 = VCCAUX;
	pin L33 = IOB_W92_2;
	pin L34 = IOB_W90_0;
	pin L35 = IOB_W90_1;
	pin L36 = IOB_W89_0;
	pin L37 = IOB_W89_1;
	pin L38 = IOB_W88_1;
	pin L39 = IOB_W88_0;
	pin L40 = IOB_W88_2;
	pin L41 = IOB_W87_0;
	pin L42 = IOB_W87_1;
	pin M1 = GND;
	pin M2 = IOB_E84_3;
	pin M3 = IOB_E84_2;
	pin M4 = IOB_E84_1;
	pin M5 = IOB_E84_0;
	pin M6 = VCCO2;
	pin M7 = IOB_E86_3;
	pin M8 = IOB_E86_2;
	pin M9 = IOB_E85_1;
	pin M10 = IOB_E85_0;
	pin M11 = IOB_E86_1;
	pin M12 = IOB_E86_0;
	pin M13 = IOB_N83_1;
	pin M14 = IOB_N77_3;
	pin M15 = IOB_N77_2;
	pin M16 = IOB_N75_3;
	pin M17 = IOB_N69_1;
	pin M18 = IOB_N69_0;
	pin M19 = IOB_N62_1;
	pin M20 = IOB_N56_3;
	pin M21 = IOB_N56_2;
	pin M22 = IOB_N41_1;
	pin M23 = IOB_N41_0;
	pin M24 = IOB_N35_2;
	pin M25 = IOB_N28_3;
	pin M26 = IOB_N28_2;
	pin M27 = IOB_N22_0;
	pin M28 = IOB_N20_1;
	pin M29 = IOB_N20_0;
	pin M30 = IOB_N14_2;
	pin M31 = IOB_W86_0;
	pin M32 = IOB_W86_1;
	pin M33 = IOB_W85_0;
	pin M34 = IOB_W85_1;
	pin M35 = IOB_W86_2;
	pin M36 = IOB_W86_3;
	pin M37 = VCCO7;
	pin M38 = IOB_W84_0;
	pin M39 = IOB_W84_1;
	pin M40 = IOB_W84_2;
	pin M41 = IOB_W84_3;
	pin M42 = GND;
	pin N1 = IOB_E80_3;
	pin N2 = IOB_E80_2;
	pin N3 = IOB_E81_1;
	pin N4 = IOB_E81_0;
	pin N5 = IOB_E82_3;
	pin N6 = IOB_E82_2;
	pin N7 = IOB_E83_1;
	pin N8 = IOB_E83_0;
	pin N9 = IOB_E82_1;
	pin N10 = IOB_E82_0;
	pin N11 = IOB_E80_1;
	pin N12 = IOB_E80_0;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N29 = GND;
	pin N30 = VCCINT;
	pin N31 = IOB_W80_0;
	pin N32 = IOB_W80_1;
	pin N33 = IOB_W82_0;
	pin N34 = IOB_W82_1;
	pin N35 = IOB_W83_0;
	pin N36 = IOB_W83_1;
	pin N37 = IOB_W82_2;
	pin N38 = IOB_W82_3;
	pin N39 = IOB_W81_0;
	pin N40 = IOB_W81_1;
	pin N41 = IOB_W80_2;
	pin N42 = IOB_W80_3;
	pin P1 = IOB_E76_3;
	pin P2 = IOB_E76_2;
	pin P3 = IOB_E74_3;
	pin P4 = VCCO2;
	pin P5 = IOB_E77_1;
	pin P6 = IOB_E77_0;
	pin P7 = IOB_E78_3;
	pin P8 = IOB_E78_2;
	pin P9 = IOB_E79_1;
	pin P10 = IOB_E79_0;
	pin P11 = IOB_E78_1;
	pin P12 = IOB_E78_0;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCO1;
	pin P21 = VCCO1;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCO0;
	pin P27 = VCCINT;
	pin P28 = VCCINT;
	pin P29 = VCCINT;
	pin P30 = GND;
	pin P31 = IOB_W78_0;
	pin P32 = IOB_W78_1;
	pin P33 = IOB_W79_0;
	pin P34 = IOB_W79_1;
	pin P35 = IOB_W78_2;
	pin P36 = IOB_W78_3;
	pin P37 = IOB_W77_0;
	pin P38 = IOB_W77_1;
	pin P39 = VCCO7;
	pin P40 = IOB_W74_3;
	pin P41 = IOB_W76_2;
	pin P42 = IOB_W76_3;
	pin R1 = IOB_E74_1;
	pin R2 = IOB_E74_0;
	pin R3 = IOB_E74_2;
	pin R4 = GND;
	pin R5 = IOB_E75_1;
	pin R6 = IOB_E75_0;
	pin R7 = GND;
	pin R8 = IOB_E72_0;
	pin R9 = IOB_E76_1;
	pin R10 = IOB_E76_0;
	pin R11 = IOB_E73_1;
	pin R12 = IOB_E73_0;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCO1;
	pin R19 = VCCO1;
	pin R20 = VCCO1;
	pin R21 = VCCO1;
	pin R22 = VCCO0;
	pin R23 = VCCO0;
	pin R24 = VCCO0;
	pin R25 = VCCO0;
	pin R26 = VCCINT;
	pin R27 = VCCINT;
	pin R28 = VCCINT;
	pin R29 = VCCO7;
	pin R31 = IOB_W73_0;
	pin R32 = IOB_W73_1;
	pin R33 = IOB_W76_0;
	pin R34 = IOB_W76_1;
	pin R35 = IOB_W72_0;
	pin R36 = GND;
	pin R37 = IOB_W75_0;
	pin R38 = IOB_W75_1;
	pin R39 = GND;
	pin R40 = IOB_W74_2;
	pin R41 = IOB_W74_0;
	pin R42 = IOB_W74_1;
	pin T1 = GND;
	pin T2 = IOB_E70_3;
	pin T3 = IOB_E70_2;
	pin T4 = IOB_E71_1;
	pin T5 = IOB_E71_0;
	pin T6 = IOB_E72_3;
	pin T7 = IOB_E72_2;
	pin T8 = IOB_E72_1;
	pin T9 = VCCO2;
	pin T10 = IOB_E70_1;
	pin T11 = IOB_E70_0;
	pin T12 = IOB_E66_1;
	pin T14 = VCCO2;
	pin T15 = VCCO2;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = VCCINT;
	pin T23 = VCCINT;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCINT;
	pin T27 = VCCINT;
	pin T28 = VCCO7;
	pin T29 = VCCO7;
	pin T31 = IOB_W66_1;
	pin T32 = IOB_W70_0;
	pin T33 = IOB_W70_1;
	pin T34 = VCCO7;
	pin T35 = IOB_W72_1;
	pin T36 = IOB_W72_2;
	pin T37 = IOB_W72_3;
	pin T38 = IOB_W71_0;
	pin T39 = IOB_W71_1;
	pin T40 = IOB_W70_2;
	pin T41 = IOB_W70_3;
	pin T42 = GND;
	pin U1 = IOB_E66_3;
	pin U2 = IOB_E66_2;
	pin U3 = IOB_E67_1;
	pin U4 = IOB_E67_0;
	pin U5 = IOB_E68_3;
	pin U6 = IOB_E68_2;
	pin U7 = IOB_E69_1;
	pin U8 = IOB_E69_0;
	pin U9 = IOB_E68_1;
	pin U10 = IOB_E68_0;
	pin U11 = IOB_E64_1;
	pin U12 = IOB_E66_0;
	pin U14 = VCCO2;
	pin U15 = VCCO2;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = GND;
	pin U26 = VCCINT;
	pin U27 = VCCINT;
	pin U28 = VCCO7;
	pin U29 = VCCO7;
	pin U31 = IOB_W66_0;
	pin U32 = IOB_W64_1;
	pin U33 = IOB_W68_0;
	pin U34 = IOB_W68_1;
	pin U35 = IOB_W69_0;
	pin U36 = IOB_W69_1;
	pin U37 = IOB_W68_2;
	pin U38 = IOB_W68_3;
	pin U39 = IOB_W67_0;
	pin U40 = IOB_W67_1;
	pin U41 = IOB_W66_2;
	pin U42 = IOB_W66_3;
	pin V1 = IOB_E62_3;
	pin V2 = IOB_E62_2;
	pin V3 = VCCO2;
	pin V4 = IOB_E63_1;
	pin V5 = IOB_E63_0;
	pin V6 = GND;
	pin V7 = IOB_E64_3;
	pin V8 = IOB_E64_2;
	pin V9 = GND;
	pin V10 = IOB_E65_1;
	pin V11 = IOB_E65_0;
	pin V12 = IOB_E64_0;
	pin V14 = VCCO2;
	pin V15 = VCCO2;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = GND;
	pin V26 = GND;
	pin V27 = VCCINT;
	pin V28 = VCCO7;
	pin V29 = VCCO7;
	pin V31 = IOB_W64_0;
	pin V32 = IOB_W65_0;
	pin V33 = IOB_W65_1;
	pin V34 = GND;
	pin V35 = IOB_W64_2;
	pin V36 = IOB_W64_3;
	pin V37 = GND;
	pin V38 = IOB_W63_0;
	pin V39 = IOB_W63_1;
	pin V40 = VCCO7;
	pin V41 = IOB_W62_2;
	pin V42 = IOB_W62_3;
	pin W1 = IOB_E58_3;
	pin W2 = IOB_E58_2;
	pin W3 = IOB_E59_1;
	pin W4 = IOB_E59_0;
	pin W5 = IOB_E60_3;
	pin W6 = IOB_E60_2;
	pin W7 = IOB_E61_1;
	pin W8 = IOB_E61_0;
	pin W9 = IOB_E62_1;
	pin W10 = IOB_E62_0;
	pin W11 = IOB_E60_1;
	pin W12 = IOB_E60_0;
	pin W14 = VCCO2;
	pin W15 = VCCO2;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = GND;
	pin W26 = GND;
	pin W27 = VCCINT;
	pin W28 = VCCO7;
	pin W29 = VCCO7;
	pin W31 = IOB_W60_0;
	pin W32 = IOB_W60_1;
	pin W33 = IOB_W62_0;
	pin W34 = IOB_W62_1;
	pin W35 = IOB_W61_0;
	pin W36 = IOB_W61_1;
	pin W37 = IOB_W60_2;
	pin W38 = IOB_W60_3;
	pin W39 = IOB_W59_0;
	pin W40 = IOB_W59_1;
	pin W41 = IOB_W58_2;
	pin W42 = IOB_W58_3;
	pin Y1 = VCCAUX;
	pin Y2 = GND;
	pin Y3 = IOB_E56_3;
	pin Y4 = IOB_E56_2;
	pin Y5 = VCCO2;
	pin Y6 = IOB_E57_1;
	pin Y7 = IOB_E57_0;
	pin Y8 = VCCO2;
	pin Y9 = IOB_E58_1;
	pin Y10 = IOB_E58_0;
	pin Y11 = IOB_E56_1;
	pin Y12 = IOB_E56_0;
	pin Y14 = VCCO2;
	pin Y15 = VCCO2;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = GND;
	pin Y26 = GND;
	pin Y27 = VCCINT;
	pin Y28 = VCCO7;
	pin Y29 = VCCO7;
	pin Y31 = IOB_W56_0;
	pin Y32 = IOB_W56_1;
	pin Y33 = IOB_W58_0;
	pin Y34 = IOB_W58_1;
	pin Y35 = VCCO7;
	pin Y36 = IOB_W57_0;
	pin Y37 = IOB_W57_1;
	pin Y38 = VCCO7;
	pin Y39 = IOB_W56_2;
	pin Y40 = IOB_W56_3;
	pin Y41 = GND;
	pin Y42 = VCCAUX;
	pin AA1 = VCCAUX;
	pin AA2 = VCCAUX;
	pin AA3 = IOB_E53_1;
	pin AA4 = IOB_E53_0;
	pin AA5 = GND;
	pin AA6 = IOB_E54_3;
	pin AA7 = IOB_E54_2;
	pin AA8 = GND;
	pin AA9 = IOB_E55_1;
	pin AA10 = IOB_E55_0;
	pin AA11 = GND;
	pin AA12 = IOB_E54_1;
	pin AA14 = VCCO2;
	pin AA15 = VCCO2;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = GND;
	pin AA26 = GND;
	pin AA27 = VCCINT;
	pin AA28 = VCCO7;
	pin AA29 = VCCO7;
	pin AA31 = IOB_W54_1;
	pin AA32 = GND;
	pin AA33 = IOB_W55_0;
	pin AA34 = IOB_W55_1;
	pin AA35 = GND;
	pin AA36 = IOB_W54_2;
	pin AA37 = IOB_W54_3;
	pin AA38 = GND;
	pin AA39 = IOB_W53_0;
	pin AA40 = IOB_W53_1;
	pin AA41 = VCCAUX;
	pin AA42 = VCCAUX;
	pin AB1 = VCCAUX;
	pin AB2 = VCCAUX;
	pin AB3 = IOB_E52_3;
	pin AB4 = IOB_E52_2;
	pin AB5 = GND;
	pin AB6 = IOB_E51_3;
	pin AB7 = IOB_E51_2;
	pin AB8 = GND;
	pin AB9 = IOB_E51_1;
	pin AB10 = IOB_E51_0;
	pin AB11 = GND;
	pin AB12 = IOB_E54_0;
	pin AB14 = VCCO3;
	pin AB15 = VCCO3;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = GND;
	pin AB26 = GND;
	pin AB27 = VCCINT;
	pin AB28 = VCCO6;
	pin AB29 = VCCO6;
	pin AB31 = IOB_W54_0;
	pin AB32 = GND;
	pin AB33 = IOB_W51_0;
	pin AB34 = IOB_W51_1;
	pin AB35 = GND;
	pin AB36 = IOB_W51_2;
	pin AB37 = IOB_W51_3;
	pin AB38 = GND;
	pin AB39 = IOB_W52_2;
	pin AB40 = IOB_W52_3;
	pin AB41 = VCCAUX;
	pin AB42 = VCCAUX;
	pin AC1 = VCCAUX;
	pin AC2 = GND;
	pin AC3 = IOB_E50_3;
	pin AC4 = IOB_E50_2;
	pin AC5 = VCCO3;
	pin AC6 = IOB_E49_1;
	pin AC7 = IOB_E49_0;
	pin AC8 = VCCO3;
	pin AC9 = IOB_E48_3;
	pin AC10 = IOB_E48_2;
	pin AC11 = IOB_E49_3;
	pin AC12 = IOB_E49_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCO3;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = GND;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = VCCO6;
	pin AC29 = VCCO6;
	pin AC31 = IOB_W49_2;
	pin AC32 = IOB_W49_3;
	pin AC33 = IOB_W48_2;
	pin AC34 = IOB_W48_3;
	pin AC35 = VCCO6;
	pin AC36 = IOB_W49_0;
	pin AC37 = IOB_W49_1;
	pin AC38 = VCCO6;
	pin AC39 = IOB_W50_2;
	pin AC40 = IOB_W50_3;
	pin AC41 = GND;
	pin AC42 = VCCAUX;
	pin AD1 = IOB_E47_1;
	pin AD2 = IOB_E47_0;
	pin AD3 = IOB_E46_3;
	pin AD4 = IOB_E46_2;
	pin AD5 = IOB_E45_1;
	pin AD6 = IOB_E45_0;
	pin AD7 = IOB_E44_3;
	pin AD8 = IOB_E44_2;
	pin AD9 = IOB_E47_3;
	pin AD10 = IOB_E47_2;
	pin AD11 = IOB_E45_3;
	pin AD12 = IOB_E45_2;
	pin AD14 = VCCO3;
	pin AD15 = VCCO3;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = GND;
	pin AD26 = GND;
	pin AD27 = VCCINT;
	pin AD28 = VCCO6;
	pin AD29 = VCCO6;
	pin AD31 = IOB_W45_2;
	pin AD32 = IOB_W45_3;
	pin AD33 = IOB_W47_2;
	pin AD34 = IOB_W47_3;
	pin AD35 = IOB_W44_2;
	pin AD36 = IOB_W44_3;
	pin AD37 = IOB_W45_0;
	pin AD38 = IOB_W45_1;
	pin AD39 = IOB_W46_2;
	pin AD40 = IOB_W46_3;
	pin AD41 = IOB_W47_0;
	pin AD42 = IOB_W47_1;
	pin AE1 = IOB_E43_1;
	pin AE2 = IOB_E43_0;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E42_3;
	pin AE5 = IOB_E42_2;
	pin AE6 = GND;
	pin AE7 = IOB_E41_1;
	pin AE8 = IOB_E41_0;
	pin AE9 = GND;
	pin AE10 = IOB_E43_3;
	pin AE11 = IOB_E43_2;
	pin AE12 = IOB_E41_2;
	pin AE14 = VCCO3;
	pin AE15 = VCCO3;
	pin AE16 = VCCINT;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = GND;
	pin AE20 = GND;
	pin AE21 = GND;
	pin AE22 = GND;
	pin AE23 = GND;
	pin AE24 = GND;
	pin AE25 = GND;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = VCCO6;
	pin AE29 = VCCO6;
	pin AE31 = IOB_W41_2;
	pin AE32 = IOB_W43_2;
	pin AE33 = IOB_W43_3;
	pin AE34 = GND;
	pin AE35 = IOB_W41_0;
	pin AE36 = IOB_W41_1;
	pin AE37 = GND;
	pin AE38 = IOB_W42_2;
	pin AE39 = IOB_W42_3;
	pin AE40 = VCCO6;
	pin AE41 = IOB_W43_0;
	pin AE42 = IOB_W43_1;
	pin AF1 = IOB_E40_3;
	pin AF2 = IOB_E40_2;
	pin AF3 = IOB_E39_1;
	pin AF4 = IOB_E39_0;
	pin AF5 = IOB_E38_3;
	pin AF6 = IOB_E38_2;
	pin AF7 = IOB_E37_3;
	pin AF8 = IOB_E37_2;
	pin AF9 = IOB_E37_1;
	pin AF10 = IOB_E37_0;
	pin AF11 = IOB_E41_3;
	pin AF12 = IOB_E39_2;
	pin AF14 = VCCO3;
	pin AF15 = VCCO3;
	pin AF16 = VCCINT;
	pin AF17 = VCCINT;
	pin AF18 = GND;
	pin AF19 = GND;
	pin AF20 = GND;
	pin AF21 = GND;
	pin AF22 = GND;
	pin AF23 = GND;
	pin AF24 = GND;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = VCCINT;
	pin AF28 = VCCO6;
	pin AF29 = VCCO6;
	pin AF31 = IOB_W39_2;
	pin AF32 = IOB_W41_3;
	pin AF33 = IOB_W37_0;
	pin AF34 = IOB_W37_1;
	pin AF35 = IOB_W37_2;
	pin AF36 = IOB_W37_3;
	pin AF37 = IOB_W38_2;
	pin AF38 = IOB_W38_3;
	pin AF39 = IOB_W39_0;
	pin AF40 = IOB_W39_1;
	pin AF41 = IOB_W40_2;
	pin AF42 = IOB_W40_3;
	pin AG1 = GND;
	pin AG2 = IOB_E36_3;
	pin AG3 = IOB_E36_2;
	pin AG4 = IOB_E35_1;
	pin AG5 = IOB_E35_0;
	pin AG6 = IOB_E34_3;
	pin AG7 = IOB_E34_2;
	pin AG8 = IOB_E33_3;
	pin AG9 = VCCO3;
	pin AG10 = IOB_E35_3;
	pin AG11 = IOB_E35_2;
	pin AG12 = IOB_E39_3;
	pin AG14 = VCCO3;
	pin AG15 = VCCO3;
	pin AG16 = VCCINT;
	pin AG17 = VCCINT;
	pin AG18 = VCCINT;
	pin AG19 = VCCINT;
	pin AG20 = VCCINT;
	pin AG21 = VCCINT;
	pin AG22 = VCCINT;
	pin AG23 = VCCINT;
	pin AG24 = VCCINT;
	pin AG25 = VCCINT;
	pin AG26 = VCCINT;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = VCCO6;
	pin AG31 = IOB_W39_3;
	pin AG32 = IOB_W35_2;
	pin AG33 = IOB_W35_3;
	pin AG34 = VCCO6;
	pin AG35 = IOB_W33_3;
	pin AG36 = IOB_W34_2;
	pin AG37 = IOB_W34_3;
	pin AG38 = IOB_W35_0;
	pin AG39 = IOB_W35_1;
	pin AG40 = IOB_W36_2;
	pin AG41 = IOB_W36_3;
	pin AG42 = GND;
	pin AH1 = IOB_E33_1;
	pin AH2 = IOB_E33_0;
	pin AH3 = IOB_E32_3;
	pin AH4 = GND;
	pin AH5 = IOB_E31_1;
	pin AH6 = IOB_E31_0;
	pin AH7 = GND;
	pin AH8 = IOB_E33_2;
	pin AH9 = IOB_E30_3;
	pin AH10 = IOB_E30_2;
	pin AH11 = IOB_E31_3;
	pin AH12 = IOB_E31_2;
	pin AH14 = VCCO3;
	pin AH15 = VCCINT;
	pin AH16 = VCCINT;
	pin AH17 = VCCINT;
	pin AH18 = VCCO4;
	pin AH19 = VCCO4;
	pin AH20 = VCCO4;
	pin AH21 = VCCO4;
	pin AH22 = VCCO5;
	pin AH23 = VCCO5;
	pin AH24 = VCCO5;
	pin AH25 = VCCO5;
	pin AH26 = VCCINT;
	pin AH27 = VCCINT;
	pin AH28 = VCCINT;
	pin AH29 = VCCO6;
	pin AH31 = IOB_W31_2;
	pin AH32 = IOB_W31_3;
	pin AH33 = IOB_W30_2;
	pin AH34 = IOB_W30_3;
	pin AH35 = IOB_W33_2;
	pin AH36 = GND;
	pin AH37 = IOB_W31_0;
	pin AH38 = IOB_W31_1;
	pin AH39 = GND;
	pin AH40 = IOB_W32_3;
	pin AH41 = IOB_W33_0;
	pin AH42 = IOB_W33_1;
	pin AJ1 = IOB_E29_1;
	pin AJ2 = IOB_E29_0;
	pin AJ3 = IOB_E32_2;
	pin AJ4 = VCCO3;
	pin AJ5 = IOB_E28_3;
	pin AJ6 = IOB_E28_2;
	pin AJ7 = IOB_E27_1;
	pin AJ8 = IOB_E27_0;
	pin AJ9 = IOB_E27_3;
	pin AJ10 = IOB_E27_2;
	pin AJ11 = IOB_E29_3;
	pin AJ12 = IOB_E29_2;
	pin AJ13 = GND;
	pin AJ14 = VCCINT;
	pin AJ15 = VCCINT;
	pin AJ16 = VCCINT;
	pin AJ17 = VCCO4;
	pin AJ18 = VCCO4;
	pin AJ19 = VCCO4;
	pin AJ20 = VCCO4;
	pin AJ21 = VCCO4;
	pin AJ22 = VCCO5;
	pin AJ23 = VCCO5;
	pin AJ24 = VCCO5;
	pin AJ25 = VCCO5;
	pin AJ26 = VCCO5;
	pin AJ27 = VCCINT;
	pin AJ28 = VCCINT;
	pin AJ29 = VCCINT;
	pin AJ30 = GND;
	pin AJ31 = IOB_W29_2;
	pin AJ32 = IOB_W29_3;
	pin AJ33 = IOB_W27_2;
	pin AJ34 = IOB_W27_3;
	pin AJ35 = IOB_W27_0;
	pin AJ36 = IOB_W27_1;
	pin AJ37 = IOB_W28_2;
	pin AJ38 = IOB_W28_3;
	pin AJ39 = VCCO6;
	pin AJ40 = IOB_W32_2;
	pin AJ41 = IOB_W29_0;
	pin AJ42 = IOB_W29_1;
	pin AK1 = IOB_E26_3;
	pin AK2 = IOB_E26_2;
	pin AK3 = IOB_E25_1;
	pin AK4 = IOB_E25_0;
	pin AK5 = IOB_E24_3;
	pin AK6 = IOB_E24_2;
	pin AK7 = IOB_E23_1;
	pin AK8 = IOB_E23_0;
	pin AK9 = IOB_E23_3;
	pin AK10 = IOB_E23_2;
	pin AK11 = IOB_E25_3;
	pin AK12 = IOB_E25_2;
	pin AK13 = VCCINT;
	pin AK14 = GND;
	pin AK29 = GND;
	pin AK30 = VCCINT;
	pin AK31 = IOB_W25_2;
	pin AK32 = IOB_W25_3;
	pin AK33 = IOB_W23_2;
	pin AK34 = IOB_W23_3;
	pin AK35 = IOB_W23_0;
	pin AK36 = IOB_W23_1;
	pin AK37 = IOB_W24_2;
	pin AK38 = IOB_W24_3;
	pin AK39 = IOB_W25_0;
	pin AK40 = IOB_W25_1;
	pin AK41 = IOB_W26_2;
	pin AK42 = IOB_W26_3;
	pin AL1 = GND;
	pin AL2 = IOB_E22_3;
	pin AL3 = IOB_E22_2;
	pin AL4 = IOB_E21_1;
	pin AL5 = IOB_E21_0;
	pin AL6 = VCCO3;
	pin AL7 = IOB_E20_3;
	pin AL8 = IOB_E20_2;
	pin AL9 = IOB_E19_3;
	pin AL10 = IOB_E19_2;
	pin AL11 = IOB_E21_3;
	pin AL12 = IOB_E21_2;
	pin AL13 = IOB_S83_2;
	pin AL14 = IOB_S77_0;
	pin AL15 = IOB_S77_1;
	pin AL16 = IOB_S75_0;
	pin AL17 = IOB_S69_2;
	pin AL18 = IOB_S69_3;
	pin AL19 = IOB_S62_2;
	pin AL20 = IOB_S56_0;
	pin AL21 = IOB_S56_1;
	pin AL22 = IOB_S41_2;
	pin AL23 = IOB_S41_3;
	pin AL24 = IOB_S35_1;
	pin AL25 = IOB_S28_0;
	pin AL26 = IOB_S28_1;
	pin AL27 = IOB_S22_3;
	pin AL28 = IOB_S20_2;
	pin AL29 = IOB_S20_3;
	pin AL30 = IOB_S14_1;
	pin AL31 = IOB_W21_2;
	pin AL32 = IOB_W21_3;
	pin AL33 = IOB_W19_2;
	pin AL34 = IOB_W19_3;
	pin AL35 = IOB_W20_2;
	pin AL36 = IOB_W20_3;
	pin AL37 = VCCO6;
	pin AL38 = IOB_W21_0;
	pin AL39 = IOB_W21_1;
	pin AL40 = IOB_W22_2;
	pin AL41 = IOB_W22_3;
	pin AL42 = GND;
	pin AM1 = IOB_E19_1;
	pin AM2 = IOB_E19_0;
	pin AM3 = IOB_E18_3;
	pin AM4 = IOB_E17_1;
	pin AM5 = IOB_E17_0;
	pin AM6 = IOB_E16_3;
	pin AM7 = IOB_E16_2;
	pin AM8 = IOB_E17_3;
	pin AM9 = IOB_E17_2;
	pin AM10 = IOB_E15_2;
	pin AM11 = VCCAUX;
	pin AM12 = IOB_S89_0;
	pin AM13 = IOB_S83_3;
	pin AM14 = NC;
	pin AM15 = NC;
	pin AM16 = IOB_S75_1;
	pin AM17 = IOB_S69_1;
	pin AM18 = IOB_S65_0;
	pin AM19 = IOB_S62_3;
	pin AM20 = IOB_S55_2;
	pin AM21 = GND;
	pin AM22 = GND;
	pin AM23 = IOB_S42_1;
	pin AM24 = IOB_S35_0;
	pin AM25 = IOB_S32_3;
	pin AM26 = IOB_S28_2;
	pin AM27 = IOB_S22_2;
	pin AM28 = NC;
	pin AM29 = NC;
	pin AM30 = IOB_S14_0;
	pin AM31 = IOB_S8_3;
	pin AM32 = VCCAUX;
	pin AM33 = IOB_W15_2;
	pin AM34 = IOB_W17_2;
	pin AM35 = IOB_W17_3;
	pin AM36 = IOB_W16_2;
	pin AM37 = IOB_W16_3;
	pin AM38 = IOB_W17_0;
	pin AM39 = IOB_W17_1;
	pin AM40 = IOB_W18_3;
	pin AM41 = IOB_W19_0;
	pin AM42 = IOB_W19_1;
	pin AN1 = IOB_E15_1;
	pin AN2 = IOB_E15_0;
	pin AN3 = IOB_E18_2;
	pin AN4 = GND;
	pin AN5 = IOB_E14_3;
	pin AN6 = IOB_E14_2;
	pin AN7 = IOB_E13_3;
	pin AN8 = IOB_E13_2;
	pin AN9 = IOB_E15_3;
	pin AN10 = VCCAUX;
	pin AN11 = IOB_S93_2;
	pin AN12 = IOB_S89_1;
	pin AN13 = IOB_S83_0;
	pin AN14 = NC;
	pin AN15 = NC;
	pin AN16 = IOB_S71_2;
	pin AN17 = IOB_S69_0;
	pin AN18 = IOB_S65_1;
	pin AN19 = IOB_S62_0;
	pin AN20 = IOB_S55_3;
	pin AN21 = IOB_S49_3;
	pin AN22 = IOB_S48_0;
	pin AN23 = IOB_S42_0;
	pin AN24 = IOB_S35_3;
	pin AN25 = IOB_S32_2;
	pin AN26 = IOB_S28_3;
	pin AN27 = IOB_S26_1;
	pin AN28 = NC;
	pin AN29 = NC;
	pin AN30 = IOB_S14_3;
	pin AN31 = IOB_S8_2;
	pin AN32 = IOB_S4_1;
	pin AN33 = VCCAUX;
	pin AN34 = IOB_W15_3;
	pin AN35 = IOB_W13_2;
	pin AN36 = IOB_W13_3;
	pin AN37 = IOB_W14_2;
	pin AN38 = IOB_W14_3;
	pin AN39 = GND;
	pin AN40 = IOB_W18_2;
	pin AN41 = IOB_W15_0;
	pin AN42 = IOB_W15_1;
	pin AP1 = IOB_E13_1;
	pin AP2 = IOB_E13_0;
	pin AP3 = VCCO3;
	pin AP4 = IOB_E12_3;
	pin AP5 = IOB_E12_2;
	pin AP6 = IOB_E11_1;
	pin AP7 = IOB_E11_0;
	pin AP8 = IOB_E11_2;
	pin AP9 = GND;
	pin AP10 = IOB_S93_0;
	pin AP11 = IOB_S91_0;
	pin AP12 = IOB_S85_2;
	pin AP13 = IOB_S83_1;
	pin AP14 = VCCO4;
	pin AP15 = NC;
	pin AP16 = IOB_S71_3;
	pin AP17 = IOB_S68_0;
	pin AP18 = VCCO4;
	pin AP19 = IOB_S62_1;
	pin AP20 = IOB_S55_1;
	pin AP21 = IOB_S49_2;
	pin AP22 = IOB_S48_1;
	pin AP23 = IOB_S42_2;
	pin AP24 = IOB_S35_2;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S29_3;
	pin AP27 = IOB_S26_0;
	pin AP28 = NC;
	pin AP29 = VCCO5;
	pin AP30 = IOB_S14_2;
	pin AP31 = IOB_S12_1;
	pin AP32 = IOB_S6_3;
	pin AP33 = IOB_S4_3;
	pin AP34 = GND;
	pin AP35 = IOB_W11_2;
	pin AP36 = IOB_W11_0;
	pin AP37 = IOB_W11_1;
	pin AP38 = IOB_W12_2;
	pin AP39 = IOB_W12_3;
	pin AP40 = VCCO6;
	pin AP41 = IOB_W13_0;
	pin AP42 = IOB_W13_1;
	pin AR1 = GND;
	pin AR2 = IOB_E10_3;
	pin AR3 = IOB_E10_2;
	pin AR4 = IOB_E9_1;
	pin AR5 = IOB_E9_0;
	pin AR6 = IOB_E9_2;
	pin AR7 = IOB_E11_3;
	pin AR8 = GND;
	pin AR9 = IOB_S96_2;
	pin AR10 = IOB_S93_1;
	pin AR11 = IOB_S91_1;
	pin AR12 = IOB_S85_3;
	pin AR13 = IOB_S82_0;
	pin AR14 = NC;
	pin AR15 = NC;
	pin AR16 = IOB_S71_1;
	pin AR17 = IOB_S68_1;
	pin AR18 = IOB_S64_2;
	pin AR19 = IOB_S61_0;
	pin AR20 = IOB_S55_0;
	pin AR21 = GND;
	pin AR22 = GND;
	pin AR23 = IOB_S42_3;
	pin AR24 = IOB_S36_3;
	pin AR25 = IOB_S33_1;
	pin AR26 = IOB_S29_2;
	pin AR27 = IOB_S26_2;
	pin AR28 = NC;
	pin AR29 = NC;
	pin AR30 = IOB_S15_3;
	pin AR31 = IOB_S12_0;
	pin AR32 = IOB_S6_2;
	pin AR33 = IOB_S4_2;
	pin AR34 = IOB_S1_1;
	pin AR35 = GND;
	pin AR36 = IOB_W11_3;
	pin AR37 = IOB_W9_2;
	pin AR38 = IOB_W9_0;
	pin AR39 = IOB_W9_1;
	pin AR40 = IOB_W10_2;
	pin AR41 = IOB_W10_3;
	pin AR42 = GND;
	pin AT1 = IOB_E8_3;
	pin AT2 = IOB_E8_2;
	pin AT3 = IOB_E7_3;
	pin AT4 = IOB_E7_2;
	pin AT5 = IOB_E9_3;
	pin AT6 = IOB_E3_1;
	pin AT7 = GND;
	pin AT8 = IOB_E3_3;
	pin AT9 = IOB_S96_3;
	pin AT10 = IOB_S92_2;
	pin AT11 = VCCO4;
	pin AT12 = IOB_S85_1;
	pin AT13 = IOB_S82_1;
	pin AT14 = NC;
	pin AT15 = VCCO4;
	pin AT16 = IOB_S71_0;
	pin AT17 = IOB_S67_1;
	pin AT18 = IOB_S64_3;
	pin AT19 = IOB_S61_1;
	pin AT20 = VCCO4;
	pin AT21 = IOB_S49_0;
	pin AT22 = IOB_S48_3;
	pin AT23 = VCCO5;
	pin AT24 = IOB_S36_2;
	pin AT25 = IOB_S33_0;
	pin AT26 = IOB_S30_2;
	pin AT27 = IOB_S26_3;
	pin AT28 = VCCO5;
	pin AT29 = NC;
	pin AT30 = IOB_S15_2;
	pin AT31 = IOB_S12_2;
	pin AT32 = VCCO5;
	pin AT33 = IOB_S5_1;
	pin AT34 = IOB_S1_0;
	pin AT35 = IOB_W3_3;
	pin AT36 = GND;
	pin AT37 = IOB_W3_1;
	pin AT38 = IOB_W9_3;
	pin AT39 = IOB_W7_2;
	pin AT40 = IOB_W7_3;
	pin AT41 = IOB_W8_2;
	pin AT42 = IOB_W8_3;
	pin AU1 = IOB_E7_1;
	pin AU2 = IOB_E7_0;
	pin AU3 = IOB_E6_3;
	pin AU4 = IOB_E6_2;
	pin AU5 = VCCO3;
	pin AU6 = GND;
	pin AU7 = IOB_E3_0;
	pin AU8 = IOB_E3_2;
	pin AU9 = IOB_S96_1;
	pin AU10 = IOB_S92_3;
	pin AU11 = IOB_S90_2;
	pin AU12 = IOB_S85_0;
	pin AU13 = IOB_S78_2;
	pin AU14 = NC;
	pin AU15 = IOB_S76_2;
	pin AU16 = IOB_S70_0;
	pin AU17 = IOB_S67_2;
	pin AU18 = GND;
	pin AU19 = IOB_S57_2;
	pin AU20 = IOB_S54_0;
	pin AU21 = IOB_S49_1;
	pin AU22 = IOB_S48_2;
	pin AU23 = IOB_S43_3;
	pin AU24 = IOB_S40_1;
	pin AU25 = GND;
	pin AU26 = IOB_S30_1;
	pin AU27 = IOB_S27_3;
	pin AU28 = IOB_S21_1;
	pin AU29 = NC;
	pin AU30 = IOB_S19_1;
	pin AU31 = IOB_S12_3;
	pin AU32 = IOB_S7_1;
	pin AU33 = IOB_S5_0;
	pin AU34 = IOB_S1_2;
	pin AU35 = IOB_W3_2;
	pin AU36 = IOB_W3_0;
	pin AU37 = GND;
	pin AU38 = VCCO6;
	pin AU39 = IOB_W6_2;
	pin AU40 = IOB_W6_3;
	pin AU41 = IOB_W7_0;
	pin AU42 = IOB_W7_1;
	pin AV1 = IOB_E5_1;
	pin AV2 = IOB_E5_0;
	pin AV3 = IOB_E5_3;
	pin AV4 = VCCAUX;
	pin AV5 = GND;
	pin AV6 = IOB_E1_1;
	pin AV7 = IOB_E1_3;
	pin AV8 = PWRDWN_B;
	pin AV9 = IOB_S96_0;
	pin AV10 = IOB_S92_1;
	pin AV11 = IOB_S90_3;
	pin AV12 = IOB_S84_0;
	pin AV13 = IOB_S78_3;
	pin AV14 = NC;
	pin AV15 = IOB_S76_3;
	pin AV16 = IOB_S70_1;
	pin AV17 = IOB_S64_1;
	pin AV18 = IOB_S64_0;
	pin AV19 = IOB_S57_3;
	pin AV20 = IOB_S54_1;
	pin AV21 = GND;
	pin AV22 = GND;
	pin AV23 = IOB_S43_2;
	pin AV24 = IOB_S40_0;
	pin AV25 = IOB_S33_3;
	pin AV26 = IOB_S33_2;
	pin AV27 = IOB_S27_2;
	pin AV28 = IOB_S21_0;
	pin AV29 = NC;
	pin AV30 = IOB_S19_0;
	pin AV31 = IOB_S13_3;
	pin AV32 = IOB_S7_0;
	pin AV33 = IOB_S5_2;
	pin AV34 = IOB_S1_3;
	pin AV35 = M0;
	pin AV36 = IOB_W1_3;
	pin AV37 = IOB_W1_1;
	pin AV38 = GND;
	pin AV39 = VCCAUX;
	pin AV40 = IOB_W5_3;
	pin AV41 = IOB_W5_0;
	pin AV42 = IOB_W5_1;
	pin AW1 = IOB_E4_3;
	pin AW2 = IOB_E4_2;
	pin AW3 = IOB_E5_2;
	pin AW4 = GND;
	pin AW5 = VCCAUX;
	pin AW6 = IOB_E1_0;
	pin AW7 = IOB_E1_2;
	pin AW8 = DONE;
	pin AW9 = IOB_S95_0;
	pin AW10 = IOB_S92_0;
	pin AW11 = GND;
	pin AW12 = IOB_S84_1;
	pin AW13 = IOB_S78_1;
	pin AW14 = NC;
	pin AW15 = GND;
	pin AW16 = IOB_S67_0;
	pin AW17 = IOB_S65_2;
	pin AW18 = VCCO4;
	pin AW19 = IOB_S57_1;
	pin AW20 = IOB_S50_2;
	pin AW21 = VCCAUX;
	pin AW22 = VCCAUX;
	pin AW23 = IOB_S47_1;
	pin AW24 = IOB_S40_2;
	pin AW25 = VCCO5;
	pin AW26 = IOB_S32_1;
	pin AW27 = IOB_S30_3;
	pin AW28 = GND;
	pin AW29 = NC;
	pin AW30 = IOB_S19_2;
	pin AW31 = IOB_S13_2;
	pin AW32 = GND;
	pin AW33 = IOB_S5_3;
	pin AW34 = IOB_S2_3;
	pin AW35 = M2;
	pin AW36 = IOB_W1_2;
	pin AW37 = IOB_W1_0;
	pin AW38 = VCCAUX;
	pin AW39 = GND;
	pin AW40 = IOB_W5_2;
	pin AW41 = IOB_W4_2;
	pin AW42 = IOB_W4_3;
	pin AY1 = GND;
	pin AY2 = GND;
	pin AY3 = GND;
	pin AY4 = GT14_GNDA;
	pin AY5 = IOB_E2_3;
	pin AY6 = IOB_E2_2;
	pin AY7 = CCLK;
	pin AY8 = GT15_GNDA;
	pin AY9 = IOB_S95_1;
	pin AY10 = IOB_S90_1;
	pin AY11 = IOB_S90_0;
	pin AY12 = GT16_GNDA;
	pin AY13 = IOB_S78_0;
	pin AY14 = IOB_S76_1;
	pin AY15 = IOB_S76_0;
	pin AY16 = GT17_GNDA;
	pin AY17 = IOB_S63_0;
	pin AY18 = IOB_S63_1;
	pin AY19 = IOB_S57_0;
	pin AY20 = IOB_S50_3;
	pin AY21 = GT18_GNDA;
	pin AY22 = GT19_GNDA;
	pin AY23 = IOB_S47_0;
	pin AY24 = IOB_S40_3;
	pin AY25 = IOB_S34_2;
	pin AY26 = IOB_S34_3;
	pin AY27 = GT20_GNDA;
	pin AY28 = IOB_S21_3;
	pin AY29 = IOB_S21_2;
	pin AY30 = IOB_S19_3;
	pin AY31 = GT21_GNDA;
	pin AY32 = IOB_S7_3;
	pin AY33 = IOB_S7_2;
	pin AY34 = IOB_S2_2;
	pin AY35 = GT22_GNDA;
	pin AY36 = M1;
	pin AY37 = IOB_W2_2;
	pin AY38 = IOB_W2_3;
	pin AY39 = GT23_GNDA;
	pin AY40 = GND;
	pin AY41 = GND;
	pin AY42 = GND;
	pin BA1 = GND;
	pin BA2 = GT14_AVCCAUXRX;
	pin BA3 = GT14_VTRX;
	pin BA4 = GT14_AVCCAUXTX;
	pin BA5 = GT14_VTTX;
	pin BA6 = GT15_AVCCAUXRX;
	pin BA7 = GT15_VTRX;
	pin BA8 = GT15_AVCCAUXTX;
	pin BA9 = GT15_VTTX;
	pin BA10 = GT16_AVCCAUXRX;
	pin BA11 = GT16_VTRX;
	pin BA12 = GT16_AVCCAUXTX;
	pin BA13 = GT16_VTTX;
	pin BA14 = GT17_AVCCAUXRX;
	pin BA15 = GT17_VTRX;
	pin BA16 = GT17_AVCCAUXTX;
	pin BA17 = GT17_VTTX;
	pin BA18 = GT18_AVCCAUXRX;
	pin BA19 = GT18_VTRX;
	pin BA20 = GT18_AVCCAUXTX;
	pin BA21 = GT18_VTTX;
	pin BA22 = GT19_AVCCAUXRX;
	pin BA23 = GT19_VTRX;
	pin BA24 = GT19_AVCCAUXTX;
	pin BA25 = GT19_VTTX;
	pin BA26 = GT20_AVCCAUXRX;
	pin BA27 = GT20_VTRX;
	pin BA28 = GT20_AVCCAUXTX;
	pin BA29 = GT20_VTTX;
	pin BA30 = GT21_AVCCAUXRX;
	pin BA31 = GT21_VTRX;
	pin BA32 = GT21_AVCCAUXTX;
	pin BA33 = GT21_VTTX;
	pin BA34 = GT22_AVCCAUXRX;
	pin BA35 = GT22_VTRX;
	pin BA36 = GT22_AVCCAUXTX;
	pin BA37 = GT22_VTTX;
	pin BA38 = GT23_AVCCAUXRX;
	pin BA39 = GT23_VTRX;
	pin BA40 = GT23_AVCCAUXTX;
	pin BA41 = GT23_VTTX;
	pin BA42 = GND;
	pin BB2 = GT14_RXN;
	pin BB3 = GT14_RXP;
	pin BB4 = GT14_TXP;
	pin BB5 = GT14_TXN;
	pin BB6 = GT15_RXN;
	pin BB7 = GT15_RXP;
	pin BB8 = GT15_TXP;
	pin BB9 = GT15_TXN;
	pin BB10 = GT16_RXN;
	pin BB11 = GT16_RXP;
	pin BB12 = GT16_TXP;
	pin BB13 = GT16_TXN;
	pin BB14 = GT17_RXN;
	pin BB15 = GT17_RXP;
	pin BB16 = GT17_TXP;
	pin BB17 = GT17_TXN;
	pin BB18 = GT18_RXN;
	pin BB19 = GT18_RXP;
	pin BB20 = GT18_TXP;
	pin BB21 = GT18_TXN;
	pin BB22 = GT19_RXN;
	pin BB23 = GT19_RXP;
	pin BB24 = GT19_TXP;
	pin BB25 = GT19_TXN;
	pin BB26 = GT20_RXN;
	pin BB27 = GT20_RXP;
	pin BB28 = GT20_TXP;
	pin BB29 = GT20_TXN;
	pin BB30 = GT21_RXN;
	pin BB31 = GT21_RXP;
	pin BB32 = GT21_TXP;
	pin BB33 = GT21_TXN;
	pin BB34 = GT22_RXN;
	pin BB35 = GT22_RXP;
	pin BB36 = GT22_TXP;
	pin BB37 = GT22_TXN;
	pin BB38 = GT23_RXN;
	pin BB39 = GT23_RXP;
	pin BB40 = GT23_TXP;
	pin BB41 = GT23_TXN;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_W90_3;
	vref IOB_W94_3;
	vref IOB_W98_3;
	vref IOB_W102_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_E90_3;
	vref IOB_E94_3;
	vref IOB_E98_3;
	vref IOB_E102_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S41_3;
	vref IOB_S43_3;
	vref IOB_S54_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S84_0;
	vref IOB_S91_0;
	vref IOB_S92_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N41_0;
	vref IOB_N43_0;
	vref IOB_N54_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N84_3;
	vref IOB_N91_3;
	vref IOB_N95_3;
}

// xc2vp100-ff1696
bond BOND57 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = VCCAUX;
	pin A4 = IOB_E117_0;
	pin A5 = GND;
	pin A6 = IOB_E118_2;
	pin A7 = IOB_E119_0;
	pin A8 = IOB_E120_2;
	pin A9 = GND;
	pin A10 = IOB_N107_2;
	pin A11 = IOB_N104_0;
	pin A12 = VCCAUX;
	pin A13 = GND;
	pin A14 = IOB_N88_1;
	pin A15 = IOB_N83_0;
	pin A16 = NC;
	pin A17 = GND;
	pin A18 = IOB_N72_2;
	pin A19 = IOB_N68_2;
	pin A20 = GND;
	pin A21 = VCCAUX;
	pin A22 = VCCAUX;
	pin A23 = GND;
	pin A24 = IOB_N43_1;
	pin A25 = IOB_N39_1;
	pin A26 = GND;
	pin A27 = NC;
	pin A28 = IOB_N28_3;
	pin A29 = IOB_N23_2;
	pin A30 = GND;
	pin A31 = VCCAUX;
	pin A32 = IOB_N7_3;
	pin A33 = IOB_N4_1;
	pin A34 = GND;
	pin A35 = IOB_W120_2;
	pin A36 = IOB_W119_0;
	pin A37 = IOB_W118_2;
	pin A38 = GND;
	pin A39 = IOB_W117_0;
	pin A40 = VCCAUX;
	pin A41 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = IOB_E117_1;
	pin B5 = IOB_E115_0;
	pin B6 = IOB_E118_3;
	pin B7 = IOB_E119_1;
	pin B8 = IOB_E120_3;
	pin B9 = IOB_E120_0;
	pin B10 = IOB_N107_3;
	pin B11 = IOB_N104_1;
	pin B12 = IOB_N97_0;
	pin B13 = IOB_N92_0;
	pin B14 = IOB_N88_2;
	pin B15 = IOB_N83_1;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = IOB_N72_3;
	pin B19 = IOB_N68_3;
	pin B20 = IOB_N63_2;
	pin B21 = IOB_N56_2;
	pin B22 = IOB_N55_1;
	pin B23 = IOB_N48_1;
	pin B24 = IOB_N43_0;
	pin B25 = IOB_N39_0;
	pin B26 = NC;
	pin B27 = NC;
	pin B28 = IOB_N28_2;
	pin B29 = IOB_N23_1;
	pin B30 = IOB_N19_3;
	pin B31 = IOB_N14_3;
	pin B32 = IOB_N7_2;
	pin B33 = IOB_N4_0;
	pin B34 = IOB_W120_0;
	pin B35 = IOB_W120_3;
	pin B36 = IOB_W119_1;
	pin B37 = IOB_W118_3;
	pin B38 = IOB_W115_0;
	pin B39 = IOB_W117_1;
	pin B40 = GND;
	pin B41 = GND;
	pin B42 = VCCAUX;
	pin C1 = VCCAUX;
	pin C2 = GND;
	pin C3 = IOB_E113_1;
	pin C4 = IOB_E113_0;
	pin C5 = IOB_E115_1;
	pin C6 = IOB_E114_2;
	pin C7 = IOB_E116_3;
	pin C8 = IOB_E116_2;
	pin C9 = IOB_E120_1;
	pin C10 = IOB_N109_3;
	pin C11 = IOB_N109_2;
	pin C12 = IOB_N97_1;
	pin C13 = IOB_N92_1;
	pin C14 = IOB_N89_3;
	pin C15 = IOB_N84_3;
	pin C16 = IOB_N84_2;
	pin C17 = NC;
	pin C18 = IOB_N74_2;
	pin C19 = IOB_N74_1;
	pin C20 = IOB_N63_3;
	pin C21 = IOB_N56_3;
	pin C22 = IOB_N55_0;
	pin C23 = IOB_N48_0;
	pin C24 = IOB_N37_2;
	pin C25 = IOB_N37_1;
	pin C26 = NC;
	pin C27 = IOB_N27_1;
	pin C28 = IOB_N27_0;
	pin C29 = IOB_N22_0;
	pin C30 = IOB_N19_2;
	pin C31 = IOB_N14_2;
	pin C32 = IOB_N2_1;
	pin C33 = IOB_N2_0;
	pin C34 = IOB_W120_1;
	pin C35 = IOB_W116_2;
	pin C36 = IOB_W116_3;
	pin C37 = IOB_W114_2;
	pin C38 = IOB_W115_1;
	pin C39 = IOB_W113_0;
	pin C40 = IOB_W113_1;
	pin C41 = GND;
	pin C42 = VCCAUX;
	pin D1 = IOB_E112_3;
	pin D2 = IOB_E112_2;
	pin D3 = IOB_E109_0;
	pin D4 = IOB_E110_2;
	pin D5 = IOB_E111_0;
	pin D6 = VCCO2;
	pin D7 = IOB_E114_3;
	pin D8 = IOB_E118_1;
	pin D9 = IOB_E118_0;
	pin D10 = VCCO1;
	pin D11 = IOB_N105_2;
	pin D12 = IOB_N98_3;
	pin D13 = IOB_N98_2;
	pin D14 = VCCO1;
	pin D15 = IOB_N89_2;
	pin D16 = IOB_N77_3;
	pin D17 = IOB_N77_2;
	pin D18 = VCCO1;
	pin D19 = IOB_N69_1;
	pin D20 = IOB_N69_0;
	pin D21 = IOB_N57_0;
	pin D22 = IOB_N54_3;
	pin D23 = IOB_N42_3;
	pin D24 = IOB_N42_2;
	pin D25 = VCCO0;
	pin D26 = IOB_N34_1;
	pin D27 = IOB_N34_0;
	pin D28 = IOB_N22_1;
	pin D29 = VCCO0;
	pin D30 = IOB_N13_1;
	pin D31 = IOB_N13_0;
	pin D32 = IOB_N6_1;
	pin D33 = VCCO0;
	pin D34 = IOB_W118_0;
	pin D35 = IOB_W118_1;
	pin D36 = IOB_W114_3;
	pin D37 = VCCO7;
	pin D38 = IOB_W111_0;
	pin D39 = IOB_W110_2;
	pin D40 = IOB_W109_0;
	pin D41 = IOB_W112_2;
	pin D42 = IOB_W112_3;
	pin E1 = GND;
	pin E2 = IOB_E106_2;
	pin E3 = IOB_E109_1;
	pin E4 = IOB_E110_3;
	pin E5 = GND;
	pin E6 = IOB_E111_1;
	pin E7 = IOB_E107_0;
	pin E8 = IOB_E108_2;
	pin E9 = GND;
	pin E10 = IOB_N110_0;
	pin E11 = IOB_N105_3;
	pin E12 = IOB_N99_0;
	pin E13 = GND;
	pin E14 = IOB_N90_0;
	pin E15 = IOB_N85_0;
	pin E16 = IOB_N78_0;
	pin E17 = GND;
	pin E18 = IOB_N75_2;
	pin E19 = IOB_N70_2;
	pin E20 = GND;
	pin E21 = IOB_N57_1;
	pin E22 = IOB_N54_2;
	pin E23 = GND;
	pin E24 = IOB_N41_1;
	pin E25 = IOB_N36_1;
	pin E26 = GND;
	pin E27 = IOB_N33_3;
	pin E28 = IOB_N26_3;
	pin E29 = IOB_N21_3;
	pin E30 = GND;
	pin E31 = IOB_N12_3;
	pin E32 = IOB_N6_0;
	pin E33 = IOB_N1_3;
	pin E34 = GND;
	pin E35 = IOB_W108_2;
	pin E36 = IOB_W107_0;
	pin E37 = IOB_W111_1;
	pin E38 = GND;
	pin E39 = IOB_W110_3;
	pin E40 = IOB_W109_1;
	pin E41 = IOB_W106_2;
	pin E42 = GND;
	pin F1 = IOB_E105_1;
	pin F2 = IOB_E105_0;
	pin F3 = IOB_E106_3;
	pin F4 = VCCO2;
	pin F5 = IOB_E102_2;
	pin F6 = IOB_E103_0;
	pin F7 = IOB_E107_1;
	pin F8 = IOB_E108_3;
	pin F9 = IOB_E116_0;
	pin F10 = IOB_N110_1;
	pin F11 = IOB_N106_0;
	pin F12 = IOB_N99_1;
	pin F13 = IOB_N96_2;
	pin F14 = IOB_N90_1;
	pin F15 = IOB_N85_1;
	pin F16 = IOB_N78_1;
	pin F17 = NC;
	pin F18 = IOB_N75_3;
	pin F19 = IOB_N70_3;
	pin F20 = IOB_N64_0;
	pin F21 = IOB_N61_2;
	pin F22 = IOB_N50_1;
	pin F23 = IOB_N47_3;
	pin F24 = IOB_N41_0;
	pin F25 = IOB_N36_0;
	pin F26 = NC;
	pin F27 = IOB_N33_2;
	pin F28 = IOB_N26_2;
	pin F29 = IOB_N21_2;
	pin F30 = IOB_N15_1;
	pin F31 = IOB_N12_2;
	pin F32 = IOB_N5_3;
	pin F33 = IOB_N1_2;
	pin F34 = IOB_W116_0;
	pin F35 = IOB_W108_3;
	pin F36 = IOB_W107_1;
	pin F37 = IOB_W103_0;
	pin F38 = IOB_W102_2;
	pin F39 = VCCO7;
	pin F40 = IOB_W106_3;
	pin F41 = IOB_W105_0;
	pin F42 = IOB_W105_1;
	pin G1 = IOB_E100_3;
	pin G2 = IOB_E100_2;
	pin G3 = IOB_E101_1;
	pin G4 = IOB_E101_0;
	pin G5 = IOB_E102_3;
	pin G6 = IOB_E103_1;
	pin G7 = IOB_E104_3;
	pin G8 = IOB_E104_2;
	pin G9 = IOB_E116_1;
	pin G10 = IOB_N107_1;
	pin G11 = IOB_N106_1;
	pin G12 = IOB_N103_3;
	pin G13 = IOB_N96_3;
	pin G14 = IOB_N91_3;
	pin G15 = IOB_N86_3;
	pin G16 = IOB_N86_2;
	pin G17 = NC;
	pin G18 = IOB_N76_1;
	pin G19 = IOB_N76_0;
	pin G20 = IOB_N64_1;
	pin G21 = IOB_N61_3;
	pin G22 = IOB_N50_0;
	pin G23 = IOB_N47_2;
	pin G24 = IOB_N35_3;
	pin G25 = IOB_N35_2;
	pin G26 = NC;
	pin G27 = IOB_N25_1;
	pin G28 = IOB_N25_0;
	pin G29 = IOB_N20_0;
	pin G30 = IOB_N15_0;
	pin G31 = IOB_N8_0;
	pin G32 = IOB_N5_2;
	pin G33 = IOB_N4_2;
	pin G34 = IOB_W116_1;
	pin G35 = IOB_W104_2;
	pin G36 = IOB_W104_3;
	pin G37 = IOB_W103_1;
	pin G38 = IOB_W102_3;
	pin G39 = IOB_W101_0;
	pin G40 = IOB_W101_1;
	pin G41 = IOB_W100_2;
	pin G42 = IOB_W100_3;
	pin H1 = IOB_E94_2;
	pin H2 = IOB_E97_1;
	pin H3 = IOB_E97_0;
	pin H4 = IOB_E98_3;
	pin H5 = IOB_E98_2;
	pin H6 = IOB_E99_1;
	pin H7 = IOB_E99_0;
	pin H8 = IOB_E114_1;
	pin H9 = IOB_E114_0;
	pin H10 = VCCO2;
	pin H11 = IOB_N106_2;
	pin H12 = IOB_N99_2;
	pin H13 = IOB_N103_2;
	pin H14 = VCCO1;
	pin H15 = IOB_N91_2;
	pin H16 = IOB_N82_3;
	pin H17 = IOB_N82_2;
	pin H18 = VCCO1;
	pin H19 = IOB_N71_1;
	pin H20 = IOB_N71_0;
	pin H21 = IOB_N62_0;
	pin H22 = IOB_N49_3;
	pin H23 = IOB_N40_3;
	pin H24 = IOB_N40_2;
	pin H25 = VCCO0;
	pin H26 = IOB_N29_1;
	pin H27 = IOB_N29_0;
	pin H28 = IOB_N20_1;
	pin H29 = VCCO0;
	pin H30 = IOB_N8_1;
	pin H31 = IOB_N12_1;
	pin H32 = IOB_N5_1;
	pin H33 = VCCO7;
	pin H34 = IOB_W114_0;
	pin H35 = IOB_W114_1;
	pin H36 = IOB_W99_0;
	pin H37 = IOB_W99_1;
	pin H38 = IOB_W98_2;
	pin H39 = IOB_W98_3;
	pin H40 = IOB_W97_0;
	pin H41 = IOB_W97_1;
	pin H42 = IOB_W94_2;
	pin J1 = GND;
	pin J2 = IOB_E94_3;
	pin J3 = IOB_E95_1;
	pin J4 = IOB_E95_0;
	pin J5 = GND;
	pin J6 = IOB_E96_3;
	pin J7 = IOB_E96_2;
	pin J8 = IOB_E112_1;
	pin J9 = GND;
	pin J10 = NC;
	pin J11 = IOB_N106_3;
	pin J12 = IOB_N99_3;
	pin J13 = GND;
	pin J14 = IOB_N90_2;
	pin J15 = IOB_N85_2;
	pin J16 = IOB_N78_2;
	pin J17 = GND;
	pin J18 = IOB_N71_2;
	pin J19 = IOB_N69_2;
	pin J20 = GND;
	pin J21 = IOB_N62_1;
	pin J22 = IOB_N49_2;
	pin J23 = GND;
	pin J24 = IOB_N42_1;
	pin J25 = IOB_N40_1;
	pin J26 = GND;
	pin J27 = IOB_N33_1;
	pin J28 = IOB_N26_1;
	pin J29 = IOB_N21_1;
	pin J30 = GND;
	pin J31 = IOB_N12_0;
	pin J32 = IOB_N5_0;
	pin J33 = PROG_B;
	pin J34 = GND;
	pin J35 = IOB_W112_1;
	pin J36 = IOB_W96_2;
	pin J37 = IOB_W96_3;
	pin J38 = GND;
	pin J39 = IOB_W95_0;
	pin J40 = IOB_W95_1;
	pin J41 = IOB_W94_3;
	pin J42 = GND;
	pin K1 = IOB_E92_3;
	pin K2 = IOB_E92_2;
	pin K3 = IOB_E89_0;
	pin K4 = VCCO2;
	pin K5 = IOB_E93_1;
	pin K6 = IOB_E93_0;
	pin K7 = IOB_E91_0;
	pin K8 = VCCO2;
	pin K9 = IOB_E112_0;
	pin K10 = TCK;
	pin K11 = IOB_N110_2;
	pin K12 = IOB_N104_2;
	pin K13 = IOB_N97_2;
	pin K14 = IOB_N90_3;
	pin K15 = IOB_N85_3;
	pin K16 = IOB_N78_3;
	pin K17 = IOB_N76_2;
	pin K18 = IOB_N71_3;
	pin K19 = IOB_N69_3;
	pin K20 = IOB_N62_2;
	pin K21 = IOB_N56_0;
	pin K22 = IOB_N55_3;
	pin K23 = IOB_N49_1;
	pin K24 = IOB_N42_0;
	pin K25 = IOB_N40_0;
	pin K26 = IOB_N35_1;
	pin K27 = IOB_N33_0;
	pin K28 = IOB_N26_0;
	pin K29 = IOB_N21_0;
	pin K30 = IOB_N14_1;
	pin K31 = IOB_N7_1;
	pin K32 = IOB_N1_1;
	pin K33 = HSWAP_EN;
	pin K34 = IOB_W112_0;
	pin K35 = VCCO7;
	pin K36 = IOB_W91_0;
	pin K37 = IOB_W93_0;
	pin K38 = IOB_W93_1;
	pin K39 = VCCO7;
	pin K40 = IOB_W89_0;
	pin K41 = IOB_W92_2;
	pin K42 = IOB_W92_3;
	pin L1 = IOB_E88_3;
	pin L2 = IOB_E88_2;
	pin L3 = IOB_E89_1;
	pin L4 = IOB_E90_3;
	pin L5 = IOB_E90_2;
	pin L6 = IOB_E87_0;
	pin L7 = IOB_E91_1;
	pin L8 = IOB_E110_1;
	pin L9 = IOB_E110_0;
	pin L10 = TMS;
	pin L11 = IOB_N110_3;
	pin L12 = IOB_N104_3;
	pin L13 = IOB_N97_3;
	pin L14 = IOB_N92_2;
	pin L15 = IOB_N88_3;
	pin L16 = IOB_N83_2;
	pin L17 = IOB_N76_3;
	pin L18 = IOB_N72_1;
	pin L19 = IOB_N74_3;
	pin L20 = IOB_N62_3;
	pin L21 = IOB_N56_1;
	pin L22 = IOB_N55_2;
	pin L23 = IOB_N49_0;
	pin L24 = IOB_N37_0;
	pin L25 = IOB_N39_2;
	pin L26 = IOB_N35_0;
	pin L27 = IOB_N28_1;
	pin L28 = IOB_N23_0;
	pin L29 = IOB_N19_1;
	pin L30 = IOB_N14_0;
	pin L31 = IOB_N7_0;
	pin L32 = IOB_N1_0;
	pin L33 = DXN;
	pin L34 = IOB_W110_0;
	pin L35 = IOB_W110_1;
	pin L36 = IOB_W91_1;
	pin L37 = IOB_W87_0;
	pin L38 = IOB_W90_2;
	pin L39 = IOB_W90_3;
	pin L40 = IOB_W89_1;
	pin L41 = IOB_W88_2;
	pin L42 = IOB_W88_3;
	pin M1 = VCCAUX;
	pin M2 = IOB_E82_2;
	pin M3 = IOB_E85_1;
	pin M4 = IOB_E85_0;
	pin M5 = IOB_E86_3;
	pin M6 = IOB_E86_2;
	pin M7 = IOB_E87_1;
	pin M8 = IOB_E108_1;
	pin M9 = IOB_E108_0;
	pin M10 = VCCO2;
	pin M11 = TDO;
	pin M12 = VCCBATT;
	pin M13 = VCCO1;
	pin M14 = IOB_N92_3;
	pin M15 = IOB_N86_1;
	pin M16 = IOB_N83_3;
	pin M17 = NC;
	pin M18 = NC;
	pin M19 = GND;
	pin M20 = IOB_N64_3;
	pin M21 = IOB_N64_2;
	pin M22 = IOB_N47_1;
	pin M23 = IOB_N47_0;
	pin M24 = GND;
	pin M25 = NC;
	pin M26 = NC;
	pin M27 = IOB_N28_0;
	pin M28 = IOB_N25_2;
	pin M29 = IOB_N19_0;
	pin M30 = VCCO0;
	pin M31 = DXP;
	pin M32 = TDI;
	pin M33 = VCCO7;
	pin M34 = IOB_W108_0;
	pin M35 = IOB_W108_1;
	pin M36 = IOB_W87_1;
	pin M37 = IOB_W86_2;
	pin M38 = IOB_W86_3;
	pin M39 = IOB_W85_0;
	pin M40 = IOB_W85_1;
	pin M41 = IOB_W82_2;
	pin M42 = VCCAUX;
	pin N1 = GND;
	pin N2 = IOB_E82_3;
	pin N3 = IOB_E83_1;
	pin N4 = IOB_E83_0;
	pin N5 = GND;
	pin N6 = IOB_E84_3;
	pin N7 = IOB_E84_2;
	pin N8 = IOB_E100_1;
	pin N9 = GND;
	pin N10 = IOB_E104_1;
	pin N11 = IOB_E104_0;
	pin N12 = IOB_E106_1;
	pin N13 = VCCINT;
	pin N30 = VCCINT;
	pin N31 = IOB_W106_1;
	pin N32 = IOB_W104_0;
	pin N33 = IOB_W104_1;
	pin N34 = GND;
	pin N35 = IOB_W100_1;
	pin N36 = IOB_W84_2;
	pin N37 = IOB_W84_3;
	pin N38 = GND;
	pin N39 = IOB_W83_0;
	pin N40 = IOB_W83_1;
	pin N41 = IOB_W82_3;
	pin N42 = GND;
	pin P1 = IOB_E80_3;
	pin P2 = IOB_E80_2;
	pin P3 = IOB_E77_0;
	pin P4 = VCCO2;
	pin P5 = IOB_E79_0;
	pin P6 = IOB_E81_1;
	pin P7 = IOB_E81_0;
	pin P8 = VCCO2;
	pin P9 = IOB_E100_0;
	pin P10 = IOB_E102_1;
	pin P11 = IOB_E102_0;
	pin P12 = IOB_E106_0;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCO1;
	pin P21 = VCCO1;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCO0;
	pin P27 = VCCINT;
	pin P28 = VCCINT;
	pin P29 = VCCINT;
	pin P31 = IOB_W106_0;
	pin P32 = IOB_W102_0;
	pin P33 = IOB_W102_1;
	pin P34 = IOB_W100_0;
	pin P35 = VCCO7;
	pin P36 = IOB_W81_0;
	pin P37 = IOB_W81_1;
	pin P38 = IOB_W79_0;
	pin P39 = VCCO7;
	pin P40 = IOB_W77_0;
	pin P41 = IOB_W80_2;
	pin P42 = IOB_W80_3;
	pin R1 = IOB_E76_3;
	pin R2 = IOB_E76_2;
	pin R3 = IOB_E77_1;
	pin R4 = IOB_E78_3;
	pin R5 = IOB_E78_2;
	pin R6 = IOB_E79_1;
	pin R7 = IOB_E75_0;
	pin R8 = IOB_E94_1;
	pin R9 = IOB_E94_0;
	pin R10 = IOB_E96_1;
	pin R11 = IOB_E96_0;
	pin R12 = IOB_E98_1;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCO1;
	pin R19 = VCCO1;
	pin R20 = VCCO1;
	pin R21 = VCCO1;
	pin R22 = VCCO0;
	pin R23 = VCCO0;
	pin R24 = VCCO0;
	pin R25 = VCCO0;
	pin R26 = VCCINT;
	pin R27 = VCCINT;
	pin R28 = VCCINT;
	pin R29 = VCCO7;
	pin R31 = IOB_W98_1;
	pin R32 = IOB_W96_0;
	pin R33 = IOB_W96_1;
	pin R34 = IOB_W94_0;
	pin R35 = IOB_W94_1;
	pin R36 = IOB_W75_0;
	pin R37 = IOB_W79_1;
	pin R38 = IOB_W78_2;
	pin R39 = IOB_W78_3;
	pin R40 = IOB_W77_1;
	pin R41 = IOB_W76_2;
	pin R42 = IOB_W76_3;
	pin T1 = IOB_E73_1;
	pin T2 = IOB_E73_0;
	pin T3 = IOB_E71_0;
	pin T4 = IOB_E74_3;
	pin T5 = IOB_E74_2;
	pin T6 = IOB_E72_2;
	pin T7 = IOB_E75_1;
	pin T8 = IOB_E90_1;
	pin T9 = IOB_E90_0;
	pin T10 = IOB_E92_1;
	pin T11 = IOB_E92_0;
	pin T12 = IOB_E98_0;
	pin T14 = VCCO2;
	pin T15 = VCCO2;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = VCCINT;
	pin T23 = VCCINT;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCINT;
	pin T27 = VCCINT;
	pin T28 = VCCO7;
	pin T29 = VCCO7;
	pin T31 = IOB_W98_0;
	pin T32 = IOB_W92_0;
	pin T33 = IOB_W92_1;
	pin T34 = IOB_W90_0;
	pin T35 = IOB_W90_1;
	pin T36 = IOB_W75_1;
	pin T37 = IOB_W72_2;
	pin T38 = IOB_W74_2;
	pin T39 = IOB_W74_3;
	pin T40 = IOB_W71_0;
	pin T41 = IOB_W73_0;
	pin T42 = IOB_W73_1;
	pin U1 = GND;
	pin U2 = IOB_E70_3;
	pin U3 = IOB_E70_2;
	pin U4 = IOB_E71_1;
	pin U5 = GND;
	pin U6 = IOB_E72_3;
	pin U7 = IOB_E84_1;
	pin U8 = IOB_E84_0;
	pin U9 = GND;
	pin U10 = IOB_E86_1;
	pin U11 = IOB_E86_0;
	pin U12 = IOB_E88_1;
	pin U14 = VCCO2;
	pin U15 = VCCO2;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = GND;
	pin U26 = VCCINT;
	pin U27 = VCCINT;
	pin U28 = VCCO7;
	pin U29 = VCCO7;
	pin U31 = IOB_W88_1;
	pin U32 = IOB_W86_0;
	pin U33 = IOB_W86_1;
	pin U34 = GND;
	pin U35 = IOB_W84_0;
	pin U36 = IOB_W84_1;
	pin U37 = IOB_W72_3;
	pin U38 = GND;
	pin U39 = IOB_W71_1;
	pin U40 = IOB_W70_2;
	pin U41 = IOB_W70_3;
	pin U42 = GND;
	pin V1 = IOB_E68_3;
	pin V2 = IOB_E68_2;
	pin V3 = IOB_E66_2;
	pin V4 = IOB_E69_1;
	pin V5 = IOB_E69_0;
	pin V6 = IOB_E78_1;
	pin V7 = IOB_E78_0;
	pin V8 = IOB_E80_1;
	pin V9 = IOB_E80_0;
	pin V10 = IOB_E82_1;
	pin V11 = IOB_E82_0;
	pin V12 = IOB_E88_0;
	pin V14 = VCCO2;
	pin V15 = VCCO2;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = GND;
	pin V26 = GND;
	pin V27 = VCCINT;
	pin V28 = VCCO7;
	pin V29 = VCCO7;
	pin V31 = IOB_W88_0;
	pin V32 = IOB_W82_0;
	pin V33 = IOB_W82_1;
	pin V34 = IOB_W80_0;
	pin V35 = IOB_W80_1;
	pin V36 = IOB_W78_0;
	pin V37 = IOB_W78_1;
	pin V38 = IOB_W69_0;
	pin V39 = IOB_W69_1;
	pin V40 = IOB_W66_2;
	pin V41 = IOB_W68_2;
	pin V42 = IOB_W68_3;
	pin W1 = IOB_E65_1;
	pin W2 = IOB_E65_0;
	pin W3 = IOB_E66_3;
	pin W4 = VCCO2;
	pin W5 = IOB_E67_1;
	pin W6 = IOB_E67_0;
	pin W7 = IOB_E72_1;
	pin W8 = VCCO2;
	pin W9 = IOB_E74_1;
	pin W10 = IOB_E76_1;
	pin W11 = IOB_E76_0;
	pin W12 = GND;
	pin W14 = VCCO2;
	pin W15 = VCCO2;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = GND;
	pin W26 = GND;
	pin W27 = VCCINT;
	pin W28 = VCCO7;
	pin W29 = VCCO7;
	pin W31 = GND;
	pin W32 = IOB_W76_0;
	pin W33 = IOB_W76_1;
	pin W34 = IOB_W74_1;
	pin W35 = VCCO7;
	pin W36 = IOB_W72_1;
	pin W37 = IOB_W67_0;
	pin W38 = IOB_W67_1;
	pin W39 = VCCO7;
	pin W40 = IOB_W66_3;
	pin W41 = IOB_W65_0;
	pin W42 = IOB_W65_1;
	pin Y1 = GND;
	pin Y2 = IOB_E64_3;
	pin Y3 = IOB_E64_2;
	pin Y4 = IOB_E62_2;
	pin Y5 = GND;
	pin Y6 = IOB_E68_1;
	pin Y7 = IOB_E68_0;
	pin Y8 = IOB_E72_0;
	pin Y9 = GND;
	pin Y10 = IOB_E74_0;
	pin Y11 = IOB_E70_1;
	pin Y12 = IOB_E70_0;
	pin Y14 = VCCO2;
	pin Y15 = VCCO2;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = GND;
	pin Y26 = GND;
	pin Y27 = VCCINT;
	pin Y28 = VCCO7;
	pin Y29 = VCCO7;
	pin Y31 = IOB_W70_0;
	pin Y32 = IOB_W70_1;
	pin Y33 = IOB_W74_0;
	pin Y34 = GND;
	pin Y35 = IOB_W72_0;
	pin Y36 = IOB_W68_0;
	pin Y37 = IOB_W68_1;
	pin Y38 = GND;
	pin Y39 = IOB_W62_2;
	pin Y40 = IOB_W64_2;
	pin Y41 = IOB_W64_3;
	pin Y42 = GND;
	pin AA1 = VCCAUX;
	pin AA2 = IOB_E61_1;
	pin AA3 = IOB_E61_0;
	pin AA4 = IOB_E62_3;
	pin AA5 = IOB_E63_1;
	pin AA6 = IOB_E63_0;
	pin AA7 = IOB_E62_1;
	pin AA8 = IOB_E62_0;
	pin AA9 = IOB_E64_1;
	pin AA10 = IOB_E64_0;
	pin AA11 = IOB_E66_1;
	pin AA12 = IOB_E66_0;
	pin AA14 = VCCO2;
	pin AA15 = VCCO2;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = GND;
	pin AA26 = GND;
	pin AA27 = VCCINT;
	pin AA28 = VCCO7;
	pin AA29 = VCCO7;
	pin AA31 = IOB_W66_0;
	pin AA32 = IOB_W66_1;
	pin AA33 = IOB_W64_0;
	pin AA34 = IOB_W64_1;
	pin AA35 = IOB_W62_0;
	pin AA36 = IOB_W62_1;
	pin AA37 = IOB_W63_0;
	pin AA38 = IOB_W63_1;
	pin AA39 = IOB_W62_3;
	pin AA40 = IOB_W61_0;
	pin AA41 = IOB_W61_1;
	pin AA42 = VCCAUX;
	pin AB1 = VCCAUX;
	pin AB2 = IOB_E59_1;
	pin AB3 = IOB_E59_0;
	pin AB4 = IOB_E58_3;
	pin AB5 = IOB_E60_3;
	pin AB6 = IOB_E60_2;
	pin AB7 = IOB_E55_3;
	pin AB8 = IOB_E55_2;
	pin AB9 = IOB_E57_3;
	pin AB10 = IOB_E57_2;
	pin AB11 = IOB_E59_3;
	pin AB12 = IOB_E59_2;
	pin AB14 = VCCO3;
	pin AB15 = VCCO3;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = GND;
	pin AB26 = GND;
	pin AB27 = VCCINT;
	pin AB28 = VCCO6;
	pin AB29 = VCCO6;
	pin AB31 = IOB_W59_2;
	pin AB32 = IOB_W59_3;
	pin AB33 = IOB_W57_2;
	pin AB34 = IOB_W57_3;
	pin AB35 = IOB_W55_2;
	pin AB36 = IOB_W55_3;
	pin AB37 = IOB_W60_2;
	pin AB38 = IOB_W60_3;
	pin AB39 = IOB_W58_3;
	pin AB40 = IOB_W59_0;
	pin AB41 = IOB_W59_1;
	pin AB42 = VCCAUX;
	pin AC1 = GND;
	pin AC2 = IOB_E57_1;
	pin AC3 = IOB_E57_0;
	pin AC4 = IOB_E58_2;
	pin AC5 = GND;
	pin AC6 = IOB_E51_3;
	pin AC7 = IOB_E51_2;
	pin AC8 = IOB_E45_3;
	pin AC9 = GND;
	pin AC10 = IOB_E47_3;
	pin AC11 = IOB_E53_3;
	pin AC12 = IOB_E53_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCO3;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = GND;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = VCCO6;
	pin AC29 = VCCO6;
	pin AC31 = IOB_W53_2;
	pin AC32 = IOB_W53_3;
	pin AC33 = IOB_W47_3;
	pin AC34 = GND;
	pin AC35 = IOB_W45_3;
	pin AC36 = IOB_W51_2;
	pin AC37 = IOB_W51_3;
	pin AC38 = GND;
	pin AC39 = IOB_W58_2;
	pin AC40 = IOB_W57_0;
	pin AC41 = IOB_W57_1;
	pin AC42 = GND;
	pin AD1 = IOB_E55_1;
	pin AD2 = IOB_E55_0;
	pin AD3 = IOB_E53_1;
	pin AD4 = VCCO3;
	pin AD5 = IOB_E56_3;
	pin AD6 = IOB_E56_2;
	pin AD7 = IOB_E45_2;
	pin AD8 = VCCO3;
	pin AD9 = IOB_E47_2;
	pin AD10 = IOB_E49_3;
	pin AD11 = IOB_E49_2;
	pin AD12 = GND;
	pin AD14 = VCCO3;
	pin AD15 = VCCO3;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = GND;
	pin AD26 = GND;
	pin AD27 = VCCINT;
	pin AD28 = VCCO6;
	pin AD29 = VCCO6;
	pin AD31 = GND;
	pin AD32 = IOB_W49_2;
	pin AD33 = IOB_W49_3;
	pin AD34 = IOB_W47_2;
	pin AD35 = VCCO6;
	pin AD36 = IOB_W45_2;
	pin AD37 = IOB_W56_2;
	pin AD38 = IOB_W56_3;
	pin AD39 = VCCO6;
	pin AD40 = IOB_W53_1;
	pin AD41 = IOB_W55_0;
	pin AD42 = IOB_W55_1;
	pin AE1 = IOB_E52_3;
	pin AE2 = IOB_E52_2;
	pin AE3 = IOB_E53_0;
	pin AE4 = IOB_E54_3;
	pin AE5 = IOB_E54_2;
	pin AE6 = IOB_E39_3;
	pin AE7 = IOB_E39_2;
	pin AE8 = IOB_E41_3;
	pin AE9 = IOB_E41_2;
	pin AE10 = IOB_E43_3;
	pin AE11 = IOB_E43_2;
	pin AE12 = IOB_E37_3;
	pin AE14 = VCCO3;
	pin AE15 = VCCO3;
	pin AE16 = VCCINT;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = GND;
	pin AE20 = GND;
	pin AE21 = GND;
	pin AE22 = GND;
	pin AE23 = GND;
	pin AE24 = GND;
	pin AE25 = GND;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = VCCO6;
	pin AE29 = VCCO6;
	pin AE31 = IOB_W37_3;
	pin AE32 = IOB_W43_2;
	pin AE33 = IOB_W43_3;
	pin AE34 = IOB_W41_2;
	pin AE35 = IOB_W41_3;
	pin AE36 = IOB_W39_2;
	pin AE37 = IOB_W39_3;
	pin AE38 = IOB_W54_2;
	pin AE39 = IOB_W54_3;
	pin AE40 = IOB_W53_0;
	pin AE41 = IOB_W52_2;
	pin AE42 = IOB_W52_3;
	pin AF1 = GND;
	pin AF2 = IOB_E51_1;
	pin AF3 = IOB_E51_0;
	pin AF4 = IOB_E48_3;
	pin AF5 = GND;
	pin AF6 = IOB_E50_3;
	pin AF7 = IOB_E33_3;
	pin AF8 = IOB_E33_2;
	pin AF9 = GND;
	pin AF10 = IOB_E35_3;
	pin AF11 = IOB_E35_2;
	pin AF12 = IOB_E37_2;
	pin AF14 = VCCO3;
	pin AF15 = VCCO3;
	pin AF16 = VCCINT;
	pin AF17 = VCCINT;
	pin AF18 = GND;
	pin AF19 = GND;
	pin AF20 = GND;
	pin AF21 = GND;
	pin AF22 = GND;
	pin AF23 = GND;
	pin AF24 = GND;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = VCCINT;
	pin AF28 = VCCO6;
	pin AF29 = VCCO6;
	pin AF31 = IOB_W37_2;
	pin AF32 = IOB_W35_2;
	pin AF33 = IOB_W35_3;
	pin AF34 = GND;
	pin AF35 = IOB_W33_2;
	pin AF36 = IOB_W33_3;
	pin AF37 = IOB_W50_3;
	pin AF38 = GND;
	pin AF39 = IOB_W48_3;
	pin AF40 = IOB_W51_0;
	pin AF41 = IOB_W51_1;
	pin AF42 = GND;
	pin AG1 = IOB_E47_1;
	pin AG2 = IOB_E47_0;
	pin AG3 = IOB_E48_2;
	pin AG4 = IOB_E49_1;
	pin AG5 = IOB_E49_0;
	pin AG6 = IOB_E50_2;
	pin AG7 = IOB_E46_3;
	pin AG8 = IOB_E29_3;
	pin AG9 = IOB_E29_2;
	pin AG10 = IOB_E31_3;
	pin AG11 = IOB_E31_2;
	pin AG12 = IOB_E27_3;
	pin AG14 = VCCO3;
	pin AG15 = VCCO3;
	pin AG16 = VCCINT;
	pin AG17 = VCCINT;
	pin AG18 = VCCINT;
	pin AG19 = VCCINT;
	pin AG20 = VCCINT;
	pin AG21 = VCCINT;
	pin AG22 = VCCINT;
	pin AG23 = VCCINT;
	pin AG24 = VCCINT;
	pin AG25 = VCCINT;
	pin AG26 = VCCINT;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = VCCO6;
	pin AG31 = IOB_W27_3;
	pin AG32 = IOB_W31_2;
	pin AG33 = IOB_W31_3;
	pin AG34 = IOB_W29_2;
	pin AG35 = IOB_W29_3;
	pin AG36 = IOB_W46_3;
	pin AG37 = IOB_W50_2;
	pin AG38 = IOB_W49_0;
	pin AG39 = IOB_W49_1;
	pin AG40 = IOB_W48_2;
	pin AG41 = IOB_W47_0;
	pin AG42 = IOB_W47_1;
	pin AH1 = IOB_E44_3;
	pin AH2 = IOB_E44_2;
	pin AH3 = IOB_E41_1;
	pin AH4 = IOB_E45_1;
	pin AH5 = IOB_E45_0;
	pin AH6 = IOB_E42_3;
	pin AH7 = IOB_E46_2;
	pin AH8 = IOB_E23_3;
	pin AH9 = IOB_E23_2;
	pin AH10 = IOB_E25_3;
	pin AH11 = IOB_E25_2;
	pin AH12 = IOB_E27_2;
	pin AH14 = VCCO3;
	pin AH15 = VCCINT;
	pin AH16 = VCCINT;
	pin AH17 = VCCINT;
	pin AH18 = VCCO4;
	pin AH19 = VCCO4;
	pin AH20 = VCCO4;
	pin AH21 = VCCO4;
	pin AH22 = VCCO5;
	pin AH23 = VCCO5;
	pin AH24 = VCCO5;
	pin AH25 = VCCO5;
	pin AH26 = VCCINT;
	pin AH27 = VCCINT;
	pin AH28 = VCCINT;
	pin AH29 = VCCO6;
	pin AH31 = IOB_W27_2;
	pin AH32 = IOB_W25_2;
	pin AH33 = IOB_W25_3;
	pin AH34 = IOB_W23_2;
	pin AH35 = IOB_W23_3;
	pin AH36 = IOB_W46_2;
	pin AH37 = IOB_W42_3;
	pin AH38 = IOB_W45_0;
	pin AH39 = IOB_W45_1;
	pin AH40 = IOB_W41_1;
	pin AH41 = IOB_W44_2;
	pin AH42 = IOB_W44_3;
	pin AJ1 = IOB_E40_3;
	pin AJ2 = IOB_E40_2;
	pin AJ3 = IOB_E41_0;
	pin AJ4 = VCCO3;
	pin AJ5 = IOB_E42_2;
	pin AJ6 = IOB_E43_1;
	pin AJ7 = IOB_E43_0;
	pin AJ8 = VCCO3;
	pin AJ9 = IOB_E15_3;
	pin AJ10 = IOB_E21_3;
	pin AJ11 = IOB_E21_2;
	pin AJ12 = IOB_E19_3;
	pin AJ14 = VCCINT;
	pin AJ15 = VCCINT;
	pin AJ16 = VCCINT;
	pin AJ17 = VCCO4;
	pin AJ18 = VCCO4;
	pin AJ19 = VCCO4;
	pin AJ20 = VCCO4;
	pin AJ21 = VCCO4;
	pin AJ22 = VCCO5;
	pin AJ23 = VCCO5;
	pin AJ24 = VCCO5;
	pin AJ25 = VCCO5;
	pin AJ26 = VCCO5;
	pin AJ27 = VCCINT;
	pin AJ28 = VCCINT;
	pin AJ29 = VCCINT;
	pin AJ31 = IOB_W19_3;
	pin AJ32 = IOB_W21_2;
	pin AJ33 = IOB_W21_3;
	pin AJ34 = IOB_W15_3;
	pin AJ35 = VCCO6;
	pin AJ36 = IOB_W43_0;
	pin AJ37 = IOB_W43_1;
	pin AJ38 = IOB_W42_2;
	pin AJ39 = VCCO6;
	pin AJ40 = IOB_W41_0;
	pin AJ41 = IOB_W40_2;
	pin AJ42 = IOB_W40_3;
	pin AK1 = GND;
	pin AK2 = IOB_E35_1;
	pin AK3 = IOB_E38_3;
	pin AK4 = IOB_E38_2;
	pin AK5 = GND;
	pin AK6 = IOB_E39_1;
	pin AK7 = IOB_E39_0;
	pin AK8 = IOB_E15_2;
	pin AK9 = GND;
	pin AK10 = IOB_E17_3;
	pin AK11 = IOB_E17_2;
	pin AK12 = IOB_E19_2;
	pin AK13 = VCCINT;
	pin AK30 = VCCINT;
	pin AK31 = IOB_W19_2;
	pin AK32 = IOB_W17_2;
	pin AK33 = IOB_W17_3;
	pin AK34 = GND;
	pin AK35 = IOB_W15_2;
	pin AK36 = IOB_W39_0;
	pin AK37 = IOB_W39_1;
	pin AK38 = GND;
	pin AK39 = IOB_W38_2;
	pin AK40 = IOB_W38_3;
	pin AK41 = IOB_W35_1;
	pin AK42 = GND;
	pin AL1 = VCCAUX;
	pin AL2 = IOB_E35_0;
	pin AL3 = IOB_E36_3;
	pin AL4 = IOB_E36_2;
	pin AL5 = IOB_E37_1;
	pin AL6 = IOB_E37_0;
	pin AL7 = IOB_E34_3;
	pin AL8 = IOB_E13_3;
	pin AL9 = IOB_E13_2;
	pin AL10 = VCCO3;
	pin AL11 = IOB_S110_3;
	pin AL12 = IOB_S110_2;
	pin AL13 = VCCO4;
	pin AL14 = IOB_S91_0;
	pin AL15 = IOB_S86_0;
	pin AL16 = IOB_S82_0;
	pin AL17 = NC;
	pin AL18 = NC;
	pin AL19 = GND;
	pin AL20 = IOB_S64_0;
	pin AL21 = IOB_S64_1;
	pin AL22 = IOB_S47_2;
	pin AL23 = IOB_S47_3;
	pin AL24 = GND;
	pin AL25 = NC;
	pin AL26 = NC;
	pin AL27 = IOB_S29_3;
	pin AL28 = IOB_S25_3;
	pin AL29 = IOB_S20_3;
	pin AL30 = VCCO5;
	pin AL31 = IOB_S1_1;
	pin AL32 = IOB_S1_0;
	pin AL33 = VCCO6;
	pin AL34 = IOB_W13_2;
	pin AL35 = IOB_W13_3;
	pin AL36 = IOB_W34_3;
	pin AL37 = IOB_W37_0;
	pin AL38 = IOB_W37_1;
	pin AL39 = IOB_W36_2;
	pin AL40 = IOB_W36_3;
	pin AL41 = IOB_W35_0;
	pin AL42 = VCCAUX;
	pin AM1 = IOB_E32_3;
	pin AM2 = IOB_E32_2;
	pin AM3 = IOB_E29_1;
	pin AM4 = IOB_E33_1;
	pin AM5 = IOB_E33_0;
	pin AM6 = IOB_E34_2;
	pin AM7 = IOB_E31_1;
	pin AM8 = IOB_E11_3;
	pin AM9 = IOB_E11_2;
	pin AM10 = CCLK;
	pin AM11 = IOB_S109_0;
	pin AM12 = IOB_S103_0;
	pin AM13 = IOB_S96_0;
	pin AM14 = IOB_S91_1;
	pin AM15 = IOB_S86_1;
	pin AM16 = IOB_S82_1;
	pin AM17 = IOB_S76_0;
	pin AM18 = IOB_S72_2;
	pin AM19 = IOB_S74_0;
	pin AM20 = IOB_S62_0;
	pin AM21 = IOB_S56_2;
	pin AM22 = IOB_S55_1;
	pin AM23 = IOB_S49_3;
	pin AM24 = IOB_S37_3;
	pin AM25 = IOB_S39_1;
	pin AM26 = IOB_S35_3;
	pin AM27 = IOB_S29_2;
	pin AM28 = IOB_S25_2;
	pin AM29 = IOB_S20_2;
	pin AM30 = IOB_S15_3;
	pin AM31 = IOB_S8_3;
	pin AM32 = IOB_S2_3;
	pin AM33 = M2;
	pin AM34 = IOB_W11_2;
	pin AM35 = IOB_W11_3;
	pin AM36 = IOB_W31_1;
	pin AM37 = IOB_W34_2;
	pin AM38 = IOB_W33_0;
	pin AM39 = IOB_W33_1;
	pin AM40 = IOB_W29_1;
	pin AM41 = IOB_W32_2;
	pin AM42 = IOB_W32_3;
	pin AN1 = IOB_E28_3;
	pin AN2 = IOB_E28_2;
	pin AN3 = IOB_E29_0;
	pin AN4 = VCCO3;
	pin AN5 = IOB_E30_3;
	pin AN6 = IOB_E30_2;
	pin AN7 = IOB_E31_0;
	pin AN8 = VCCO3;
	pin AN9 = IOB_E9_3;
	pin AN10 = DONE;
	pin AN11 = IOB_S109_1;
	pin AN12 = IOB_S103_1;
	pin AN13 = IOB_S96_1;
	pin AN14 = IOB_S89_0;
	pin AN15 = IOB_S84_0;
	pin AN16 = IOB_S77_0;
	pin AN17 = IOB_S76_1;
	pin AN18 = IOB_S71_0;
	pin AN19 = IOB_S69_0;
	pin AN20 = IOB_S62_1;
	pin AN21 = IOB_S56_3;
	pin AN22 = IOB_S55_0;
	pin AN23 = IOB_S49_2;
	pin AN24 = IOB_S42_3;
	pin AN25 = IOB_S40_3;
	pin AN26 = IOB_S35_2;
	pin AN27 = IOB_S34_3;
	pin AN28 = IOB_S27_3;
	pin AN29 = IOB_S22_3;
	pin AN30 = IOB_S15_2;
	pin AN31 = IOB_S8_2;
	pin AN32 = IOB_S2_2;
	pin AN33 = M1;
	pin AN34 = IOB_W9_3;
	pin AN35 = VCCO6;
	pin AN36 = IOB_W31_0;
	pin AN37 = IOB_W30_2;
	pin AN38 = IOB_W30_3;
	pin AN39 = VCCO6;
	pin AN40 = IOB_W29_0;
	pin AN41 = IOB_W28_2;
	pin AN42 = IOB_W28_3;
	pin AP1 = GND;
	pin AP2 = IOB_E22_3;
	pin AP3 = IOB_E26_3;
	pin AP4 = IOB_E26_2;
	pin AP5 = GND;
	pin AP6 = IOB_E27_1;
	pin AP7 = IOB_E27_0;
	pin AP8 = IOB_E9_2;
	pin AP9 = GND;
	pin AP10 = PWRDWN_B;
	pin AP11 = IOB_S105_0;
	pin AP12 = IOB_S98_0;
	pin AP13 = GND;
	pin AP14 = IOB_S89_1;
	pin AP15 = IOB_S84_1;
	pin AP16 = IOB_S77_1;
	pin AP17 = GND;
	pin AP18 = IOB_S71_1;
	pin AP19 = IOB_S69_1;
	pin AP20 = GND;
	pin AP21 = IOB_S62_2;
	pin AP22 = IOB_S49_1;
	pin AP23 = GND;
	pin AP24 = IOB_S42_2;
	pin AP25 = IOB_S40_2;
	pin AP26 = GND;
	pin AP27 = IOB_S34_2;
	pin AP28 = IOB_S27_2;
	pin AP29 = IOB_S22_2;
	pin AP30 = GND;
	pin AP31 = IOB_S13_3;
	pin AP32 = IOB_S6_3;
	pin AP33 = M0;
	pin AP34 = GND;
	pin AP35 = IOB_W9_2;
	pin AP36 = IOB_W27_0;
	pin AP37 = IOB_W27_1;
	pin AP38 = GND;
	pin AP39 = IOB_W26_2;
	pin AP40 = IOB_W26_3;
	pin AP41 = IOB_W22_3;
	pin AP42 = GND;
	pin AR1 = IOB_E22_2;
	pin AR2 = IOB_E23_1;
	pin AR3 = IOB_E23_0;
	pin AR4 = IOB_E24_3;
	pin AR5 = IOB_E24_2;
	pin AR6 = IOB_E25_1;
	pin AR7 = IOB_E25_0;
	pin AR8 = IOB_E7_3;
	pin AR9 = IOB_E7_2;
	pin AR10 = VCCO3;
	pin AR11 = IOB_S105_1;
	pin AR12 = IOB_S98_1;
	pin AR13 = IOB_S99_3;
	pin AR14 = VCCO4;
	pin AR15 = IOB_S90_3;
	pin AR16 = IOB_S78_2;
	pin AR17 = IOB_S78_3;
	pin AR18 = VCCO4;
	pin AR19 = IOB_S71_2;
	pin AR20 = IOB_S71_3;
	pin AR21 = IOB_S62_3;
	pin AR22 = IOB_S49_0;
	pin AR23 = IOB_S40_0;
	pin AR24 = IOB_S40_1;
	pin AR25 = VCCO5;
	pin AR26 = IOB_S33_0;
	pin AR27 = IOB_S33_1;
	pin AR28 = IOB_S21_0;
	pin AR29 = VCCO5;
	pin AR30 = IOB_S12_0;
	pin AR31 = IOB_S13_2;
	pin AR32 = IOB_S6_2;
	pin AR33 = VCCO6;
	pin AR34 = IOB_W7_2;
	pin AR35 = IOB_W7_3;
	pin AR36 = IOB_W25_0;
	pin AR37 = IOB_W25_1;
	pin AR38 = IOB_W24_2;
	pin AR39 = IOB_W24_3;
	pin AR40 = IOB_W23_0;
	pin AR41 = IOB_W23_1;
	pin AR42 = IOB_W22_2;
	pin AT1 = IOB_E19_1;
	pin AT2 = IOB_E19_0;
	pin AT3 = IOB_E20_3;
	pin AT4 = IOB_E20_2;
	pin AT5 = IOB_E17_1;
	pin AT6 = IOB_E18_3;
	pin AT7 = IOB_E21_1;
	pin AT8 = IOB_E21_0;
	pin AT9 = IOB_E5_3;
	pin AT10 = IOB_S107_2;
	pin AT11 = IOB_S106_0;
	pin AT12 = IOB_S99_2;
	pin AT13 = IOB_S92_2;
	pin AT14 = IOB_S90_2;
	pin AT15 = IOB_S85_2;
	pin AT16 = IOB_S85_3;
	pin AT17 = NC;
	pin AT18 = IOB_S76_2;
	pin AT19 = IOB_S76_3;
	pin AT20 = IOB_S64_2;
	pin AT21 = IOB_S61_0;
	pin AT22 = IOB_S50_3;
	pin AT23 = IOB_S47_1;
	pin AT24 = IOB_S35_0;
	pin AT25 = IOB_S35_1;
	pin AT26 = NC;
	pin AT27 = IOB_S26_0;
	pin AT28 = IOB_S26_1;
	pin AT29 = IOB_S21_1;
	pin AT30 = IOB_S19_1;
	pin AT31 = IOB_S12_1;
	pin AT32 = IOB_S5_3;
	pin AT33 = IOB_S4_1;
	pin AT34 = IOB_W5_3;
	pin AT35 = IOB_W21_0;
	pin AT36 = IOB_W21_1;
	pin AT37 = IOB_W18_3;
	pin AT38 = IOB_W17_1;
	pin AT39 = IOB_W20_2;
	pin AT40 = IOB_W20_3;
	pin AT41 = IOB_W19_0;
	pin AT42 = IOB_W19_1;
	pin AU1 = IOB_E16_3;
	pin AU2 = IOB_E16_2;
	pin AU3 = IOB_E13_1;
	pin AU4 = VCCO3;
	pin AU5 = IOB_E17_0;
	pin AU6 = IOB_E18_2;
	pin AU7 = IOB_E14_3;
	pin AU8 = IOB_E15_1;
	pin AU9 = IOB_E5_2;
	pin AU10 = IOB_S110_0;
	pin AU11 = IOB_S106_1;
	pin AU12 = IOB_S99_0;
	pin AU13 = IOB_S92_3;
	pin AU14 = IOB_S90_0;
	pin AU15 = IOB_S85_0;
	pin AU16 = IOB_S78_0;
	pin AU17 = NC;
	pin AU18 = IOB_S75_0;
	pin AU19 = IOB_S70_0;
	pin AU20 = IOB_S64_3;
	pin AU21 = IOB_S61_1;
	pin AU22 = IOB_S50_2;
	pin AU23 = IOB_S47_0;
	pin AU24 = IOB_S41_3;
	pin AU25 = IOB_S36_3;
	pin AU26 = NC;
	pin AU27 = IOB_S33_3;
	pin AU28 = IOB_S26_3;
	pin AU29 = IOB_S21_3;
	pin AU30 = IOB_S19_0;
	pin AU31 = IOB_S12_3;
	pin AU32 = IOB_S5_2;
	pin AU33 = IOB_S1_3;
	pin AU34 = IOB_W5_2;
	pin AU35 = IOB_W15_1;
	pin AU36 = IOB_W14_3;
	pin AU37 = IOB_W18_2;
	pin AU38 = IOB_W17_0;
	pin AU39 = VCCO6;
	pin AU40 = IOB_W13_1;
	pin AU41 = IOB_W16_2;
	pin AU42 = IOB_W16_3;
	pin AV1 = GND;
	pin AV2 = IOB_E13_0;
	pin AV3 = IOB_E10_3;
	pin AV4 = IOB_E11_1;
	pin AV5 = GND;
	pin AV6 = IOB_E12_3;
	pin AV7 = IOB_E14_2;
	pin AV8 = IOB_E15_0;
	pin AV9 = GND;
	pin AV10 = IOB_S110_1;
	pin AV11 = IOB_S104_2;
	pin AV12 = IOB_S99_1;
	pin AV13 = GND;
	pin AV14 = IOB_S90_1;
	pin AV15 = IOB_S85_1;
	pin AV16 = IOB_S78_1;
	pin AV17 = GND;
	pin AV18 = IOB_S75_1;
	pin AV19 = IOB_S70_1;
	pin AV20 = GND;
	pin AV21 = IOB_S57_2;
	pin AV22 = IOB_S54_1;
	pin AV23 = GND;
	pin AV24 = IOB_S41_2;
	pin AV25 = IOB_S36_2;
	pin AV26 = GND;
	pin AV27 = IOB_S33_2;
	pin AV28 = IOB_S26_2;
	pin AV29 = IOB_S21_2;
	pin AV30 = GND;
	pin AV31 = IOB_S12_2;
	pin AV32 = IOB_S7_1;
	pin AV33 = IOB_S1_2;
	pin AV34 = GND;
	pin AV35 = IOB_W15_0;
	pin AV36 = IOB_W14_2;
	pin AV37 = IOB_W12_3;
	pin AV38 = GND;
	pin AV39 = IOB_W11_1;
	pin AV40 = IOB_W10_3;
	pin AV41 = IOB_W13_0;
	pin AV42 = GND;
	pin AW1 = IOB_E9_1;
	pin AW2 = IOB_E9_0;
	pin AW3 = IOB_E10_2;
	pin AW4 = IOB_E11_0;
	pin AW5 = IOB_E12_2;
	pin AW6 = VCCO3;
	pin AW7 = IOB_E7_1;
	pin AW8 = IOB_E3_3;
	pin AW9 = IOB_E3_2;
	pin AW10 = VCCO4;
	pin AW11 = IOB_S104_3;
	pin AW12 = IOB_S97_2;
	pin AW13 = IOB_S97_3;
	pin AW14 = VCCO4;
	pin AW15 = IOB_S88_2;
	pin AW16 = NC;
	pin AW17 = NC;
	pin AW18 = VCCO4;
	pin AW19 = IOB_S69_2;
	pin AW20 = IOB_S69_3;
	pin AW21 = IOB_S57_3;
	pin AW22 = IOB_S54_0;
	pin AW23 = IOB_S42_0;
	pin AW24 = IOB_S42_1;
	pin AW25 = VCCO5;
	pin AW26 = NC;
	pin AW27 = NC;
	pin AW28 = IOB_S23_1;
	pin AW29 = VCCO5;
	pin AW30 = IOB_S14_0;
	pin AW31 = IOB_S14_1;
	pin AW32 = IOB_S7_0;
	pin AW33 = VCCO5;
	pin AW34 = IOB_W3_2;
	pin AW35 = IOB_W3_3;
	pin AW36 = IOB_W7_1;
	pin AW37 = VCCO6;
	pin AW38 = IOB_W12_2;
	pin AW39 = IOB_W11_0;
	pin AW40 = IOB_W10_2;
	pin AW41 = IOB_W9_0;
	pin AW42 = IOB_W9_1;
	pin AY1 = VCCAUX;
	pin AY2 = GND;
	pin AY3 = IOB_E6_3;
	pin AY4 = IOB_E6_2;
	pin AY5 = IOB_E5_1;
	pin AY6 = IOB_E7_0;
	pin AY7 = IOB_E8_3;
	pin AY8 = IOB_E8_2;
	pin AY9 = IOB_E1_3;
	pin AY10 = IOB_S107_0;
	pin AY11 = IOB_S107_1;
	pin AY12 = IOB_S97_0;
	pin AY13 = IOB_S92_0;
	pin AY14 = IOB_S88_1;
	pin AY15 = IOB_S83_2;
	pin AY16 = IOB_S83_3;
	pin AY17 = NC;
	pin AY18 = IOB_S74_1;
	pin AY19 = IOB_S74_2;
	pin AY20 = IOB_S63_0;
	pin AY21 = IOB_S56_0;
	pin AY22 = IOB_S55_3;
	pin AY23 = IOB_S48_3;
	pin AY24 = IOB_S37_1;
	pin AY25 = IOB_S37_2;
	pin AY26 = NC;
	pin AY27 = IOB_S28_0;
	pin AY28 = IOB_S28_1;
	pin AY29 = IOB_S23_2;
	pin AY30 = IOB_S19_3;
	pin AY31 = IOB_S14_3;
	pin AY32 = IOB_S4_2;
	pin AY33 = IOB_S4_3;
	pin AY34 = IOB_W1_3;
	pin AY35 = IOB_W8_2;
	pin AY36 = IOB_W8_3;
	pin AY37 = IOB_W7_0;
	pin AY38 = IOB_W5_1;
	pin AY39 = IOB_W6_2;
	pin AY40 = IOB_W6_3;
	pin AY41 = GND;
	pin AY42 = VCCAUX;
	pin BA1 = VCCAUX;
	pin BA2 = GND;
	pin BA3 = GND;
	pin BA4 = IOB_E1_1;
	pin BA5 = IOB_E5_0;
	pin BA6 = IOB_E2_3;
	pin BA7 = IOB_E3_1;
	pin BA8 = IOB_E4_3;
	pin BA9 = IOB_E1_2;
	pin BA10 = IOB_S106_2;
	pin BA11 = IOB_S104_0;
	pin BA12 = IOB_S97_1;
	pin BA13 = IOB_S92_1;
	pin BA14 = IOB_S86_2;
	pin BA15 = IOB_S83_0;
	pin BA16 = NC;
	pin BA17 = NC;
	pin BA18 = IOB_S72_0;
	pin BA19 = IOB_S68_0;
	pin BA20 = IOB_S63_1;
	pin BA21 = IOB_S56_1;
	pin BA22 = IOB_S55_2;
	pin BA23 = IOB_S48_2;
	pin BA24 = IOB_S43_3;
	pin BA25 = IOB_S39_3;
	pin BA26 = NC;
	pin BA27 = NC;
	pin BA28 = IOB_S28_3;
	pin BA29 = IOB_S25_1;
	pin BA30 = IOB_S19_2;
	pin BA31 = IOB_S14_2;
	pin BA32 = IOB_S7_3;
	pin BA33 = IOB_S5_1;
	pin BA34 = IOB_W1_2;
	pin BA35 = IOB_W4_3;
	pin BA36 = IOB_W3_1;
	pin BA37 = IOB_W2_3;
	pin BA38 = IOB_W5_0;
	pin BA39 = IOB_W1_1;
	pin BA40 = GND;
	pin BA41 = GND;
	pin BA42 = VCCAUX;
	pin BB2 = VCCAUX;
	pin BB3 = VCCAUX;
	pin BB4 = IOB_E1_0;
	pin BB5 = GND;
	pin BB6 = IOB_E2_2;
	pin BB7 = IOB_E3_0;
	pin BB8 = IOB_E4_2;
	pin BB9 = GND;
	pin BB10 = IOB_S106_3;
	pin BB11 = IOB_S104_1;
	pin BB12 = VCCAUX;
	pin BB13 = GND;
	pin BB14 = IOB_S88_0;
	pin BB15 = IOB_S83_1;
	pin BB16 = NC;
	pin BB17 = GND;
	pin BB18 = IOB_S72_1;
	pin BB19 = IOB_S68_1;
	pin BB20 = GND;
	pin BB21 = VCCAUX;
	pin BB22 = VCCAUX;
	pin BB23 = GND;
	pin BB24 = IOB_S43_2;
	pin BB25 = IOB_S39_2;
	pin BB26 = GND;
	pin BB27 = NC;
	pin BB28 = IOB_S28_2;
	pin BB29 = IOB_S23_3;
	pin BB30 = GND;
	pin BB31 = VCCAUX;
	pin BB32 = IOB_S7_2;
	pin BB33 = IOB_S5_0;
	pin BB34 = GND;
	pin BB35 = IOB_W4_2;
	pin BB36 = IOB_W3_0;
	pin BB37 = IOB_W2_2;
	pin BB38 = GND;
	pin BB39 = IOB_W1_0;
	pin BB40 = VCCAUX;
	pin BB41 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_W90_3;
	vref IOB_W94_3;
	vref IOB_W98_3;
	vref IOB_W102_3;
	vref IOB_W106_3;
	vref IOB_W110_3;
	vref IOB_W114_3;
	vref IOB_W118_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_E90_3;
	vref IOB_E94_3;
	vref IOB_E98_3;
	vref IOB_E102_3;
	vref IOB_E106_3;
	vref IOB_E110_3;
	vref IOB_E114_3;
	vref IOB_E118_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S41_3;
	vref IOB_S48_3;
	vref IOB_S50_3;
	vref IOB_S61_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S84_0;
	vref IOB_S91_0;
	vref IOB_S98_0;
	vref IOB_S105_0;
	vref IOB_S106_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N41_0;
	vref IOB_N48_0;
	vref IOB_N50_0;
	vref IOB_N61_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N84_3;
	vref IOB_N91_3;
	vref IOB_N98_3;
	vref IOB_N105_3;
	vref IOB_N109_3;
}

// xc2vp100-ff1704
bond BOND58 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GT11_RXN;
	pin A3 = GT11_RXP;
	pin A4 = GT11_TXP;
	pin A5 = GT11_TXN;
	pin A6 = GT10_RXN;
	pin A7 = GT10_RXP;
	pin A8 = GT10_TXP;
	pin A9 = GT10_TXN;
	pin A10 = GT9_RXN;
	pin A11 = GT9_RXP;
	pin A12 = GT9_TXP;
	pin A13 = GT9_TXN;
	pin A14 = GT8_RXN;
	pin A15 = GT8_RXP;
	pin A16 = GT8_TXP;
	pin A17 = GT8_TXN;
	pin A18 = GT7_RXN;
	pin A19 = GT7_RXP;
	pin A20 = GT7_TXP;
	pin A21 = GT7_TXN;
	pin A22 = GT6_RXN;
	pin A23 = GT6_RXP;
	pin A24 = GT6_TXP;
	pin A25 = GT6_TXN;
	pin A26 = GT5_RXN;
	pin A27 = GT5_RXP;
	pin A28 = GT5_TXP;
	pin A29 = GT5_TXN;
	pin A30 = GT4_RXN;
	pin A31 = GT4_RXP;
	pin A32 = GT4_TXP;
	pin A33 = GT4_TXN;
	pin A34 = GT3_RXN;
	pin A35 = GT3_RXP;
	pin A36 = GT3_TXP;
	pin A37 = GT3_TXN;
	pin A38 = GT2_RXN;
	pin A39 = GT2_RXP;
	pin A40 = GT2_TXP;
	pin A41 = GT2_TXN;
	pin B1 = GND;
	pin B2 = GT11_AVCCAUXRX;
	pin B3 = GT11_VTRX;
	pin B4 = GT11_AVCCAUXTX;
	pin B5 = GT11_VTTX;
	pin B6 = GT10_AVCCAUXRX;
	pin B7 = GT10_VTRX;
	pin B8 = GT10_AVCCAUXTX;
	pin B9 = GT10_VTTX;
	pin B10 = GT9_AVCCAUXRX;
	pin B11 = GT9_VTRX;
	pin B12 = GT9_AVCCAUXTX;
	pin B13 = GT9_VTTX;
	pin B14 = GT8_AVCCAUXRX;
	pin B15 = GT8_VTRX;
	pin B16 = GT8_AVCCAUXTX;
	pin B17 = GT8_VTTX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = GT7_VTRX;
	pin B20 = GT7_AVCCAUXTX;
	pin B21 = GT7_VTTX;
	pin B22 = GT6_AVCCAUXRX;
	pin B23 = GT6_VTRX;
	pin B24 = GT6_AVCCAUXTX;
	pin B25 = GT6_VTTX;
	pin B26 = GT5_AVCCAUXRX;
	pin B27 = GT5_VTRX;
	pin B28 = GT5_AVCCAUXTX;
	pin B29 = GT5_VTTX;
	pin B30 = GT4_AVCCAUXRX;
	pin B31 = GT4_VTRX;
	pin B32 = GT4_AVCCAUXTX;
	pin B33 = GT4_VTTX;
	pin B34 = GT3_AVCCAUXRX;
	pin B35 = GT3_VTRX;
	pin B36 = GT3_AVCCAUXTX;
	pin B37 = GT3_VTTX;
	pin B38 = GT2_AVCCAUXRX;
	pin B39 = GT2_VTRX;
	pin B40 = GT2_AVCCAUXTX;
	pin B41 = GT2_VTTX;
	pin B42 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = GT11_GNDA;
	pin C5 = IOB_E120_3;
	pin C6 = IOB_E120_2;
	pin C7 = TDO;
	pin C8 = GT10_GNDA;
	pin C9 = IOB_N109_2;
	pin C10 = IOB_N104_2;
	pin C11 = IOB_N104_3;
	pin C12 = GT9_GNDA;
	pin C13 = IOB_N92_3;
	pin C14 = IOB_N83_2;
	pin C15 = IOB_N83_3;
	pin C16 = GT8_GNDA;
	pin C17 = IOB_N70_3;
	pin C18 = IOB_N70_2;
	pin C19 = IOB_N64_3;
	pin C20 = IOB_N57_0;
	pin C21 = GT7_GNDA;
	pin C22 = GT6_GNDA;
	pin C23 = IOB_N54_3;
	pin C24 = IOB_N47_0;
	pin C25 = IOB_N41_1;
	pin C26 = IOB_N41_0;
	pin C27 = GT5_GNDA;
	pin C28 = IOB_N28_0;
	pin C29 = IOB_N28_1;
	pin C30 = IOB_N19_0;
	pin C31 = GT4_GNDA;
	pin C32 = IOB_N7_0;
	pin C33 = IOB_N7_1;
	pin C34 = IOB_N2_1;
	pin C35 = GT3_GNDA;
	pin C36 = TDI;
	pin C37 = IOB_W120_2;
	pin C38 = IOB_W120_3;
	pin C39 = GT2_GNDA;
	pin C40 = GND;
	pin C41 = GND;
	pin C42 = GND;
	pin D1 = IOB_E117_1;
	pin D2 = IOB_E117_0;
	pin D3 = IOB_E118_1;
	pin D4 = GND;
	pin D5 = VCCAUX;
	pin D6 = IOB_E119_0;
	pin D7 = IOB_E120_0;
	pin D8 = NC;
	pin D9 = IOB_N109_3;
	pin D10 = IOB_N106_3;
	pin D11 = GND;
	pin D12 = IOB_N98_2;
	pin D13 = IOB_N92_2;
	pin D14 = IOB_N85_0;
	pin D15 = GND;
	pin D16 = IOB_N74_3;
	pin D17 = IOB_N72_1;
	pin D18 = VCCO1;
	pin D19 = IOB_N64_2;
	pin D20 = IOB_N57_1;
	pin D21 = VCCAUX;
	pin D22 = VCCAUX;
	pin D23 = IOB_N54_2;
	pin D24 = IOB_N47_1;
	pin D25 = VCCO0;
	pin D26 = IOB_N39_2;
	pin D27 = IOB_N37_0;
	pin D28 = GND;
	pin D29 = IOB_N26_3;
	pin D30 = IOB_N19_1;
	pin D31 = IOB_N13_1;
	pin D32 = GND;
	pin D33 = IOB_N5_0;
	pin D34 = IOB_N2_0;
	pin D35 = DXN;
	pin D36 = IOB_W120_0;
	pin D37 = IOB_W119_0;
	pin D38 = VCCAUX;
	pin D39 = GND;
	pin D40 = IOB_W118_1;
	pin D41 = IOB_W117_0;
	pin D42 = IOB_W117_1;
	pin E1 = IOB_E116_3;
	pin E2 = IOB_E116_2;
	pin E3 = IOB_E118_0;
	pin E4 = VCCAUX;
	pin E5 = GND;
	pin E6 = IOB_E119_1;
	pin E7 = IOB_E120_1;
	pin E8 = VCCBATT;
	pin E9 = IOB_N110_3;
	pin E10 = IOB_N106_2;
	pin E11 = IOB_N104_0;
	pin E12 = IOB_N98_3;
	pin E13 = IOB_N92_0;
	pin E14 = IOB_N85_1;
	pin E15 = IOB_N83_0;
	pin E16 = IOB_N77_2;
	pin E17 = IOB_N71_2;
	pin E18 = IOB_N71_3;
	pin E19 = IOB_N64_0;
	pin E20 = IOB_N61_2;
	pin E21 = GND;
	pin E22 = GND;
	pin E23 = IOB_N50_1;
	pin E24 = IOB_N47_3;
	pin E25 = IOB_N40_0;
	pin E26 = IOB_N40_1;
	pin E27 = IOB_N34_1;
	pin E28 = IOB_N28_3;
	pin E29 = IOB_N26_2;
	pin E30 = IOB_N19_3;
	pin E31 = IOB_N13_0;
	pin E32 = IOB_N7_3;
	pin E33 = IOB_N5_1;
	pin E34 = IOB_N1_0;
	pin E35 = DXP;
	pin E36 = IOB_W120_1;
	pin E37 = IOB_W119_1;
	pin E38 = GND;
	pin E39 = VCCAUX;
	pin E40 = IOB_W118_0;
	pin E41 = IOB_W116_2;
	pin E42 = IOB_W116_3;
	pin F1 = IOB_E115_1;
	pin F2 = IOB_E115_0;
	pin F3 = IOB_E116_0;
	pin F4 = IOB_E116_1;
	pin F5 = VCCO2;
	pin F6 = GND;
	pin F7 = IOB_E118_2;
	pin F8 = TMS;
	pin F9 = IOB_N110_2;
	pin F10 = IOB_N106_0;
	pin F11 = IOB_N104_1;
	pin F12 = IOB_N99_3;
	pin F13 = IOB_N92_1;
	pin F14 = IOB_N86_2;
	pin F15 = IOB_N83_1;
	pin F16 = IOB_N77_3;
	pin F17 = IOB_N74_1;
	pin F18 = GND;
	pin F19 = IOB_N64_1;
	pin F20 = IOB_N61_3;
	pin F21 = IOB_N56_2;
	pin F22 = IOB_N55_1;
	pin F23 = IOB_N50_0;
	pin F24 = IOB_N47_2;
	pin F25 = GND;
	pin F26 = IOB_N37_2;
	pin F27 = IOB_N34_0;
	pin F28 = IOB_N28_2;
	pin F29 = IOB_N25_1;
	pin F30 = IOB_N19_2;
	pin F31 = IOB_N12_0;
	pin F32 = IOB_N7_2;
	pin F33 = IOB_N5_3;
	pin F34 = IOB_N1_1;
	pin F35 = HSWAP_EN;
	pin F36 = IOB_W118_2;
	pin F37 = GND;
	pin F38 = VCCO7;
	pin F39 = IOB_W116_1;
	pin F40 = IOB_W116_0;
	pin F41 = IOB_W115_0;
	pin F42 = IOB_W115_1;
	pin G1 = IOB_E114_0;
	pin G2 = IOB_E114_1;
	pin G3 = IOB_E114_3;
	pin G4 = IOB_E114_2;
	pin G5 = IOB_E113_1;
	pin G6 = IOB_E118_3;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N110_0;
	pin G10 = IOB_N106_1;
	pin G11 = VCCO1;
	pin G12 = IOB_N99_2;
	pin G13 = IOB_N96_2;
	pin G14 = IOB_N86_3;
	pin G15 = VCCO1;
	pin G16 = IOB_N78_3;
	pin G17 = IOB_N74_2;
	pin G18 = IOB_N71_0;
	pin G19 = IOB_N68_2;
	pin G20 = VCCO1;
	pin G21 = IOB_N56_3;
	pin G22 = IOB_N55_0;
	pin G23 = VCCO0;
	pin G24 = IOB_N43_1;
	pin G25 = IOB_N40_3;
	pin G26 = IOB_N37_1;
	pin G27 = IOB_N33_0;
	pin G28 = VCCO0;
	pin G29 = IOB_N25_0;
	pin G30 = IOB_N15_1;
	pin G31 = IOB_N12_1;
	pin G32 = VCCO0;
	pin G33 = IOB_N5_2;
	pin G34 = IOB_N1_3;
	pin G35 = PROG_B;
	pin G36 = GND;
	pin G37 = IOB_W118_3;
	pin G38 = IOB_W113_1;
	pin G39 = IOB_W114_2;
	pin G40 = IOB_W114_3;
	pin G41 = IOB_W114_1;
	pin G42 = IOB_W114_0;
	pin H1 = GND;
	pin H2 = IOB_E112_0;
	pin H3 = IOB_E112_1;
	pin H4 = IOB_E112_3;
	pin H5 = IOB_E112_2;
	pin H6 = IOB_E113_0;
	pin H7 = IOB_E111_1;
	pin H8 = GND;
	pin H9 = IOB_N110_1;
	pin H10 = IOB_N107_2;
	pin H11 = IOB_N105_2;
	pin H12 = IOB_N99_0;
	pin H13 = IOB_N96_3;
	pin H14 = IOB_N86_1;
	pin H15 = IOB_N84_2;
	pin H16 = IOB_N78_2;
	pin H17 = IOB_N75_2;
	pin H18 = IOB_N71_1;
	pin H19 = IOB_N68_3;
	pin H20 = IOB_N62_3;
	pin H21 = GND;
	pin H22 = GND;
	pin H23 = IOB_N49_0;
	pin H24 = IOB_N43_0;
	pin H25 = IOB_N40_2;
	pin H26 = IOB_N36_1;
	pin H27 = IOB_N33_1;
	pin H28 = IOB_N27_1;
	pin H29 = IOB_N25_2;
	pin H30 = IOB_N15_0;
	pin H31 = IOB_N12_3;
	pin H32 = IOB_N6_1;
	pin H33 = IOB_N4_1;
	pin H34 = IOB_N1_2;
	pin H35 = GND;
	pin H36 = IOB_W111_1;
	pin H37 = IOB_W113_0;
	pin H38 = IOB_W112_2;
	pin H39 = IOB_W112_3;
	pin H40 = IOB_W112_1;
	pin H41 = IOB_W112_0;
	pin H42 = GND;
	pin J1 = IOB_E109_1;
	pin J2 = IOB_E109_0;
	pin J3 = VCCO2;
	pin J4 = IOB_E110_0;
	pin J5 = IOB_E110_1;
	pin J6 = IOB_E110_3;
	pin J7 = IOB_E110_2;
	pin J8 = IOB_E111_0;
	pin J9 = GND;
	pin J10 = IOB_N107_3;
	pin J11 = IOB_N105_3;
	pin J12 = IOB_N99_1;
	pin J13 = IOB_N97_2;
	pin J14 = VCCO1;
	pin J15 = IOB_N84_3;
	pin J16 = IOB_N78_0;
	pin J17 = IOB_N75_3;
	pin J18 = VCCO1;
	pin J19 = IOB_N69_2;
	pin J20 = IOB_N62_2;
	pin J21 = IOB_N56_1;
	pin J22 = IOB_N55_2;
	pin J23 = IOB_N49_1;
	pin J24 = IOB_N42_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N36_0;
	pin J27 = IOB_N33_3;
	pin J28 = IOB_N27_0;
	pin J29 = VCCO0;
	pin J30 = IOB_N14_1;
	pin J31 = IOB_N12_2;
	pin J32 = IOB_N6_0;
	pin J33 = IOB_N4_0;
	pin J34 = GND;
	pin J35 = IOB_W111_0;
	pin J36 = IOB_W110_2;
	pin J37 = IOB_W110_3;
	pin J38 = IOB_W110_1;
	pin J39 = IOB_W110_0;
	pin J40 = VCCO7;
	pin J41 = IOB_W109_0;
	pin J42 = IOB_W109_1;
	pin K1 = IOB_E98_2;
	pin K2 = IOB_E98_3;
	pin K3 = IOB_E96_3;
	pin K4 = GND;
	pin K5 = IOB_E100_0;
	pin K6 = IOB_E100_1;
	pin K7 = IOB_E99_0;
	pin K8 = IOB_E99_1;
	pin K9 = IOB_E100_3;
	pin K10 = VCCAUX;
	pin K11 = IOB_N107_1;
	pin K12 = IOB_N103_2;
	pin K13 = IOB_N97_3;
	pin K14 = IOB_N89_2;
	pin K15 = IOB_N85_3;
	pin K16 = IOB_N78_1;
	pin K17 = IOB_N76_3;
	pin K18 = IOB_N72_2;
	pin K19 = IOB_N69_3;
	pin K20 = IOB_N62_0;
	pin K21 = IOB_N56_0;
	pin K22 = IOB_N55_3;
	pin K23 = IOB_N49_3;
	pin K24 = IOB_N42_0;
	pin K25 = IOB_N39_1;
	pin K26 = IOB_N35_0;
	pin K27 = IOB_N33_2;
	pin K28 = IOB_N26_0;
	pin K29 = IOB_N22_1;
	pin K30 = IOB_N14_0;
	pin K31 = IOB_N8_1;
	pin K32 = IOB_N4_2;
	pin K33 = VCCAUX;
	pin K34 = IOB_W100_3;
	pin K35 = IOB_W99_1;
	pin K36 = IOB_W99_0;
	pin K37 = IOB_W100_1;
	pin K38 = IOB_W100_0;
	pin K39 = GND;
	pin K40 = IOB_W96_3;
	pin K41 = IOB_W98_3;
	pin K42 = IOB_W98_2;
	pin L1 = IOB_E95_1;
	pin L2 = IOB_E95_0;
	pin L3 = IOB_E96_2;
	pin L4 = IOB_E96_0;
	pin L5 = IOB_E96_1;
	pin L6 = IOB_E97_1;
	pin L7 = IOB_E97_0;
	pin L8 = IOB_E98_1;
	pin L9 = IOB_E98_0;
	pin L10 = IOB_E100_2;
	pin L11 = VCCAUX;
	pin L12 = IOB_N103_3;
	pin L13 = IOB_N97_0;
	pin L14 = IOB_N89_3;
	pin L15 = IOB_N85_2;
	pin L16 = IOB_N82_2;
	pin L17 = IOB_N76_2;
	pin L18 = IOB_N72_3;
	pin L19 = IOB_N69_0;
	pin L20 = IOB_N62_1;
	pin L21 = GND;
	pin L22 = GND;
	pin L23 = IOB_N49_2;
	pin L24 = IOB_N42_3;
	pin L25 = IOB_N39_0;
	pin L26 = IOB_N35_1;
	pin L27 = IOB_N29_1;
	pin L28 = IOB_N26_1;
	pin L29 = IOB_N22_0;
	pin L30 = IOB_N14_3;
	pin L31 = IOB_N8_0;
	pin L32 = VCCAUX;
	pin L33 = IOB_W100_2;
	pin L34 = IOB_W98_0;
	pin L35 = IOB_W98_1;
	pin L36 = IOB_W97_0;
	pin L37 = IOB_W97_1;
	pin L38 = IOB_W96_1;
	pin L39 = IOB_W96_0;
	pin L40 = IOB_W96_2;
	pin L41 = IOB_W95_0;
	pin L42 = IOB_W95_1;
	pin M1 = GND;
	pin M2 = IOB_E92_3;
	pin M3 = IOB_E92_2;
	pin M4 = IOB_E92_1;
	pin M5 = IOB_E92_0;
	pin M6 = VCCO2;
	pin M7 = IOB_E94_3;
	pin M8 = IOB_E94_2;
	pin M9 = IOB_E93_1;
	pin M10 = IOB_E93_0;
	pin M11 = IOB_E94_1;
	pin M12 = IOB_E94_0;
	pin M13 = IOB_N97_1;
	pin M14 = IOB_N91_3;
	pin M15 = IOB_N91_2;
	pin M16 = IOB_N82_3;
	pin M17 = IOB_N76_1;
	pin M18 = IOB_N76_0;
	pin M19 = IOB_N69_1;
	pin M20 = IOB_N63_3;
	pin M21 = IOB_N63_2;
	pin M22 = IOB_N48_1;
	pin M23 = IOB_N48_0;
	pin M24 = IOB_N42_2;
	pin M25 = IOB_N35_3;
	pin M26 = IOB_N35_2;
	pin M27 = IOB_N29_0;
	pin M28 = IOB_N20_1;
	pin M29 = IOB_N20_0;
	pin M30 = IOB_N14_2;
	pin M31 = IOB_W94_0;
	pin M32 = IOB_W94_1;
	pin M33 = IOB_W93_0;
	pin M34 = IOB_W93_1;
	pin M35 = IOB_W94_2;
	pin M36 = IOB_W94_3;
	pin M37 = VCCO7;
	pin M38 = IOB_W92_0;
	pin M39 = IOB_W92_1;
	pin M40 = IOB_W92_2;
	pin M41 = IOB_W92_3;
	pin M42 = GND;
	pin N1 = IOB_E88_3;
	pin N2 = IOB_E88_2;
	pin N3 = IOB_E89_1;
	pin N4 = IOB_E89_0;
	pin N5 = IOB_E90_3;
	pin N6 = IOB_E90_2;
	pin N7 = IOB_E91_1;
	pin N8 = IOB_E91_0;
	pin N9 = IOB_E90_1;
	pin N10 = IOB_E90_0;
	pin N11 = IOB_E88_1;
	pin N12 = IOB_E88_0;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N29 = GND;
	pin N30 = VCCINT;
	pin N31 = IOB_W88_0;
	pin N32 = IOB_W88_1;
	pin N33 = IOB_W90_0;
	pin N34 = IOB_W90_1;
	pin N35 = IOB_W91_0;
	pin N36 = IOB_W91_1;
	pin N37 = IOB_W90_2;
	pin N38 = IOB_W90_3;
	pin N39 = IOB_W89_0;
	pin N40 = IOB_W89_1;
	pin N41 = IOB_W88_2;
	pin N42 = IOB_W88_3;
	pin P1 = IOB_E84_3;
	pin P2 = IOB_E84_2;
	pin P3 = IOB_E82_3;
	pin P4 = VCCO2;
	pin P5 = IOB_E85_1;
	pin P6 = IOB_E85_0;
	pin P7 = IOB_E86_3;
	pin P8 = IOB_E86_2;
	pin P9 = IOB_E87_1;
	pin P10 = IOB_E87_0;
	pin P11 = IOB_E86_1;
	pin P12 = IOB_E86_0;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCO1;
	pin P21 = VCCO1;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCO0;
	pin P27 = VCCINT;
	pin P28 = VCCINT;
	pin P29 = VCCINT;
	pin P30 = GND;
	pin P31 = IOB_W86_0;
	pin P32 = IOB_W86_1;
	pin P33 = IOB_W87_0;
	pin P34 = IOB_W87_1;
	pin P35 = IOB_W86_2;
	pin P36 = IOB_W86_3;
	pin P37 = IOB_W85_0;
	pin P38 = IOB_W85_1;
	pin P39 = VCCO7;
	pin P40 = IOB_W82_3;
	pin P41 = IOB_W84_2;
	pin P42 = IOB_W84_3;
	pin R1 = IOB_E82_1;
	pin R2 = IOB_E82_0;
	pin R3 = IOB_E82_2;
	pin R4 = GND;
	pin R5 = IOB_E83_1;
	pin R6 = IOB_E83_0;
	pin R7 = GND;
	pin R8 = IOB_E80_0;
	pin R9 = IOB_E84_1;
	pin R10 = IOB_E84_0;
	pin R11 = IOB_E81_1;
	pin R12 = IOB_E81_0;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCO1;
	pin R19 = VCCO1;
	pin R20 = VCCO1;
	pin R21 = VCCO1;
	pin R22 = VCCO0;
	pin R23 = VCCO0;
	pin R24 = VCCO0;
	pin R25 = VCCO0;
	pin R26 = VCCINT;
	pin R27 = VCCINT;
	pin R28 = VCCINT;
	pin R29 = VCCO7;
	pin R31 = IOB_W81_0;
	pin R32 = IOB_W81_1;
	pin R33 = IOB_W84_0;
	pin R34 = IOB_W84_1;
	pin R35 = IOB_W80_0;
	pin R36 = GND;
	pin R37 = IOB_W83_0;
	pin R38 = IOB_W83_1;
	pin R39 = GND;
	pin R40 = IOB_W82_2;
	pin R41 = IOB_W82_0;
	pin R42 = IOB_W82_1;
	pin T1 = GND;
	pin T2 = IOB_E78_3;
	pin T3 = IOB_E78_2;
	pin T4 = IOB_E79_1;
	pin T5 = IOB_E79_0;
	pin T6 = IOB_E80_3;
	pin T7 = IOB_E80_2;
	pin T8 = IOB_E80_1;
	pin T9 = VCCO2;
	pin T10 = IOB_E78_1;
	pin T11 = IOB_E78_0;
	pin T12 = IOB_E74_1;
	pin T14 = VCCO2;
	pin T15 = VCCO2;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = VCCINT;
	pin T23 = VCCINT;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCINT;
	pin T27 = VCCINT;
	pin T28 = VCCO7;
	pin T29 = VCCO7;
	pin T31 = IOB_W74_1;
	pin T32 = IOB_W78_0;
	pin T33 = IOB_W78_1;
	pin T34 = VCCO7;
	pin T35 = IOB_W80_1;
	pin T36 = IOB_W80_2;
	pin T37 = IOB_W80_3;
	pin T38 = IOB_W79_0;
	pin T39 = IOB_W79_1;
	pin T40 = IOB_W78_2;
	pin T41 = IOB_W78_3;
	pin T42 = GND;
	pin U1 = IOB_E74_3;
	pin U2 = IOB_E74_2;
	pin U3 = IOB_E75_1;
	pin U4 = IOB_E75_0;
	pin U5 = IOB_E76_3;
	pin U6 = IOB_E76_2;
	pin U7 = IOB_E77_1;
	pin U8 = IOB_E77_0;
	pin U9 = IOB_E76_1;
	pin U10 = IOB_E76_0;
	pin U11 = IOB_E72_1;
	pin U12 = IOB_E74_0;
	pin U14 = VCCO2;
	pin U15 = VCCO2;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = GND;
	pin U26 = VCCINT;
	pin U27 = VCCINT;
	pin U28 = VCCO7;
	pin U29 = VCCO7;
	pin U31 = IOB_W74_0;
	pin U32 = IOB_W72_1;
	pin U33 = IOB_W76_0;
	pin U34 = IOB_W76_1;
	pin U35 = IOB_W77_0;
	pin U36 = IOB_W77_1;
	pin U37 = IOB_W76_2;
	pin U38 = IOB_W76_3;
	pin U39 = IOB_W75_0;
	pin U40 = IOB_W75_1;
	pin U41 = IOB_W74_2;
	pin U42 = IOB_W74_3;
	pin V1 = IOB_E70_3;
	pin V2 = IOB_E70_2;
	pin V3 = VCCO2;
	pin V4 = IOB_E71_1;
	pin V5 = IOB_E71_0;
	pin V6 = GND;
	pin V7 = IOB_E72_3;
	pin V8 = IOB_E72_2;
	pin V9 = GND;
	pin V10 = IOB_E73_1;
	pin V11 = IOB_E73_0;
	pin V12 = IOB_E72_0;
	pin V14 = VCCO2;
	pin V15 = VCCO2;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = GND;
	pin V26 = GND;
	pin V27 = VCCINT;
	pin V28 = VCCO7;
	pin V29 = VCCO7;
	pin V31 = IOB_W72_0;
	pin V32 = IOB_W73_0;
	pin V33 = IOB_W73_1;
	pin V34 = GND;
	pin V35 = IOB_W72_2;
	pin V36 = IOB_W72_3;
	pin V37 = GND;
	pin V38 = IOB_W71_0;
	pin V39 = IOB_W71_1;
	pin V40 = VCCO7;
	pin V41 = IOB_W70_2;
	pin V42 = IOB_W70_3;
	pin W1 = IOB_E66_3;
	pin W2 = IOB_E66_2;
	pin W3 = IOB_E67_1;
	pin W4 = IOB_E67_0;
	pin W5 = IOB_E68_3;
	pin W6 = IOB_E68_2;
	pin W7 = IOB_E69_1;
	pin W8 = IOB_E69_0;
	pin W9 = IOB_E70_1;
	pin W10 = IOB_E70_0;
	pin W11 = IOB_E68_1;
	pin W12 = IOB_E68_0;
	pin W14 = VCCO2;
	pin W15 = VCCO2;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = GND;
	pin W26 = GND;
	pin W27 = VCCINT;
	pin W28 = VCCO7;
	pin W29 = VCCO7;
	pin W31 = IOB_W68_0;
	pin W32 = IOB_W68_1;
	pin W33 = IOB_W70_0;
	pin W34 = IOB_W70_1;
	pin W35 = IOB_W69_0;
	pin W36 = IOB_W69_1;
	pin W37 = IOB_W68_2;
	pin W38 = IOB_W68_3;
	pin W39 = IOB_W67_0;
	pin W40 = IOB_W67_1;
	pin W41 = IOB_W66_2;
	pin W42 = IOB_W66_3;
	pin Y1 = VCCAUX;
	pin Y2 = GND;
	pin Y3 = IOB_E64_3;
	pin Y4 = IOB_E64_2;
	pin Y5 = VCCO2;
	pin Y6 = IOB_E65_1;
	pin Y7 = IOB_E65_0;
	pin Y8 = VCCO2;
	pin Y9 = IOB_E66_1;
	pin Y10 = IOB_E66_0;
	pin Y11 = IOB_E64_1;
	pin Y12 = IOB_E64_0;
	pin Y14 = VCCO2;
	pin Y15 = VCCO2;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = GND;
	pin Y26 = GND;
	pin Y27 = VCCINT;
	pin Y28 = VCCO7;
	pin Y29 = VCCO7;
	pin Y31 = IOB_W64_0;
	pin Y32 = IOB_W64_1;
	pin Y33 = IOB_W66_0;
	pin Y34 = IOB_W66_1;
	pin Y35 = VCCO7;
	pin Y36 = IOB_W65_0;
	pin Y37 = IOB_W65_1;
	pin Y38 = VCCO7;
	pin Y39 = IOB_W64_2;
	pin Y40 = IOB_W64_3;
	pin Y41 = GND;
	pin Y42 = VCCAUX;
	pin AA1 = VCCAUX;
	pin AA2 = VCCAUX;
	pin AA3 = IOB_E61_1;
	pin AA4 = IOB_E61_0;
	pin AA5 = GND;
	pin AA6 = IOB_E62_3;
	pin AA7 = IOB_E62_2;
	pin AA8 = GND;
	pin AA9 = IOB_E63_1;
	pin AA10 = IOB_E63_0;
	pin AA11 = GND;
	pin AA12 = IOB_E62_1;
	pin AA14 = VCCO2;
	pin AA15 = VCCO2;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = GND;
	pin AA26 = GND;
	pin AA27 = VCCINT;
	pin AA28 = VCCO7;
	pin AA29 = VCCO7;
	pin AA31 = IOB_W62_1;
	pin AA32 = GND;
	pin AA33 = IOB_W63_0;
	pin AA34 = IOB_W63_1;
	pin AA35 = GND;
	pin AA36 = IOB_W62_2;
	pin AA37 = IOB_W62_3;
	pin AA38 = GND;
	pin AA39 = IOB_W61_0;
	pin AA40 = IOB_W61_1;
	pin AA41 = VCCAUX;
	pin AA42 = VCCAUX;
	pin AB1 = VCCAUX;
	pin AB2 = VCCAUX;
	pin AB3 = IOB_E60_3;
	pin AB4 = IOB_E60_2;
	pin AB5 = GND;
	pin AB6 = IOB_E59_3;
	pin AB7 = IOB_E59_2;
	pin AB8 = GND;
	pin AB9 = IOB_E59_1;
	pin AB10 = IOB_E59_0;
	pin AB11 = GND;
	pin AB12 = IOB_E62_0;
	pin AB14 = VCCO3;
	pin AB15 = VCCO3;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = GND;
	pin AB26 = GND;
	pin AB27 = VCCINT;
	pin AB28 = VCCO6;
	pin AB29 = VCCO6;
	pin AB31 = IOB_W62_0;
	pin AB32 = GND;
	pin AB33 = IOB_W59_0;
	pin AB34 = IOB_W59_1;
	pin AB35 = GND;
	pin AB36 = IOB_W59_2;
	pin AB37 = IOB_W59_3;
	pin AB38 = GND;
	pin AB39 = IOB_W60_2;
	pin AB40 = IOB_W60_3;
	pin AB41 = VCCAUX;
	pin AB42 = VCCAUX;
	pin AC1 = VCCAUX;
	pin AC2 = GND;
	pin AC3 = IOB_E58_3;
	pin AC4 = IOB_E58_2;
	pin AC5 = VCCO3;
	pin AC6 = IOB_E57_1;
	pin AC7 = IOB_E57_0;
	pin AC8 = VCCO3;
	pin AC9 = IOB_E56_3;
	pin AC10 = IOB_E56_2;
	pin AC11 = IOB_E57_3;
	pin AC12 = IOB_E57_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCO3;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = GND;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = VCCO6;
	pin AC29 = VCCO6;
	pin AC31 = IOB_W57_2;
	pin AC32 = IOB_W57_3;
	pin AC33 = IOB_W56_2;
	pin AC34 = IOB_W56_3;
	pin AC35 = VCCO6;
	pin AC36 = IOB_W57_0;
	pin AC37 = IOB_W57_1;
	pin AC38 = VCCO6;
	pin AC39 = IOB_W58_2;
	pin AC40 = IOB_W58_3;
	pin AC41 = GND;
	pin AC42 = VCCAUX;
	pin AD1 = IOB_E55_1;
	pin AD2 = IOB_E55_0;
	pin AD3 = IOB_E54_3;
	pin AD4 = IOB_E54_2;
	pin AD5 = IOB_E53_1;
	pin AD6 = IOB_E53_0;
	pin AD7 = IOB_E52_3;
	pin AD8 = IOB_E52_2;
	pin AD9 = IOB_E55_3;
	pin AD10 = IOB_E55_2;
	pin AD11 = IOB_E53_3;
	pin AD12 = IOB_E53_2;
	pin AD14 = VCCO3;
	pin AD15 = VCCO3;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = GND;
	pin AD26 = GND;
	pin AD27 = VCCINT;
	pin AD28 = VCCO6;
	pin AD29 = VCCO6;
	pin AD31 = IOB_W53_2;
	pin AD32 = IOB_W53_3;
	pin AD33 = IOB_W55_2;
	pin AD34 = IOB_W55_3;
	pin AD35 = IOB_W52_2;
	pin AD36 = IOB_W52_3;
	pin AD37 = IOB_W53_0;
	pin AD38 = IOB_W53_1;
	pin AD39 = IOB_W54_2;
	pin AD40 = IOB_W54_3;
	pin AD41 = IOB_W55_0;
	pin AD42 = IOB_W55_1;
	pin AE1 = IOB_E51_1;
	pin AE2 = IOB_E51_0;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E50_3;
	pin AE5 = IOB_E50_2;
	pin AE6 = GND;
	pin AE7 = IOB_E49_1;
	pin AE8 = IOB_E49_0;
	pin AE9 = GND;
	pin AE10 = IOB_E51_3;
	pin AE11 = IOB_E51_2;
	pin AE12 = IOB_E49_2;
	pin AE14 = VCCO3;
	pin AE15 = VCCO3;
	pin AE16 = VCCINT;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = GND;
	pin AE20 = GND;
	pin AE21 = GND;
	pin AE22 = GND;
	pin AE23 = GND;
	pin AE24 = GND;
	pin AE25 = GND;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = VCCO6;
	pin AE29 = VCCO6;
	pin AE31 = IOB_W49_2;
	pin AE32 = IOB_W51_2;
	pin AE33 = IOB_W51_3;
	pin AE34 = GND;
	pin AE35 = IOB_W49_0;
	pin AE36 = IOB_W49_1;
	pin AE37 = GND;
	pin AE38 = IOB_W50_2;
	pin AE39 = IOB_W50_3;
	pin AE40 = VCCO6;
	pin AE41 = IOB_W51_0;
	pin AE42 = IOB_W51_1;
	pin AF1 = IOB_E48_3;
	pin AF2 = IOB_E48_2;
	pin AF3 = IOB_E47_1;
	pin AF4 = IOB_E47_0;
	pin AF5 = IOB_E46_3;
	pin AF6 = IOB_E46_2;
	pin AF7 = IOB_E45_3;
	pin AF8 = IOB_E45_2;
	pin AF9 = IOB_E45_1;
	pin AF10 = IOB_E45_0;
	pin AF11 = IOB_E49_3;
	pin AF12 = IOB_E47_2;
	pin AF14 = VCCO3;
	pin AF15 = VCCO3;
	pin AF16 = VCCINT;
	pin AF17 = VCCINT;
	pin AF18 = GND;
	pin AF19 = GND;
	pin AF20 = GND;
	pin AF21 = GND;
	pin AF22 = GND;
	pin AF23 = GND;
	pin AF24 = GND;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = VCCINT;
	pin AF28 = VCCO6;
	pin AF29 = VCCO6;
	pin AF31 = IOB_W47_2;
	pin AF32 = IOB_W49_3;
	pin AF33 = IOB_W45_0;
	pin AF34 = IOB_W45_1;
	pin AF35 = IOB_W45_2;
	pin AF36 = IOB_W45_3;
	pin AF37 = IOB_W46_2;
	pin AF38 = IOB_W46_3;
	pin AF39 = IOB_W47_0;
	pin AF40 = IOB_W47_1;
	pin AF41 = IOB_W48_2;
	pin AF42 = IOB_W48_3;
	pin AG1 = GND;
	pin AG2 = IOB_E44_3;
	pin AG3 = IOB_E44_2;
	pin AG4 = IOB_E43_1;
	pin AG5 = IOB_E43_0;
	pin AG6 = IOB_E42_3;
	pin AG7 = IOB_E42_2;
	pin AG8 = IOB_E41_3;
	pin AG9 = VCCO3;
	pin AG10 = IOB_E43_3;
	pin AG11 = IOB_E43_2;
	pin AG12 = IOB_E47_3;
	pin AG14 = VCCO3;
	pin AG15 = VCCO3;
	pin AG16 = VCCINT;
	pin AG17 = VCCINT;
	pin AG18 = VCCINT;
	pin AG19 = VCCINT;
	pin AG20 = VCCINT;
	pin AG21 = VCCINT;
	pin AG22 = VCCINT;
	pin AG23 = VCCINT;
	pin AG24 = VCCINT;
	pin AG25 = VCCINT;
	pin AG26 = VCCINT;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = VCCO6;
	pin AG31 = IOB_W47_3;
	pin AG32 = IOB_W43_2;
	pin AG33 = IOB_W43_3;
	pin AG34 = VCCO6;
	pin AG35 = IOB_W41_3;
	pin AG36 = IOB_W42_2;
	pin AG37 = IOB_W42_3;
	pin AG38 = IOB_W43_0;
	pin AG39 = IOB_W43_1;
	pin AG40 = IOB_W44_2;
	pin AG41 = IOB_W44_3;
	pin AG42 = GND;
	pin AH1 = IOB_E41_1;
	pin AH2 = IOB_E41_0;
	pin AH3 = IOB_E40_3;
	pin AH4 = GND;
	pin AH5 = IOB_E39_1;
	pin AH6 = IOB_E39_0;
	pin AH7 = GND;
	pin AH8 = IOB_E41_2;
	pin AH9 = IOB_E38_3;
	pin AH10 = IOB_E38_2;
	pin AH11 = IOB_E39_3;
	pin AH12 = IOB_E39_2;
	pin AH14 = VCCO3;
	pin AH15 = VCCINT;
	pin AH16 = VCCINT;
	pin AH17 = VCCINT;
	pin AH18 = VCCO4;
	pin AH19 = VCCO4;
	pin AH20 = VCCO4;
	pin AH21 = VCCO4;
	pin AH22 = VCCO5;
	pin AH23 = VCCO5;
	pin AH24 = VCCO5;
	pin AH25 = VCCO5;
	pin AH26 = VCCINT;
	pin AH27 = VCCINT;
	pin AH28 = VCCINT;
	pin AH29 = VCCO6;
	pin AH31 = IOB_W39_2;
	pin AH32 = IOB_W39_3;
	pin AH33 = IOB_W38_2;
	pin AH34 = IOB_W38_3;
	pin AH35 = IOB_W41_2;
	pin AH36 = GND;
	pin AH37 = IOB_W39_0;
	pin AH38 = IOB_W39_1;
	pin AH39 = GND;
	pin AH40 = IOB_W40_3;
	pin AH41 = IOB_W41_0;
	pin AH42 = IOB_W41_1;
	pin AJ1 = IOB_E37_1;
	pin AJ2 = IOB_E37_0;
	pin AJ3 = IOB_E40_2;
	pin AJ4 = VCCO3;
	pin AJ5 = IOB_E36_3;
	pin AJ6 = IOB_E36_2;
	pin AJ7 = IOB_E35_1;
	pin AJ8 = IOB_E35_0;
	pin AJ9 = IOB_E35_3;
	pin AJ10 = IOB_E35_2;
	pin AJ11 = IOB_E37_3;
	pin AJ12 = IOB_E37_2;
	pin AJ13 = GND;
	pin AJ14 = VCCINT;
	pin AJ15 = VCCINT;
	pin AJ16 = VCCINT;
	pin AJ17 = VCCO4;
	pin AJ18 = VCCO4;
	pin AJ19 = VCCO4;
	pin AJ20 = VCCO4;
	pin AJ21 = VCCO4;
	pin AJ22 = VCCO5;
	pin AJ23 = VCCO5;
	pin AJ24 = VCCO5;
	pin AJ25 = VCCO5;
	pin AJ26 = VCCO5;
	pin AJ27 = VCCINT;
	pin AJ28 = VCCINT;
	pin AJ29 = VCCINT;
	pin AJ30 = GND;
	pin AJ31 = IOB_W37_2;
	pin AJ32 = IOB_W37_3;
	pin AJ33 = IOB_W35_2;
	pin AJ34 = IOB_W35_3;
	pin AJ35 = IOB_W35_0;
	pin AJ36 = IOB_W35_1;
	pin AJ37 = IOB_W36_2;
	pin AJ38 = IOB_W36_3;
	pin AJ39 = VCCO6;
	pin AJ40 = IOB_W40_2;
	pin AJ41 = IOB_W37_0;
	pin AJ42 = IOB_W37_1;
	pin AK1 = IOB_E34_3;
	pin AK2 = IOB_E34_2;
	pin AK3 = IOB_E33_1;
	pin AK4 = IOB_E33_0;
	pin AK5 = IOB_E32_3;
	pin AK6 = IOB_E32_2;
	pin AK7 = IOB_E31_1;
	pin AK8 = IOB_E31_0;
	pin AK9 = IOB_E31_3;
	pin AK10 = IOB_E31_2;
	pin AK11 = IOB_E33_3;
	pin AK12 = IOB_E33_2;
	pin AK13 = VCCINT;
	pin AK14 = GND;
	pin AK29 = GND;
	pin AK30 = VCCINT;
	pin AK31 = IOB_W33_2;
	pin AK32 = IOB_W33_3;
	pin AK33 = IOB_W31_2;
	pin AK34 = IOB_W31_3;
	pin AK35 = IOB_W31_0;
	pin AK36 = IOB_W31_1;
	pin AK37 = IOB_W32_2;
	pin AK38 = IOB_W32_3;
	pin AK39 = IOB_W33_0;
	pin AK40 = IOB_W33_1;
	pin AK41 = IOB_W34_2;
	pin AK42 = IOB_W34_3;
	pin AL1 = GND;
	pin AL2 = IOB_E30_3;
	pin AL3 = IOB_E30_2;
	pin AL4 = IOB_E29_1;
	pin AL5 = IOB_E29_0;
	pin AL6 = VCCO3;
	pin AL7 = IOB_E28_3;
	pin AL8 = IOB_E28_2;
	pin AL9 = IOB_E27_3;
	pin AL10 = IOB_E27_2;
	pin AL11 = IOB_E29_3;
	pin AL12 = IOB_E29_2;
	pin AL13 = IOB_S97_2;
	pin AL14 = IOB_S91_0;
	pin AL15 = IOB_S91_1;
	pin AL16 = IOB_S82_0;
	pin AL17 = IOB_S76_2;
	pin AL18 = IOB_S76_3;
	pin AL19 = IOB_S69_2;
	pin AL20 = IOB_S63_0;
	pin AL21 = IOB_S63_1;
	pin AL22 = IOB_S48_2;
	pin AL23 = IOB_S48_3;
	pin AL24 = IOB_S42_1;
	pin AL25 = IOB_S35_0;
	pin AL26 = IOB_S35_1;
	pin AL27 = IOB_S29_3;
	pin AL28 = IOB_S20_2;
	pin AL29 = IOB_S20_3;
	pin AL30 = IOB_S14_1;
	pin AL31 = IOB_W29_2;
	pin AL32 = IOB_W29_3;
	pin AL33 = IOB_W27_2;
	pin AL34 = IOB_W27_3;
	pin AL35 = IOB_W28_2;
	pin AL36 = IOB_W28_3;
	pin AL37 = VCCO6;
	pin AL38 = IOB_W29_0;
	pin AL39 = IOB_W29_1;
	pin AL40 = IOB_W30_2;
	pin AL41 = IOB_W30_3;
	pin AL42 = GND;
	pin AM1 = IOB_E27_1;
	pin AM2 = IOB_E27_0;
	pin AM3 = IOB_E26_3;
	pin AM4 = IOB_E25_1;
	pin AM5 = IOB_E25_0;
	pin AM6 = IOB_E24_3;
	pin AM7 = IOB_E24_2;
	pin AM8 = IOB_E25_3;
	pin AM9 = IOB_E25_2;
	pin AM10 = IOB_E23_2;
	pin AM11 = VCCAUX;
	pin AM12 = IOB_S103_0;
	pin AM13 = IOB_S97_3;
	pin AM14 = IOB_S89_0;
	pin AM15 = IOB_S85_1;
	pin AM16 = IOB_S82_1;
	pin AM17 = IOB_S76_1;
	pin AM18 = IOB_S72_0;
	pin AM19 = IOB_S69_3;
	pin AM20 = IOB_S62_2;
	pin AM21 = GND;
	pin AM22 = GND;
	pin AM23 = IOB_S49_1;
	pin AM24 = IOB_S42_0;
	pin AM25 = IOB_S39_3;
	pin AM26 = IOB_S35_2;
	pin AM27 = IOB_S29_2;
	pin AM28 = IOB_S26_2;
	pin AM29 = IOB_S22_3;
	pin AM30 = IOB_S14_0;
	pin AM31 = IOB_S8_3;
	pin AM32 = VCCAUX;
	pin AM33 = IOB_W23_2;
	pin AM34 = IOB_W25_2;
	pin AM35 = IOB_W25_3;
	pin AM36 = IOB_W24_2;
	pin AM37 = IOB_W24_3;
	pin AM38 = IOB_W25_0;
	pin AM39 = IOB_W25_1;
	pin AM40 = IOB_W26_3;
	pin AM41 = IOB_W27_0;
	pin AM42 = IOB_W27_1;
	pin AN1 = IOB_E23_1;
	pin AN2 = IOB_E23_0;
	pin AN3 = IOB_E26_2;
	pin AN4 = GND;
	pin AN5 = IOB_E22_3;
	pin AN6 = IOB_E22_2;
	pin AN7 = IOB_E21_3;
	pin AN8 = IOB_E21_2;
	pin AN9 = IOB_E23_3;
	pin AN10 = VCCAUX;
	pin AN11 = IOB_S107_2;
	pin AN12 = IOB_S103_1;
	pin AN13 = IOB_S97_0;
	pin AN14 = IOB_S89_1;
	pin AN15 = IOB_S85_0;
	pin AN16 = IOB_S78_2;
	pin AN17 = IOB_S76_0;
	pin AN18 = IOB_S72_1;
	pin AN19 = IOB_S69_0;
	pin AN20 = IOB_S62_3;
	pin AN21 = IOB_S56_3;
	pin AN22 = IOB_S55_0;
	pin AN23 = IOB_S49_0;
	pin AN24 = IOB_S42_3;
	pin AN25 = IOB_S39_2;
	pin AN26 = IOB_S35_3;
	pin AN27 = IOB_S33_1;
	pin AN28 = IOB_S26_3;
	pin AN29 = IOB_S22_2;
	pin AN30 = IOB_S14_3;
	pin AN31 = IOB_S8_2;
	pin AN32 = IOB_S4_1;
	pin AN33 = VCCAUX;
	pin AN34 = IOB_W23_3;
	pin AN35 = IOB_W21_2;
	pin AN36 = IOB_W21_3;
	pin AN37 = IOB_W22_2;
	pin AN38 = IOB_W22_3;
	pin AN39 = GND;
	pin AN40 = IOB_W26_2;
	pin AN41 = IOB_W23_0;
	pin AN42 = IOB_W23_1;
	pin AP1 = IOB_E21_1;
	pin AP2 = IOB_E21_0;
	pin AP3 = VCCO3;
	pin AP4 = IOB_E12_3;
	pin AP5 = IOB_E12_2;
	pin AP6 = IOB_E11_1;
	pin AP7 = IOB_E11_0;
	pin AP8 = IOB_E11_2;
	pin AP9 = GND;
	pin AP10 = IOB_S107_0;
	pin AP11 = IOB_S105_0;
	pin AP12 = IOB_S99_2;
	pin AP13 = IOB_S97_1;
	pin AP14 = VCCO4;
	pin AP15 = IOB_S84_0;
	pin AP16 = IOB_S78_3;
	pin AP17 = IOB_S75_0;
	pin AP18 = VCCO4;
	pin AP19 = IOB_S69_1;
	pin AP20 = IOB_S62_1;
	pin AP21 = IOB_S56_2;
	pin AP22 = IOB_S55_1;
	pin AP23 = IOB_S49_2;
	pin AP24 = IOB_S42_2;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S36_3;
	pin AP27 = IOB_S33_0;
	pin AP28 = IOB_S27_3;
	pin AP29 = VCCO5;
	pin AP30 = IOB_S14_2;
	pin AP31 = IOB_S12_1;
	pin AP32 = IOB_S6_3;
	pin AP33 = IOB_S4_3;
	pin AP34 = GND;
	pin AP35 = IOB_W11_2;
	pin AP36 = IOB_W11_0;
	pin AP37 = IOB_W11_1;
	pin AP38 = IOB_W12_2;
	pin AP39 = IOB_W12_3;
	pin AP40 = VCCO6;
	pin AP41 = IOB_W21_0;
	pin AP42 = IOB_W21_1;
	pin AR1 = GND;
	pin AR2 = IOB_E10_3;
	pin AR3 = IOB_E10_2;
	pin AR4 = IOB_E9_1;
	pin AR5 = IOB_E9_0;
	pin AR6 = IOB_E9_2;
	pin AR7 = IOB_E11_3;
	pin AR8 = GND;
	pin AR9 = IOB_S110_2;
	pin AR10 = IOB_S107_1;
	pin AR11 = IOB_S105_1;
	pin AR12 = IOB_S99_3;
	pin AR13 = IOB_S96_0;
	pin AR14 = IOB_S86_2;
	pin AR15 = IOB_S84_1;
	pin AR16 = IOB_S78_1;
	pin AR17 = IOB_S75_1;
	pin AR18 = IOB_S71_2;
	pin AR19 = IOB_S68_0;
	pin AR20 = IOB_S62_0;
	pin AR21 = GND;
	pin AR22 = GND;
	pin AR23 = IOB_S49_3;
	pin AR24 = IOB_S43_3;
	pin AR25 = IOB_S40_1;
	pin AR26 = IOB_S36_2;
	pin AR27 = IOB_S33_2;
	pin AR28 = IOB_S27_2;
	pin AR29 = IOB_S25_1;
	pin AR30 = IOB_S15_3;
	pin AR31 = IOB_S12_0;
	pin AR32 = IOB_S6_2;
	pin AR33 = IOB_S4_2;
	pin AR34 = IOB_S1_1;
	pin AR35 = GND;
	pin AR36 = IOB_W11_3;
	pin AR37 = IOB_W9_2;
	pin AR38 = IOB_W9_0;
	pin AR39 = IOB_W9_1;
	pin AR40 = IOB_W10_2;
	pin AR41 = IOB_W10_3;
	pin AR42 = GND;
	pin AT1 = IOB_E8_3;
	pin AT2 = IOB_E8_2;
	pin AT3 = IOB_E7_3;
	pin AT4 = IOB_E7_2;
	pin AT5 = IOB_E9_3;
	pin AT6 = IOB_E3_1;
	pin AT7 = GND;
	pin AT8 = IOB_E3_3;
	pin AT9 = IOB_S110_3;
	pin AT10 = IOB_S106_2;
	pin AT11 = VCCO4;
	pin AT12 = IOB_S99_1;
	pin AT13 = IOB_S96_1;
	pin AT14 = IOB_S86_0;
	pin AT15 = VCCO4;
	pin AT16 = IOB_S78_0;
	pin AT17 = IOB_S74_1;
	pin AT18 = IOB_S71_3;
	pin AT19 = IOB_S68_1;
	pin AT20 = VCCO4;
	pin AT21 = IOB_S56_0;
	pin AT22 = IOB_S55_3;
	pin AT23 = VCCO5;
	pin AT24 = IOB_S43_2;
	pin AT25 = IOB_S40_0;
	pin AT26 = IOB_S37_2;
	pin AT27 = IOB_S33_3;
	pin AT28 = VCCO5;
	pin AT29 = IOB_S25_3;
	pin AT30 = IOB_S15_2;
	pin AT31 = IOB_S12_2;
	pin AT32 = VCCO5;
	pin AT33 = IOB_S5_1;
	pin AT34 = IOB_S1_0;
	pin AT35 = IOB_W3_3;
	pin AT36 = GND;
	pin AT37 = IOB_W3_1;
	pin AT38 = IOB_W9_3;
	pin AT39 = IOB_W7_2;
	pin AT40 = IOB_W7_3;
	pin AT41 = IOB_W8_2;
	pin AT42 = IOB_W8_3;
	pin AU1 = IOB_E7_1;
	pin AU2 = IOB_E7_0;
	pin AU3 = IOB_E6_3;
	pin AU4 = IOB_E6_2;
	pin AU5 = VCCO3;
	pin AU6 = GND;
	pin AU7 = IOB_E3_0;
	pin AU8 = IOB_E3_2;
	pin AU9 = IOB_S110_1;
	pin AU10 = IOB_S106_3;
	pin AU11 = IOB_S104_2;
	pin AU12 = IOB_S99_0;
	pin AU13 = IOB_S92_2;
	pin AU14 = IOB_S86_1;
	pin AU15 = IOB_S83_2;
	pin AU16 = IOB_S77_0;
	pin AU17 = IOB_S74_2;
	pin AU18 = GND;
	pin AU19 = IOB_S64_2;
	pin AU20 = IOB_S61_0;
	pin AU21 = IOB_S56_1;
	pin AU22 = IOB_S55_2;
	pin AU23 = IOB_S50_3;
	pin AU24 = IOB_S47_1;
	pin AU25 = GND;
	pin AU26 = IOB_S37_1;
	pin AU27 = IOB_S34_3;
	pin AU28 = IOB_S28_1;
	pin AU29 = IOB_S25_2;
	pin AU30 = IOB_S19_1;
	pin AU31 = IOB_S12_3;
	pin AU32 = IOB_S7_1;
	pin AU33 = IOB_S5_0;
	pin AU34 = IOB_S1_2;
	pin AU35 = IOB_W3_2;
	pin AU36 = IOB_W3_0;
	pin AU37 = GND;
	pin AU38 = VCCO6;
	pin AU39 = IOB_W6_2;
	pin AU40 = IOB_W6_3;
	pin AU41 = IOB_W7_0;
	pin AU42 = IOB_W7_1;
	pin AV1 = IOB_E5_1;
	pin AV2 = IOB_E5_0;
	pin AV3 = IOB_E5_3;
	pin AV4 = VCCAUX;
	pin AV5 = GND;
	pin AV6 = IOB_E1_1;
	pin AV7 = IOB_E1_3;
	pin AV8 = PWRDWN_B;
	pin AV9 = IOB_S110_0;
	pin AV10 = IOB_S106_1;
	pin AV11 = IOB_S104_3;
	pin AV12 = IOB_S98_0;
	pin AV13 = IOB_S92_3;
	pin AV14 = IOB_S85_2;
	pin AV15 = IOB_S83_3;
	pin AV16 = IOB_S77_1;
	pin AV17 = IOB_S71_1;
	pin AV18 = IOB_S71_0;
	pin AV19 = IOB_S64_3;
	pin AV20 = IOB_S61_1;
	pin AV21 = GND;
	pin AV22 = GND;
	pin AV23 = IOB_S50_2;
	pin AV24 = IOB_S47_0;
	pin AV25 = IOB_S40_3;
	pin AV26 = IOB_S40_2;
	pin AV27 = IOB_S34_2;
	pin AV28 = IOB_S28_0;
	pin AV29 = IOB_S26_1;
	pin AV30 = IOB_S19_0;
	pin AV31 = IOB_S13_3;
	pin AV32 = IOB_S7_0;
	pin AV33 = IOB_S5_2;
	pin AV34 = IOB_S1_3;
	pin AV35 = M0;
	pin AV36 = IOB_W1_3;
	pin AV37 = IOB_W1_1;
	pin AV38 = GND;
	pin AV39 = VCCAUX;
	pin AV40 = IOB_W5_3;
	pin AV41 = IOB_W5_0;
	pin AV42 = IOB_W5_1;
	pin AW1 = IOB_E4_3;
	pin AW2 = IOB_E4_2;
	pin AW3 = IOB_E5_2;
	pin AW4 = GND;
	pin AW5 = VCCAUX;
	pin AW6 = IOB_E1_0;
	pin AW7 = IOB_E1_2;
	pin AW8 = DONE;
	pin AW9 = IOB_S109_0;
	pin AW10 = IOB_S106_0;
	pin AW11 = GND;
	pin AW12 = IOB_S98_1;
	pin AW13 = IOB_S92_1;
	pin AW14 = IOB_S85_3;
	pin AW15 = GND;
	pin AW16 = IOB_S74_0;
	pin AW17 = IOB_S72_2;
	pin AW18 = VCCO4;
	pin AW19 = IOB_S64_1;
	pin AW20 = IOB_S57_2;
	pin AW21 = VCCAUX;
	pin AW22 = VCCAUX;
	pin AW23 = IOB_S54_1;
	pin AW24 = IOB_S47_2;
	pin AW25 = VCCO5;
	pin AW26 = IOB_S39_1;
	pin AW27 = IOB_S37_3;
	pin AW28 = GND;
	pin AW29 = IOB_S26_0;
	pin AW30 = IOB_S19_2;
	pin AW31 = IOB_S13_2;
	pin AW32 = GND;
	pin AW33 = IOB_S5_3;
	pin AW34 = IOB_S2_3;
	pin AW35 = M2;
	pin AW36 = IOB_W1_2;
	pin AW37 = IOB_W1_0;
	pin AW38 = VCCAUX;
	pin AW39 = GND;
	pin AW40 = IOB_W5_2;
	pin AW41 = IOB_W4_2;
	pin AW42 = IOB_W4_3;
	pin AY1 = GND;
	pin AY2 = GND;
	pin AY3 = GND;
	pin AY4 = GT14_GNDA;
	pin AY5 = IOB_E2_3;
	pin AY6 = IOB_E2_2;
	pin AY7 = CCLK;
	pin AY8 = GT15_GNDA;
	pin AY9 = IOB_S109_1;
	pin AY10 = IOB_S104_1;
	pin AY11 = IOB_S104_0;
	pin AY12 = GT16_GNDA;
	pin AY13 = IOB_S92_0;
	pin AY14 = IOB_S83_1;
	pin AY15 = IOB_S83_0;
	pin AY16 = GT17_GNDA;
	pin AY17 = IOB_S70_0;
	pin AY18 = IOB_S70_1;
	pin AY19 = IOB_S64_0;
	pin AY20 = IOB_S57_3;
	pin AY21 = GT18_GNDA;
	pin AY22 = GT19_GNDA;
	pin AY23 = IOB_S54_0;
	pin AY24 = IOB_S47_3;
	pin AY25 = IOB_S41_2;
	pin AY26 = IOB_S41_3;
	pin AY27 = GT20_GNDA;
	pin AY28 = IOB_S28_3;
	pin AY29 = IOB_S28_2;
	pin AY30 = IOB_S19_3;
	pin AY31 = GT21_GNDA;
	pin AY32 = IOB_S7_3;
	pin AY33 = IOB_S7_2;
	pin AY34 = IOB_S2_2;
	pin AY35 = GT22_GNDA;
	pin AY36 = M1;
	pin AY37 = IOB_W2_2;
	pin AY38 = IOB_W2_3;
	pin AY39 = GT23_GNDA;
	pin AY40 = GND;
	pin AY41 = GND;
	pin AY42 = GND;
	pin BA1 = GND;
	pin BA2 = GT14_AVCCAUXRX;
	pin BA3 = GT14_VTRX;
	pin BA4 = GT14_AVCCAUXTX;
	pin BA5 = GT14_VTTX;
	pin BA6 = GT15_AVCCAUXRX;
	pin BA7 = GT15_VTRX;
	pin BA8 = GT15_AVCCAUXTX;
	pin BA9 = GT15_VTTX;
	pin BA10 = GT16_AVCCAUXRX;
	pin BA11 = GT16_VTRX;
	pin BA12 = GT16_AVCCAUXTX;
	pin BA13 = GT16_VTTX;
	pin BA14 = GT17_AVCCAUXRX;
	pin BA15 = GT17_VTRX;
	pin BA16 = GT17_AVCCAUXTX;
	pin BA17 = GT17_VTTX;
	pin BA18 = GT18_AVCCAUXRX;
	pin BA19 = GT18_VTRX;
	pin BA20 = GT18_AVCCAUXTX;
	pin BA21 = GT18_VTTX;
	pin BA22 = GT19_AVCCAUXRX;
	pin BA23 = GT19_VTRX;
	pin BA24 = GT19_AVCCAUXTX;
	pin BA25 = GT19_VTTX;
	pin BA26 = GT20_AVCCAUXRX;
	pin BA27 = GT20_VTRX;
	pin BA28 = GT20_AVCCAUXTX;
	pin BA29 = GT20_VTTX;
	pin BA30 = GT21_AVCCAUXRX;
	pin BA31 = GT21_VTRX;
	pin BA32 = GT21_AVCCAUXTX;
	pin BA33 = GT21_VTTX;
	pin BA34 = GT22_AVCCAUXRX;
	pin BA35 = GT22_VTRX;
	pin BA36 = GT22_AVCCAUXTX;
	pin BA37 = GT22_VTTX;
	pin BA38 = GT23_AVCCAUXRX;
	pin BA39 = GT23_VTRX;
	pin BA40 = GT23_AVCCAUXTX;
	pin BA41 = GT23_VTTX;
	pin BA42 = GND;
	pin BB2 = GT14_RXN;
	pin BB3 = GT14_RXP;
	pin BB4 = GT14_TXP;
	pin BB5 = GT14_TXN;
	pin BB6 = GT15_RXN;
	pin BB7 = GT15_RXP;
	pin BB8 = GT15_TXP;
	pin BB9 = GT15_TXN;
	pin BB10 = GT16_RXN;
	pin BB11 = GT16_RXP;
	pin BB12 = GT16_TXP;
	pin BB13 = GT16_TXN;
	pin BB14 = GT17_RXN;
	pin BB15 = GT17_RXP;
	pin BB16 = GT17_TXP;
	pin BB17 = GT17_TXN;
	pin BB18 = GT18_RXN;
	pin BB19 = GT18_RXP;
	pin BB20 = GT18_TXP;
	pin BB21 = GT18_TXN;
	pin BB22 = GT19_RXN;
	pin BB23 = GT19_RXP;
	pin BB24 = GT19_TXP;
	pin BB25 = GT19_TXN;
	pin BB26 = GT20_RXN;
	pin BB27 = GT20_RXP;
	pin BB28 = GT20_TXP;
	pin BB29 = GT20_TXN;
	pin BB30 = GT21_RXN;
	pin BB31 = GT21_RXP;
	pin BB32 = GT21_TXP;
	pin BB33 = GT21_TXN;
	pin BB34 = GT22_RXN;
	pin BB35 = GT22_RXP;
	pin BB36 = GT22_TXP;
	pin BB37 = GT22_TXN;
	pin BB38 = GT23_RXN;
	pin BB39 = GT23_RXP;
	pin BB40 = GT23_TXP;
	pin BB41 = GT23_TXN;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_W90_3;
	vref IOB_W94_3;
	vref IOB_W98_3;
	vref IOB_W110_3;
	vref IOB_W114_3;
	vref IOB_W118_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_E90_3;
	vref IOB_E94_3;
	vref IOB_E98_3;
	vref IOB_E110_3;
	vref IOB_E114_3;
	vref IOB_E118_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S41_3;
	vref IOB_S48_3;
	vref IOB_S50_3;
	vref IOB_S61_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S84_0;
	vref IOB_S91_0;
	vref IOB_S98_0;
	vref IOB_S105_0;
	vref IOB_S106_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N41_0;
	vref IOB_N48_0;
	vref IOB_N50_0;
	vref IOB_N61_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N84_3;
	vref IOB_N91_3;
	vref IOB_N98_3;
	vref IOB_N105_3;
	vref IOB_N109_3;
}

device xc2v40 {
	chip CHIP0;
	bond cs144 = BOND0;
	bond fg256 = BOND1;
	speed -4;
	speed -5;
	speed -6;
	combo cs144 -4;
	combo cs144 -5;
	combo cs144 -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
}

device xc2v80 {
	chip CHIP1;
	bond cs144 = BOND2;
	bond fg256 = BOND3;
	speed -4;
	speed -5;
	speed -6;
	combo cs144 -4;
	combo cs144 -5;
	combo cs144 -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
}

device xc2v250 {
	chip CHIP2;
	bond cs144 = BOND4;
	bond fg256 = BOND5;
	bond fg456 = BOND6;
	speed -4;
	speed -5;
	speed -6;
	combo cs144 -4;
	combo cs144 -5;
	combo cs144 -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
	combo fg456 -4;
	combo fg456 -5;
	combo fg456 -6;
}

device xc2v500 {
	chip CHIP3;
	bond fg256 = BOND7;
	bond fg456 = BOND8;
	speed -4;
	speed -5;
	speed -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
	combo fg456 -4;
	combo fg456 -5;
	combo fg456 -6;
}

device xc2v1000 {
	chip CHIP4;
	bond bg575 = BOND9;
	bond ff896 = BOND10;
	bond fg256 = BOND11;
	bond fg456 = BOND12;
	speed -4;
	speed -5;
	speed -6;
	combo bg575 -4;
	combo bg575 -5;
	combo bg575 -6;
	combo ff896 -4;
	combo ff896 -5;
	combo ff896 -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
	combo fg456 -4;
	combo fg456 -5;
	combo fg456 -6;
}

device xq2v1000 {
	chip CHIP4;
	bond bg575 = BOND9;
	bond fg456 = BOND12;
	speed -4;
	combo bg575 -4;
	combo fg456 -4;
}

device xqr2v1000 {
	chip CHIP4;
	bond bg575 = BOND9;
	speed -4;
	combo bg575 -4;
}

device xc2v1500 {
	chip CHIP5;
	bond bg575 = BOND13;
	bond ff896 = BOND14;
	bond fg676 = BOND15;
	speed -4;
	speed -5;
	speed -6;
	combo bg575 -4;
	combo bg575 -5;
	combo bg575 -6;
	combo ff896 -4;
	combo ff896 -5;
	combo ff896 -6;
	combo fg676 -4;
	combo fg676 -5;
	combo fg676 -6;
}

device xc2v2000 {
	chip CHIP6;
	bond bf957 = BOND16;
	bond bg575 = BOND17;
	bond ff896 = BOND18;
	bond fg676 = BOND19;
	speed -4;
	speed -5;
	speed -6;
	combo bf957 -4;
	combo bf957 -5;
	combo bf957 -6;
	combo bg575 -4;
	combo bg575 -5;
	combo bg575 -6;
	combo ff896 -4;
	combo ff896 -5;
	combo ff896 -6;
	combo fg676 -4;
	combo fg676 -5;
	combo fg676 -6;
}

device xc2v3000 {
	chip CHIP7;
	bond bf957 = BOND20;
	bond bg728 = BOND21;
	bond ff1152 = BOND22;
	bond fg676 = BOND23;
	speed -4;
	speed -5;
	speed -6;
	combo bf957 -4;
	combo bf957 -5;
	combo bf957 -6;
	combo bg728 -4;
	combo bg728 -5;
	combo bg728 -6;
	combo ff1152 -4;
	combo ff1152 -5;
	combo ff1152 -6;
	combo fg676 -4;
	combo fg676 -5;
	combo fg676 -6;
}

device xq2v3000 {
	chip CHIP7;
	bond bg728 = BOND21;
	bond cg717 = BOND24;
	speed -4;
	combo bg728 -4;
	combo cg717 -4;
}

device xqr2v3000 {
	chip CHIP7;
	bond cg717 = BOND24;
	speed -4;
	combo cg717 -4;
}

device xc2v4000 {
	chip CHIP8;
	bond bf957 = BOND25;
	bond ff1152 = BOND26;
	bond ff1517 = BOND27;
	speed -4;
	speed -5;
	speed -6;
	combo bf957 -4;
	combo bf957 -5;
	combo bf957 -6;
	combo ff1152 -4;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1517 -4;
	combo ff1517 -5;
	combo ff1517 -6;
}

device xc2v6000 {
	chip CHIP9;
	bond bf957 = BOND28;
	bond ff1152 = BOND29;
	bond ff1517 = BOND30;
	speed -4;
	speed -5;
	speed -6;
	combo bf957 -4;
	combo bf957 -5;
	combo bf957 -6;
	combo ff1152 -4;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1517 -4;
	combo ff1517 -5;
	combo ff1517 -6;
}

device xq2v6000 {
	chip CHIP9;
	bond cf1144 = BOND31;
	speed -4;
	combo cf1144 -4;
}

device xqr2v6000 {
	chip CHIP9;
	bond cf1144 = BOND31;
	speed -4;
	combo cf1144 -4;
}

device xc2v8000 {
	chip CHIP10;
	bond ff1152 = BOND32;
	bond ff1517 = BOND33;
	speed -4;
	speed -5;
	combo ff1152 -4;
	combo ff1152 -5;
	combo ff1517 -4;
	combo ff1517 -5;
}

device xc2vp2 {
	chip CHIP11;
	bond ff672 = BOND34;
	bond fg256 = BOND35;
	bond fg456 = BOND36;
	speed -5;
	speed -6;
	speed -7;
	combo ff672 -5;
	combo ff672 -6;
	combo ff672 -7;
	combo fg256 -5;
	combo fg256 -6;
	combo fg256 -7;
	combo fg456 -5;
	combo fg456 -6;
	combo fg456 -7;
}

device xc2vp4 {
	chip CHIP12;
	bond ff672 = BOND37;
	bond fg256 = BOND38;
	bond fg456 = BOND39;
	speed -5;
	speed -6;
	speed -7;
	combo ff672 -5;
	combo ff672 -6;
	combo ff672 -7;
	combo fg256 -5;
	combo fg256 -6;
	combo fg256 -7;
	combo fg456 -5;
	combo fg456 -6;
	combo fg456 -7;
}

device xc2vp7 {
	chip CHIP13;
	bond ff672 = BOND40;
	bond ff896 = BOND41;
	bond fg456 = BOND42;
	speed -5;
	speed -6;
	speed -7;
	combo ff672 -5;
	combo ff672 -6;
	combo ff672 -7;
	combo ff896 -5;
	combo ff896 -6;
	combo ff896 -7;
	combo fg456 -5;
	combo fg456 -6;
	combo fg456 -7;
}

device xc2vp20 {
	chip CHIP14;
	bond ff1152 = BOND43;
	bond ff896 = BOND44;
	bond fg676 = BOND45;
	speed -5;
	speed -6;
	speed -7;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1152 -7;
	combo ff896 -5;
	combo ff896 -6;
	combo ff896 -7;
	combo fg676 -5;
	combo fg676 -6;
	combo fg676 -7;
}

device xc2vp30 {
	chip CHIP15;
	bond ff1152 = BOND46;
	bond ff896 = BOND47;
	bond fg676 = BOND48;
	speed -5;
	speed -6;
	speed -7;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1152 -7;
	combo ff896 -5;
	combo ff896 -6;
	combo ff896 -7;
	combo fg676 -5;
	combo fg676 -6;
	combo fg676 -7;
}

device xc2vp40 {
	chip CHIP16;
	bond ff1148 = BOND49;
	bond ff1152 = BOND50;
	bond fg676 = BOND51;
	speed -5;
	speed -6;
	speed -7;
	combo ff1148 -5;
	combo ff1148 -6;
	combo ff1148 -7;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1152 -7;
	combo fg676 -5;
	combo fg676 -6;
	combo fg676 -7;
}

device xq2vp40 {
	chip CHIP16;
	bond ff1152 = BOND50;
	bond fg676 = BOND51;
	speed -5;
	combo ff1152 -5;
	combo fg676 -5;
}

device xc2vp50 {
	chip CHIP17;
	bond ff1148 = BOND52;
	bond ff1152 = BOND53;
	bond ff1517 = BOND54;
	speed -5;
	speed -6;
	speed -7;
	combo ff1148 -5;
	combo ff1148 -6;
	combo ff1148 -7;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1152 -7;
	combo ff1517 -5;
	combo ff1517 -6;
	combo ff1517 -7;
}

device xc2vp70 {
	chip CHIP18;
	bond ff1517 = BOND55;
	bond ff1704 = BOND56;
	speed -5;
	speed -6;
	speed -7;
	combo ff1517 -5;
	combo ff1517 -6;
	combo ff1517 -7;
	combo ff1704 -5;
	combo ff1704 -6;
	combo ff1704 -7;
}

device xq2vp70 {
	chip CHIP18;
	bond ff1704 = BOND56;
	speed -5;
	combo ff1704 -5;
}

device xc2vp100 {
	chip CHIP19;
	bond ff1696 = BOND57;
	bond ff1704 = BOND58;
	speed -5;
	speed -6;
	combo ff1696 -5;
	combo ff1696 -6;
	combo ff1704 -5;
	combo ff1704 -6;
}

device xc2vpx20 {
	chip CHIP20;
	bond ff896 = BOND44;
	speed -5;
	speed -6;
	speed -7;
	combo ff896 -5;
	combo ff896 -6;
	combo ff896 -7;
}

device xc2vpx70 {
	chip CHIP21;
	bond ff1704 = BOND56;
	speed -5;
	speed -6;
	speed -7;
	combo ff1704 -5;
	combo ff1704 -6;
	combo ff1704 -7;
}

intdb {
	enum GT_DATA_WIDTH {
		_1,
		_2,
		_4,
	}

	enum GT_SEQ_LEN {
		_1,
		_2,
		_3,
		_4,
	}

	enum GT_CHAN_BOND_MODE {
		NONE,
		MASTER,
		SLAVE_1_HOP,
		SLAVE_2_HOPS,
	}

	enum GT_CRC_FORMAT {
		USER_MODE,
		ETHERNET,
		INFINIBAND,
		FIBRE_CHAN,
	}

	enum GT_RX_LOS_INVALID_INCR {
		_1,
		_2,
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
	}

	enum GT_RX_LOS_THRESHOLD {
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
		_256,
		_512,
	}

	enum GT_TERMINATION_IMP {
		_50,
		_75,
	}

	enum GT_TX_DIFF_CTRL {
		_400,
		_500,
		_600,
		_700,
		_800,
	}

	enum GT10_ALIGN_COMMA_WORD {
		_1,
		_2,
		_4,
	}

	enum GT10_SEQ_LEN {
		_1,
		_2,
		_3,
		_4,
		_8,
	}

	bel_class PCILOGIC {
		input FI[4];
		input SI[10];
		output OUT[6];
	}

	bel_class GT {
		input REFCLK;
		input REFCLK2;
		input REFCLKSEL;
		nonroutable input BREFCLK;
		nonroutable input BREFCLK2;
		input POWERDOWN;
		input LOOPBACK[2];
		input RXUSRCLK;
		input RXUSRCLK2;
		input RXRESET;
		input RXPOLARITY;
		input ENPCOMMAALIGN;
		input ENMCOMMAALIGN;
		input TXUSRCLK;
		input TXUSRCLK2;
		input TXRESET;
		input TXPOLARITY;
		input TXINHIBIT;
		input TXDATA[32];
		input TXBYPASS8B10B[4];
		input TXCHARISK[4];
		input TXCHARDISPMODE[4];
		input TXCHARDISPVAL[4];
		input TXFORCECRCERR;
		input CONFIGENABLE;
		input CONFIGIN;
		input ENCHANSYNC;
		input CHBONDI[4];
		output RXRECCLK;
		output RXDATA[32];
		output RXNOTINTABLE[4];
		output RXDISPERR[4];
		output RXCHARISK[4];
		output RXCHARISCOMMA[4];
		output RXRUNDISP[4];
		output RXCOMMADET;
		output RXREALIGN;
		output RXLOSSOFSYNC[2];
		output RXCLKCORCNT[3];
		output RXBUFSTATUS[2];
		output RXCHECKINGCRC;
		output RXCRCERR;
		output TXKERR[4];
		output TXRUNDISP[4];
		output TXBUFERR;
		output CONFIGOUT;
		output CHBONDO[4];
		output CHBONDDONE;
		pad RXP: input
		pad RXN: input
		pad TXP: output
		pad TXN: output
		pad GNDA: power
		pad AVCCAUXRX: power
		pad AVCCAUXTX: power
		pad VTRX: power
		pad VTTX: power
		attribute ENABLE: bool;
		attribute REF_CLK_V_SEL: bitvec[1];
		attribute SERDES_10B: bool;
		attribute TERMINATION_IMP: GT_TERMINATION_IMP;
		attribute ALIGN_COMMA_MSB: bool;
		attribute PCOMMA_DETECT: bool;
		attribute MCOMMA_DETECT: bool;
		attribute COMMA_10B_MASK: bitvec[10];
		attribute PCOMMA_10B_VALUE: bitvec[10];
		attribute MCOMMA_10B_VALUE: bitvec[10];
		attribute DEC_PCOMMA_DETECT: bool;
		attribute DEC_MCOMMA_DETECT: bool;
		attribute DEC_VALID_COMMA_ONLY: bool;
		attribute RX_DATA_WIDTH: GT_DATA_WIDTH;
		attribute RX_BUFFER_USE: bool;
		attribute RX_BUFFER_LIMIT: bitvec[4];
		attribute RX_DECODE_USE: bool;
		attribute RX_CRC_USE: bool;
		attribute RX_LOS_INVALID_INCR: GT_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD: GT_RX_LOS_THRESHOLD;
		attribute RX_LOSS_OF_SYNC_FSM: bool;
		attribute TX_DATA_WIDTH: GT_DATA_WIDTH;
		attribute TX_BUFFER_USE: bool;
		attribute TX_CRC_USE: bool;
		attribute TX_CRC_FORCE_VALUE: bitvec[8];
		attribute TX_DIFF_CTRL: GT_TX_DIFF_CTRL;
		attribute TX_PREEMPHASIS: bitvec[2];
		attribute CRC_FORMAT: GT_CRC_FORMAT;
		attribute CRC_START_OF_PKT: bitvec[8];
		attribute CRC_END_OF_PKT: bitvec[8];
		attribute CLK_CORRECT_USE: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG: bool;
		attribute CLK_COR_KEEP_IDLE: bool;
		attribute CLK_COR_REPEAT_WAIT: bitvec[5];
		attribute CLK_COR_SEQ_LEN: GT_SEQ_LEN;
		attribute CLK_COR_SEQ_2_USE: bool;
		attribute CLK_COR_SEQ_1_1: bitvec[11];
		attribute CLK_COR_SEQ_1_2: bitvec[11];
		attribute CLK_COR_SEQ_1_3: bitvec[11];
		attribute CLK_COR_SEQ_1_4: bitvec[11];
		attribute CLK_COR_SEQ_2_1: bitvec[11];
		attribute CLK_COR_SEQ_2_2: bitvec[11];
		attribute CLK_COR_SEQ_2_3: bitvec[11];
		attribute CLK_COR_SEQ_2_4: bitvec[11];
		attribute CHAN_BOND_MODE: GT_CHAN_BOND_MODE;
		attribute CHAN_BOND_WAIT: bitvec[4];
		attribute CHAN_BOND_OFFSET: bitvec[4];
		attribute CHAN_BOND_LIMIT: bitvec[5];
		attribute CHAN_BOND_ONE_SHOT: bool;
		attribute CHAN_BOND_SEQ_LEN: GT_SEQ_LEN;
		attribute CHAN_BOND_SEQ_2_USE: bool;
		attribute CHAN_BOND_SEQ_1_1: bitvec[11];
		attribute CHAN_BOND_SEQ_1_2: bitvec[11];
		attribute CHAN_BOND_SEQ_1_3: bitvec[11];
		attribute CHAN_BOND_SEQ_1_4: bitvec[11];
		attribute CHAN_BOND_SEQ_2_1: bitvec[11];
		attribute CHAN_BOND_SEQ_2_2: bitvec[11];
		attribute CHAN_BOND_SEQ_2_3: bitvec[11];
		attribute CHAN_BOND_SEQ_2_4: bitvec[11];
		attribute TEST_MODE_1: bool;
		attribute TEST_MODE_2: bool;
		attribute TEST_MODE_3: bool;
		attribute TEST_MODE_4: bool;
		attribute TEST_MODE_5: bool;
		attribute TEST_MODE_6: bool;
	}

	bel_class GT10 {
		input REFCLK;
		input REFCLK2;
		input REFCLKBSEL;
		input REFCLKSEL;
		nonroutable input BREFCLKPIN;
		nonroutable input BREFCLKNIN;
		input POWERDOWN;
		input LOOPBACK[2];
		input RXUSRCLK;
		input RXUSRCLK2;
		input RXRESET;
		input PMARXLOCKSEL[2];
		input RXPOLARITY;
		input RXDATAWIDTH[2];
		input RXINTDATAWIDTH[2];
		input RXDEC8B10BUSE;
		input RXDEC64B66BUSE;
		input RXBLOCKSYNC64B66BUSE;
		input RXDESCRAM64B66BUSE;
		input RXCOMMADETUSE;
		input RXIGNOREBTF;
		input RXSLIDE;
		input ENMCOMMAALIGN;
		input ENPCOMMAALIGN;
		input TXUSRCLK;
		input TXUSRCLK2;
		input TXRESET;
		input TXPOLARITY;
		input TXINHIBIT;
		input TXDATAWIDTH[2];
		input TXINTDATAWIDTH[2];
		input TXDATA[64];
		input TXBYPASS8B10B[8];
		input TXCHARISK[8];
		input TXCHARDISPMODE[8];
		input TXCHARDISPVAL[8];
		input TXFORCECRCERR;
		input TXENC8B10BUSE;
		input TXENC64B66BUSE;
		input TXSCRAM64B66BUSE;
		input TXGEARBOX64B66BUSE;
		input ENCHANSYNC;
		input CHBONDI[5];
		input PMAINIT;
		input PMAREGADDR[6];
		input PMAREGDATAIN[8];
		input PMAREGRW;
		input PMAREGSTROBE;
		input SCANEN;
		input SCANMODE;
		input SCANIN;
		input TESTMEMORY;
		output RXRECCLK;
		output PMARXLOCK;
		output RXDATA[64];
		output RXNOTINTABLE[8];
		output RXDISPERR[8];
		output RXCHARISK[8];
		output RXCHARISCOMMA[8];
		output RXRUNDISP[8];
		output RXCOMMADET;
		output RXREALIGN;
		output RXLOSSOFSYNC[2];
		output RXCLKCORCNT[3];
		output RXBUFSTATUS[2];
		output RXCHECKINGCRC;
		output RXCRCERR;
		output TXOUTCLK;
		output TXKERR[8];
		output TXRUNDISP[8];
		output TXBUFERR;
		output CHBONDO[5];
		output CHBONDDONE;
		output SCANOUT;
		pad RXP: input
		pad RXN: input
		pad TXP: output
		pad TXN: output
		pad GNDA: power
		pad AVCCAUXRX: power
		pad AVCCAUXTX: power
		pad VTRX: power
		pad VTTX: power
		attribute PMA_REG: bitvec[8][16];
		attribute MASTERBIAS: bitvec[2];
		attribute VCODAC: bitvec[6];
		attribute TXDIVRATIO: bitvec[10];
		attribute TXBUSWID: bitvec[1];
		attribute ENDCD: bitvec[1];
		attribute SEL_DAC_TRAN: bitvec[4];
		attribute SEL_DAC_FIX: bitvec[4];
		attribute TXLOOPFILTERC: bitvec[2];
		attribute TXLOOPFILTERR: bitvec[2];
		attribute IBOOST: bitvec[1];
		attribute TXCPI: bitvec[1];
		attribute TXVCODAC: bitvec[1];
		attribute TXVCOGAIN: bitvec[1];
		attribute TXVSEL: bitvec[2];
		attribute TXREG: bitvec[2];
		attribute TXDOWNLEVEL: bitvec[4];
		attribute PRDRVOFF: bitvec[1];
		attribute EMPOFF: bitvec[1];
		attribute SLEW: bitvec[1];
		attribute TXEMPHLEVEL: bitvec[4];
		attribute TXDIGSW: bitvec[1];
		attribute TXANASW: bitvec[1];
		attribute RXDIVRATIO: bitvec[14];
		attribute RXLOOPFILTERC: bitvec[2];
		attribute RXLOOPFILTERR: bitvec[3];
		attribute AFE_FLAT_ENABLE: bitvec[1];
		attribute RXVCOSW: bitvec[1];
		attribute RXCPI: bitvec[2];
		attribute RXVCODAC: bitvec[1];
		attribute RXVCOGAIN: bitvec[1];
		attribute RXVSEL: bitvec[2];
		attribute RXREG: bitvec[2];
		attribute RXFLTCPT: bitvec[5];
		attribute RXVSELCP: bitvec[2];
		attribute VSELAFE: bitvec[2];
		attribute RXFEI: bitvec[2];
		attribute RXFLCPI: bitvec[2];
		attribute RXFER: bitvec[10];
		attribute PMA_REG_0E: bitvec[8];
		attribute BIASEN: bool;
		attribute TXANAEN: bool;
		attribute TXDIGEN: bool;
		attribute RXANAEN: bool;
		attribute PMA_PWR_CNTRL_BIT4: bool;
		attribute TXEN: bool;
		attribute RXEN: bool;
		attribute TXDRVEN: bool;
		attribute RX_BUFFER_USE: bool;
		attribute RX_CRC_USE: bool;
		attribute RX_LOS_INVALID_INCR: GT_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD: GT_RX_LOS_THRESHOLD;
		attribute RX_LOSS_OF_SYNC_FSM: bool;
		attribute TX_BUFFER_USE: bool;
		attribute TX_CRC_FORCE_VALUE: bitvec[8];
		attribute TX_CRC_USE: bool;
		attribute ALIGN_COMMA_WORD: GT10_ALIGN_COMMA_WORD;
		attribute PCOMMA_DETECT: bool;
		attribute MCOMMA_DETECT: bool;
		attribute COMMA_10B_MASK: bitvec[10];
		attribute PCOMMA_10B_VALUE: bitvec[10];
		attribute MCOMMA_10B_VALUE: bitvec[10];
		attribute DEC_PCOMMA_DETECT: bool;
		attribute DEC_MCOMMA_DETECT: bool;
		attribute DEC_VALID_COMMA_ONLY: bool;
		attribute SH_CNT_MAX: bitvec[8];
		attribute SH_INVALID_CNT_MAX: bitvec[8];
		attribute CRC_FORMAT: GT_CRC_FORMAT;
		attribute CRC_START_OF_PKT: bitvec[8];
		attribute CRC_END_OF_PKT: bitvec[8];
		attribute CLK_CORRECT_USE: bool;
		attribute CLK_COR_8B10B_DE: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG: bool;
		attribute CLK_COR_KEEP_IDLE: bool;
		attribute CLK_COR_REPEAT_WAIT: bitvec[5];
		attribute CLK_COR_ADJ_MAX: bitvec[5];
		attribute CLK_COR_MIN_LAT: bitvec[6];
		attribute CLK_COR_MAX_LAT: bitvec[6];
		attribute CLK_COR_SEQ_LEN: GT10_SEQ_LEN;
		attribute CLK_COR_SEQ_2_USE: bool;
		attribute CLK_COR_SEQ_DROP: bool;
		attribute CLK_COR_SEQ_1_MASK: bitvec[4];
		attribute CLK_COR_SEQ_2_MASK: bitvec[4];
		attribute CLK_COR_SEQ_1_1: bitvec[11];
		attribute CLK_COR_SEQ_1_2: bitvec[11];
		attribute CLK_COR_SEQ_1_3: bitvec[11];
		attribute CLK_COR_SEQ_1_4: bitvec[11];
		attribute CLK_COR_SEQ_2_1: bitvec[11];
		attribute CLK_COR_SEQ_2_2: bitvec[11];
		attribute CLK_COR_SEQ_2_3: bitvec[11];
		attribute CLK_COR_SEQ_2_4: bitvec[11];
		attribute CHAN_BOND_MODE: GT_CHAN_BOND_MODE;
		attribute CHAN_BOND_64B66B_SV: bool;
		attribute CHAN_BOND_LIMIT: bitvec[5];
		attribute CHAN_BOND_ONE_SHOT: bool;
		attribute CHAN_BOND_SEQ_LEN: GT10_SEQ_LEN;
		attribute CHAN_BOND_SEQ_2_USE: bool;
		attribute CHAN_BOND_SEQ_1_MASK: bitvec[4];
		attribute CHAN_BOND_SEQ_2_MASK: bitvec[4];
		attribute CHAN_BOND_SEQ_1_1: bitvec[11];
		attribute CHAN_BOND_SEQ_1_2: bitvec[11];
		attribute CHAN_BOND_SEQ_1_3: bitvec[11];
		attribute CHAN_BOND_SEQ_1_4: bitvec[11];
		attribute CHAN_BOND_SEQ_2_1: bitvec[11];
		attribute CHAN_BOND_SEQ_2_2: bitvec[11];
		attribute CHAN_BOND_SEQ_2_3: bitvec[11];
		attribute CHAN_BOND_SEQ_2_4: bitvec[11];
		attribute TEST_MODE_1: bool;
		attribute TEST_MODE_2: bool;
		attribute TEST_MODE_3: bool;
		attribute TEST_MODE_4: bool;
		attribute TEST_MODE_5: bool;
		attribute TEST_MODE_6: bool;
	}

	bel_class PPC405 {
		input CPMC405CLOCK;
		input CPMC405CORECLKINACTIVE;
		input CPMC405CPUCLKEN;
		input CPMC405JTAGCLKEN;
		input CPMC405TIMERCLKEN;
		input CPMC405TIMERTICK;
		input RSTC405RESETCHIP;
		input RSTC405RESETCORE;
		input RSTC405RESETSYS;
		input MCBCPUCLKEN;
		input MCBJTAGEN;
		input MCBTIMEREN;
		input MCPPCRST;
		input PLBCLK;
		input PLBC405DCUADDRACK;
		input PLBC405DCUBUSY;
		input PLBC405DCUERR;
		input PLBC405DCURDDACK;
		input PLBC405DCURDDBUS[0:63];
		input PLBC405DCURDWDADDR[1:3];
		input PLBC405DCUSSIZE1;
		input PLBC405DCUWRDACK;
		input PLBC405ICUADDRACK;
		input PLBC405ICUBUSY;
		input PLBC405ICUERR;
		input PLBC405ICURDDACK;
		input PLBC405ICURDDBUS[0:63];
		input PLBC405ICURDWDADDR[1:3];
		input PLBC405ICUSSIZE1;
		input DCRC405ACK;
		input DCRC405DBUSIN[0:31];
		input EICC405CRITINPUTIRQ;
		input EICC405EXTINPUTIRQ;
		input DBGC405DEBUGHALT;
		input DBGC405EXTBUSHOLDACK;
		input DBGC405UNCONDDEBUGEVENT;
		input JTGC405BNDSCANTDO;
		input JTGC405TCK;
		input JTGC405TDI;
		input JTGC405TMS;
		input JTGC405TRSTNEG;
		input TRCC405TRACEDISABLE;
		input TRCC405TRIGGEREVENTIN;
		input BRAMDSOCMCLK;
		input BRAMDSOCMRDDACK;
		input BRAMDSOCMRDDBUS[0:31];
		input TIEDSOCMDCRADDR[0:7];
		input DSARCVALUE[0:7];
		input DSCNTLVALUE[0:7];
		input BRAMISOCMCLK;
		input BRAMISOCMRDDACK;
		input BRAMISOCMRDDBUS[0:63];
		input TIEISOCMDCRADDR[0:7];
		input ISARCVALUE[0:7];
		input ISCNTLVALUE[0:7];
		input APUC405DCDAPUOP;
		input APUC405DCDCREN;
		input APUC405DCDFORCEALGN;
		input APUC405DCDFORCEBESTEERING;
		input APUC405DCDFPUOP;
		input APUC405DCDGPRWRITE;
		input APUC405DCDLDSTBYTE;
		input APUC405DCDLDSTDW;
		input APUC405DCDLDSTHW;
		input APUC405DCDLDSTQW;
		input APUC405DCDLDSTWD;
		input APUC405DCDLOAD;
		input APUC405DCDPRIVOP;
		input APUC405DCDRAEN;
		input APUC405DCDRBEN;
		input APUC405DCDSTORE;
		input APUC405DCDTRAPBE;
		input APUC405DCDTRAPLE;
		input APUC405DCDUPDATE;
		input APUC405DCDVALIDOP;
		input APUC405DCDXERCAEN;
		input APUC405DCDXEROVEN;
		input APUC405EXCEPTION;
		input APUC405EXEBLOCKINGMCO;
		input APUC405EXEBUSY;
		input APUC405EXECR[0:3];
		input APUC405EXECRFIELD[0:2];
		input APUC405EXELDDEPEND;
		input APUC405EXENONBLOCKINGMCO;
		input APUC405EXERESULT[0:31];
		input APUC405EXEXERCA;
		input APUC405EXEXEROV;
		input APUC405FPUEXCEPTION;
		input APUC405LWBLDDEPEND;
		input APUC405SLEEPREQ;
		input APUC405WBLDDEPEND;
		input LSSDC405ACLK;
		input LSSDC405ARRAYCCLKNEG;
		input LSSDC405BCLK;
		input LSSDC405BISTCCLK;
		input LSSDC405CNTLPOINT;
		input LSSDC405SCANGATE;
		input LSSDC405SCANIN[0:9];
		input LSSDC405TESTEVS;
		input LSSDC405TESTM1;
		input LSSDC405TESTM3;
		input TESTSELI;
		input TIEC405APUDIVEN;
		input TIEC405APUPRESENT;
		input TIEC405DETERMINISTICMULT;
		input TIEC405DISOPERANDFWD;
		input TIEC405MMUEN;
		input TIEC405PVR[0:31];
		input TIERAMTAP1;
		input TIERAMTAP2;
		input TIETAGTAP1;
		input TIETAGTAP2;
		input TIEUTLBTAP1;
		input TIEUTLBTAP2;
		input TSTC405DCRABUSI[0:9];
		input TSTC405DCRDBUSOUTI[0:31];
		input TSTC405DCRREADI;
		input TSTC405DCRWRITEI;
		input TSTCLKINACTI;
		input TSTCPUCLKENI;
		input TSTCPUCLKI;
		input TSTDCRACKI;
		input TSTDCRBUSI[0:31];
		input TSTDSOCMABORTOPI;
		input TSTDSOCMABORTREQI;
		input TSTDSOCMABUSI[0:29];
		input TSTDSOCMBYTEENI[0:3];
		input TSTDSOCMCOMPLETEI;
		input TSTDSOCMDBUSI[0:7];
		input TSTDSOCMDCRACKI;
		input TSTDSOCMHOLDI;
		input TSTDSOCMLOADREQI;
		input TSTDSOCMSTOREREQI;
		input TSTDSOCMWAITI;
		input TSTDSOCMWRDBUSI[0:31];
		input TSTDSOCMXLATEVALIDI;
		input TSTISOCMABORTI;
		input TSTISOCMABUSI[0:29];
		input TSTISOCMHOLDI;
		input TSTISOCMICUREADYI;
		input TSTISOCMRDATAI[0:63];
		input TSTISOCMRDDVALIDI[0:1];
		input TSTISOCMREQPENDI;
		input TSTISOCMXLATEVALIDI;
		input TSTISOPFWDI;
		input TSTJTAGENI;
		input TSTPLBSAMPLECYCLEI;
		input TSTRDDBUSI[0:31];
		input TSTRESETCHIPI;
		input TSTRESETCOREI;
		input TSTRESETSYSI;
		input TSTTIMERENI;
		input TSTTRSTNEGI;
		output C405CPMCORESLEEPREQ;
		output C405CPMMSRCE;
		output C405CPMMSREE;
		output C405CPMTIMERIRQ;
		output C405CPMTIMERRESETREQ;
		output C405RSTCHIPRESETREQ;
		output C405RSTCORERESETREQ;
		output C405RSTSYSRESETREQ;
		output C405PLBDCUABORT;
		output C405PLBDCUABUS[0:31];
		output C405PLBDCUBE[0:7];
		output C405PLBDCUCACHEABLE;
		output C405PLBDCUGUARDED;
		output C405PLBDCUPRIORITY[0:1];
		output C405PLBDCUREQUEST;
		output C405PLBDCURNW;
		output C405PLBDCUSIZE2;
		output C405PLBDCUU0ATTR;
		output C405PLBDCUWRDBUS[0:63];
		output C405PLBDCUWRITETHRU;
		output C405PLBICUABORT;
		output C405PLBICUABUS[0:29];
		output C405PLBICUCACHEABLE;
		output C405PLBICUPRIORITY[0:1];
		output C405PLBICUREQUEST;
		output C405PLBICUSIZE[2:3];
		output C405PLBICUU0ATTR;
		output C405DCRABUS[0:9];
		output C405DCRDBUSOUT[0:31];
		output C405DCRREAD;
		output C405DCRWRITE;
		output C405DBGLOADDATAONAPUDBUS;
		output C405DBGMSRWE;
		output C405DBGSTOPACK;
		output C405DBGWBCOMPLETE;
		output C405DBGWBFULL;
		output C405DBGWBIAR[0:29];
		output C405JTGCAPTUREDR;
		output C405JTGEXTEST;
		output C405JTGPGMOUT;
		output C405JTGSHIFTDR;
		output C405JTGTDO;
		output C405JTGTDOEN;
		output C405JTGUPDATEDR;
		output C405TRCCYCLE;
		output C405TRCEVENEXECUTIONSTATUS[0:1];
		output C405TRCODDEXECUTIONSTATUS[0:1];
		output C405TRCTRACESTATUS[0:3];
		output C405TRCTRIGGEREVENTOUT;
		output C405TRCTRIGGEREVENTTYPE[0:10];
		output C405XXXMACHINECHECK;
		output DSOCMBRAMABUS[8:29];
		output DSOCMBRAMBYTEWRITE[0:3];
		output DSOCMBRAMEN;
		output DSOCMBRAMWRDBUS[0:31];
		output DSOCMBUSY;
		output DSOCMRDADDRVALID;
		output C405DSOCMCACHEABLE;
		output C405DSOCMGUARDED;
		output C405DSOCMSTRINGMULTIPLE;
		output C405DSOCMU0ATTR;
		output ISOCMBRAMEN;
		output ISOCMBRAMEVENWRITEEN;
		output ISOCMBRAMODDWRITEEN;
		output ISOCMBRAMRDABUS[8:28];
		output ISOCMBRAMWRABUS[8:28];
		output ISOCMBRAMWRDBUS[0:31];
		output ISOCMRDADDRVALID;
		output C405ISOCMCACHEABLE;
		output C405ISOCMCONTEXTSYNC;
		output C405ISOCMU0ATTR;
		output C405APUDCDFULL;
		output C405APUDCDHOLD;
		output C405APUDCDINSTRUCTION[0:31];
		output C405APUEXEFLUSH;
		output C405APUEXEHOLD;
		output C405APUEXELOADDBUS[0:31];
		output C405APUEXELOADDVALID;
		output C405APUEXERADATA[0:31];
		output C405APUEXERBDATA[0:31];
		output C405APUEXEWDCNT[0:1];
		output C405APUMSRFE[0:1];
		output C405APUWBBYTEEN[0:3];
		output C405APUWBENDIAN;
		output C405APUWBFLUSH;
		output C405APUWBHOLD;
		output C405APUXERCA;
		output C405LSSDDIAGABISTDONE;
		output C405LSSDDIAGOUT;
		output C405LSSDSCANOUT[0:9];
		output TSTCLKINACTO;
		output TSTCPUCLKENO;
		output TSTCPUCLKO;
		output TSTDCRACKO;
		output TSTDCRBUSO[0:31];
		output TSTDSOCMABORTOPO;
		output TSTDSOCMABORTREQO;
		output TSTDSOCMABUSO[0:29];
		output TSTDSOCMBYTEENO[0:3];
		output TSTDSOCMDBUSO[0:7];
		output TSTDSOCMDCRACKO;
		output TSTDSOCMHOLDO;
		output TSTDSOCMLOADREQO;
		output TSTDSOCMSTOREREQO;
		output TSTDSOCMWAITO;
		output TSTDSOCMWRDBUSO[0:31];
		output TSTDSOCMXLATEVALIDO;
		output TSTISOCMABORTO;
		output TSTISOCMABUSO[0:29];
		output TSTISOCMHOLDO;
		output TSTISOCMICUREADYO;
		output TSTISOCMRDATAO[0:63];
		output TSTISOCMRDDVALIDO[0:1];
		output TSTISOCMREQPENDO;
		output TSTISOCMXLATEVALIDO;
		output TSTISOPFWDO;
		output TSTJTAGENO;
		output TSTOCMCOMPLETEO;
		output TSTPLBSAMPLECYCLEO;
		output TSTRDDBUSO[0:31];
		output TSTRESETCHIPO;
		output TSTRESETCOREO;
		output TSTRESETSYSO;
		output TSTTIMERENO;
		output TSTTRSTNEGO;
	}

	region_slot HCLK;
	region_slot LEAF;
	wire PULLUP: pullup;
	wire GCLK[0]: regional LEAF;
	wire GCLK[1]: regional LEAF;
	wire GCLK[2]: regional LEAF;
	wire GCLK[3]: regional LEAF;
	wire GCLK[4]: regional LEAF;
	wire GCLK[5]: regional LEAF;
	wire GCLK[6]: regional LEAF;
	wire GCLK[7]: regional LEAF;
	wire DCM_CLKPAD[0]: bel;
	wire DCM_CLKPAD[1]: bel;
	wire DCM_CLKPAD[2]: bel;
	wire DCM_CLKPAD[3]: bel;
	wire DCM_CLKPAD[4]: bel;
	wire DCM_CLKPAD[5]: bel;
	wire DCM_CLKPAD[6]: bel;
	wire DCM_CLKPAD[7]: bel;
	wire OMUX[0]: mux;
	wire OMUX[1]: mux;
	wire OMUX[2]: mux;
	wire OMUX[3]: mux;
	wire OMUX[4]: mux;
	wire OMUX[5]: mux;
	wire OMUX[6]: mux;
	wire OMUX[7]: mux;
	wire OMUX[8]: mux;
	wire OMUX[9]: mux;
	wire OMUX[10]: mux;
	wire OMUX[11]: mux;
	wire OMUX[12]: mux;
	wire OMUX[13]: mux;
	wire OMUX[14]: mux;
	wire OMUX[15]: mux;
	wire OMUX_S0: branch N;
	wire OMUX_W1: branch E;
	wire OMUX_WS1: branch N;
	wire OMUX_E2: branch W;
	wire OMUX_S2: branch N;
	wire OMUX_S3: branch N;
	wire OMUX_SE3: branch W;
	wire OMUX_S4: branch N;
	wire OMUX_S5: branch N;
	wire OMUX_SW5: branch E;
	wire OMUX_W6: branch E;
	wire OMUX_E7: branch W;
	wire OMUX_ES7: branch N;
	wire OMUX_E8: branch W;
	wire OMUX_EN8: branch S;
	wire OMUX_W9: branch E;
	wire OMUX_N10: branch S;
	wire OMUX_NW10: branch E;
	wire OMUX_N11: branch S;
	wire OMUX_N12: branch S;
	wire OMUX_NE12: branch W;
	wire OMUX_E13: branch W;
	wire OMUX_N13: branch S;
	wire OMUX_W14: branch E;
	wire OMUX_WN14: branch S;
	wire OMUX_N15: branch S;
	wire DBL_W0[0]: mux;
	wire DBL_W0[1]: mux;
	wire DBL_W0[2]: mux;
	wire DBL_W0[3]: mux;
	wire DBL_W0[4]: mux;
	wire DBL_W0[5]: mux;
	wire DBL_W0[6]: mux;
	wire DBL_W0[7]: mux;
	wire DBL_W0[8]: mux;
	wire DBL_W0[9]: mux;
	wire DBL_W1[0]: branch E;
	wire DBL_W1[1]: branch E;
	wire DBL_W1[2]: branch E;
	wire DBL_W1[3]: branch E;
	wire DBL_W1[4]: branch E;
	wire DBL_W1[5]: branch E;
	wire DBL_W1[6]: branch E;
	wire DBL_W1[7]: branch E;
	wire DBL_W1[8]: branch E;
	wire DBL_W1[9]: branch E;
	wire DBL_W2[0]: branch E;
	wire DBL_W2[1]: branch E;
	wire DBL_W2[2]: branch E;
	wire DBL_W2[3]: branch E;
	wire DBL_W2[4]: branch E;
	wire DBL_W2[5]: branch E;
	wire DBL_W2[6]: branch E;
	wire DBL_W2[7]: branch E;
	wire DBL_W2[8]: branch E;
	wire DBL_W2[9]: branch E;
	wire DBL_W2_N[0]: branch S;
	wire DBL_W2_N[1]: branch S;
	wire DBL_W2_N[2]: branch S;
	wire DBL_W2_N[3]: branch S;
	wire DBL_W2_N[4]: branch S;
	wire DBL_W2_N[5]: branch S;
	wire DBL_W2_N[6]: branch S;
	wire DBL_W2_N[7]: branch S;
	wire DBL_W2_N[8]: branch S;
	wire DBL_W2_N[9]: branch S;
	wire DBL_E0[0]: mux;
	wire DBL_E0[1]: mux;
	wire DBL_E0[2]: mux;
	wire DBL_E0[3]: mux;
	wire DBL_E0[4]: mux;
	wire DBL_E0[5]: mux;
	wire DBL_E0[6]: mux;
	wire DBL_E0[7]: mux;
	wire DBL_E0[8]: mux;
	wire DBL_E0[9]: mux;
	wire DBL_E1[0]: branch W;
	wire DBL_E1[1]: branch W;
	wire DBL_E1[2]: branch W;
	wire DBL_E1[3]: branch W;
	wire DBL_E1[4]: branch W;
	wire DBL_E1[5]: branch W;
	wire DBL_E1[6]: branch W;
	wire DBL_E1[7]: branch W;
	wire DBL_E1[8]: branch W;
	wire DBL_E1[9]: branch W;
	wire DBL_E2[0]: branch W;
	wire DBL_E2[1]: branch W;
	wire DBL_E2[2]: branch W;
	wire DBL_E2[3]: branch W;
	wire DBL_E2[4]: branch W;
	wire DBL_E2[5]: branch W;
	wire DBL_E2[6]: branch W;
	wire DBL_E2[7]: branch W;
	wire DBL_E2[8]: branch W;
	wire DBL_E2[9]: branch W;
	wire DBL_E2_S[0]: branch N;
	wire DBL_E2_S[1]: branch N;
	wire DBL_E2_S[2]: branch N;
	wire DBL_E2_S[3]: branch N;
	wire DBL_E2_S[4]: branch N;
	wire DBL_E2_S[5]: branch N;
	wire DBL_E2_S[6]: branch N;
	wire DBL_E2_S[7]: branch N;
	wire DBL_E2_S[8]: branch N;
	wire DBL_E2_S[9]: branch N;
	wire DBL_S0[0]: mux;
	wire DBL_S0[1]: mux;
	wire DBL_S0[2]: mux;
	wire DBL_S0[3]: mux;
	wire DBL_S0[4]: mux;
	wire DBL_S0[5]: mux;
	wire DBL_S0[6]: mux;
	wire DBL_S0[7]: mux;
	wire DBL_S0[8]: mux;
	wire DBL_S0[9]: mux;
	wire DBL_S1[0]: branch N;
	wire DBL_S1[1]: branch N;
	wire DBL_S1[2]: branch N;
	wire DBL_S1[3]: branch N;
	wire DBL_S1[4]: branch N;
	wire DBL_S1[5]: branch N;
	wire DBL_S1[6]: branch N;
	wire DBL_S1[7]: branch N;
	wire DBL_S1[8]: branch N;
	wire DBL_S1[9]: branch N;
	wire DBL_S2[0]: branch N;
	wire DBL_S2[1]: branch N;
	wire DBL_S2[2]: branch N;
	wire DBL_S2[3]: branch N;
	wire DBL_S2[4]: branch N;
	wire DBL_S2[5]: branch N;
	wire DBL_S2[6]: branch N;
	wire DBL_S2[7]: branch N;
	wire DBL_S2[8]: branch N;
	wire DBL_S2[9]: branch N;
	wire DBL_S3[0]: branch N;
	wire DBL_S3[1]: branch N;
	wire DBL_S3[2]: branch N;
	wire DBL_S3[3]: branch N;
	wire DBL_S3[4]: branch N;
	wire DBL_S3[5]: branch N;
	wire DBL_S3[6]: branch N;
	wire DBL_S3[7]: branch N;
	wire DBL_S3[8]: branch N;
	wire DBL_S3[9]: branch N;
	wire DBL_N0[0]: mux;
	wire DBL_N0[1]: mux;
	wire DBL_N0[2]: mux;
	wire DBL_N0[3]: mux;
	wire DBL_N0[4]: mux;
	wire DBL_N0[5]: mux;
	wire DBL_N0[6]: mux;
	wire DBL_N0[7]: mux;
	wire DBL_N0[8]: mux;
	wire DBL_N0[9]: mux;
	wire DBL_N1[0]: branch S;
	wire DBL_N1[1]: branch S;
	wire DBL_N1[2]: branch S;
	wire DBL_N1[3]: branch S;
	wire DBL_N1[4]: branch S;
	wire DBL_N1[5]: branch S;
	wire DBL_N1[6]: branch S;
	wire DBL_N1[7]: branch S;
	wire DBL_N1[8]: branch S;
	wire DBL_N1[9]: branch S;
	wire DBL_N2[0]: branch S;
	wire DBL_N2[1]: branch S;
	wire DBL_N2[2]: branch S;
	wire DBL_N2[3]: branch S;
	wire DBL_N2[4]: branch S;
	wire DBL_N2[5]: branch S;
	wire DBL_N2[6]: branch S;
	wire DBL_N2[7]: branch S;
	wire DBL_N2[8]: branch S;
	wire DBL_N2[9]: branch S;
	wire DBL_N3[0]: branch S;
	wire DBL_N3[1]: branch S;
	wire DBL_N3[2]: branch S;
	wire DBL_N3[3]: branch S;
	wire DBL_N3[4]: branch S;
	wire DBL_N3[5]: branch S;
	wire DBL_N3[6]: branch S;
	wire DBL_N3[7]: branch S;
	wire DBL_N3[8]: branch S;
	wire DBL_N3[9]: branch S;
	wire HEX_W0[0]: mux;
	wire HEX_W0[1]: mux;
	wire HEX_W0[2]: mux;
	wire HEX_W0[3]: mux;
	wire HEX_W0[4]: mux;
	wire HEX_W0[5]: mux;
	wire HEX_W0[6]: mux;
	wire HEX_W0[7]: mux;
	wire HEX_W0[8]: mux;
	wire HEX_W0[9]: mux;
	wire HEX_W1[0]: branch E;
	wire HEX_W1[1]: branch E;
	wire HEX_W1[2]: branch E;
	wire HEX_W1[3]: branch E;
	wire HEX_W1[4]: branch E;
	wire HEX_W1[5]: branch E;
	wire HEX_W1[6]: branch E;
	wire HEX_W1[7]: branch E;
	wire HEX_W1[8]: branch E;
	wire HEX_W1[9]: branch E;
	wire HEX_W2[0]: branch E;
	wire HEX_W2[1]: branch E;
	wire HEX_W2[2]: branch E;
	wire HEX_W2[3]: branch E;
	wire HEX_W2[4]: branch E;
	wire HEX_W2[5]: branch E;
	wire HEX_W2[6]: branch E;
	wire HEX_W2[7]: branch E;
	wire HEX_W2[8]: branch E;
	wire HEX_W2[9]: branch E;
	wire HEX_W3[0]: branch E;
	wire HEX_W3[1]: branch E;
	wire HEX_W3[2]: branch E;
	wire HEX_W3[3]: branch E;
	wire HEX_W3[4]: branch E;
	wire HEX_W3[5]: branch E;
	wire HEX_W3[6]: branch E;
	wire HEX_W3[7]: branch E;
	wire HEX_W3[8]: branch E;
	wire HEX_W3[9]: branch E;
	wire HEX_W4[0]: branch E;
	wire HEX_W4[1]: branch E;
	wire HEX_W4[2]: branch E;
	wire HEX_W4[3]: branch E;
	wire HEX_W4[4]: branch E;
	wire HEX_W4[5]: branch E;
	wire HEX_W4[6]: branch E;
	wire HEX_W4[7]: branch E;
	wire HEX_W4[8]: branch E;
	wire HEX_W4[9]: branch E;
	wire HEX_W5[0]: branch E;
	wire HEX_W5[1]: branch E;
	wire HEX_W5[2]: branch E;
	wire HEX_W5[3]: branch E;
	wire HEX_W5[4]: branch E;
	wire HEX_W5[5]: branch E;
	wire HEX_W5[6]: branch E;
	wire HEX_W5[7]: branch E;
	wire HEX_W5[8]: branch E;
	wire HEX_W5[9]: branch E;
	wire HEX_W6[0]: branch E;
	wire HEX_W6[1]: branch E;
	wire HEX_W6[2]: branch E;
	wire HEX_W6[3]: branch E;
	wire HEX_W6[4]: branch E;
	wire HEX_W6[5]: branch E;
	wire HEX_W6[6]: branch E;
	wire HEX_W6[7]: branch E;
	wire HEX_W6[8]: branch E;
	wire HEX_W6[9]: branch E;
	wire HEX_W6_N[0]: branch S;
	wire HEX_W6_N[1]: branch S;
	wire HEX_W6_N[2]: branch S;
	wire HEX_W6_N[3]: branch S;
	wire HEX_W6_N[4]: branch S;
	wire HEX_W6_N[5]: branch S;
	wire HEX_W6_N[6]: branch S;
	wire HEX_W6_N[7]: branch S;
	wire HEX_W6_N[8]: branch S;
	wire HEX_W6_N[9]: branch S;
	wire HEX_E0[0]: mux;
	wire HEX_E0[1]: mux;
	wire HEX_E0[2]: mux;
	wire HEX_E0[3]: mux;
	wire HEX_E0[4]: mux;
	wire HEX_E0[5]: mux;
	wire HEX_E0[6]: mux;
	wire HEX_E0[7]: mux;
	wire HEX_E0[8]: mux;
	wire HEX_E0[9]: mux;
	wire HEX_E1[0]: branch W;
	wire HEX_E1[1]: branch W;
	wire HEX_E1[2]: branch W;
	wire HEX_E1[3]: branch W;
	wire HEX_E1[4]: branch W;
	wire HEX_E1[5]: branch W;
	wire HEX_E1[6]: branch W;
	wire HEX_E1[7]: branch W;
	wire HEX_E1[8]: branch W;
	wire HEX_E1[9]: branch W;
	wire HEX_E2[0]: branch W;
	wire HEX_E2[1]: branch W;
	wire HEX_E2[2]: branch W;
	wire HEX_E2[3]: branch W;
	wire HEX_E2[4]: branch W;
	wire HEX_E2[5]: branch W;
	wire HEX_E2[6]: branch W;
	wire HEX_E2[7]: branch W;
	wire HEX_E2[8]: branch W;
	wire HEX_E2[9]: branch W;
	wire HEX_E3[0]: branch W;
	wire HEX_E3[1]: branch W;
	wire HEX_E3[2]: branch W;
	wire HEX_E3[3]: branch W;
	wire HEX_E3[4]: branch W;
	wire HEX_E3[5]: branch W;
	wire HEX_E3[6]: branch W;
	wire HEX_E3[7]: branch W;
	wire HEX_E3[8]: branch W;
	wire HEX_E3[9]: branch W;
	wire HEX_E4[0]: branch W;
	wire HEX_E4[1]: branch W;
	wire HEX_E4[2]: branch W;
	wire HEX_E4[3]: branch W;
	wire HEX_E4[4]: branch W;
	wire HEX_E4[5]: branch W;
	wire HEX_E4[6]: branch W;
	wire HEX_E4[7]: branch W;
	wire HEX_E4[8]: branch W;
	wire HEX_E4[9]: branch W;
	wire HEX_E5[0]: branch W;
	wire HEX_E5[1]: branch W;
	wire HEX_E5[2]: branch W;
	wire HEX_E5[3]: branch W;
	wire HEX_E5[4]: branch W;
	wire HEX_E5[5]: branch W;
	wire HEX_E5[6]: branch W;
	wire HEX_E5[7]: branch W;
	wire HEX_E5[8]: branch W;
	wire HEX_E5[9]: branch W;
	wire HEX_E6[0]: branch W;
	wire HEX_E6[1]: branch W;
	wire HEX_E6[2]: branch W;
	wire HEX_E6[3]: branch W;
	wire HEX_E6[4]: branch W;
	wire HEX_E6[5]: branch W;
	wire HEX_E6[6]: branch W;
	wire HEX_E6[7]: branch W;
	wire HEX_E6[8]: branch W;
	wire HEX_E6[9]: branch W;
	wire HEX_E6_S[0]: branch N;
	wire HEX_E6_S[1]: branch N;
	wire HEX_E6_S[2]: branch N;
	wire HEX_E6_S[3]: branch N;
	wire HEX_E6_S[4]: branch N;
	wire HEX_E6_S[5]: branch N;
	wire HEX_E6_S[6]: branch N;
	wire HEX_E6_S[7]: branch N;
	wire HEX_E6_S[8]: branch N;
	wire HEX_E6_S[9]: branch N;
	wire HEX_S0[0]: mux;
	wire HEX_S0[1]: mux;
	wire HEX_S0[2]: mux;
	wire HEX_S0[3]: mux;
	wire HEX_S0[4]: mux;
	wire HEX_S0[5]: mux;
	wire HEX_S0[6]: mux;
	wire HEX_S0[7]: mux;
	wire HEX_S0[8]: mux;
	wire HEX_S0[9]: mux;
	wire HEX_S1[0]: branch N;
	wire HEX_S1[1]: branch N;
	wire HEX_S1[2]: branch N;
	wire HEX_S1[3]: branch N;
	wire HEX_S1[4]: branch N;
	wire HEX_S1[5]: branch N;
	wire HEX_S1[6]: branch N;
	wire HEX_S1[7]: branch N;
	wire HEX_S1[8]: branch N;
	wire HEX_S1[9]: branch N;
	wire HEX_S2[0]: branch N;
	wire HEX_S2[1]: branch N;
	wire HEX_S2[2]: branch N;
	wire HEX_S2[3]: branch N;
	wire HEX_S2[4]: branch N;
	wire HEX_S2[5]: branch N;
	wire HEX_S2[6]: branch N;
	wire HEX_S2[7]: branch N;
	wire HEX_S2[8]: branch N;
	wire HEX_S2[9]: branch N;
	wire HEX_S3[0]: branch N;
	wire HEX_S3[1]: branch N;
	wire HEX_S3[2]: branch N;
	wire HEX_S3[3]: branch N;
	wire HEX_S3[4]: branch N;
	wire HEX_S3[5]: branch N;
	wire HEX_S3[6]: branch N;
	wire HEX_S3[7]: branch N;
	wire HEX_S3[8]: branch N;
	wire HEX_S3[9]: branch N;
	wire HEX_S4[0]: branch N;
	wire HEX_S4[1]: branch N;
	wire HEX_S4[2]: branch N;
	wire HEX_S4[3]: branch N;
	wire HEX_S4[4]: branch N;
	wire HEX_S4[5]: branch N;
	wire HEX_S4[6]: branch N;
	wire HEX_S4[7]: branch N;
	wire HEX_S4[8]: branch N;
	wire HEX_S4[9]: branch N;
	wire HEX_S5[0]: branch N;
	wire HEX_S5[1]: branch N;
	wire HEX_S5[2]: branch N;
	wire HEX_S5[3]: branch N;
	wire HEX_S5[4]: branch N;
	wire HEX_S5[5]: branch N;
	wire HEX_S5[6]: branch N;
	wire HEX_S5[7]: branch N;
	wire HEX_S5[8]: branch N;
	wire HEX_S5[9]: branch N;
	wire HEX_S6[0]: branch N;
	wire HEX_S6[1]: branch N;
	wire HEX_S6[2]: branch N;
	wire HEX_S6[3]: branch N;
	wire HEX_S6[4]: branch N;
	wire HEX_S6[5]: branch N;
	wire HEX_S6[6]: branch N;
	wire HEX_S6[7]: branch N;
	wire HEX_S6[8]: branch N;
	wire HEX_S6[9]: branch N;
	wire HEX_S7[0]: branch N;
	wire HEX_S7[1]: branch N;
	wire HEX_S7[2]: branch N;
	wire HEX_S7[3]: branch N;
	wire HEX_S7[4]: branch N;
	wire HEX_S7[5]: branch N;
	wire HEX_S7[6]: branch N;
	wire HEX_S7[7]: branch N;
	wire HEX_S7[8]: branch N;
	wire HEX_S7[9]: branch N;
	wire HEX_N0[0]: mux;
	wire HEX_N0[1]: mux;
	wire HEX_N0[2]: mux;
	wire HEX_N0[3]: mux;
	wire HEX_N0[4]: mux;
	wire HEX_N0[5]: mux;
	wire HEX_N0[6]: mux;
	wire HEX_N0[7]: mux;
	wire HEX_N0[8]: mux;
	wire HEX_N0[9]: mux;
	wire HEX_N1[0]: branch S;
	wire HEX_N1[1]: branch S;
	wire HEX_N1[2]: branch S;
	wire HEX_N1[3]: branch S;
	wire HEX_N1[4]: branch S;
	wire HEX_N1[5]: branch S;
	wire HEX_N1[6]: branch S;
	wire HEX_N1[7]: branch S;
	wire HEX_N1[8]: branch S;
	wire HEX_N1[9]: branch S;
	wire HEX_N2[0]: branch S;
	wire HEX_N2[1]: branch S;
	wire HEX_N2[2]: branch S;
	wire HEX_N2[3]: branch S;
	wire HEX_N2[4]: branch S;
	wire HEX_N2[5]: branch S;
	wire HEX_N2[6]: branch S;
	wire HEX_N2[7]: branch S;
	wire HEX_N2[8]: branch S;
	wire HEX_N2[9]: branch S;
	wire HEX_N3[0]: branch S;
	wire HEX_N3[1]: branch S;
	wire HEX_N3[2]: branch S;
	wire HEX_N3[3]: branch S;
	wire HEX_N3[4]: branch S;
	wire HEX_N3[5]: branch S;
	wire HEX_N3[6]: branch S;
	wire HEX_N3[7]: branch S;
	wire HEX_N3[8]: branch S;
	wire HEX_N3[9]: branch S;
	wire HEX_N4[0]: branch S;
	wire HEX_N4[1]: branch S;
	wire HEX_N4[2]: branch S;
	wire HEX_N4[3]: branch S;
	wire HEX_N4[4]: branch S;
	wire HEX_N4[5]: branch S;
	wire HEX_N4[6]: branch S;
	wire HEX_N4[7]: branch S;
	wire HEX_N4[8]: branch S;
	wire HEX_N4[9]: branch S;
	wire HEX_N5[0]: branch S;
	wire HEX_N5[1]: branch S;
	wire HEX_N5[2]: branch S;
	wire HEX_N5[3]: branch S;
	wire HEX_N5[4]: branch S;
	wire HEX_N5[5]: branch S;
	wire HEX_N5[6]: branch S;
	wire HEX_N5[7]: branch S;
	wire HEX_N5[8]: branch S;
	wire HEX_N5[9]: branch S;
	wire HEX_N6[0]: branch S;
	wire HEX_N6[1]: branch S;
	wire HEX_N6[2]: branch S;
	wire HEX_N6[3]: branch S;
	wire HEX_N6[4]: branch S;
	wire HEX_N6[5]: branch S;
	wire HEX_N6[6]: branch S;
	wire HEX_N6[7]: branch S;
	wire HEX_N6[8]: branch S;
	wire HEX_N6[9]: branch S;
	wire HEX_N7[0]: branch S;
	wire HEX_N7[1]: branch S;
	wire HEX_N7[2]: branch S;
	wire HEX_N7[3]: branch S;
	wire HEX_N7[4]: branch S;
	wire HEX_N7[5]: branch S;
	wire HEX_N7[6]: branch S;
	wire HEX_N7[7]: branch S;
	wire HEX_N7[8]: branch S;
	wire HEX_N7[9]: branch S;
	wire LH[0]: multi_branch W;
	wire LH[1]: multi_branch W;
	wire LH[2]: multi_branch W;
	wire LH[3]: multi_branch W;
	wire LH[4]: multi_branch W;
	wire LH[5]: multi_branch W;
	wire LH[6]: multi_branch W;
	wire LH[7]: multi_branch W;
	wire LH[8]: multi_branch W;
	wire LH[9]: multi_branch W;
	wire LH[10]: multi_branch W;
	wire LH[11]: multi_branch W;
	wire LH[12]: multi_branch W;
	wire LH[13]: multi_branch W;
	wire LH[14]: multi_branch W;
	wire LH[15]: multi_branch W;
	wire LH[16]: multi_branch W;
	wire LH[17]: multi_branch W;
	wire LH[18]: multi_branch W;
	wire LH[19]: multi_branch W;
	wire LH[20]: multi_branch W;
	wire LH[21]: multi_branch W;
	wire LH[22]: multi_branch W;
	wire LH[23]: multi_branch W;
	wire LV[0]: multi_branch S;
	wire LV[1]: multi_branch S;
	wire LV[2]: multi_branch S;
	wire LV[3]: multi_branch S;
	wire LV[4]: multi_branch S;
	wire LV[5]: multi_branch S;
	wire LV[6]: multi_branch S;
	wire LV[7]: multi_branch S;
	wire LV[8]: multi_branch S;
	wire LV[9]: multi_branch S;
	wire LV[10]: multi_branch S;
	wire LV[11]: multi_branch S;
	wire LV[12]: multi_branch S;
	wire LV[13]: multi_branch S;
	wire LV[14]: multi_branch S;
	wire LV[15]: multi_branch S;
	wire LV[16]: multi_branch S;
	wire LV[17]: multi_branch S;
	wire LV[18]: multi_branch S;
	wire LV[19]: multi_branch S;
	wire LV[20]: multi_branch S;
	wire LV[21]: multi_branch S;
	wire LV[22]: multi_branch S;
	wire LV[23]: multi_branch S;
	wire IMUX_CLK[0]: mux;
	wire IMUX_CLK[1]: mux;
	wire IMUX_CLK[2]: mux;
	wire IMUX_CLK[3]: mux;
	wire IMUX_CLK_OPTINV[0]: mux;
	wire IMUX_CLK_OPTINV[1]: mux;
	wire IMUX_CLK_OPTINV[2]: mux;
	wire IMUX_CLK_OPTINV[3]: mux;
	wire IMUX_DCM_CLK[0]: mux;
	wire IMUX_DCM_CLK[1]: mux;
	wire IMUX_DCM_CLK[2]: mux;
	wire IMUX_DCM_CLK[3]: mux;
	wire IMUX_DCM_CLK_OPTINV[0]: mux;
	wire IMUX_DCM_CLK_OPTINV[1]: mux;
	wire IMUX_DCM_CLK_OPTINV[2]: mux;
	wire IMUX_DCM_CLK_OPTINV[3]: mux;
	wire IMUX_SR[0]: mux;
	wire IMUX_SR[1]: mux;
	wire IMUX_SR[2]: mux;
	wire IMUX_SR[3]: mux;
	wire IMUX_SR_OPTINV[0]: mux;
	wire IMUX_SR_OPTINV[1]: mux;
	wire IMUX_SR_OPTINV[2]: mux;
	wire IMUX_SR_OPTINV[3]: mux;
	wire IMUX_CE[0]: mux;
	wire IMUX_CE[1]: mux;
	wire IMUX_CE[2]: mux;
	wire IMUX_CE[3]: mux;
	wire IMUX_CE_OPTINV[0]: mux;
	wire IMUX_CE_OPTINV[1]: mux;
	wire IMUX_CE_OPTINV[2]: mux;
	wire IMUX_CE_OPTINV[3]: mux;
	wire IMUX_TI[0]: mux;
	wire IMUX_TI[1]: mux;
	wire IMUX_TI_OPTINV[0]: mux;
	wire IMUX_TI_OPTINV[1]: mux;
	wire IMUX_TS[0]: mux;
	wire IMUX_TS[1]: mux;
	wire IMUX_TS_OPTINV[0]: mux;
	wire IMUX_TS_OPTINV[1]: mux;
	wire IMUX_CLB_F1[0]: mux;
	wire IMUX_CLB_F1[1]: mux;
	wire IMUX_CLB_F1[2]: mux;
	wire IMUX_CLB_F1[3]: mux;
	wire IMUX_CLB_F2[0]: mux;
	wire IMUX_CLB_F2[1]: mux;
	wire IMUX_CLB_F2[2]: mux;
	wire IMUX_CLB_F2[3]: mux;
	wire IMUX_CLB_F3[0]: mux;
	wire IMUX_CLB_F3[1]: mux;
	wire IMUX_CLB_F3[2]: mux;
	wire IMUX_CLB_F3[3]: mux;
	wire IMUX_CLB_F4[0]: mux;
	wire IMUX_CLB_F4[1]: mux;
	wire IMUX_CLB_F4[2]: mux;
	wire IMUX_CLB_F4[3]: mux;
	wire IMUX_CLB_F5[0]: mux;
	wire IMUX_CLB_F5[1]: mux;
	wire IMUX_CLB_F5[2]: mux;
	wire IMUX_CLB_F5[3]: mux;
	wire IMUX_CLB_G1[0]: mux;
	wire IMUX_CLB_G1[1]: mux;
	wire IMUX_CLB_G1[2]: mux;
	wire IMUX_CLB_G1[3]: mux;
	wire IMUX_CLB_G2[0]: mux;
	wire IMUX_CLB_G2[1]: mux;
	wire IMUX_CLB_G2[2]: mux;
	wire IMUX_CLB_G2[3]: mux;
	wire IMUX_CLB_G3[0]: mux;
	wire IMUX_CLB_G3[1]: mux;
	wire IMUX_CLB_G3[2]: mux;
	wire IMUX_CLB_G3[3]: mux;
	wire IMUX_CLB_G4[0]: mux;
	wire IMUX_CLB_G4[1]: mux;
	wire IMUX_CLB_G4[2]: mux;
	wire IMUX_CLB_G4[3]: mux;
	wire IMUX_CLB_G5[0]: mux;
	wire IMUX_CLB_G5[1]: mux;
	wire IMUX_CLB_G5[2]: mux;
	wire IMUX_CLB_G5[3]: mux;
	wire IMUX_CLB_BX[0]: mux;
	wire IMUX_CLB_BX[1]: mux;
	wire IMUX_CLB_BX[2]: mux;
	wire IMUX_CLB_BX[3]: mux;
	wire IMUX_CLB_BY[0]: mux;
	wire IMUX_CLB_BY[1]: mux;
	wire IMUX_CLB_BY[2]: mux;
	wire IMUX_CLB_BY[3]: mux;
	wire IMUX_G0_FAN[0]: mux;
	wire IMUX_G0_FAN[1]: mux;
	wire IMUX_G0_DATA[0]: mux;
	wire IMUX_G0_DATA[1]: mux;
	wire IMUX_G0_DATA[2]: mux;
	wire IMUX_G0_DATA[3]: mux;
	wire IMUX_G0_DATA[4]: mux;
	wire IMUX_G0_DATA[5]: mux;
	wire IMUX_G0_DATA[6]: mux;
	wire IMUX_G0_DATA[7]: mux;
	wire IMUX_G1_FAN[0]: mux;
	wire IMUX_G1_FAN[1]: mux;
	wire IMUX_G1_DATA[0]: mux;
	wire IMUX_G1_DATA[1]: mux;
	wire IMUX_G1_DATA[2]: mux;
	wire IMUX_G1_DATA[3]: mux;
	wire IMUX_G1_DATA[4]: mux;
	wire IMUX_G1_DATA[5]: mux;
	wire IMUX_G1_DATA[6]: mux;
	wire IMUX_G1_DATA[7]: mux;
	wire IMUX_G2_FAN[0]: mux;
	wire IMUX_G2_FAN[1]: mux;
	wire IMUX_G2_DATA[0]: mux;
	wire IMUX_G2_DATA[1]: mux;
	wire IMUX_G2_DATA[2]: mux;
	wire IMUX_G2_DATA[3]: mux;
	wire IMUX_G2_DATA[4]: mux;
	wire IMUX_G2_DATA[5]: mux;
	wire IMUX_G2_DATA[6]: mux;
	wire IMUX_G2_DATA[7]: mux;
	wire IMUX_G3_FAN[0]: mux;
	wire IMUX_G3_FAN[1]: mux;
	wire IMUX_G3_DATA[0]: mux;
	wire IMUX_G3_DATA[1]: mux;
	wire IMUX_G3_DATA[2]: mux;
	wire IMUX_G3_DATA[3]: mux;
	wire IMUX_G3_DATA[4]: mux;
	wire IMUX_G3_DATA[5]: mux;
	wire IMUX_G3_DATA[6]: mux;
	wire IMUX_G3_DATA[7]: mux;
	wire IMUX_IOI_ICLK[0]: mux;
	wire IMUX_IOI_ICLK[1]: mux;
	wire IMUX_IOI_ICLK[2]: mux;
	wire IMUX_IOI_ICLK[3]: mux;
	wire IMUX_IOI_TS1[0]: mux;
	wire IMUX_IOI_TS1[1]: mux;
	wire IMUX_IOI_TS1[2]: mux;
	wire IMUX_IOI_TS1[3]: mux;
	wire IMUX_IOI_TS2[0]: mux;
	wire IMUX_IOI_TS2[1]: mux;
	wire IMUX_IOI_TS2[2]: mux;
	wire IMUX_IOI_TS2[3]: mux;
	wire IMUX_IOI_ICE[0]: mux;
	wire IMUX_IOI_ICE[1]: mux;
	wire IMUX_IOI_ICE[2]: mux;
	wire IMUX_IOI_ICE[3]: mux;
	wire IMUX_IOI_TCE[0]: mux;
	wire IMUX_IOI_TCE[1]: mux;
	wire IMUX_IOI_TCE[2]: mux;
	wire IMUX_IOI_TCE[3]: mux;
	wire IMUX_BRAM_ADDRA[0]: mux;
	wire IMUX_BRAM_ADDRA[1]: mux;
	wire IMUX_BRAM_ADDRA[2]: mux;
	wire IMUX_BRAM_ADDRA[3]: mux;
	wire IMUX_BRAM_ADDRA_S1[0]: branch N;
	wire IMUX_BRAM_ADDRA_S1[1]: branch N;
	wire IMUX_BRAM_ADDRA_S1[2]: branch N;
	wire IMUX_BRAM_ADDRA_S1[3]: branch N;
	wire IMUX_BRAM_ADDRA_S2[0]: branch N;
	wire IMUX_BRAM_ADDRA_S2[1]: branch N;
	wire IMUX_BRAM_ADDRA_S2[2]: branch N;
	wire IMUX_BRAM_ADDRA_S2[3]: branch N;
	wire IMUX_BRAM_ADDRA_S3[0]: branch N;
	wire IMUX_BRAM_ADDRA_S3[1]: branch N;
	wire IMUX_BRAM_ADDRA_S3[2]: branch N;
	wire IMUX_BRAM_ADDRA_S3[3]: branch N;
	wire IMUX_BRAM_ADDRA_S4[0]: branch N;
	wire IMUX_BRAM_ADDRA_S4[1]: branch N;
	wire IMUX_BRAM_ADDRA_S4[2]: branch N;
	wire IMUX_BRAM_ADDRA_S4[3]: branch N;
	wire IMUX_BRAM_ADDRA_S5[0]: branch N;
	wire IMUX_BRAM_ADDRA_S5[1]: branch N;
	wire IMUX_BRAM_ADDRA_S5[2]: branch N;
	wire IMUX_BRAM_ADDRA_S5[3]: branch N;
	wire IMUX_BRAM_ADDRA_N1[0]: branch S;
	wire IMUX_BRAM_ADDRA_N1[1]: branch S;
	wire IMUX_BRAM_ADDRA_N1[2]: branch S;
	wire IMUX_BRAM_ADDRA_N1[3]: branch S;
	wire IMUX_BRAM_ADDRA_N2[0]: branch S;
	wire IMUX_BRAM_ADDRA_N2[1]: branch S;
	wire IMUX_BRAM_ADDRA_N2[2]: branch S;
	wire IMUX_BRAM_ADDRA_N2[3]: branch S;
	wire IMUX_BRAM_ADDRA_N3[0]: branch S;
	wire IMUX_BRAM_ADDRA_N3[1]: branch S;
	wire IMUX_BRAM_ADDRA_N3[2]: branch S;
	wire IMUX_BRAM_ADDRA_N3[3]: branch S;
	wire IMUX_BRAM_ADDRA_N4[0]: branch S;
	wire IMUX_BRAM_ADDRA_N4[1]: branch S;
	wire IMUX_BRAM_ADDRA_N4[2]: branch S;
	wire IMUX_BRAM_ADDRA_N4[3]: branch S;
	wire IMUX_BRAM_ADDRA_N5[0]: branch S;
	wire IMUX_BRAM_ADDRA_N5[1]: branch S;
	wire IMUX_BRAM_ADDRA_N5[2]: branch S;
	wire IMUX_BRAM_ADDRA_N5[3]: branch S;
	wire IMUX_BRAM_ADDRB[0]: mux;
	wire IMUX_BRAM_ADDRB[1]: mux;
	wire IMUX_BRAM_ADDRB[2]: mux;
	wire IMUX_BRAM_ADDRB[3]: mux;
	wire IMUX_BRAM_ADDRB_S1[0]: branch N;
	wire IMUX_BRAM_ADDRB_S1[1]: branch N;
	wire IMUX_BRAM_ADDRB_S1[2]: branch N;
	wire IMUX_BRAM_ADDRB_S1[3]: branch N;
	wire IMUX_BRAM_ADDRB_S2[0]: branch N;
	wire IMUX_BRAM_ADDRB_S2[1]: branch N;
	wire IMUX_BRAM_ADDRB_S2[2]: branch N;
	wire IMUX_BRAM_ADDRB_S2[3]: branch N;
	wire IMUX_BRAM_ADDRB_S3[0]: branch N;
	wire IMUX_BRAM_ADDRB_S3[1]: branch N;
	wire IMUX_BRAM_ADDRB_S3[2]: branch N;
	wire IMUX_BRAM_ADDRB_S3[3]: branch N;
	wire IMUX_BRAM_ADDRB_S4[0]: branch N;
	wire IMUX_BRAM_ADDRB_S4[1]: branch N;
	wire IMUX_BRAM_ADDRB_S4[2]: branch N;
	wire IMUX_BRAM_ADDRB_S4[3]: branch N;
	wire IMUX_BRAM_ADDRB_S5[0]: branch N;
	wire IMUX_BRAM_ADDRB_S5[1]: branch N;
	wire IMUX_BRAM_ADDRB_S5[2]: branch N;
	wire IMUX_BRAM_ADDRB_S5[3]: branch N;
	wire IMUX_BRAM_ADDRB_N1[0]: branch S;
	wire IMUX_BRAM_ADDRB_N1[1]: branch S;
	wire IMUX_BRAM_ADDRB_N1[2]: branch S;
	wire IMUX_BRAM_ADDRB_N1[3]: branch S;
	wire IMUX_BRAM_ADDRB_N2[0]: branch S;
	wire IMUX_BRAM_ADDRB_N2[1]: branch S;
	wire IMUX_BRAM_ADDRB_N2[2]: branch S;
	wire IMUX_BRAM_ADDRB_N2[3]: branch S;
	wire IMUX_BRAM_ADDRB_N3[0]: branch S;
	wire IMUX_BRAM_ADDRB_N3[1]: branch S;
	wire IMUX_BRAM_ADDRB_N3[2]: branch S;
	wire IMUX_BRAM_ADDRB_N3[3]: branch S;
	wire IMUX_BRAM_ADDRB_N4[0]: branch S;
	wire IMUX_BRAM_ADDRB_N4[1]: branch S;
	wire IMUX_BRAM_ADDRB_N4[2]: branch S;
	wire IMUX_BRAM_ADDRB_N4[3]: branch S;
	wire IMUX_BRAM_ADDRB_N5[0]: branch S;
	wire IMUX_BRAM_ADDRB_N5[1]: branch S;
	wire IMUX_BRAM_ADDRB_N5[2]: branch S;
	wire IMUX_BRAM_ADDRB_N5[3]: branch S;
	wire OUT_FAN[0]: bel;
	wire OUT_FAN[1]: bel;
	wire OUT_FAN[2]: bel;
	wire OUT_FAN[3]: bel;
	wire OUT_FAN[4]: bel;
	wire OUT_FAN[5]: bel;
	wire OUT_FAN[6]: bel;
	wire OUT_FAN[7]: bel;
	wire OUT_FAN_BEL[0]: bel;
	wire OUT_FAN_BEL[1]: bel;
	wire OUT_FAN_BEL[2]: bel;
	wire OUT_FAN_BEL[3]: bel;
	wire OUT_FAN_BEL[4]: bel;
	wire OUT_FAN_BEL[5]: bel;
	wire OUT_FAN_BEL[6]: bel;
	wire OUT_FAN_BEL[7]: bel;
	wire OUT_SEC[0]: bel;
	wire OUT_SEC[1]: bel;
	wire OUT_SEC[2]: bel;
	wire OUT_SEC[3]: bel;
	wire OUT_SEC[4]: bel;
	wire OUT_SEC[5]: bel;
	wire OUT_SEC[6]: bel;
	wire OUT_SEC[7]: bel;
	wire OUT_SEC[8]: bel;
	wire OUT_SEC[9]: bel;
	wire OUT_SEC[10]: bel;
	wire OUT_SEC[11]: bel;
	wire OUT_SEC[12]: bel;
	wire OUT_SEC[13]: bel;
	wire OUT_SEC[14]: bel;
	wire OUT_SEC[15]: bel;
	wire OUT_SEC[16]: bel;
	wire OUT_SEC[17]: bel;
	wire OUT_SEC[18]: bel;
	wire OUT_SEC[19]: bel;
	wire OUT_SEC[20]: bel;
	wire OUT_SEC[21]: bel;
	wire OUT_SEC[22]: bel;
	wire OUT_SEC[23]: bel;
	wire OUT_SEC_BEL[0]: bel;
	wire OUT_SEC_BEL[1]: bel;
	wire OUT_SEC_BEL[2]: bel;
	wire OUT_SEC_BEL[3]: bel;
	wire OUT_SEC_BEL[4]: bel;
	wire OUT_SEC_BEL[5]: bel;
	wire OUT_SEC_BEL[6]: bel;
	wire OUT_SEC_BEL[7]: bel;
	wire OUT_SEC_BEL[8]: bel;
	wire OUT_SEC_BEL[9]: bel;
	wire OUT_SEC_BEL[10]: bel;
	wire OUT_SEC_BEL[11]: bel;
	wire OUT_SEC_BEL[12]: bel;
	wire OUT_SEC_BEL[13]: bel;
	wire OUT_SEC_BEL[14]: bel;
	wire OUT_SEC_BEL[15]: bel;
	wire OUT_SEC_BEL[16]: bel;
	wire OUT_SEC_BEL[17]: bel;
	wire OUT_SEC_BEL[18]: bel;
	wire OUT_SEC_BEL[19]: bel;
	wire OUT_SEC_BEL[20]: bel;
	wire OUT_SEC_BEL[21]: bel;
	wire OUT_SEC_BEL[22]: bel;
	wire OUT_SEC_BEL[23]: bel;
	wire OUT_HALF0[0]: bel;
	wire OUT_HALF0[1]: bel;
	wire OUT_HALF0[2]: bel;
	wire OUT_HALF0[3]: bel;
	wire OUT_HALF0[4]: bel;
	wire OUT_HALF0[5]: bel;
	wire OUT_HALF0[6]: bel;
	wire OUT_HALF0[7]: bel;
	wire OUT_HALF0[8]: bel;
	wire OUT_HALF0[9]: bel;
	wire OUT_HALF0[10]: bel;
	wire OUT_HALF0[11]: bel;
	wire OUT_HALF0[12]: bel;
	wire OUT_HALF0[13]: bel;
	wire OUT_HALF0[14]: bel;
	wire OUT_HALF0[15]: bel;
	wire OUT_HALF0[16]: bel;
	wire OUT_HALF0[17]: bel;
	wire OUT_HALF1[0]: bel;
	wire OUT_HALF1[1]: bel;
	wire OUT_HALF1[2]: bel;
	wire OUT_HALF1[3]: bel;
	wire OUT_HALF1[4]: bel;
	wire OUT_HALF1[5]: bel;
	wire OUT_HALF1[6]: bel;
	wire OUT_HALF1[7]: bel;
	wire OUT_HALF1[8]: bel;
	wire OUT_HALF1[9]: bel;
	wire OUT_HALF1[10]: bel;
	wire OUT_HALF1[11]: bel;
	wire OUT_HALF1[12]: bel;
	wire OUT_HALF1[13]: bel;
	wire OUT_HALF1[14]: bel;
	wire OUT_HALF1[15]: bel;
	wire OUT_HALF1[16]: bel;
	wire OUT_HALF1[17]: bel;
	wire OUT_TEST[0]: bel;
	wire OUT_TEST[1]: bel;
	wire OUT_TEST[2]: bel;
	wire OUT_TEST[3]: bel;
	wire OUT_TEST[4]: bel;
	wire OUT_TEST[5]: bel;
	wire OUT_TEST[6]: bel;
	wire OUT_TEST[7]: bel;
	wire OUT_TEST[8]: bel;
	wire OUT_TEST[9]: bel;
	wire OUT_TEST[10]: bel;
	wire OUT_TEST[11]: bel;
	wire OUT_TEST[12]: bel;
	wire OUT_TEST[13]: bel;
	wire OUT_TEST[14]: bel;
	wire OUT_TEST[15]: bel;
	wire OUT_TBUS: bel;
	wire OUT_PCI[0]: bel;
	wire OUT_PCI[1]: bel;
	wire IMUX_BUFG_CLK[0]: mux;
	wire IMUX_BUFG_CLK[1]: mux;
	wire IMUX_BUFG_CLK[2]: mux;
	wire IMUX_BUFG_CLK[3]: mux;
	wire IMUX_BUFG_CLK[4]: mux;
	wire IMUX_BUFG_CLK[5]: mux;
	wire IMUX_BUFG_CLK[6]: mux;
	wire IMUX_BUFG_CLK[7]: mux;
	wire IMUX_BUFG_SEL[0]: mux;
	wire IMUX_BUFG_SEL[1]: mux;
	wire IMUX_BUFG_SEL[2]: mux;
	wire IMUX_BUFG_SEL[3]: mux;
	wire IMUX_BUFG_SEL[4]: mux;
	wire IMUX_BUFG_SEL[5]: mux;
	wire IMUX_BUFG_SEL[6]: mux;
	wire IMUX_BUFG_SEL[7]: mux;
	wire OUT_BUFG[0]: bel;
	wire OUT_BUFG[1]: bel;
	wire OUT_BUFG[2]: bel;
	wire OUT_BUFG[3]: bel;
	wire OUT_BUFG[4]: bel;
	wire OUT_BUFG[5]: bel;
	wire OUT_BUFG[6]: bel;
	wire OUT_BUFG[7]: bel;

	tile_slot INT {
		bel_slot INT: routing;
		bel_slot RLL: legacy;
		bel_slot PTE2OMUX[0]: legacy;
		bel_slot PTE2OMUX[1]: legacy;
		bel_slot PTE2OMUX[2]: legacy;
		bel_slot PTE2OMUX[3]: legacy;

		tile_class INT_CLB {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[6][0], MAIN[6][3], MAIN[7][5], MAIN[7][4], MAIN[6][6], MAIN[6][9]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100001000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[6][2], MAIN[7][3], MAIN[6][5], MAIN[6][4], MAIN[7][6], MAIN[6][7]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100001000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[6][10], MAIN[6][13], MAIN[7][15], MAIN[7][14], MAIN[6][16], MAIN[6][19]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[6][12], MAIN[7][13], MAIN[6][15], MAIN[6][14], MAIN[7][16], MAIN[6][17]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[6][20], MAIN[6][23], MAIN[7][25], MAIN[7][24], MAIN[6][26], MAIN[6][29]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[6][22], MAIN[7][23], MAIN[6][25], MAIN[6][24], MAIN[7][26], MAIN[6][27]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[6][30], MAIN[6][33], MAIN[7][35], MAIN[7][34], MAIN[6][36], MAIN[6][39]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100000001,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[6][32], MAIN[7][33], MAIN[6][35], MAIN[6][34], MAIN[7][36], MAIN[6][37]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100000001,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[6][40], MAIN[6][43], MAIN[7][45], MAIN[7][44], MAIN[6][46], MAIN[6][49]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100000010,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[6][42], MAIN[7][43], MAIN[6][45], MAIN[6][44], MAIN[7][46], MAIN[6][47]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100000010,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[6][50], MAIN[6][53], MAIN[7][55], MAIN[7][54], MAIN[6][56], MAIN[6][59]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[6][52], MAIN[7][53], MAIN[6][55], MAIN[6][54], MAIN[7][56], MAIN[6][57]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[6][60], MAIN[6][63], MAIN[7][65], MAIN[7][64], MAIN[6][66], MAIN[6][69]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[6][62], MAIN[7][63], MAIN[6][65], MAIN[6][64], MAIN[7][66], MAIN[6][67]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[6][70], MAIN[6][73], MAIN[7][75], MAIN[7][74], MAIN[6][76], MAIN[6][79]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100100000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[6][72], MAIN[7][73], MAIN[6][75], MAIN[6][74], MAIN[7][76], MAIN[6][77]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100100000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TS[0] @[MAIN[4][37], MAIN[5][39], MAIN[5][37], MAIN[5][38], MAIN[5][30], MAIN[4][32], MAIN[5][34], MAIN[4][34], MAIN[4][36]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_TS[1] @[MAIN[4][31], MAIN[5][29], MAIN[5][31], MAIN[5][32], MAIN[4][29], MAIN[4][33], MAIN[5][33], MAIN[5][35], MAIN[4][35]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_CLB_F1[0] @[MAIN[8][71], MAIN[9][69], MAIN[8][69], MAIN[9][71], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69], MAIN[3][71]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0001000000010,
					OMUX_SW5 = 0b0010000000100,
					OMUX_ES7 = 0b0001000001000,
					OMUX_E13 = 0b0001000010000,
					OMUX_W14 = 0b0001000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0010000000010,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0100010000000,
					DBL_W2[7] = 0b1000000000010,
					DBL_W2[8] = 0b0100000010000,
					DBL_W2[9] = 0b0010010000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b1000001000000,
					DBL_E1[9] = 0b0001010000000,
					DBL_E2[8] = 0b0100000001000,
					DBL_E2[9] = 0b0100000000100,
					DBL_S0[8] = 0b0010000001000,
					DBL_S1[8] = 0b0001001000000,
					DBL_S1[9] = 0b1000000100000,
					DBL_S2[8] = 0b1000000010000,
					DBL_S2[9] = 0b1000000001000,
					DBL_N0[7] = 0b0100000000010,
					DBL_N0[9] = 0b1000000000100,
					DBL_N1[7] = 0b0100000100000,
					DBL_N1[8] = 0b1000100000000,
					DBL_N1[9] = 0b0010001000000,
					DBL_N2[7] = 0b1000010000000,
					DBL_N2[8] = 0b0100100000000,
					DBL_N2[9] = 0b0010100000000,
					IMUX_CLB_BY[2] = 0b0001000100000,
					IMUX_CLB_BY[3] = 0b0001100000000,
					OUT_FAN[0] = 0b0010000000001,
					OUT_FAN[7] = 0b1000000000001,
				}
				mux IMUX_CLB_F1[1] @[MAIN[9][12], MAIN[9][14], MAIN[8][14], MAIN[8][12], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14], MAIN[3][12]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0100000000010,
					OMUX_E2 = 0b0100000000100,
					OMUX_EN8 = 0b0001000001000,
					OMUX_N10 = 0b0100000010000,
					OMUX_NW10 = 0b0100000001000,
					DBL_W0[0] = 0b0001000010000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b0010001000000,
					DBL_W2[0] = 0b0010010000000,
					DBL_W2[1] = 0b0001010000000,
					DBL_E0[1] = 0b0001000000010,
					DBL_E1[0] = 0b0010000100000,
					DBL_E1[1] = 0b1000010000000,
					DBL_E1[2] = 0b1000001000000,
					DBL_E2[0] = 0b1000000001000,
					DBL_E2[1] = 0b1000000000010,
					DBL_E2[2] = 0b1000000010000,
					DBL_S0[0] = 0b0001000000100,
					DBL_S0[2] = 0b1000000000100,
					DBL_S1[0] = 0b0100000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b0001001000000,
					DBL_S2[0] = 0b0010000000010,
					DBL_S2[1] = 0b0010000010000,
					DBL_S2[2] = 0b0010000000100,
					DBL_N0[1] = 0b0010000001000,
					DBL_N1[0] = 0b0010100000000,
					DBL_N1[1] = 0b0001000100000,
					DBL_N2[0] = 0b0100010000000,
					DBL_N2[1] = 0b1000100000000,
					IMUX_CLB_BY[0] = 0b0100001000000,
					IMUX_CLB_BY[1] = 0b0100100000000,
					OUT_FAN[3] = 0b1000000000001,
					OUT_FAN[4] = 0b0100000000001,
				}
				mux IMUX_CLB_F1[2] @[MAIN[9][67], MAIN[8][65], MAIN[9][65], MAIN[8][67], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67], MAIN[3][67]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000100,
					OMUX_ES7 = 0b0010000001000,
					OMUX_E13 = 0b0010000010000,
					OMUX_W14 = 0b0010000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0001000000010,
					DBL_W1[7] = 0b0001000100000,
					DBL_W1[8] = 0b1000001000000,
					DBL_W1[9] = 0b1000010000000,
					DBL_W2[7] = 0b0100000000010,
					DBL_W2[8] = 0b1000000010000,
					DBL_W2[9] = 0b0001010000000,
					DBL_E0[9] = 0b0001000010000,
					DBL_E1[8] = 0b0100001000000,
					DBL_E1[9] = 0b0010010000000,
					DBL_E2[8] = 0b1000000001000,
					DBL_E2[9] = 0b1000000000100,
					DBL_S0[8] = 0b0001000001000,
					DBL_S1[8] = 0b0010001000000,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b1000000000010,
					DBL_N0[9] = 0b0100000000100,
					DBL_N1[7] = 0b1000000100000,
					DBL_N1[8] = 0b0100100000000,
					DBL_N1[9] = 0b0001001000000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b1000100000000,
					DBL_N2[9] = 0b0001100000000,
					IMUX_CLB_BY[2] = 0b0010000100000,
					IMUX_CLB_BY[3] = 0b0010100000000,
					OUT_FAN[0] = 0b1000000000001,
					OUT_FAN[7] = 0b0010000000001,
				}
				mux IMUX_CLB_F1[3] @[MAIN[8][8], MAIN[8][10], MAIN[9][10], MAIN[9][8], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8], MAIN[3][8]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0001000000010,
					OMUX_E2 = 0b0001000000100,
					OMUX_EN8 = 0b0100000001000,
					OMUX_N10 = 0b0001000010000,
					OMUX_NW10 = 0b0001000001000,
					DBL_W0[0] = 0b0100000010000,
					DBL_W1[0] = 0b0010000100000,
					DBL_W1[1] = 0b1000001000000,
					DBL_W2[0] = 0b1000010000000,
					DBL_W2[1] = 0b0100010000000,
					DBL_E0[1] = 0b0100000000010,
					DBL_E1[0] = 0b1000000100000,
					DBL_E1[1] = 0b0010010000000,
					DBL_E1[2] = 0b0010001000000,
					DBL_E2[0] = 0b0010000001000,
					DBL_E2[1] = 0b0010000000010,
					DBL_E2[2] = 0b0010000010000,
					DBL_S0[0] = 0b0100000000100,
					DBL_S0[2] = 0b0010000000100,
					DBL_S1[0] = 0b0001000100000,
					DBL_S1[1] = 0b0100100000000,
					DBL_S1[2] = 0b0100001000000,
					DBL_S2[0] = 0b1000000000010,
					DBL_S2[1] = 0b1000000010000,
					DBL_S2[2] = 0b1000000000100,
					DBL_N0[1] = 0b1000000001000,
					DBL_N1[0] = 0b1000100000000,
					DBL_N1[1] = 0b0100000100000,
					DBL_N2[0] = 0b0001010000000,
					DBL_N2[1] = 0b0010100000000,
					IMUX_CLB_BY[0] = 0b0001001000000,
					IMUX_CLB_BY[1] = 0b0001100000000,
					OUT_FAN[3] = 0b0100000000001,
					OUT_FAN[4] = 0b1000000000001,
				}
				mux IMUX_CLB_F2[0] @[MAIN[8][31], MAIN[8][29], MAIN[9][29], MAIN[9][31], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29], MAIN[3][31]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0100000000010,
					OMUX_E7 = 0b0001000000100,
					OMUX_N12 = 0b0001000000010,
					OMUX_NE12 = 0b0001000001000,
					OMUX_WN14 = 0b0001000010000,
					DBL_W0[2] = 0b0010000010000,
					DBL_W0[4] = 0b0100000001000,
					DBL_W1[2] = 0b0100000100000,
					DBL_W1[3] = 0b0010001000000,
					DBL_W1[4] = 0b0010010000000,
					DBL_W2[2] = 0b1000000010000,
					DBL_W2[3] = 0b0010000001000,
					DBL_W2[4] = 0b0100010000000,
					DBL_E0[3] = 0b0100000010000,
					DBL_E1[3] = 0b1000001000000,
					DBL_E1[4] = 0b0001010000000,
					DBL_E2[3] = 0b0010000000100,
					DBL_E2[4] = 0b0010000000010,
					DBL_S0[4] = 0b0100000000100,
					DBL_S1[3] = 0b0001001000000,
					DBL_S1[4] = 0b1000000100000,
					DBL_S2[3] = 0b1000000001000,
					DBL_S2[4] = 0b1000000000100,
					DBL_N0[3] = 0b1000000000010,
					DBL_N1[2] = 0b0010000100000,
					DBL_N1[3] = 0b1000100000000,
					DBL_N1[4] = 0b0100001000000,
					DBL_N2[2] = 0b1000010000000,
					DBL_N2[3] = 0b0010100000000,
					DBL_N2[4] = 0b0100100000000,
					IMUX_CLB_BX[2] = 0b0001100000000,
					IMUX_CLB_BX[3] = 0b0001000100000,
					OUT_FAN[2] = 0b0100000000001,
					OUT_FAN[5] = 0b1000000000001,
				}
				mux IMUX_CLB_F2[1] @[MAIN[9][52], MAIN[8][54], MAIN[9][54], MAIN[8][52], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54], MAIN[3][52]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0001000000100,
					OMUX_SE3 = 0b0010000001000,
					OMUX_E8 = 0b0010000000100,
					OMUX_W9 = 0b0010000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0001000001000,
					DBL_W1[5] = 0b1000000100000,
					DBL_W1[6] = 0b0100001000000,
					DBL_W2[5] = 0b0100010000000,
					DBL_W2[6] = 0b0001010000000,
					DBL_E0[5] = 0b0001000000010,
					DBL_E0[7] = 0b1000000010000,
					DBL_E1[5] = 0b0100000100000,
					DBL_E1[6] = 0b1000010000000,
					DBL_E1[7] = 0b1000001000000,
					DBL_E2[5] = 0b1000000000100,
					DBL_E2[6] = 0b1000000000010,
					DBL_E2[7] = 0b1000000001000,
					DBL_S0[6] = 0b0001000010000,
					DBL_S1[5] = 0b0010000100000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0001001000000,
					DBL_S2[5] = 0b0100000000010,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0100000010000,
					DBL_N0[5] = 0b0100000000100,
					DBL_N1[5] = 0b0100100000000,
					DBL_N1[6] = 0b0001000100000,
					DBL_N2[5] = 0b0010010000000,
					DBL_N2[6] = 0b1000100000000,
					IMUX_CLB_BX[0] = 0b0010100000000,
					IMUX_CLB_BX[1] = 0b0010001000000,
					OUT_FAN[1] = 0b1000000000001,
					OUT_FAN[6] = 0b0010000000001,
				}
				mux IMUX_CLB_F2[2] @[MAIN[9][27], MAIN[9][25], MAIN[8][25], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27], MAIN[3][27]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0001000000010,
					OMUX_E7 = 0b0100000000100,
					OMUX_N12 = 0b0100000000010,
					OMUX_NE12 = 0b0100000001000,
					OMUX_WN14 = 0b0100000010000,
					DBL_W0[2] = 0b1000000010000,
					DBL_W0[4] = 0b0001000001000,
					DBL_W1[2] = 0b0001000100000,
					DBL_W1[3] = 0b1000001000000,
					DBL_W1[4] = 0b1000010000000,
					DBL_W2[2] = 0b0010000010000,
					DBL_W2[3] = 0b1000000001000,
					DBL_W2[4] = 0b0001010000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010001000000,
					DBL_E1[4] = 0b0100010000000,
					DBL_E2[3] = 0b1000000000100,
					DBL_E2[4] = 0b1000000000010,
					DBL_S0[4] = 0b0001000000100,
					DBL_S1[3] = 0b0100001000000,
					DBL_S1[4] = 0b0010000100000,
					DBL_S2[3] = 0b0010000001000,
					DBL_S2[4] = 0b0010000000100,
					DBL_N0[3] = 0b0010000000010,
					DBL_N1[2] = 0b1000000100000,
					DBL_N1[3] = 0b0010100000000,
					DBL_N1[4] = 0b0001001000000,
					DBL_N2[2] = 0b0010010000000,
					DBL_N2[3] = 0b1000100000000,
					DBL_N2[4] = 0b0001100000000,
					IMUX_CLB_BX[2] = 0b0100100000000,
					IMUX_CLB_BX[3] = 0b0100000100000,
					OUT_FAN[2] = 0b1000000000001,
					OUT_FAN[5] = 0b0100000000001,
				}
				mux IMUX_CLB_F2[3] @[MAIN[8][48], MAIN[9][50], MAIN[8][50], MAIN[9][48], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48], MAIN[3][48]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0001000000010,
					OMUX_S3 = 0b0010000000100,
					OMUX_SE3 = 0b0001000001000,
					OMUX_E8 = 0b0001000000100,
					OMUX_W9 = 0b0001000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0010000001000,
					DBL_W1[5] = 0b0100000100000,
					DBL_W1[6] = 0b1000001000000,
					DBL_W2[5] = 0b1000010000000,
					DBL_W2[6] = 0b0010010000000,
					DBL_E0[5] = 0b0010000000010,
					DBL_E0[7] = 0b0100000010000,
					DBL_E1[5] = 0b1000000100000,
					DBL_E1[6] = 0b0100010000000,
					DBL_E1[7] = 0b0100001000000,
					DBL_E2[5] = 0b0100000000100,
					DBL_E2[6] = 0b0100000000010,
					DBL_E2[7] = 0b0100000001000,
					DBL_S0[6] = 0b0010000010000,
					DBL_S1[5] = 0b0001000100000,
					DBL_S1[6] = 0b0010100000000,
					DBL_S1[7] = 0b0010001000000,
					DBL_S2[5] = 0b1000000000010,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b1000000010000,
					DBL_N0[5] = 0b1000000000100,
					DBL_N1[5] = 0b1000100000000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0001010000000,
					DBL_N2[6] = 0b0100100000000,
					IMUX_CLB_BX[0] = 0b0001100000000,
					IMUX_CLB_BX[1] = 0b0001001000000,
					OUT_FAN[1] = 0b0010000000001,
					OUT_FAN[6] = 0b1000000000001,
				}
				mux IMUX_CLB_F3[0] @[MAIN[9][44], MAIN[8][46], MAIN[9][46], MAIN[8][44], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46], MAIN[3][44]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0001000000100,
					OMUX_SE3 = 0b0010000001000,
					OMUX_E8 = 0b0010000000100,
					OMUX_W9 = 0b0010000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0001000001000,
					DBL_W1[5] = 0b1000000100000,
					DBL_W1[6] = 0b0100001000000,
					DBL_W2[5] = 0b0100010000000,
					DBL_W2[6] = 0b0001010000000,
					DBL_E0[5] = 0b0001000000010,
					DBL_E0[7] = 0b1000000010000,
					DBL_E1[5] = 0b0100000100000,
					DBL_E1[6] = 0b1000010000000,
					DBL_E1[7] = 0b1000001000000,
					DBL_E2[5] = 0b1000000000100,
					DBL_E2[6] = 0b1000000000010,
					DBL_E2[7] = 0b1000000001000,
					DBL_S0[6] = 0b0001000010000,
					DBL_S1[5] = 0b0010000100000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0001001000000,
					DBL_S2[5] = 0b0100000000010,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0100000010000,
					DBL_N0[5] = 0b0100000000100,
					DBL_N1[5] = 0b0100100000000,
					DBL_N1[6] = 0b0001000100000,
					DBL_N2[5] = 0b0010010000000,
					DBL_N2[6] = 0b1000100000000,
					IMUX_CLB_BX[0] = 0b0010100000000,
					IMUX_CLB_BX[1] = 0b0010001000000,
					OUT_FAN[1] = 0b1000000000001,
					OUT_FAN[6] = 0b0010000000001,
				}
				mux IMUX_CLB_F3[1] @[MAIN[8][39], MAIN[8][37], MAIN[9][37], MAIN[9][39], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37], MAIN[3][39]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0100000000010,
					OMUX_E7 = 0b0001000000100,
					OMUX_N12 = 0b0001000000010,
					OMUX_NE12 = 0b0001000001000,
					OMUX_WN14 = 0b0001000010000,
					DBL_W0[2] = 0b0010000010000,
					DBL_W0[4] = 0b0100000001000,
					DBL_W1[2] = 0b0100000100000,
					DBL_W1[3] = 0b0010001000000,
					DBL_W1[4] = 0b0010010000000,
					DBL_W2[2] = 0b1000000010000,
					DBL_W2[3] = 0b0010000001000,
					DBL_W2[4] = 0b0100010000000,
					DBL_E0[3] = 0b0100000010000,
					DBL_E1[3] = 0b1000001000000,
					DBL_E1[4] = 0b0001010000000,
					DBL_E2[3] = 0b0010000000100,
					DBL_E2[4] = 0b0010000000010,
					DBL_S0[4] = 0b0100000000100,
					DBL_S1[3] = 0b0001001000000,
					DBL_S1[4] = 0b1000000100000,
					DBL_S2[3] = 0b1000000001000,
					DBL_S2[4] = 0b1000000000100,
					DBL_N0[3] = 0b1000000000010,
					DBL_N1[2] = 0b0010000100000,
					DBL_N1[3] = 0b1000100000000,
					DBL_N1[4] = 0b0100001000000,
					DBL_N2[2] = 0b1000010000000,
					DBL_N2[3] = 0b0010100000000,
					DBL_N2[4] = 0b0100100000000,
					IMUX_CLB_BX[2] = 0b0001100000000,
					IMUX_CLB_BX[3] = 0b0001000100000,
					OUT_FAN[2] = 0b0100000000001,
					OUT_FAN[5] = 0b1000000000001,
				}
				mux IMUX_CLB_F3[2] @[MAIN[8][40], MAIN[9][42], MAIN[8][42], MAIN[9][40], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40], MAIN[3][40]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0001000000010,
					OMUX_S3 = 0b0010000000100,
					OMUX_SE3 = 0b0001000001000,
					OMUX_E8 = 0b0001000000100,
					OMUX_W9 = 0b0001000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0010000001000,
					DBL_W1[5] = 0b0100000100000,
					DBL_W1[6] = 0b1000001000000,
					DBL_W2[5] = 0b1000010000000,
					DBL_W2[6] = 0b0010010000000,
					DBL_E0[5] = 0b0010000000010,
					DBL_E0[7] = 0b0100000010000,
					DBL_E1[5] = 0b1000000100000,
					DBL_E1[6] = 0b0100010000000,
					DBL_E1[7] = 0b0100001000000,
					DBL_E2[5] = 0b0100000000100,
					DBL_E2[6] = 0b0100000000010,
					DBL_E2[7] = 0b0100000001000,
					DBL_S0[6] = 0b0010000010000,
					DBL_S1[5] = 0b0001000100000,
					DBL_S1[6] = 0b0010100000000,
					DBL_S1[7] = 0b0010001000000,
					DBL_S2[5] = 0b1000000000010,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b1000000010000,
					DBL_N0[5] = 0b1000000000100,
					DBL_N1[5] = 0b1000100000000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0001010000000,
					DBL_N2[6] = 0b0100100000000,
					IMUX_CLB_BX[0] = 0b0001100000000,
					IMUX_CLB_BX[1] = 0b0001001000000,
					OUT_FAN[1] = 0b0010000000001,
					OUT_FAN[6] = 0b1000000000001,
				}
				mux IMUX_CLB_F3[3] @[MAIN[9][35], MAIN[9][33], MAIN[8][33], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35], MAIN[3][35]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0001000000010,
					OMUX_E7 = 0b0100000000100,
					OMUX_N12 = 0b0100000000010,
					OMUX_NE12 = 0b0100000001000,
					OMUX_WN14 = 0b0100000010000,
					DBL_W0[2] = 0b1000000010000,
					DBL_W0[4] = 0b0001000001000,
					DBL_W1[2] = 0b0001000100000,
					DBL_W1[3] = 0b1000001000000,
					DBL_W1[4] = 0b1000010000000,
					DBL_W2[2] = 0b0010000010000,
					DBL_W2[3] = 0b1000000001000,
					DBL_W2[4] = 0b0001010000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010001000000,
					DBL_E1[4] = 0b0100010000000,
					DBL_E2[3] = 0b1000000000100,
					DBL_E2[4] = 0b1000000000010,
					DBL_S0[4] = 0b0001000000100,
					DBL_S1[3] = 0b0100001000000,
					DBL_S1[4] = 0b0010000100000,
					DBL_S2[3] = 0b0010000001000,
					DBL_S2[4] = 0b0010000000100,
					DBL_N0[3] = 0b0010000000010,
					DBL_N1[2] = 0b1000000100000,
					DBL_N1[3] = 0b0010100000000,
					DBL_N1[4] = 0b0001001000000,
					DBL_N2[2] = 0b0010010000000,
					DBL_N2[3] = 0b1000100000000,
					DBL_N2[4] = 0b0001100000000,
					IMUX_CLB_BX[2] = 0b0100100000000,
					IMUX_CLB_BX[3] = 0b0100000100000,
					OUT_FAN[2] = 0b1000000000001,
					OUT_FAN[5] = 0b0100000000001,
				}
				mux IMUX_CLB_F4[0] @[MAIN[9][4], MAIN[9][6], MAIN[8][6], MAIN[8][4], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6], MAIN[3][4]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0100000000010,
					OMUX_E2 = 0b0100000000100,
					OMUX_EN8 = 0b0001000001000,
					OMUX_N10 = 0b0100000010000,
					OMUX_NW10 = 0b0100000001000,
					DBL_W0[0] = 0b0001000010000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b0010001000000,
					DBL_W2[0] = 0b0010010000000,
					DBL_W2[1] = 0b0001010000000,
					DBL_E0[1] = 0b0001000000010,
					DBL_E1[0] = 0b0010000100000,
					DBL_E1[1] = 0b1000010000000,
					DBL_E1[2] = 0b1000001000000,
					DBL_E2[0] = 0b1000000001000,
					DBL_E2[1] = 0b1000000000010,
					DBL_E2[2] = 0b1000000010000,
					DBL_S0[0] = 0b0001000000100,
					DBL_S0[2] = 0b1000000000100,
					DBL_S1[0] = 0b0100000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b0001001000000,
					DBL_S2[0] = 0b0010000000010,
					DBL_S2[1] = 0b0010000010000,
					DBL_S2[2] = 0b0010000000100,
					DBL_N0[1] = 0b0010000001000,
					DBL_N1[0] = 0b0010100000000,
					DBL_N1[1] = 0b0001000100000,
					DBL_N2[0] = 0b0100010000000,
					DBL_N2[1] = 0b1000100000000,
					IMUX_CLB_BY[0] = 0b0100001000000,
					IMUX_CLB_BY[1] = 0b0100100000000,
					OUT_FAN[3] = 0b1000000000001,
					OUT_FAN[4] = 0b0100000000001,
				}
				mux IMUX_CLB_F4[1] @[MAIN[8][79], MAIN[9][77], MAIN[8][77], MAIN[9][79], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77], MAIN[3][79]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0001000000010,
					OMUX_SW5 = 0b0010000000100,
					OMUX_ES7 = 0b0001000001000,
					OMUX_E13 = 0b0001000010000,
					OMUX_W14 = 0b0001000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0010000000010,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0100010000000,
					DBL_W2[7] = 0b1000000000010,
					DBL_W2[8] = 0b0100000010000,
					DBL_W2[9] = 0b0010010000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b1000001000000,
					DBL_E1[9] = 0b0001010000000,
					DBL_E2[8] = 0b0100000001000,
					DBL_E2[9] = 0b0100000000100,
					DBL_S0[8] = 0b0010000001000,
					DBL_S1[8] = 0b0001001000000,
					DBL_S1[9] = 0b1000000100000,
					DBL_S2[8] = 0b1000000010000,
					DBL_S2[9] = 0b1000000001000,
					DBL_N0[7] = 0b0100000000010,
					DBL_N0[9] = 0b1000000000100,
					DBL_N1[7] = 0b0100000100000,
					DBL_N1[8] = 0b1000100000000,
					DBL_N1[9] = 0b0010001000000,
					DBL_N2[7] = 0b1000010000000,
					DBL_N2[8] = 0b0100100000000,
					DBL_N2[9] = 0b0010100000000,
					IMUX_CLB_BY[2] = 0b0001000100000,
					IMUX_CLB_BY[3] = 0b0001100000000,
					OUT_FAN[0] = 0b0010000000001,
					OUT_FAN[7] = 0b1000000000001,
				}
				mux IMUX_CLB_F4[2] @[MAIN[8][0], MAIN[8][2], MAIN[9][2], MAIN[9][0], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0], MAIN[3][0]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0001000000010,
					OMUX_E2 = 0b0001000000100,
					OMUX_EN8 = 0b0100000001000,
					OMUX_N10 = 0b0001000010000,
					OMUX_NW10 = 0b0001000001000,
					DBL_W0[0] = 0b0100000010000,
					DBL_W1[0] = 0b0010000100000,
					DBL_W1[1] = 0b1000001000000,
					DBL_W2[0] = 0b1000010000000,
					DBL_W2[1] = 0b0100010000000,
					DBL_E0[1] = 0b0100000000010,
					DBL_E1[0] = 0b1000000100000,
					DBL_E1[1] = 0b0010010000000,
					DBL_E1[2] = 0b0010001000000,
					DBL_E2[0] = 0b0010000001000,
					DBL_E2[1] = 0b0010000000010,
					DBL_E2[2] = 0b0010000010000,
					DBL_S0[0] = 0b0100000000100,
					DBL_S0[2] = 0b0010000000100,
					DBL_S1[0] = 0b0001000100000,
					DBL_S1[1] = 0b0100100000000,
					DBL_S1[2] = 0b0100001000000,
					DBL_S2[0] = 0b1000000000010,
					DBL_S2[1] = 0b1000000010000,
					DBL_S2[2] = 0b1000000000100,
					DBL_N0[1] = 0b1000000001000,
					DBL_N1[0] = 0b1000100000000,
					DBL_N1[1] = 0b0100000100000,
					DBL_N2[0] = 0b0001010000000,
					DBL_N2[1] = 0b0010100000000,
					IMUX_CLB_BY[0] = 0b0001001000000,
					IMUX_CLB_BY[1] = 0b0001100000000,
					OUT_FAN[3] = 0b0100000000001,
					OUT_FAN[4] = 0b1000000000001,
				}
				mux IMUX_CLB_F4[3] @[MAIN[9][75], MAIN[8][73], MAIN[9][73], MAIN[8][75], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75], MAIN[3][75]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000100,
					OMUX_ES7 = 0b0010000001000,
					OMUX_E13 = 0b0010000010000,
					OMUX_W14 = 0b0010000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0001000000010,
					DBL_W1[7] = 0b0001000100000,
					DBL_W1[8] = 0b1000001000000,
					DBL_W1[9] = 0b1000010000000,
					DBL_W2[7] = 0b0100000000010,
					DBL_W2[8] = 0b1000000010000,
					DBL_W2[9] = 0b0001010000000,
					DBL_E0[9] = 0b0001000010000,
					DBL_E1[8] = 0b0100001000000,
					DBL_E1[9] = 0b0010010000000,
					DBL_E2[8] = 0b1000000001000,
					DBL_E2[9] = 0b1000000000100,
					DBL_S0[8] = 0b0001000001000,
					DBL_S1[8] = 0b0010001000000,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b1000000000010,
					DBL_N0[9] = 0b0100000000100,
					DBL_N1[7] = 0b1000000100000,
					DBL_N1[8] = 0b0100100000000,
					DBL_N1[9] = 0b0001001000000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b1000100000000,
					DBL_N2[9] = 0b0001100000000,
					IMUX_CLB_BY[2] = 0b0010000100000,
					IMUX_CLB_BY[3] = 0b0010100000000,
					OUT_FAN[0] = 0b1000000000001,
					OUT_FAN[7] = 0b0010000000001,
				}
				mux IMUX_CLB_G1[0] @[MAIN[9][68], MAIN[8][70], MAIN[9][70], MAIN[8][68], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68], MAIN[3][68]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000100,
					OMUX_ES7 = 0b0010000001000,
					OMUX_E13 = 0b0010000010000,
					OMUX_W14 = 0b0010000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0001000000010,
					DBL_W1[7] = 0b0001000100000,
					DBL_W1[8] = 0b1000001000000,
					DBL_W1[9] = 0b1000010000000,
					DBL_W2[7] = 0b0100000000010,
					DBL_W2[8] = 0b1000000010000,
					DBL_W2[9] = 0b0001010000000,
					DBL_E0[9] = 0b0001000010000,
					DBL_E1[8] = 0b0100001000000,
					DBL_E1[9] = 0b0010010000000,
					DBL_E2[8] = 0b1000000001000,
					DBL_E2[9] = 0b1000000000100,
					DBL_S0[8] = 0b0001000001000,
					DBL_S1[8] = 0b0010001000000,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b1000000000010,
					DBL_N0[9] = 0b0100000000100,
					DBL_N1[7] = 0b1000000100000,
					DBL_N1[8] = 0b0100100000000,
					DBL_N1[9] = 0b0001001000000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b1000100000000,
					DBL_N2[9] = 0b0001100000000,
					IMUX_CLB_BY[2] = 0b0010000100000,
					IMUX_CLB_BY[3] = 0b0010100000000,
					OUT_FAN[0] = 0b1000000000001,
					OUT_FAN[7] = 0b0010000000001,
				}
				mux IMUX_CLB_G1[1] @[MAIN[8][15], MAIN[8][13], MAIN[9][13], MAIN[9][15], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15], MAIN[3][15]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0001000000010,
					OMUX_E2 = 0b0001000000100,
					OMUX_EN8 = 0b0100000001000,
					OMUX_N10 = 0b0001000010000,
					OMUX_NW10 = 0b0001000001000,
					DBL_W0[0] = 0b0100000010000,
					DBL_W1[0] = 0b0010000100000,
					DBL_W1[1] = 0b1000001000000,
					DBL_W2[0] = 0b1000010000000,
					DBL_W2[1] = 0b0100010000000,
					DBL_E0[1] = 0b0100000000010,
					DBL_E1[0] = 0b1000000100000,
					DBL_E1[1] = 0b0010010000000,
					DBL_E1[2] = 0b0010001000000,
					DBL_E2[0] = 0b0010000001000,
					DBL_E2[1] = 0b0010000000010,
					DBL_E2[2] = 0b0010000010000,
					DBL_S0[0] = 0b0100000000100,
					DBL_S0[2] = 0b0010000000100,
					DBL_S1[0] = 0b0001000100000,
					DBL_S1[1] = 0b0100100000000,
					DBL_S1[2] = 0b0100001000000,
					DBL_S2[0] = 0b1000000000010,
					DBL_S2[1] = 0b1000000010000,
					DBL_S2[2] = 0b1000000000100,
					DBL_N0[1] = 0b1000000001000,
					DBL_N1[0] = 0b1000100000000,
					DBL_N1[1] = 0b0100000100000,
					DBL_N2[0] = 0b0001010000000,
					DBL_N2[1] = 0b0010100000000,
					IMUX_CLB_BY[0] = 0b0001001000000,
					IMUX_CLB_BY[1] = 0b0001100000000,
					OUT_FAN[3] = 0b0100000000001,
					OUT_FAN[4] = 0b1000000000001,
				}
				mux IMUX_CLB_G1[2] @[MAIN[8][64], MAIN[9][66], MAIN[8][66], MAIN[9][64], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66], MAIN[3][64]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0001000000010,
					OMUX_SW5 = 0b0010000000100,
					OMUX_ES7 = 0b0001000001000,
					OMUX_E13 = 0b0001000010000,
					OMUX_W14 = 0b0001000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0010000000010,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0100010000000,
					DBL_W2[7] = 0b1000000000010,
					DBL_W2[8] = 0b0100000010000,
					DBL_W2[9] = 0b0010010000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b1000001000000,
					DBL_E1[9] = 0b0001010000000,
					DBL_E2[8] = 0b0100000001000,
					DBL_E2[9] = 0b0100000000100,
					DBL_S0[8] = 0b0010000001000,
					DBL_S1[8] = 0b0001001000000,
					DBL_S1[9] = 0b1000000100000,
					DBL_S2[8] = 0b1000000010000,
					DBL_S2[9] = 0b1000000001000,
					DBL_N0[7] = 0b0100000000010,
					DBL_N0[9] = 0b1000000000100,
					DBL_N1[7] = 0b0100000100000,
					DBL_N1[8] = 0b1000100000000,
					DBL_N1[9] = 0b0010001000000,
					DBL_N2[7] = 0b1000010000000,
					DBL_N2[8] = 0b0100100000000,
					DBL_N2[9] = 0b0010100000000,
					IMUX_CLB_BY[2] = 0b0001000100000,
					IMUX_CLB_BY[3] = 0b0001100000000,
					OUT_FAN[0] = 0b0010000000001,
					OUT_FAN[7] = 0b1000000000001,
				}
				mux IMUX_CLB_G1[3] @[MAIN[9][11], MAIN[9][9], MAIN[8][9], MAIN[8][11], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9], MAIN[3][11]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0100000000010,
					OMUX_E2 = 0b0100000000100,
					OMUX_EN8 = 0b0001000001000,
					OMUX_N10 = 0b0100000010000,
					OMUX_NW10 = 0b0100000001000,
					DBL_W0[0] = 0b0001000010000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b0010001000000,
					DBL_W2[0] = 0b0010010000000,
					DBL_W2[1] = 0b0001010000000,
					DBL_E0[1] = 0b0001000000010,
					DBL_E1[0] = 0b0010000100000,
					DBL_E1[1] = 0b1000010000000,
					DBL_E1[2] = 0b1000001000000,
					DBL_E2[0] = 0b1000000001000,
					DBL_E2[1] = 0b1000000000010,
					DBL_E2[2] = 0b1000000010000,
					DBL_S0[0] = 0b0001000000100,
					DBL_S0[2] = 0b1000000000100,
					DBL_S1[0] = 0b0100000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b0001001000000,
					DBL_S2[0] = 0b0010000000010,
					DBL_S2[1] = 0b0010000010000,
					DBL_S2[2] = 0b0010000000100,
					DBL_N0[1] = 0b0010000001000,
					DBL_N1[0] = 0b0010100000000,
					DBL_N1[1] = 0b0001000100000,
					DBL_N2[0] = 0b0100010000000,
					DBL_N2[1] = 0b1000100000000,
					IMUX_CLB_BY[0] = 0b0100001000000,
					IMUX_CLB_BY[1] = 0b0100100000000,
					OUT_FAN[3] = 0b1000000000001,
					OUT_FAN[4] = 0b0100000000001,
				}
				mux IMUX_CLB_G2[0] @[MAIN[9][28], MAIN[9][30], MAIN[8][30], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28], MAIN[3][28]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0001000000010,
					OMUX_E7 = 0b0100000000100,
					OMUX_N12 = 0b0100000000010,
					OMUX_NE12 = 0b0100000001000,
					OMUX_WN14 = 0b0100000010000,
					DBL_W0[2] = 0b1000000010000,
					DBL_W0[4] = 0b0001000001000,
					DBL_W1[2] = 0b0001000100000,
					DBL_W1[3] = 0b1000001000000,
					DBL_W1[4] = 0b1000010000000,
					DBL_W2[2] = 0b0010000010000,
					DBL_W2[3] = 0b1000000001000,
					DBL_W2[4] = 0b0001010000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010001000000,
					DBL_E1[4] = 0b0100010000000,
					DBL_E2[3] = 0b1000000000100,
					DBL_E2[4] = 0b1000000000010,
					DBL_S0[4] = 0b0001000000100,
					DBL_S1[3] = 0b0100001000000,
					DBL_S1[4] = 0b0010000100000,
					DBL_S2[3] = 0b0010000001000,
					DBL_S2[4] = 0b0010000000100,
					DBL_N0[3] = 0b0010000000010,
					DBL_N1[2] = 0b1000000100000,
					DBL_N1[3] = 0b0010100000000,
					DBL_N1[4] = 0b0001001000000,
					DBL_N2[2] = 0b0010010000000,
					DBL_N2[3] = 0b1000100000000,
					DBL_N2[4] = 0b0001100000000,
					IMUX_CLB_BX[2] = 0b0100100000000,
					IMUX_CLB_BX[3] = 0b0100000100000,
					OUT_FAN[2] = 0b1000000000001,
					OUT_FAN[5] = 0b0100000000001,
				}
				mux IMUX_CLB_G2[1] @[MAIN[8][55], MAIN[9][53], MAIN[8][53], MAIN[9][55], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55], MAIN[3][55]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0001000000010,
					OMUX_S3 = 0b0010000000100,
					OMUX_SE3 = 0b0001000001000,
					OMUX_E8 = 0b0001000000100,
					OMUX_W9 = 0b0001000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0010000001000,
					DBL_W1[5] = 0b0100000100000,
					DBL_W1[6] = 0b1000001000000,
					DBL_W2[5] = 0b1000010000000,
					DBL_W2[6] = 0b0010010000000,
					DBL_E0[5] = 0b0010000000010,
					DBL_E0[7] = 0b0100000010000,
					DBL_E1[5] = 0b1000000100000,
					DBL_E1[6] = 0b0100010000000,
					DBL_E1[7] = 0b0100001000000,
					DBL_E2[5] = 0b0100000000100,
					DBL_E2[6] = 0b0100000000010,
					DBL_E2[7] = 0b0100000001000,
					DBL_S0[6] = 0b0010000010000,
					DBL_S1[5] = 0b0001000100000,
					DBL_S1[6] = 0b0010100000000,
					DBL_S1[7] = 0b0010001000000,
					DBL_S2[5] = 0b1000000000010,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b1000000010000,
					DBL_N0[5] = 0b1000000000100,
					DBL_N1[5] = 0b1000100000000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0001010000000,
					DBL_N2[6] = 0b0100100000000,
					IMUX_CLB_BX[0] = 0b0001100000000,
					IMUX_CLB_BX[1] = 0b0001001000000,
					OUT_FAN[1] = 0b0010000000001,
					OUT_FAN[6] = 0b1000000000001,
				}
				mux IMUX_CLB_G2[2] @[MAIN[8][24], MAIN[8][26], MAIN[9][26], MAIN[9][24], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26], MAIN[3][24]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0100000000010,
					OMUX_E7 = 0b0001000000100,
					OMUX_N12 = 0b0001000000010,
					OMUX_NE12 = 0b0001000001000,
					OMUX_WN14 = 0b0001000010000,
					DBL_W0[2] = 0b0010000010000,
					DBL_W0[4] = 0b0100000001000,
					DBL_W1[2] = 0b0100000100000,
					DBL_W1[3] = 0b0010001000000,
					DBL_W1[4] = 0b0010010000000,
					DBL_W2[2] = 0b1000000010000,
					DBL_W2[3] = 0b0010000001000,
					DBL_W2[4] = 0b0100010000000,
					DBL_E0[3] = 0b0100000010000,
					DBL_E1[3] = 0b1000001000000,
					DBL_E1[4] = 0b0001010000000,
					DBL_E2[3] = 0b0010000000100,
					DBL_E2[4] = 0b0010000000010,
					DBL_S0[4] = 0b0100000000100,
					DBL_S1[3] = 0b0001001000000,
					DBL_S1[4] = 0b1000000100000,
					DBL_S2[3] = 0b1000000001000,
					DBL_S2[4] = 0b1000000000100,
					DBL_N0[3] = 0b1000000000010,
					DBL_N1[2] = 0b0010000100000,
					DBL_N1[3] = 0b1000100000000,
					DBL_N1[4] = 0b0100001000000,
					DBL_N2[2] = 0b1000010000000,
					DBL_N2[3] = 0b0010100000000,
					DBL_N2[4] = 0b0100100000000,
					IMUX_CLB_BX[2] = 0b0001100000000,
					IMUX_CLB_BX[3] = 0b0001000100000,
					OUT_FAN[2] = 0b0100000000001,
					OUT_FAN[5] = 0b1000000000001,
				}
				mux IMUX_CLB_G2[3] @[MAIN[9][51], MAIN[8][49], MAIN[9][49], MAIN[8][51], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49], MAIN[3][51]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0001000000100,
					OMUX_SE3 = 0b0010000001000,
					OMUX_E8 = 0b0010000000100,
					OMUX_W9 = 0b0010000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0001000001000,
					DBL_W1[5] = 0b1000000100000,
					DBL_W1[6] = 0b0100001000000,
					DBL_W2[5] = 0b0100010000000,
					DBL_W2[6] = 0b0001010000000,
					DBL_E0[5] = 0b0001000000010,
					DBL_E0[7] = 0b1000000010000,
					DBL_E1[5] = 0b0100000100000,
					DBL_E1[6] = 0b1000010000000,
					DBL_E1[7] = 0b1000001000000,
					DBL_E2[5] = 0b1000000000100,
					DBL_E2[6] = 0b1000000000010,
					DBL_E2[7] = 0b1000000001000,
					DBL_S0[6] = 0b0001000010000,
					DBL_S1[5] = 0b0010000100000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0001001000000,
					DBL_S2[5] = 0b0100000000010,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0100000010000,
					DBL_N0[5] = 0b0100000000100,
					DBL_N1[5] = 0b0100100000000,
					DBL_N1[6] = 0b0001000100000,
					DBL_N2[5] = 0b0010010000000,
					DBL_N2[6] = 0b1000100000000,
					IMUX_CLB_BX[0] = 0b0010100000000,
					IMUX_CLB_BX[1] = 0b0010001000000,
					OUT_FAN[1] = 0b1000000000001,
					OUT_FAN[6] = 0b0010000000001,
				}
				mux IMUX_CLB_G3[0] @[MAIN[8][47], MAIN[9][45], MAIN[8][45], MAIN[9][47], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47], MAIN[3][47]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0001000000010,
					OMUX_S3 = 0b0010000000100,
					OMUX_SE3 = 0b0001000001000,
					OMUX_E8 = 0b0001000000100,
					OMUX_W9 = 0b0001000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0010000001000,
					DBL_W1[5] = 0b0100000100000,
					DBL_W1[6] = 0b1000001000000,
					DBL_W2[5] = 0b1000010000000,
					DBL_W2[6] = 0b0010010000000,
					DBL_E0[5] = 0b0010000000010,
					DBL_E0[7] = 0b0100000010000,
					DBL_E1[5] = 0b1000000100000,
					DBL_E1[6] = 0b0100010000000,
					DBL_E1[7] = 0b0100001000000,
					DBL_E2[5] = 0b0100000000100,
					DBL_E2[6] = 0b0100000000010,
					DBL_E2[7] = 0b0100000001000,
					DBL_S0[6] = 0b0010000010000,
					DBL_S1[5] = 0b0001000100000,
					DBL_S1[6] = 0b0010100000000,
					DBL_S1[7] = 0b0010001000000,
					DBL_S2[5] = 0b1000000000010,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b1000000010000,
					DBL_N0[5] = 0b1000000000100,
					DBL_N1[5] = 0b1000100000000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0001010000000,
					DBL_N2[6] = 0b0100100000000,
					IMUX_CLB_BX[0] = 0b0001100000000,
					IMUX_CLB_BX[1] = 0b0001001000000,
					OUT_FAN[1] = 0b0010000000001,
					OUT_FAN[6] = 0b1000000000001,
				}
				mux IMUX_CLB_G3[1] @[MAIN[9][36], MAIN[9][38], MAIN[8][38], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36], MAIN[3][36]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0001000000010,
					OMUX_E7 = 0b0100000000100,
					OMUX_N12 = 0b0100000000010,
					OMUX_NE12 = 0b0100000001000,
					OMUX_WN14 = 0b0100000010000,
					DBL_W0[2] = 0b1000000010000,
					DBL_W0[4] = 0b0001000001000,
					DBL_W1[2] = 0b0001000100000,
					DBL_W1[3] = 0b1000001000000,
					DBL_W1[4] = 0b1000010000000,
					DBL_W2[2] = 0b0010000010000,
					DBL_W2[3] = 0b1000000001000,
					DBL_W2[4] = 0b0001010000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010001000000,
					DBL_E1[4] = 0b0100010000000,
					DBL_E2[3] = 0b1000000000100,
					DBL_E2[4] = 0b1000000000010,
					DBL_S0[4] = 0b0001000000100,
					DBL_S1[3] = 0b0100001000000,
					DBL_S1[4] = 0b0010000100000,
					DBL_S2[3] = 0b0010000001000,
					DBL_S2[4] = 0b0010000000100,
					DBL_N0[3] = 0b0010000000010,
					DBL_N1[2] = 0b1000000100000,
					DBL_N1[3] = 0b0010100000000,
					DBL_N1[4] = 0b0001001000000,
					DBL_N2[2] = 0b0010010000000,
					DBL_N2[3] = 0b1000100000000,
					DBL_N2[4] = 0b0001100000000,
					IMUX_CLB_BX[2] = 0b0100100000000,
					IMUX_CLB_BX[3] = 0b0100000100000,
					OUT_FAN[2] = 0b1000000000001,
					OUT_FAN[5] = 0b0100000000001,
				}
				mux IMUX_CLB_G3[2] @[MAIN[9][43], MAIN[8][41], MAIN[9][41], MAIN[8][43], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41], MAIN[3][43]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0001000000100,
					OMUX_SE3 = 0b0010000001000,
					OMUX_E8 = 0b0010000000100,
					OMUX_W9 = 0b0010000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0001000001000,
					DBL_W1[5] = 0b1000000100000,
					DBL_W1[6] = 0b0100001000000,
					DBL_W2[5] = 0b0100010000000,
					DBL_W2[6] = 0b0001010000000,
					DBL_E0[5] = 0b0001000000010,
					DBL_E0[7] = 0b1000000010000,
					DBL_E1[5] = 0b0100000100000,
					DBL_E1[6] = 0b1000010000000,
					DBL_E1[7] = 0b1000001000000,
					DBL_E2[5] = 0b1000000000100,
					DBL_E2[6] = 0b1000000000010,
					DBL_E2[7] = 0b1000000001000,
					DBL_S0[6] = 0b0001000010000,
					DBL_S1[5] = 0b0010000100000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0001001000000,
					DBL_S2[5] = 0b0100000000010,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0100000010000,
					DBL_N0[5] = 0b0100000000100,
					DBL_N1[5] = 0b0100100000000,
					DBL_N1[6] = 0b0001000100000,
					DBL_N2[5] = 0b0010010000000,
					DBL_N2[6] = 0b1000100000000,
					IMUX_CLB_BX[0] = 0b0010100000000,
					IMUX_CLB_BX[1] = 0b0010001000000,
					OUT_FAN[1] = 0b1000000000001,
					OUT_FAN[6] = 0b0010000000001,
				}
				mux IMUX_CLB_G3[3] @[MAIN[8][32], MAIN[8][34], MAIN[9][34], MAIN[9][32], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34], MAIN[3][32]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0100000000010,
					OMUX_E7 = 0b0001000000100,
					OMUX_N12 = 0b0001000000010,
					OMUX_NE12 = 0b0001000001000,
					OMUX_WN14 = 0b0001000010000,
					DBL_W0[2] = 0b0010000010000,
					DBL_W0[4] = 0b0100000001000,
					DBL_W1[2] = 0b0100000100000,
					DBL_W1[3] = 0b0010001000000,
					DBL_W1[4] = 0b0010010000000,
					DBL_W2[2] = 0b1000000010000,
					DBL_W2[3] = 0b0010000001000,
					DBL_W2[4] = 0b0100010000000,
					DBL_E0[3] = 0b0100000010000,
					DBL_E1[3] = 0b1000001000000,
					DBL_E1[4] = 0b0001010000000,
					DBL_E2[3] = 0b0010000000100,
					DBL_E2[4] = 0b0010000000010,
					DBL_S0[4] = 0b0100000000100,
					DBL_S1[3] = 0b0001001000000,
					DBL_S1[4] = 0b1000000100000,
					DBL_S2[3] = 0b1000000001000,
					DBL_S2[4] = 0b1000000000100,
					DBL_N0[3] = 0b1000000000010,
					DBL_N1[2] = 0b0010000100000,
					DBL_N1[3] = 0b1000100000000,
					DBL_N1[4] = 0b0100001000000,
					DBL_N2[2] = 0b1000010000000,
					DBL_N2[3] = 0b0010100000000,
					DBL_N2[4] = 0b0100100000000,
					IMUX_CLB_BX[2] = 0b0001100000000,
					IMUX_CLB_BX[3] = 0b0001000100000,
					OUT_FAN[2] = 0b0100000000001,
					OUT_FAN[5] = 0b1000000000001,
				}
				mux IMUX_CLB_G4[0] @[MAIN[8][7], MAIN[8][5], MAIN[9][5], MAIN[9][7], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7], MAIN[3][7]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0001000000010,
					OMUX_E2 = 0b0001000000100,
					OMUX_EN8 = 0b0100000001000,
					OMUX_N10 = 0b0001000010000,
					OMUX_NW10 = 0b0001000001000,
					DBL_W0[0] = 0b0100000010000,
					DBL_W1[0] = 0b0010000100000,
					DBL_W1[1] = 0b1000001000000,
					DBL_W2[0] = 0b1000010000000,
					DBL_W2[1] = 0b0100010000000,
					DBL_E0[1] = 0b0100000000010,
					DBL_E1[0] = 0b1000000100000,
					DBL_E1[1] = 0b0010010000000,
					DBL_E1[2] = 0b0010001000000,
					DBL_E2[0] = 0b0010000001000,
					DBL_E2[1] = 0b0010000000010,
					DBL_E2[2] = 0b0010000010000,
					DBL_S0[0] = 0b0100000000100,
					DBL_S0[2] = 0b0010000000100,
					DBL_S1[0] = 0b0001000100000,
					DBL_S1[1] = 0b0100100000000,
					DBL_S1[2] = 0b0100001000000,
					DBL_S2[0] = 0b1000000000010,
					DBL_S2[1] = 0b1000000010000,
					DBL_S2[2] = 0b1000000000100,
					DBL_N0[1] = 0b1000000001000,
					DBL_N1[0] = 0b1000100000000,
					DBL_N1[1] = 0b0100000100000,
					DBL_N2[0] = 0b0001010000000,
					DBL_N2[1] = 0b0010100000000,
					IMUX_CLB_BY[0] = 0b0001001000000,
					IMUX_CLB_BY[1] = 0b0001100000000,
					OUT_FAN[3] = 0b0100000000001,
					OUT_FAN[4] = 0b1000000000001,
				}
				mux IMUX_CLB_G4[1] @[MAIN[9][76], MAIN[8][78], MAIN[9][78], MAIN[8][76], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76], MAIN[3][76]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000100,
					OMUX_ES7 = 0b0010000001000,
					OMUX_E13 = 0b0010000010000,
					OMUX_W14 = 0b0010000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0001000000010,
					DBL_W1[7] = 0b0001000100000,
					DBL_W1[8] = 0b1000001000000,
					DBL_W1[9] = 0b1000010000000,
					DBL_W2[7] = 0b0100000000010,
					DBL_W2[8] = 0b1000000010000,
					DBL_W2[9] = 0b0001010000000,
					DBL_E0[9] = 0b0001000010000,
					DBL_E1[8] = 0b0100001000000,
					DBL_E1[9] = 0b0010010000000,
					DBL_E2[8] = 0b1000000001000,
					DBL_E2[9] = 0b1000000000100,
					DBL_S0[8] = 0b0001000001000,
					DBL_S1[8] = 0b0010001000000,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b1000000000010,
					DBL_N0[9] = 0b0100000000100,
					DBL_N1[7] = 0b1000000100000,
					DBL_N1[8] = 0b0100100000000,
					DBL_N1[9] = 0b0001001000000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b1000100000000,
					DBL_N2[9] = 0b0001100000000,
					IMUX_CLB_BY[2] = 0b0010000100000,
					IMUX_CLB_BY[3] = 0b0010100000000,
					OUT_FAN[0] = 0b1000000000001,
					OUT_FAN[7] = 0b0010000000001,
				}
				mux IMUX_CLB_G4[2] @[MAIN[9][3], MAIN[9][1], MAIN[8][1], MAIN[8][3], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1], MAIN[3][3]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0100000000010,
					OMUX_E2 = 0b0100000000100,
					OMUX_EN8 = 0b0001000001000,
					OMUX_N10 = 0b0100000010000,
					OMUX_NW10 = 0b0100000001000,
					DBL_W0[0] = 0b0001000010000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b0010001000000,
					DBL_W2[0] = 0b0010010000000,
					DBL_W2[1] = 0b0001010000000,
					DBL_E0[1] = 0b0001000000010,
					DBL_E1[0] = 0b0010000100000,
					DBL_E1[1] = 0b1000010000000,
					DBL_E1[2] = 0b1000001000000,
					DBL_E2[0] = 0b1000000001000,
					DBL_E2[1] = 0b1000000000010,
					DBL_E2[2] = 0b1000000010000,
					DBL_S0[0] = 0b0001000000100,
					DBL_S0[2] = 0b1000000000100,
					DBL_S1[0] = 0b0100000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b0001001000000,
					DBL_S2[0] = 0b0010000000010,
					DBL_S2[1] = 0b0010000010000,
					DBL_S2[2] = 0b0010000000100,
					DBL_N0[1] = 0b0010000001000,
					DBL_N1[0] = 0b0010100000000,
					DBL_N1[1] = 0b0001000100000,
					DBL_N2[0] = 0b0100010000000,
					DBL_N2[1] = 0b1000100000000,
					IMUX_CLB_BY[0] = 0b0100001000000,
					IMUX_CLB_BY[1] = 0b0100100000000,
					OUT_FAN[3] = 0b1000000000001,
					OUT_FAN[4] = 0b0100000000001,
				}
				mux IMUX_CLB_G4[3] @[MAIN[8][72], MAIN[9][74], MAIN[8][74], MAIN[9][72], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74], MAIN[3][72]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0001000000010,
					OMUX_SW5 = 0b0010000000100,
					OMUX_ES7 = 0b0001000001000,
					OMUX_E13 = 0b0001000010000,
					OMUX_W14 = 0b0001000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0010000000010,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0100010000000,
					DBL_W2[7] = 0b1000000000010,
					DBL_W2[8] = 0b0100000010000,
					DBL_W2[9] = 0b0010010000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b1000001000000,
					DBL_E1[9] = 0b0001010000000,
					DBL_E2[8] = 0b0100000001000,
					DBL_E2[9] = 0b0100000000100,
					DBL_S0[8] = 0b0010000001000,
					DBL_S1[8] = 0b0001001000000,
					DBL_S1[9] = 0b1000000100000,
					DBL_S2[8] = 0b1000000010000,
					DBL_S2[9] = 0b1000000001000,
					DBL_N0[7] = 0b0100000000010,
					DBL_N0[9] = 0b1000000000100,
					DBL_N1[7] = 0b0100000100000,
					DBL_N1[8] = 0b1000100000000,
					DBL_N1[9] = 0b0010001000000,
					DBL_N2[7] = 0b1000010000000,
					DBL_N2[8] = 0b0100100000000,
					DBL_N2[9] = 0b0010100000000,
					IMUX_CLB_BY[2] = 0b0001000100000,
					IMUX_CLB_BY[3] = 0b0001100000000,
					OUT_FAN[0] = 0b0010000000001,
					OUT_FAN[7] = 0b1000000000001,
				}
				mux IMUX_CLB_BX[0] @[MAIN[9][16], MAIN[9][19], MAIN[3][19], MAIN[3][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_CLB_BY[0] = 0b000100100000,
					IMUX_CLB_BY[1] = 0b000110000000,
				}
				mux IMUX_CLB_BX[1] @[MAIN[9][63], MAIN[9][60], MAIN[3][60], MAIN[3][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_CLB_BY[2] = 0b000100010000,
					IMUX_CLB_BY[3] = 0b000110000000,
				}
				mux IMUX_CLB_BX[2] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_CLB_BY[0] = 0b000100100000,
					IMUX_CLB_BY[1] = 0b000110000000,
				}
				mux IMUX_CLB_BX[3] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_CLB_BY[2] = 0b000100010000,
					IMUX_CLB_BY[3] = 0b000110000000,
				}
				mux IMUX_CLB_BY[0] @[MAIN[9][23], MAIN[9][20], MAIN[3][23], MAIN[3][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_CLB_BX[2] = 0b001010000000,
					IMUX_CLB_BX[3] = 0b001000010000,
				}
				mux IMUX_CLB_BY[1] @[MAIN[9][56], MAIN[9][59], MAIN[3][59], MAIN[3][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_CLB_BX[0] = 0b000110000000,
					IMUX_CLB_BX[1] = 0b000100100000,
				}
				mux IMUX_CLB_BY[2] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_CLB_BX[2] = 0b001010000000,
					IMUX_CLB_BX[3] = 0b001000010000,
				}
				mux IMUX_CLB_BY[3] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_CLB_BX[0] = 0b000110000000,
					IMUX_CLB_BX[1] = 0b000100100000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
				proginv IMUX_TS_OPTINV[0] = IMUX_TS[0] @MAIN[4][38];
				proginv IMUX_TS_OPTINV[1] = IMUX_TS[1] @MAIN[4][30];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[8];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0
			// wire HEX_W0[8]                      RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_IOI {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[6][0], MAIN[6][3], MAIN[7][5], MAIN[7][4], MAIN[6][6], MAIN[6][9]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[6][2], MAIN[7][3], MAIN[6][5], MAIN[6][4], MAIN[7][6], MAIN[6][7]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[6][10], MAIN[6][13], MAIN[7][15], MAIN[7][14], MAIN[6][16], MAIN[6][19]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[6][12], MAIN[7][13], MAIN[6][15], MAIN[6][14], MAIN[7][16], MAIN[6][17]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[6][20], MAIN[6][23], MAIN[7][25], MAIN[7][24], MAIN[6][26], MAIN[6][29]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[6][22], MAIN[7][23], MAIN[6][25], MAIN[6][24], MAIN[7][26], MAIN[6][27]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[6][30], MAIN[6][33], MAIN[7][35], MAIN[7][34], MAIN[6][36], MAIN[6][39]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[6][32], MAIN[7][33], MAIN[6][35], MAIN[6][34], MAIN[7][36], MAIN[6][37]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[6][40], MAIN[6][43], MAIN[7][45], MAIN[7][44], MAIN[6][46], MAIN[6][49]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[6][42], MAIN[7][43], MAIN[6][45], MAIN[6][44], MAIN[7][46], MAIN[6][47]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[6][50], MAIN[6][53], MAIN[7][55], MAIN[7][54], MAIN[6][56], MAIN[6][59]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[6][52], MAIN[7][53], MAIN[6][55], MAIN[6][54], MAIN[7][56], MAIN[6][57]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[6][60], MAIN[6][63], MAIN[7][65], MAIN[7][64], MAIN[6][66], MAIN[6][69]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[6][62], MAIN[7][63], MAIN[6][65], MAIN[6][64], MAIN[7][66], MAIN[6][67]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[6][70], MAIN[6][73], MAIN[7][75], MAIN[7][74], MAIN[6][76], MAIN[6][79]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[6][72], MAIN[7][73], MAIN[6][75], MAIN[6][74], MAIN[7][76], MAIN[6][77]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_ICLK[0] @[MAIN[5][19], MAIN[5][20], MAIN[5][18], MAIN[4][20], MAIN[5][27], MAIN[4][25], MAIN[4][21], MAIN[5][23], MAIN[4][23], MAIN[5][21]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[3] = 0b1000000100,
					DBL_W2[3] = 0b1000001000,
					DBL_E0[3] = 0b1000010000,
					DBL_E1[3] = 0b1000000010,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b0100000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[1] @[MAIN[5][25], MAIN[5][26], MAIN[5][28], MAIN[4][26], MAIN[4][28], MAIN[4][24], MAIN[4][22], MAIN[5][24], MAIN[5][22], MAIN[4][18]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[3] = 0b1000000100,
					DBL_W2[3] = 0b1000001000,
					DBL_E0[3] = 0b1000010000,
					DBL_E1[3] = 0b1000000010,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b0100000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[2] @[MAIN[5][32], MAIN[5][31], MAIN[5][29], MAIN[4][31], MAIN[4][29], MAIN[4][33], MAIN[4][35], MAIN[5][33], MAIN[5][35], MAIN[4][39]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[4] = 0b1000001000,
					DBL_W2[4] = 0b0100000010,
					DBL_E0[4] = 0b1000000100,
					DBL_E1[4] = 0b1000010000,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b1000000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[3] @[MAIN[5][38], MAIN[5][37], MAIN[5][39], MAIN[4][37], MAIN[5][30], MAIN[4][32], MAIN[4][36], MAIN[5][34], MAIN[4][34], MAIN[5][36]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[4] = 0b1000001000,
					DBL_W2[4] = 0b0100000010,
					DBL_E0[4] = 0b1000000100,
					DBL_E1[4] = 0b1000010000,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b1000000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_TS1[0] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[13][5], MAIN[12][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[1] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[13][4], MAIN[12][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[2] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[13][2], MAIN[12][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[3] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[13][3], MAIN[12][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS2[0] @[MAIN[9][33], MAIN[9][34], MAIN[8][34], MAIN[8][33], MAIN[10][32], MAIN[12][32], MAIN[13][34], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[1] @[MAIN[9][32], MAIN[9][35], MAIN[8][35], MAIN[8][32], MAIN[10][33], MAIN[12][33], MAIN[13][35], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[2] @[MAIN[9][38], MAIN[9][37], MAIN[8][37], MAIN[8][38], MAIN[10][39], MAIN[12][39], MAIN[13][37], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[3] @[MAIN[9][39], MAIN[9][36], MAIN[8][36], MAIN[8][39], MAIN[10][38], MAIN[12][38], MAIN[13][36], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_ICE[0] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[13][45], MAIN[12][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][47], MAIN[12][45]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[1] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[13][44], MAIN[12][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][46], MAIN[12][44]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[2] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[13][42], MAIN[12][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][40], MAIN[12][42]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[3] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[13][43], MAIN[12][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][41], MAIN[12][43]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_TCE[0] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[12][72], MAIN[13][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][74], MAIN[12][74]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[1] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[12][73], MAIN[13][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][75], MAIN[12][75]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[2] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[12][79], MAIN[13][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][77], MAIN[12][77]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[3] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[12][78], MAIN[13][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][76], MAIN[12][76]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[8];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0
			// wire HEX_W0[8]                      RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_IOI_CLK_S {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][5], MAIN[6][0], MAIN[7][4], MAIN[6][6], MAIN[6][9]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[6][5], MAIN[6][2], MAIN[6][4], MAIN[7][6], MAIN[6][7]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][15], MAIN[6][10], MAIN[7][14], MAIN[6][16], MAIN[6][19]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[6][15], MAIN[6][12], MAIN[6][14], MAIN[7][16], MAIN[6][17]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][25], MAIN[6][20], MAIN[7][24], MAIN[6][26], MAIN[6][29]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[6][25], MAIN[6][22], MAIN[6][24], MAIN[7][26], MAIN[6][27]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][35], MAIN[6][30], MAIN[7][34], MAIN[6][36], MAIN[6][39]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[6][35], MAIN[6][32], MAIN[6][34], MAIN[7][36], MAIN[6][37]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][45], MAIN[6][40], MAIN[7][44], MAIN[6][46], MAIN[6][49]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[6][45], MAIN[6][42], MAIN[6][44], MAIN[7][46], MAIN[6][47]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][55], MAIN[6][50], MAIN[7][54], MAIN[6][56], MAIN[6][59]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[6][55], MAIN[6][52], MAIN[6][54], MAIN[7][56], MAIN[6][57]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][65], MAIN[6][60], MAIN[7][64], MAIN[6][66], MAIN[6][69]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[6][65], MAIN[6][62], MAIN[6][64], MAIN[7][66], MAIN[6][67]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][75], MAIN[6][70], MAIN[7][74], MAIN[6][76], MAIN[6][79]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[6][75], MAIN[6][72], MAIN[6][74], MAIN[7][76], MAIN[6][77]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20], MAIN[20][22], MAIN[20][21], MAIN[20][20]] {
					OMUX[4] = 0b0001001,
					OMUX[6] = 0b0001010,
					OMUX_WN14 = 0b0010100,
					HEX_W6[0] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_S3[2] = 0b0010010,
					HEX_S6[4] = 0b0100001,
					HEX_N3[2] = 0b1000010,
					HEX_N6[1] = 0b1000001,
					LH[6] = 0b0100010,
					LH[18] = 0b0010001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_IOI_ICLK[0] @[MAIN[5][19], MAIN[5][20], MAIN[5][18], MAIN[4][20], MAIN[5][27], MAIN[4][25], MAIN[4][21], MAIN[5][23], MAIN[4][23], MAIN[5][21]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[3] = 0b1000000100,
					DBL_W2[3] = 0b1000001000,
					DBL_E0[3] = 0b1000010000,
					DBL_E1[3] = 0b1000000010,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b0100000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[1] @[MAIN[5][25], MAIN[5][26], MAIN[5][28], MAIN[4][26], MAIN[4][28], MAIN[4][24], MAIN[4][22], MAIN[5][24], MAIN[5][22], MAIN[4][18]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[3] = 0b1000000100,
					DBL_W2[3] = 0b1000001000,
					DBL_E0[3] = 0b1000010000,
					DBL_E1[3] = 0b1000000010,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b0100000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_TS1[0] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[13][5], MAIN[12][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[1] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[13][4], MAIN[12][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS2[0] @[MAIN[9][33], MAIN[9][34], MAIN[8][34], MAIN[8][33], MAIN[10][32], MAIN[12][32], MAIN[13][34], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[1] @[MAIN[9][32], MAIN[9][35], MAIN[8][35], MAIN[8][32], MAIN[10][33], MAIN[12][33], MAIN[13][35], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_ICE[0] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[13][45], MAIN[12][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][47], MAIN[12][45]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[1] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[13][44], MAIN[12][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][46], MAIN[12][44]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_TCE[0] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[12][72], MAIN[13][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][74], MAIN[12][74]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[1] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[12][73], MAIN[13][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][75], MAIN[12][75]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[8];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0
			// wire HEX_W0[8]                      RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_IOI_CLK_N {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[6][0], MAIN[6][6], MAIN[6][3], MAIN[7][5], MAIN[7][4], MAIN[6][9]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[6][2], MAIN[7][6], MAIN[7][3], MAIN[6][5], MAIN[6][4], MAIN[6][7]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[6][10], MAIN[6][16], MAIN[6][13], MAIN[7][15], MAIN[7][14], MAIN[6][19]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[6][12], MAIN[7][16], MAIN[7][13], MAIN[6][15], MAIN[6][14], MAIN[6][17]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[6][20], MAIN[6][26], MAIN[6][23], MAIN[7][25], MAIN[7][24], MAIN[6][29]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[6][22], MAIN[7][26], MAIN[7][23], MAIN[6][25], MAIN[6][24], MAIN[6][27]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[6][30], MAIN[6][36], MAIN[6][33], MAIN[7][35], MAIN[7][34], MAIN[6][39]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[6][32], MAIN[7][36], MAIN[7][33], MAIN[6][35], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[6][40], MAIN[6][46], MAIN[6][43], MAIN[7][45], MAIN[7][44], MAIN[6][49]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[6][42], MAIN[7][46], MAIN[7][43], MAIN[6][45], MAIN[6][44], MAIN[6][47]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[6][50], MAIN[6][56], MAIN[6][53], MAIN[7][55], MAIN[7][54], MAIN[6][59]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[6][52], MAIN[7][56], MAIN[7][53], MAIN[6][55], MAIN[6][54], MAIN[6][57]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[6][60], MAIN[6][66], MAIN[6][63], MAIN[7][65], MAIN[7][64], MAIN[6][69]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[6][62], MAIN[7][66], MAIN[7][63], MAIN[6][65], MAIN[6][64], MAIN[6][67]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[6][70], MAIN[6][76], MAIN[6][73], MAIN[7][75], MAIN[7][74], MAIN[6][79]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[6][72], MAIN[7][76], MAIN[7][73], MAIN[6][75], MAIN[6][74], MAIN[6][77]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_ICLK[2] @[MAIN[5][32], MAIN[5][31], MAIN[5][29], MAIN[4][31], MAIN[4][29], MAIN[4][33], MAIN[4][35], MAIN[5][33], MAIN[5][35], MAIN[4][39]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[4] = 0b1000001000,
					DBL_W2[4] = 0b0100000010,
					DBL_E0[4] = 0b1000000100,
					DBL_E1[4] = 0b1000010000,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b1000000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[3] @[MAIN[5][38], MAIN[5][37], MAIN[5][39], MAIN[4][37], MAIN[5][30], MAIN[4][32], MAIN[4][36], MAIN[5][34], MAIN[4][34], MAIN[5][36]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[4] = 0b1000001000,
					DBL_W2[4] = 0b0100000010,
					DBL_E0[4] = 0b1000000100,
					DBL_E1[4] = 0b1000010000,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b1000000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_TS1[2] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[13][2], MAIN[12][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[3] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[13][3], MAIN[12][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS2[2] @[MAIN[9][38], MAIN[9][37], MAIN[8][37], MAIN[8][38], MAIN[10][39], MAIN[12][39], MAIN[13][37], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[3] @[MAIN[9][39], MAIN[9][36], MAIN[8][36], MAIN[8][39], MAIN[10][38], MAIN[12][38], MAIN[13][36], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_ICE[2] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[13][42], MAIN[12][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][40], MAIN[12][42]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[3] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[13][43], MAIN[12][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][41], MAIN[12][43]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_TCE[2] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[12][79], MAIN[13][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][77], MAIN[12][77]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[3] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[12][78], MAIN[13][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][76], MAIN[12][76]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[8];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0
			// wire HEX_W0[8]                      RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_BRAM {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[6][3], MAIN[6][0], MAIN[6][6], MAIN[6][9], MAIN[7][5], MAIN[7][4]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][3], MAIN[6][2], MAIN[7][6], MAIN[6][7], MAIN[6][5], MAIN[6][4]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[6][13], MAIN[6][10], MAIN[6][16], MAIN[6][19], MAIN[7][15], MAIN[7][14]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][13], MAIN[6][12], MAIN[7][16], MAIN[6][17], MAIN[6][15], MAIN[6][14]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[6][23], MAIN[6][20], MAIN[6][26], MAIN[6][29], MAIN[7][25], MAIN[7][24]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][23], MAIN[6][22], MAIN[7][26], MAIN[6][27], MAIN[6][25], MAIN[6][24]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[6][33], MAIN[6][30], MAIN[6][36], MAIN[6][39], MAIN[7][35], MAIN[7][34]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][33], MAIN[6][32], MAIN[7][36], MAIN[6][37], MAIN[6][35], MAIN[6][34]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[6][43], MAIN[6][40], MAIN[6][46], MAIN[6][49], MAIN[7][45], MAIN[7][44]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][43], MAIN[6][42], MAIN[7][46], MAIN[6][47], MAIN[6][45], MAIN[6][44]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[6][53], MAIN[6][50], MAIN[6][56], MAIN[6][59], MAIN[7][55], MAIN[7][54]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][53], MAIN[6][52], MAIN[7][56], MAIN[6][57], MAIN[6][55], MAIN[6][54]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[6][63], MAIN[6][60], MAIN[6][66], MAIN[6][69], MAIN[7][65], MAIN[7][64]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][63], MAIN[6][62], MAIN[7][66], MAIN[6][67], MAIN[6][65], MAIN[6][64]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[6][73], MAIN[6][70], MAIN[6][76], MAIN[6][79], MAIN[7][75], MAIN[7][74]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][73], MAIN[6][72], MAIN[7][76], MAIN[6][77], MAIN[6][75], MAIN[6][74]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TS[0] @[MAIN[4][37], MAIN[5][39], MAIN[5][37], MAIN[5][38], MAIN[5][30], MAIN[4][32], MAIN[5][34], MAIN[4][34], MAIN[4][36]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_TS[1] @[MAIN[4][31], MAIN[5][29], MAIN[5][31], MAIN[5][32], MAIN[4][29], MAIN[4][33], MAIN[5][33], MAIN[5][35], MAIN[4][35]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_BRAM_ADDRA[0] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[12][2], MAIN[13][0], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_N10 = 0b000100000100,
					OMUX_NW10 = 0b000100001000,
					DBL_W0[0] = 0b001000000100,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000001000,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000000100,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000000100,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000001000,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					IMUX_BRAM_ADDRA_S4[0] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[0] = 0b010000100000,
					IMUX_BRAM_ADDRB_S4[0] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[0] = 0b001000001000,
				}
				mux IMUX_BRAM_ADDRA[1] @[MAIN[9][38], MAIN[8][37], MAIN[9][37], MAIN[8][38], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][37], MAIN[12][39]] {
					PULLUP = 0b000000000000,
					OMUX_E7 = 0b000100000001,
					OMUX_N12 = 0b000100000010,
					OMUX_NE12 = 0b000100000100,
					OMUX_WN14 = 0b000100001000,
					DBL_W0[2] = 0b001000001000,
					DBL_W0[4] = 0b010000000100,
					DBL_W1[2] = 0b010000010000,
					DBL_W1[3] = 0b001000100000,
					DBL_W1[4] = 0b001001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b001000000100,
					DBL_W2[4] = 0b010001000000,
					DBL_E0[3] = 0b010000001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b000101000000,
					DBL_E2[3] = 0b001000000001,
					DBL_E2[4] = 0b001000000010,
					DBL_S0[4] = 0b010000000001,
					DBL_S1[3] = 0b000100100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000001,
					DBL_N0[3] = 0b100000000010,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b010000100000,
					DBL_N2[4] = 0b010010000000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100010000,
					IMUX_BRAM_ADDRA_S4[1] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[1] = 0b001000010000,
					IMUX_BRAM_ADDRB_S4[1] = 0b001010000000,
					IMUX_BRAM_ADDRB_N4[1] = 0b010000000010,
				}
				mux IMUX_BRAM_ADDRA[2] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[12][42], MAIN[13][40], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_SE3 = 0b000100000010,
					OMUX_E8 = 0b000100000100,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000100,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000010,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000010,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000100,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					IMUX_BRAM_ADDRA_S4[2] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[2] = 0b010000100000,
					IMUX_BRAM_ADDRB_S4[2] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[2] = 0b001000000100,
				}
				mux IMUX_BRAM_ADDRA[3] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[12][77], MAIN[13][79], MAIN[12][79], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_ES7 = 0b000100000010,
					OMUX_E13 = 0b000100000100,
					OMUX_W14 = 0b000100001000,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000000100,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000000100,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000010,
					DBL_E2[9] = 0b010000001000,
					DBL_S0[8] = 0b001000000010,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000000100,
					DBL_S2[9] = 0b100000000010,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000001000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					IMUX_BRAM_ADDRA_S4[3] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[3] = 0b010000010000,
					IMUX_BRAM_ADDRB_S4[3] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[3] = 0b001000001000,
				}
				mux IMUX_BRAM_ADDRB[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[12][3], MAIN[13][1], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_N10 = 0b000100000100,
					OMUX_NW10 = 0b000100001000,
					DBL_W0[0] = 0b001000000100,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000001000,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000000100,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000000100,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000001000,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					IMUX_BRAM_ADDRA_S4[0] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[0] = 0b010000100000,
					IMUX_BRAM_ADDRB_S4[0] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[0] = 0b001000001000,
				}
				mux IMUX_BRAM_ADDRB[1] @[MAIN[9][39], MAIN[8][36], MAIN[9][36], MAIN[8][39], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][36], MAIN[12][38]] {
					PULLUP = 0b000000000000,
					OMUX_E7 = 0b000100000001,
					OMUX_N12 = 0b000100000010,
					OMUX_NE12 = 0b000100000100,
					OMUX_WN14 = 0b000100001000,
					DBL_W0[2] = 0b001000001000,
					DBL_W0[4] = 0b010000000100,
					DBL_W1[2] = 0b010000010000,
					DBL_W1[3] = 0b001000100000,
					DBL_W1[4] = 0b001001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b001000000100,
					DBL_W2[4] = 0b010001000000,
					DBL_E0[3] = 0b010000001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b000101000000,
					DBL_E2[3] = 0b001000000001,
					DBL_E2[4] = 0b001000000010,
					DBL_S0[4] = 0b010000000001,
					DBL_S1[3] = 0b000100100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000001,
					DBL_N0[3] = 0b100000000010,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b010000100000,
					DBL_N2[4] = 0b010010000000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100010000,
					IMUX_BRAM_ADDRA_S4[1] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[1] = 0b001000010000,
					IMUX_BRAM_ADDRB_S4[1] = 0b001010000000,
					IMUX_BRAM_ADDRB_N4[1] = 0b010000000010,
				}
				mux IMUX_BRAM_ADDRB[2] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[12][43], MAIN[13][41], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_SE3 = 0b000100000010,
					OMUX_E8 = 0b000100000100,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000100,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000010,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000010,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000100,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					IMUX_BRAM_ADDRA_S4[2] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[2] = 0b010000100000,
					IMUX_BRAM_ADDRB_S4[2] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[2] = 0b001000000100,
				}
				mux IMUX_BRAM_ADDRB[3] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[12][76], MAIN[13][78], MAIN[12][78], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_ES7 = 0b000100000010,
					OMUX_E13 = 0b000100000100,
					OMUX_W14 = 0b000100001000,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000000100,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000000100,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000010,
					DBL_E2[9] = 0b010000001000,
					DBL_S0[8] = 0b001000000010,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000000100,
					DBL_S2[9] = 0b100000000010,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000001000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					IMUX_BRAM_ADDRA_S4[3] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[3] = 0b010000010000,
					IMUX_BRAM_ADDRB_S4[3] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[3] = 0b001000001000,
				}
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TS_OPTINV[0] = IMUX_TS[0] @MAIN[4][38];
				proginv IMUX_TS_OPTINV[1] = IMUX_TS[1] @MAIN[4][30];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[8];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0
			// wire HEX_W0[8]                      RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_DCM_V2 {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][36], MAIN[6][39], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35]] {
					IMUX_G1_DATA[0] = 0b0001000001,
					IMUX_G1_DATA[1] = 0b0001000010,
					IMUX_G1_DATA[2] = 0b0001000100,
					IMUX_G1_DATA[3] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF0[14] = 0b1000001000,
					OUT_HALF0[15] = 0b1000000100,
					OUT_HALF0[16] = 0b1000000010,
					OUT_HALF0[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[7][36], MAIN[6][37], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35]] {
					IMUX_G1_DATA[0] = 0b0001000001,
					IMUX_G1_DATA[1] = 0b0001000010,
					IMUX_G1_DATA[2] = 0b0001000100,
					IMUX_G1_DATA[3] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF0[14] = 0b1000001000,
					OUT_HALF0[15] = 0b1000000100,
					OUT_HALF0[16] = 0b1000000010,
					OUT_HALF0[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][59], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55], MAIN[6][56]] {
					IMUX_DCM_CLK[2] = 0b0001000001,
					IMUX_G2_DATA[4] = 0b0001000010,
					IMUX_G2_DATA[5] = 0b0001000100,
					IMUX_G2_DATA[6] = 0b0001001000,
					IMUX_G2_DATA[7] = 0b0001010000,
					OUT_SEC[2] = 0b0010000010,
					OUT_SEC[3] = 0b0010000100,
					OUT_SEC[4] = 0b0010001000,
					OUT_SEC[5] = 0b0010010000,
					OUT_SEC[6] = 0b0100100000,
					OUT_SEC[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000010,
					OUT_SEC[9] = 0b0100000100,
					OUT_SEC[10] = 0b0100001000,
					OUT_SEC[11] = 0b0100010000,
					OUT_SEC[12] = 0b1000100000,
					OUT_SEC[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000010000,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000000100,
					OUT_HALF1[17] = 0b1000000010,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[6][57], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55], MAIN[7][56]] {
					IMUX_DCM_CLK[2] = 0b0001000001,
					IMUX_G2_DATA[4] = 0b0001000010,
					IMUX_G2_DATA[5] = 0b0001000100,
					IMUX_G2_DATA[6] = 0b0001001000,
					IMUX_G2_DATA[7] = 0b0001010000,
					OUT_SEC[2] = 0b0010000010,
					OUT_SEC[3] = 0b0010000100,
					OUT_SEC[4] = 0b0010001000,
					OUT_SEC[5] = 0b0010010000,
					OUT_SEC[6] = 0b0100100000,
					OUT_SEC[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000010,
					OUT_SEC[9] = 0b0100000100,
					OUT_SEC[10] = 0b0100001000,
					OUT_SEC[11] = 0b0100010000,
					OUT_SEC[12] = 0b1000100000,
					OUT_SEC[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000010000,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000000100,
					OUT_HALF1[17] = 0b1000000010,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][66], MAIN[6][69], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65]] {
					IMUX_G3_DATA[4] = 0b0001000001,
					IMUX_G3_DATA[5] = 0b0001000010,
					IMUX_G3_DATA[6] = 0b0001000100,
					IMUX_G3_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[7][66], MAIN[6][67], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65]] {
					IMUX_G3_DATA[4] = 0b0001000001,
					IMUX_G3_DATA[5] = 0b0001000010,
					IMUX_G3_DATA[6] = 0b0001000100,
					IMUX_G3_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20], MAIN[20][22], MAIN[20][21], MAIN[20][20]] {
					OMUX[4] = 0b0001001,
					OMUX[6] = 0b0001010,
					OMUX_WN14 = 0b0010100,
					HEX_W6[0] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_S3[2] = 0b0010010,
					HEX_S6[4] = 0b0100001,
					HEX_N3[2] = 0b1000010,
					HEX_N6[1] = 0b1000001,
					LH[6] = 0b0100010,
					LH[18] = 0b0010001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_DCM_CLK[0] @[MAIN[5][38], MAIN[5][39], MAIN[5][37], MAIN[4][39], MAIN[5][40], MAIN[5][42], MAIN[4][42], MAIN[4][40], MAIN[4][46], MAIN[5][48], MAIN[4][44], MAIN[5][44]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[1] @[MAIN[5][46], MAIN[5][47], MAIN[5][49], MAIN[4][47], MAIN[4][37], MAIN[4][41], MAIN[5][43], MAIN[5][41], MAIN[4][45], MAIN[4][49], MAIN[5][45], MAIN[4][43]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[2] @[MAIN[5][53], MAIN[5][52], MAIN[5][50], MAIN[4][52], MAIN[4][62], MAIN[4][58], MAIN[5][56], MAIN[5][58], MAIN[4][54], MAIN[4][50], MAIN[5][54], MAIN[4][56]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[6] = 0b100000010000,
					DBL_W2[6] = 0b100000100000,
					DBL_E0[6] = 0b100001000000,
					DBL_E1[6] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001001000000,
					HEX_S3[6] = 0b001000100000,
					HEX_S4[6] = 0b000110000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000100010000,
					HEX_N0[6] = 0b000101000000,
					HEX_N1[6] = 0b010010000000,
					HEX_N2[6] = 0b001010000000,
					HEX_N3[6] = 0b000100100000,
					HEX_N4[6] = 0b010001000000,
					HEX_N5[6] = 0b001000010000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_DCM_CLK_OPTINV[0] = IMUX_DCM_CLK[0] @MAIN[4][38];
				proginv IMUX_DCM_CLK_OPTINV[1] = IMUX_DCM_CLK[1] @MAIN[4][48];
				proginv IMUX_DCM_CLK_OPTINV[2] = IMUX_DCM_CLK[2] @MAIN[4][51];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[8];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0
			// wire HEX_W0[8]                      RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_DCM_V2P {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][36], MAIN[6][39], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35]] {
					IMUX_G1_DATA[0] = 0b0001000001,
					IMUX_G1_DATA[1] = 0b0001000010,
					IMUX_G1_DATA[2] = 0b0001000100,
					IMUX_G1_DATA[3] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF0[14] = 0b1000001000,
					OUT_HALF0[15] = 0b1000000100,
					OUT_HALF0[16] = 0b1000000010,
					OUT_HALF0[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[7][36], MAIN[6][37], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35]] {
					IMUX_G1_DATA[0] = 0b0001000001,
					IMUX_G1_DATA[1] = 0b0001000010,
					IMUX_G1_DATA[2] = 0b0001000100,
					IMUX_G1_DATA[3] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF0[14] = 0b1000001000,
					OUT_HALF0[15] = 0b1000000100,
					OUT_HALF0[16] = 0b1000000010,
					OUT_HALF0[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][56], MAIN[6][59], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55]] {
					IMUX_G2_DATA[4] = 0b0001000001,
					IMUX_G2_DATA[5] = 0b0001000010,
					IMUX_G2_DATA[6] = 0b0001000100,
					IMUX_G2_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[7][56], MAIN[6][57], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55]] {
					IMUX_G2_DATA[4] = 0b0001000001,
					IMUX_G2_DATA[5] = 0b0001000010,
					IMUX_G2_DATA[6] = 0b0001000100,
					IMUX_G2_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][66], MAIN[6][69], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65]] {
					IMUX_G3_DATA[4] = 0b0001000001,
					IMUX_G3_DATA[5] = 0b0001000010,
					IMUX_G3_DATA[6] = 0b0001000100,
					IMUX_G3_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[7][66], MAIN[6][67], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65]] {
					IMUX_G3_DATA[4] = 0b0001000001,
					IMUX_G3_DATA[5] = 0b0001000010,
					IMUX_G3_DATA[6] = 0b0001000100,
					IMUX_G3_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20], MAIN[20][22], MAIN[20][21], MAIN[20][20]] {
					OMUX[4] = 0b0001001,
					OMUX[6] = 0b0001010,
					OMUX_WN14 = 0b0010100,
					HEX_W6[0] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_S3[2] = 0b0010010,
					HEX_S6[4] = 0b0100001,
					HEX_N3[2] = 0b1000010,
					HEX_N6[1] = 0b1000001,
					LH[6] = 0b0100010,
					LH[18] = 0b0010001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_DCM_CLK[0] @[MAIN[5][38], MAIN[5][39], MAIN[5][37], MAIN[4][39], MAIN[5][40], MAIN[5][42], MAIN[4][42], MAIN[4][40], MAIN[4][46], MAIN[5][48], MAIN[4][44], MAIN[5][44]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[1] @[MAIN[5][46], MAIN[5][47], MAIN[5][49], MAIN[4][47], MAIN[4][37], MAIN[4][41], MAIN[5][43], MAIN[5][41], MAIN[4][45], MAIN[4][49], MAIN[5][45], MAIN[4][43]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[2] @[MAIN[5][53], MAIN[5][52], MAIN[5][50], MAIN[4][52], MAIN[4][62], MAIN[4][58], MAIN[5][56], MAIN[5][58], MAIN[4][54], MAIN[4][50], MAIN[5][54], MAIN[4][56]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[6] = 0b100000010000,
					DBL_W2[6] = 0b100000100000,
					DBL_E0[6] = 0b100001000000,
					DBL_E1[6] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001001000000,
					HEX_S3[6] = 0b001000100000,
					HEX_S4[6] = 0b000110000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000100010000,
					HEX_N0[6] = 0b000101000000,
					HEX_N1[6] = 0b010010000000,
					HEX_N2[6] = 0b001010000000,
					HEX_N3[6] = 0b000100100000,
					HEX_N4[6] = 0b010001000000,
					HEX_N5[6] = 0b001000010000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_DCM_CLK_OPTINV[0] = IMUX_DCM_CLK[0] @MAIN[4][38];
				proginv IMUX_DCM_CLK_OPTINV[1] = IMUX_DCM_CLK[1] @MAIN[4][48];
				proginv IMUX_DCM_CLK_OPTINV[2] = IMUX_DCM_CLK[2] @MAIN[4][51];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
			}

			bel RLL {
			}
		}

		tile_class INT_CNR {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35], MAIN[6][36], MAIN[6][39]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35], MAIN[7][36], MAIN[6][37]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_CLK[0] = 0b0001000001,
					IMUX_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000001,
					OUT_HALF1[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_CLK[0] = 0b0001000001,
					IMUX_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000001,
					OUT_HALF1[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55], MAIN[6][59], MAIN[6][56]] {
					IMUX_CLK[2] = 0b0001000001,
					IMUX_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000010,
					OUT_HALF1[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55], MAIN[6][57], MAIN[7][56]] {
					IMUX_CLK[2] = 0b0001000001,
					IMUX_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000010,
					OUT_HALF1[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65], MAIN[6][69], MAIN[6][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000010,
					OUT_HALF1[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65], MAIN[6][67], MAIN[7][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000010,
					OUT_HALF1[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000001,
					OUT_HALF1[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000001,
					OUT_HALF1[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TS[0] @[MAIN[4][37], MAIN[5][39], MAIN[5][37], MAIN[5][38], MAIN[5][30], MAIN[4][32], MAIN[5][34], MAIN[4][34], MAIN[4][36]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_TS[1] @[MAIN[4][31], MAIN[5][29], MAIN[5][31], MAIN[5][32], MAIN[4][29], MAIN[4][33], MAIN[5][33], MAIN[5][35], MAIN[4][35]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
				proginv IMUX_TS_OPTINV[0] = IMUX_TS[0] @MAIN[4][38];
				proginv IMUX_TS_OPTINV[1] = IMUX_TS[1] @MAIN[4][30];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[8];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0
			// wire HEX_W0[8]                      RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_PPC {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[0] = 0b1000100000,
					OUT_TEST[1] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[0] = 0b1000100000,
					OUT_TEST[1] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[2] = 0b1000100000,
					OUT_TEST[3] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[2] = 0b1000100000,
					OUT_TEST[3] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[4] = 0b1000100000,
					OUT_TEST[5] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[4] = 0b1000100000,
					OUT_TEST[5] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35], MAIN[6][36], MAIN[6][39]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[6] = 0b1000100000,
					OUT_TEST[7] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35], MAIN[7][36], MAIN[6][37]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[6] = 0b1000100000,
					OUT_TEST[7] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_CLK[0] = 0b0001000001,
					IMUX_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[8] = 0b1000100000,
					OUT_TEST[9] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_CLK[0] = 0b0001000001,
					IMUX_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[8] = 0b1000100000,
					OUT_TEST[9] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55], MAIN[6][59], MAIN[6][56]] {
					IMUX_CLK[2] = 0b0001000001,
					IMUX_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[10] = 0b1000100000,
					OUT_TEST[11] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55], MAIN[6][57], MAIN[7][56]] {
					IMUX_CLK[2] = 0b0001000001,
					IMUX_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[10] = 0b1000100000,
					OUT_TEST[11] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65], MAIN[6][69], MAIN[6][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[12] = 0b1000100000,
					OUT_TEST[13] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65], MAIN[6][67], MAIN[7][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[12] = 0b1000100000,
					OUT_TEST[13] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[14] = 0b1000100000,
					OUT_TEST[15] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[14] = 0b1000100000,
					OUT_TEST[15] = 0b1000010000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TS[0] @[MAIN[4][37], MAIN[5][39], MAIN[5][37], MAIN[5][38], MAIN[5][30], MAIN[4][32], MAIN[5][34], MAIN[4][34], MAIN[4][36]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_TS[1] @[MAIN[4][31], MAIN[5][29], MAIN[5][31], MAIN[5][32], MAIN[4][29], MAIN[4][33], MAIN[5][33], MAIN[5][35], MAIN[4][35]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
				proginv IMUX_TS_OPTINV[0] = IMUX_TS[0] @MAIN[4][38];
				proginv IMUX_TS_OPTINV[1] = IMUX_TS[1] @MAIN[4][30];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[8];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0
			// wire HEX_W0[8]                      RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}

		tile_class INT_GT_CLKPAD {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[0] = 0b1000100000,
					OUT_TEST[1] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[0] = 0b1000100000,
					OUT_TEST[1] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[2] = 0b1000100000,
					OUT_TEST[3] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[2] = 0b1000100000,
					OUT_TEST[3] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[4] = 0b1000100000,
					OUT_TEST[5] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[4] = 0b1000100000,
					OUT_TEST[5] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35], MAIN[6][36], MAIN[6][39]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[6] = 0b1000100000,
					OUT_TEST[7] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35], MAIN[7][36], MAIN[6][37]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[6] = 0b1000100000,
					OUT_TEST[7] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[8] = 0b1000100000,
					OUT_TEST[9] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[8] = 0b1000100000,
					OUT_TEST[9] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55], MAIN[6][59], MAIN[6][56]] {
					IMUX_DCM_CLK[2] = 0b0001000001,
					IMUX_DCM_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[10] = 0b1000100000,
					OUT_TEST[11] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55], MAIN[6][57], MAIN[7][56]] {
					IMUX_DCM_CLK[2] = 0b0001000001,
					IMUX_DCM_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[10] = 0b1000100000,
					OUT_TEST[11] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65], MAIN[6][69], MAIN[6][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[12] = 0b1000100000,
					OUT_TEST[13] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65], MAIN[6][67], MAIN[7][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[12] = 0b1000100000,
					OUT_TEST[13] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[14] = 0b1000100000,
					OUT_TEST[15] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[14] = 0b1000100000,
					OUT_TEST[15] = 0b1000010000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_DCM_CLK[0] @[MAIN[5][38], MAIN[5][39], MAIN[5][37], MAIN[4][39], MAIN[5][40], MAIN[5][42], MAIN[4][42], MAIN[4][40], MAIN[4][46], MAIN[5][48], MAIN[4][44], MAIN[5][44]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[1] @[MAIN[5][46], MAIN[5][47], MAIN[5][49], MAIN[4][47], MAIN[4][37], MAIN[4][41], MAIN[5][43], MAIN[5][41], MAIN[4][45], MAIN[4][49], MAIN[5][45], MAIN[4][43]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[2] @[MAIN[5][53], MAIN[5][52], MAIN[5][50], MAIN[4][52], MAIN[4][62], MAIN[4][58], MAIN[5][56], MAIN[5][58], MAIN[4][54], MAIN[4][50], MAIN[5][54], MAIN[4][56]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[6] = 0b100000010000,
					DBL_W2[6] = 0b100000100000,
					DBL_E0[6] = 0b100001000000,
					DBL_E1[6] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001001000000,
					HEX_S3[6] = 0b001000100000,
					HEX_S4[6] = 0b000110000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000100010000,
					HEX_N0[6] = 0b000101000000,
					HEX_N1[6] = 0b010010000000,
					HEX_N2[6] = 0b001010000000,
					HEX_N3[6] = 0b000100100000,
					HEX_N4[6] = 0b010001000000,
					HEX_N5[6] = 0b001000010000,
				}
				mux IMUX_DCM_CLK[3] @[MAIN[5][61], MAIN[5][60], MAIN[5][62], MAIN[4][60], MAIN[5][59], MAIN[5][57], MAIN[4][57], MAIN[4][59], MAIN[4][53], MAIN[5][51], MAIN[4][55], MAIN[5][55]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[6] = 0b100000010000,
					DBL_W2[6] = 0b100000100000,
					DBL_E0[6] = 0b100001000000,
					DBL_E1[6] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001001000000,
					HEX_S3[6] = 0b001000100000,
					HEX_S4[6] = 0b000110000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000100010000,
					HEX_N0[6] = 0b000101000000,
					HEX_N1[6] = 0b010010000000,
					HEX_N2[6] = 0b001010000000,
					HEX_N3[6] = 0b000100100000,
					HEX_N4[6] = 0b010001000000,
					HEX_N5[6] = 0b001000010000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_DCM_CLK_OPTINV[0] = IMUX_DCM_CLK[0] @MAIN[4][38];
				proginv IMUX_DCM_CLK_OPTINV[1] = IMUX_DCM_CLK[1] @MAIN[4][48];
				proginv IMUX_DCM_CLK_OPTINV[2] = IMUX_DCM_CLK[2] @MAIN[4][51];
				proginv IMUX_DCM_CLK_OPTINV[3] = IMUX_DCM_CLK[3] @MAIN[4][61];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
			}

			bel RLL {
				input LH0 = HEX_W0[6];
				input LH12 = HEX_W0[5];
				input LH18 = HEX_W0[4];
				input LH6 = HEX_W0[3];
				input LV0 = HEX_W0[2];
				input LV12 = HEX_W0[1];
				input LV18 = HEX_W0[8];
				input LV6 = HEX_E0[7];
			}

			// wire HEX_W0[1]                      RLL.LV12
			// wire HEX_W0[2]                      RLL.LV0
			// wire HEX_W0[3]                      RLL.LH6
			// wire HEX_W0[4]                      RLL.LH18
			// wire HEX_W0[5]                      RLL.LH12
			// wire HEX_W0[6]                      RLL.LH0
			// wire HEX_W0[8]                      RLL.LV18
			// wire HEX_E0[7]                      RLL.LV6
		}
	}

	tile_slot INTF {
		bel_slot INTF_TESTMUX: routing;

		tile_class INTF_GT_S0 {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[3][35]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_S123 {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[3][3]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_S_CLKPAD {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[3][34]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_N0 {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[0][35]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_N123 {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[0][3]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_N_CLKPAD {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[0][34]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_PPC {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[3][40]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}
	}

	tile_slot BEL {
		bel_slot SLICE[0]: legacy;
		bel_slot SLICE[1]: legacy;
		bel_slot SLICE[2]: legacy;
		bel_slot SLICE[3]: legacy;
		bel_slot TBUF[0]: legacy;
		bel_slot TBUF[1]: legacy;
		bel_slot TBUS: legacy;
		bel_slot IOI[0]: legacy;
		bel_slot IOI[1]: legacy;
		bel_slot IOI[2]: legacy;
		bel_slot IOI[3]: legacy;
		bel_slot IBUF[0]: legacy;
		bel_slot IBUF[1]: legacy;
		bel_slot IBUF[2]: legacy;
		bel_slot IBUF[3]: legacy;
		bel_slot OBUF[0]: legacy;
		bel_slot OBUF[1]: legacy;
		bel_slot OBUF[2]: legacy;
		bel_slot OBUF[3]: legacy;
		bel_slot BRAM: legacy;
		bel_slot MULT: legacy;
		bel_slot DSP: legacy;
		bel_slot DSP_TESTMUX: routing;
		bel_slot DCM: legacy;
		bel_slot GT: GT;
		bel_slot GT10: GT10;
		bel_slot PPC405: PPC405;
		bel_slot DCI[0]: legacy;
		bel_slot DCI[1]: legacy;
		bel_slot DCIRESET[0]: legacy;
		bel_slot DCIRESET[1]: legacy;
		bel_slot STARTUP: legacy;
		bel_slot CAPTURE: legacy;
		bel_slot ICAP: legacy;
		bel_slot SPI_ACCESS: legacy;
		bel_slot PMV: legacy;
		bel_slot DNA_PORT: legacy;
		bel_slot BSCAN: legacy;
		bel_slot JTAGPPC: legacy;
		bel_slot DCMCONN_S3E: legacy;
		bel_slot BREFCLK_INT: legacy;
		bel_slot RANDOR_OUT: legacy;
		bel_slot MISR: legacy;

		tile_class CLB {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			bel SLICE[0] {
				input BX = IMUX_CLB_BX[0];
				input BY = IMUX_CLB_BY[0];
				input CE = IMUX_CE_OPTINV[0];
				input CLK = IMUX_CLK_OPTINV[0];
				input F1 = IMUX_CLB_F1[0];
				input F2 = IMUX_CLB_F2[0];
				input F3 = IMUX_CLB_F3[0];
				input F4 = IMUX_CLB_F4[0];
				input G1 = IMUX_CLB_G1[0];
				input G2 = IMUX_CLB_G2[0];
				input G3 = IMUX_CLB_G3[0];
				input G4 = IMUX_CLB_G4[0];
				input SR = IMUX_SR_OPTINV[0];
				input WF1 = IMUX_CLB_F1[0];
				input WF2 = IMUX_CLB_F2[0];
				input WF3 = IMUX_CLB_F3[0];
				input WF4 = IMUX_CLB_F4[0];
				input WG1 = IMUX_CLB_G1[0];
				input WG2 = IMUX_CLB_G2[0];
				input WG3 = IMUX_CLB_G3[0];
				input WG4 = IMUX_CLB_G4[0];
				output X = OUT_FAN[0];
				output XB = OUT_SEC[17];
				output XQ = OUT_SEC[20];
				output Y = OUT_FAN[4];
				output YB = OUT_SEC[8];
				output YQ = OUT_SEC[15];
			}

			bel SLICE[1] {
				input BX = IMUX_CLB_BX[1];
				input BY = IMUX_CLB_BY[1];
				input CE = IMUX_CE_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[1];
				input F1 = IMUX_CLB_F1[1];
				input F2 = IMUX_CLB_F2[1];
				input F3 = IMUX_CLB_F3[1];
				input F4 = IMUX_CLB_F4[1];
				input G1 = IMUX_CLB_G1[1];
				input G2 = IMUX_CLB_G2[1];
				input G3 = IMUX_CLB_G3[1];
				input G4 = IMUX_CLB_G4[1];
				input SR = IMUX_SR_OPTINV[1];
				input WF1 = IMUX_CLB_F1[1];
				input WF2 = IMUX_CLB_F2[1];
				input WF3 = IMUX_CLB_F3[1];
				input WF4 = IMUX_CLB_F4[1];
				input WG1 = IMUX_CLB_G1[1];
				input WG2 = IMUX_CLB_G2[1];
				input WG3 = IMUX_CLB_G3[1];
				input WG4 = IMUX_CLB_G4[1];
				output X = OUT_FAN[1];
				output XB = OUT_SEC[12];
				output XQ = OUT_SEC[21];
				output Y = OUT_FAN[5];
				output YB = OUT_SEC[9];
				output YQ = OUT_SEC[16];
			}

			bel SLICE[2] {
				input BX = IMUX_CLB_BX[2];
				input BY = IMUX_CLB_BY[2];
				input CE = IMUX_CE_OPTINV[2];
				input CLK = IMUX_CLK_OPTINV[2];
				input F1 = IMUX_CLB_F1[2];
				input F2 = IMUX_CLB_F2[2];
				input F3 = IMUX_CLB_F3[2];
				input F4 = IMUX_CLB_F4[2];
				input G1 = IMUX_CLB_G1[2];
				input G2 = IMUX_CLB_G2[2];
				input G3 = IMUX_CLB_G3[2];
				input G4 = IMUX_CLB_G4[2];
				input SR = IMUX_SR_OPTINV[2];
				input WF1 = IMUX_CLB_F1[0];
				input WF2 = IMUX_CLB_F2[0];
				input WF3 = IMUX_CLB_F3[0];
				input WF4 = IMUX_CLB_F4[0];
				input WG1 = IMUX_CLB_G1[0];
				input WG2 = IMUX_CLB_G2[0];
				input WG3 = IMUX_CLB_G3[0];
				input WG4 = IMUX_CLB_G4[0];
				output X = OUT_FAN[2];
				output XB = OUT_SEC[13];
				output XQ = OUT_SEC[22];
				output Y = OUT_FAN[6];
				output YB = OUT_SEC[11];
				output YQ = OUT_SEC[18];
			}

			bel SLICE[3] {
				input BX = IMUX_CLB_BX[3];
				input BY = IMUX_CLB_BY[3];
				input CE = IMUX_CE_OPTINV[3];
				input CLK = IMUX_CLK_OPTINV[3];
				input F1 = IMUX_CLB_F1[3];
				input F2 = IMUX_CLB_F2[3];
				input F3 = IMUX_CLB_F3[3];
				input F4 = IMUX_CLB_F4[3];
				input G1 = IMUX_CLB_G1[3];
				input G2 = IMUX_CLB_G2[3];
				input G3 = IMUX_CLB_G3[3];
				input G4 = IMUX_CLB_G4[3];
				input SR = IMUX_SR_OPTINV[3];
				input WF1 = IMUX_CLB_F1[1];
				input WF2 = IMUX_CLB_F2[1];
				input WF3 = IMUX_CLB_F3[1];
				input WF4 = IMUX_CLB_F4[1];
				input WG1 = IMUX_CLB_G1[1];
				input WG2 = IMUX_CLB_G2[1];
				input WG3 = IMUX_CLB_G3[1];
				input WG4 = IMUX_CLB_G4[1];
				output X = OUT_FAN[3];
				output XB = OUT_SEC[14];
				output XQ = OUT_SEC[23];
				output Y = OUT_FAN[7];
				output YB = OUT_SEC[10];
				output YQ = OUT_SEC[19];
			}

			bel TBUF[0] {
				input I = IMUX_TI_OPTINV[0];
				input T = IMUX_TS_OPTINV[0];
			}

			bel TBUF[1] {
				input I = IMUX_TI_OPTINV[1];
				input T = IMUX_TS_OPTINV[1];
			}

			bel TBUS {
				output OUT = OUT_TBUS;
			}

			// wire IMUX_CLK_OPTINV[0]             SLICE[0].CLK
			// wire IMUX_CLK_OPTINV[1]             SLICE[1].CLK
			// wire IMUX_CLK_OPTINV[2]             SLICE[2].CLK
			// wire IMUX_CLK_OPTINV[3]             SLICE[3].CLK
			// wire IMUX_SR_OPTINV[0]              SLICE[0].SR
			// wire IMUX_SR_OPTINV[1]              SLICE[1].SR
			// wire IMUX_SR_OPTINV[2]              SLICE[2].SR
			// wire IMUX_SR_OPTINV[3]              SLICE[3].SR
			// wire IMUX_CE_OPTINV[0]              SLICE[0].CE
			// wire IMUX_CE_OPTINV[1]              SLICE[1].CE
			// wire IMUX_CE_OPTINV[2]              SLICE[2].CE
			// wire IMUX_CE_OPTINV[3]              SLICE[3].CE
			// wire IMUX_TI_OPTINV[0]              TBUF[0].I
			// wire IMUX_TI_OPTINV[1]              TBUF[1].I
			// wire IMUX_TS_OPTINV[0]              TBUF[0].T
			// wire IMUX_TS_OPTINV[1]              TBUF[1].T
			// wire IMUX_CLB_F1[0]                 SLICE[0].F1 SLICE[0].WF1 SLICE[2].WF1
			// wire IMUX_CLB_F1[1]                 SLICE[1].F1 SLICE[1].WF1 SLICE[3].WF1
			// wire IMUX_CLB_F1[2]                 SLICE[2].F1
			// wire IMUX_CLB_F1[3]                 SLICE[3].F1
			// wire IMUX_CLB_F2[0]                 SLICE[0].F2 SLICE[0].WF2 SLICE[2].WF2
			// wire IMUX_CLB_F2[1]                 SLICE[1].F2 SLICE[1].WF2 SLICE[3].WF2
			// wire IMUX_CLB_F2[2]                 SLICE[2].F2
			// wire IMUX_CLB_F2[3]                 SLICE[3].F2
			// wire IMUX_CLB_F3[0]                 SLICE[0].F3 SLICE[0].WF3 SLICE[2].WF3
			// wire IMUX_CLB_F3[1]                 SLICE[1].F3 SLICE[1].WF3 SLICE[3].WF3
			// wire IMUX_CLB_F3[2]                 SLICE[2].F3
			// wire IMUX_CLB_F3[3]                 SLICE[3].F3
			// wire IMUX_CLB_F4[0]                 SLICE[0].F4 SLICE[0].WF4 SLICE[2].WF4
			// wire IMUX_CLB_F4[1]                 SLICE[1].F4 SLICE[1].WF4 SLICE[3].WF4
			// wire IMUX_CLB_F4[2]                 SLICE[2].F4
			// wire IMUX_CLB_F4[3]                 SLICE[3].F4
			// wire IMUX_CLB_G1[0]                 SLICE[0].G1 SLICE[0].WG1 SLICE[2].WG1
			// wire IMUX_CLB_G1[1]                 SLICE[1].G1 SLICE[1].WG1 SLICE[3].WG1
			// wire IMUX_CLB_G1[2]                 SLICE[2].G1
			// wire IMUX_CLB_G1[3]                 SLICE[3].G1
			// wire IMUX_CLB_G2[0]                 SLICE[0].G2 SLICE[0].WG2 SLICE[2].WG2
			// wire IMUX_CLB_G2[1]                 SLICE[1].G2 SLICE[1].WG2 SLICE[3].WG2
			// wire IMUX_CLB_G2[2]                 SLICE[2].G2
			// wire IMUX_CLB_G2[3]                 SLICE[3].G2
			// wire IMUX_CLB_G3[0]                 SLICE[0].G3 SLICE[0].WG3 SLICE[2].WG3
			// wire IMUX_CLB_G3[1]                 SLICE[1].G3 SLICE[1].WG3 SLICE[3].WG3
			// wire IMUX_CLB_G3[2]                 SLICE[2].G3
			// wire IMUX_CLB_G3[3]                 SLICE[3].G3
			// wire IMUX_CLB_G4[0]                 SLICE[0].G4 SLICE[0].WG4 SLICE[2].WG4
			// wire IMUX_CLB_G4[1]                 SLICE[1].G4 SLICE[1].WG4 SLICE[3].WG4
			// wire IMUX_CLB_G4[2]                 SLICE[2].G4
			// wire IMUX_CLB_G4[3]                 SLICE[3].G4
			// wire IMUX_CLB_BX[0]                 SLICE[0].BX
			// wire IMUX_CLB_BX[1]                 SLICE[1].BX
			// wire IMUX_CLB_BX[2]                 SLICE[2].BX
			// wire IMUX_CLB_BX[3]                 SLICE[3].BX
			// wire IMUX_CLB_BY[0]                 SLICE[0].BY
			// wire IMUX_CLB_BY[1]                 SLICE[1].BY
			// wire IMUX_CLB_BY[2]                 SLICE[2].BY
			// wire IMUX_CLB_BY[3]                 SLICE[3].BY
			// wire OUT_FAN[0]                     SLICE[0].X
			// wire OUT_FAN[1]                     SLICE[1].X
			// wire OUT_FAN[2]                     SLICE[2].X
			// wire OUT_FAN[3]                     SLICE[3].X
			// wire OUT_FAN[4]                     SLICE[0].Y
			// wire OUT_FAN[5]                     SLICE[1].Y
			// wire OUT_FAN[6]                     SLICE[2].Y
			// wire OUT_FAN[7]                     SLICE[3].Y
			// wire OUT_SEC[8]                     SLICE[0].YB
			// wire OUT_SEC[9]                     SLICE[1].YB
			// wire OUT_SEC[10]                    SLICE[3].YB
			// wire OUT_SEC[11]                    SLICE[2].YB
			// wire OUT_SEC[12]                    SLICE[1].XB
			// wire OUT_SEC[13]                    SLICE[2].XB
			// wire OUT_SEC[14]                    SLICE[3].XB
			// wire OUT_SEC[15]                    SLICE[0].YQ
			// wire OUT_SEC[16]                    SLICE[1].YQ
			// wire OUT_SEC[17]                    SLICE[0].XB
			// wire OUT_SEC[18]                    SLICE[2].YQ
			// wire OUT_SEC[19]                    SLICE[3].YQ
			// wire OUT_SEC[20]                    SLICE[0].XQ
			// wire OUT_SEC[21]                    SLICE[1].XQ
			// wire OUT_SEC[22]                    SLICE[2].XQ
			// wire OUT_SEC[23]                    SLICE[3].XQ
			// wire OUT_TBUS                       TBUS.OUT
		}

		tile_class IOI {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			bel IOI[0] {
				output I = OUT_FAN[0];
				input ICE = IMUX_IOI_ICE[0];
				input ICLK1 = IMUX_IOI_ICLK[1];
				input ICLK2 = IMUX_IOI_ICLK[0];
				output IQ1 = OUT_SEC[20];
				output IQ2 = OUT_SEC[15];
				input O1 = IMUX_G0_DATA[7];
				input O2 = IMUX_G0_DATA[6];
				input OCE = IMUX_CE_OPTINV[1];
				input OTCLK1 = IMUX_CLK_OPTINV[1];
				input OTCLK2 = IMUX_CLK_OPTINV[0];
				input REV = IMUX_G0_DATA[5];
				input SR = IMUX_SR_OPTINV[2];
				output T = OUT_SEC[17];
				input T1 = IMUX_IOI_TS1[0];
				input T2 = IMUX_IOI_TS2[0];
				input TCE = IMUX_IOI_TCE[0];
			}

			bel IOI[1] {
				output I = OUT_FAN[1];
				input ICE = IMUX_IOI_ICE[1];
				input ICLK1 = IMUX_IOI_ICLK[1];
				input ICLK2 = IMUX_IOI_ICLK[0];
				output IQ1 = OUT_SEC[21];
				output IQ2 = OUT_SEC[9];
				input O1 = IMUX_G1_DATA[7];
				input O2 = IMUX_G1_DATA[6];
				input OCE = IMUX_CE_OPTINV[0];
				input OTCLK1 = IMUX_CLK_OPTINV[1];
				input OTCLK2 = IMUX_CLK_OPTINV[0];
				input REV = IMUX_G1_DATA[5];
				input SR = IMUX_SR_OPTINV[0];
				output T = OUT_SEC[12];
				input T1 = IMUX_IOI_TS1[1];
				input T2 = IMUX_IOI_TS2[1];
				input TCE = IMUX_IOI_TCE[1];
			}

			bel IOI[2] {
				output I = OUT_FAN[2];
				input ICE = IMUX_IOI_ICE[2];
				input ICLK1 = IMUX_IOI_ICLK[3];
				input ICLK2 = IMUX_IOI_ICLK[2];
				output IQ1 = OUT_SEC[22];
				output IQ2 = OUT_SEC[18];
				input O1 = IMUX_G2_DATA[7];
				input O2 = IMUX_G2_DATA[6];
				input OCE = IMUX_CE_OPTINV[3];
				input OTCLK1 = IMUX_CLK_OPTINV[3];
				input OTCLK2 = IMUX_CLK_OPTINV[2];
				input REV = IMUX_G2_DATA[5];
				input SR = IMUX_SR_OPTINV[1];
				output T = OUT_SEC[13];
				input T1 = IMUX_IOI_TS1[2];
				input T2 = IMUX_IOI_TS2[2];
				input TCE = IMUX_IOI_TCE[2];
			}

			bel IOI[3] {
				output I = OUT_FAN[3];
				input ICE = IMUX_IOI_ICE[3];
				input ICLK1 = IMUX_IOI_ICLK[3];
				input ICLK2 = IMUX_IOI_ICLK[2];
				output IQ1 = OUT_SEC[23];
				output IQ2 = OUT_SEC[10];
				input O1 = IMUX_G3_DATA[7];
				input O2 = IMUX_G3_DATA[6];
				input OCE = IMUX_CE_OPTINV[2];
				input OTCLK1 = IMUX_CLK_OPTINV[3];
				input OTCLK2 = IMUX_CLK_OPTINV[2];
				input REV = IMUX_G3_DATA[5];
				input SR = IMUX_SR_OPTINV[3];
				output T = OUT_SEC[14];
				input T1 = IMUX_IOI_TS1[3];
				input T2 = IMUX_IOI_TS2[3];
				input TCE = IMUX_IOI_TCE[3];
			}

			// wire IMUX_CLK_OPTINV[0]             IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_CLK_OPTINV[1]             IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_CLK_OPTINV[2]             IOI[2].OTCLK2 IOI[3].OTCLK2
			// wire IMUX_CLK_OPTINV[3]             IOI[2].OTCLK1 IOI[3].OTCLK1
			// wire IMUX_SR_OPTINV[0]              IOI[1].SR
			// wire IMUX_SR_OPTINV[1]              IOI[2].SR
			// wire IMUX_SR_OPTINV[2]              IOI[0].SR
			// wire IMUX_SR_OPTINV[3]              IOI[3].SR
			// wire IMUX_CE_OPTINV[0]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[3].OCE
			// wire IMUX_CE_OPTINV[3]              IOI[2].OCE
			// wire IMUX_G0_DATA[5]                IOI[0].REV
			// wire IMUX_G0_DATA[6]                IOI[0].O2
			// wire IMUX_G0_DATA[7]                IOI[0].O1
			// wire IMUX_G1_DATA[5]                IOI[1].REV
			// wire IMUX_G1_DATA[6]                IOI[1].O2
			// wire IMUX_G1_DATA[7]                IOI[1].O1
			// wire IMUX_G2_DATA[5]                IOI[2].REV
			// wire IMUX_G2_DATA[6]                IOI[2].O2
			// wire IMUX_G2_DATA[7]                IOI[2].O1
			// wire IMUX_G3_DATA[5]                IOI[3].REV
			// wire IMUX_G3_DATA[6]                IOI[3].O2
			// wire IMUX_G3_DATA[7]                IOI[3].O1
			// wire IMUX_IOI_ICLK[0]               IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOI_ICLK[1]               IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOI_ICLK[2]               IOI[2].ICLK2 IOI[3].ICLK2
			// wire IMUX_IOI_ICLK[3]               IOI[2].ICLK1 IOI[3].ICLK1
			// wire IMUX_IOI_TS1[0]                IOI[0].T1
			// wire IMUX_IOI_TS1[1]                IOI[1].T1
			// wire IMUX_IOI_TS1[2]                IOI[2].T1
			// wire IMUX_IOI_TS1[3]                IOI[3].T1
			// wire IMUX_IOI_TS2[0]                IOI[0].T2
			// wire IMUX_IOI_TS2[1]                IOI[1].T2
			// wire IMUX_IOI_TS2[2]                IOI[2].T2
			// wire IMUX_IOI_TS2[3]                IOI[3].T2
			// wire IMUX_IOI_ICE[0]                IOI[0].ICE
			// wire IMUX_IOI_ICE[1]                IOI[1].ICE
			// wire IMUX_IOI_ICE[2]                IOI[2].ICE
			// wire IMUX_IOI_ICE[3]                IOI[3].ICE
			// wire IMUX_IOI_TCE[0]                IOI[0].TCE
			// wire IMUX_IOI_TCE[1]                IOI[1].TCE
			// wire IMUX_IOI_TCE[2]                IOI[2].TCE
			// wire IMUX_IOI_TCE[3]                IOI[3].TCE
			// wire OUT_FAN[0]                     IOI[0].I
			// wire OUT_FAN[1]                     IOI[1].I
			// wire OUT_FAN[2]                     IOI[2].I
			// wire OUT_FAN[3]                     IOI[3].I
			// wire OUT_SEC[9]                     IOI[1].IQ2
			// wire OUT_SEC[10]                    IOI[3].IQ2
			// wire OUT_SEC[12]                    IOI[1].T
			// wire OUT_SEC[13]                    IOI[2].T
			// wire OUT_SEC[14]                    IOI[3].T
			// wire OUT_SEC[15]                    IOI[0].IQ2
			// wire OUT_SEC[17]                    IOI[0].T
			// wire OUT_SEC[18]                    IOI[2].IQ2
			// wire OUT_SEC[20]                    IOI[0].IQ1
			// wire OUT_SEC[21]                    IOI[1].IQ1
			// wire OUT_SEC[22]                    IOI[2].IQ1
			// wire OUT_SEC[23]                    IOI[3].IQ1
		}

		tile_class IOI_CLK_S {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			bel IOI[0] {
				output I = OUT_FAN[0];
				input ICE = IMUX_IOI_ICE[0];
				input ICLK1 = IMUX_IOI_ICLK[1];
				input ICLK2 = IMUX_IOI_ICLK[0];
				output IQ1 = OUT_SEC[20];
				output IQ2 = OUT_SEC[15];
				input O1 = IMUX_G0_DATA[7];
				input O2 = IMUX_G0_DATA[6];
				input OCE = IMUX_CE_OPTINV[1];
				input OTCLK1 = IMUX_CLK_OPTINV[1];
				input OTCLK2 = IMUX_CLK_OPTINV[0];
				input REV = IMUX_G0_DATA[5];
				input SR = IMUX_SR_OPTINV[2];
				output T = OUT_SEC[17];
				input T1 = IMUX_IOI_TS1[0];
				input T2 = IMUX_IOI_TS2[0];
				input TCE = IMUX_IOI_TCE[0];
			}

			bel IOI[1] {
				output I = OUT_FAN[1];
				input ICE = IMUX_IOI_ICE[1];
				input ICLK1 = IMUX_IOI_ICLK[1];
				input ICLK2 = IMUX_IOI_ICLK[0];
				output IQ1 = OUT_SEC[21];
				output IQ2 = OUT_SEC[9];
				input O1 = IMUX_G1_DATA[7];
				input O2 = IMUX_G1_DATA[6];
				input OCE = IMUX_CE_OPTINV[0];
				input OTCLK1 = IMUX_CLK_OPTINV[1];
				input OTCLK2 = IMUX_CLK_OPTINV[0];
				input REV = IMUX_G1_DATA[5];
				input SR = IMUX_SR_OPTINV[0];
				output T = OUT_SEC[12];
				input T1 = IMUX_IOI_TS1[1];
				input T2 = IMUX_IOI_TS2[1];
				input TCE = IMUX_IOI_TCE[1];
			}

			bel IOI[2] {
			}

			bel IOI[3] {
			}

			bel BREFCLK_INT {
				output BREFCLK = OUT_FAN[2];
			}

			// wire IMUX_CLK_OPTINV[0]             IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_CLK_OPTINV[1]             IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_SR_OPTINV[0]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[0].SR
			// wire IMUX_CE_OPTINV[0]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[0].OCE
			// wire IMUX_G0_DATA[5]                IOI[0].REV
			// wire IMUX_G0_DATA[6]                IOI[0].O2
			// wire IMUX_G0_DATA[7]                IOI[0].O1
			// wire IMUX_G1_DATA[5]                IOI[1].REV
			// wire IMUX_G1_DATA[6]                IOI[1].O2
			// wire IMUX_G1_DATA[7]                IOI[1].O1
			// wire IMUX_IOI_ICLK[0]               IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOI_ICLK[1]               IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOI_TS1[0]                IOI[0].T1
			// wire IMUX_IOI_TS1[1]                IOI[1].T1
			// wire IMUX_IOI_TS2[0]                IOI[0].T2
			// wire IMUX_IOI_TS2[1]                IOI[1].T2
			// wire IMUX_IOI_ICE[0]                IOI[0].ICE
			// wire IMUX_IOI_ICE[1]                IOI[1].ICE
			// wire IMUX_IOI_TCE[0]                IOI[0].TCE
			// wire IMUX_IOI_TCE[1]                IOI[1].TCE
			// wire OUT_FAN[0]                     IOI[0].I
			// wire OUT_FAN[1]                     IOI[1].I
			// wire OUT_FAN[2]                     BREFCLK_INT.BREFCLK
			// wire OUT_SEC[9]                     IOI[1].IQ2
			// wire OUT_SEC[12]                    IOI[1].T
			// wire OUT_SEC[15]                    IOI[0].IQ2
			// wire OUT_SEC[17]                    IOI[0].T
			// wire OUT_SEC[20]                    IOI[0].IQ1
			// wire OUT_SEC[21]                    IOI[1].IQ1
		}

		tile_class IOI_CLK_N {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			bel IOI[0] {
			}

			bel IOI[1] {
			}

			bel IOI[2] {
				output I = OUT_FAN[2];
				input ICE = IMUX_IOI_ICE[2];
				input ICLK1 = IMUX_IOI_ICLK[3];
				input ICLK2 = IMUX_IOI_ICLK[2];
				output IQ1 = OUT_SEC[22];
				output IQ2 = OUT_SEC[18];
				input O1 = IMUX_G2_DATA[7];
				input O2 = IMUX_G2_DATA[6];
				input OCE = IMUX_CE_OPTINV[3];
				input OTCLK1 = IMUX_CLK_OPTINV[3];
				input OTCLK2 = IMUX_CLK_OPTINV[2];
				input REV = IMUX_G2_DATA[5];
				input SR = IMUX_SR_OPTINV[1];
				output T = OUT_SEC[13];
				input T1 = IMUX_IOI_TS1[2];
				input T2 = IMUX_IOI_TS2[2];
				input TCE = IMUX_IOI_TCE[2];
			}

			bel IOI[3] {
				output I = OUT_FAN[3];
				input ICE = IMUX_IOI_ICE[3];
				input ICLK1 = IMUX_IOI_ICLK[3];
				input ICLK2 = IMUX_IOI_ICLK[2];
				output IQ1 = OUT_SEC[23];
				output IQ2 = OUT_SEC[10];
				input O1 = IMUX_G3_DATA[7];
				input O2 = IMUX_G3_DATA[6];
				input OCE = IMUX_CE_OPTINV[2];
				input OTCLK1 = IMUX_CLK_OPTINV[3];
				input OTCLK2 = IMUX_CLK_OPTINV[2];
				input REV = IMUX_G3_DATA[5];
				input SR = IMUX_SR_OPTINV[3];
				output T = OUT_SEC[14];
				input T1 = IMUX_IOI_TS1[3];
				input T2 = IMUX_IOI_TS2[3];
				input TCE = IMUX_IOI_TCE[3];
			}

			bel BREFCLK_INT {
				output BREFCLK = OUT_FAN[0];
			}

			// wire IMUX_CLK_OPTINV[2]             IOI[2].OTCLK2 IOI[3].OTCLK2
			// wire IMUX_CLK_OPTINV[3]             IOI[2].OTCLK1 IOI[3].OTCLK1
			// wire IMUX_SR_OPTINV[1]              IOI[2].SR
			// wire IMUX_SR_OPTINV[3]              IOI[3].SR
			// wire IMUX_CE_OPTINV[2]              IOI[3].OCE
			// wire IMUX_CE_OPTINV[3]              IOI[2].OCE
			// wire IMUX_G2_DATA[5]                IOI[2].REV
			// wire IMUX_G2_DATA[6]                IOI[2].O2
			// wire IMUX_G2_DATA[7]                IOI[2].O1
			// wire IMUX_G3_DATA[5]                IOI[3].REV
			// wire IMUX_G3_DATA[6]                IOI[3].O2
			// wire IMUX_G3_DATA[7]                IOI[3].O1
			// wire IMUX_IOI_ICLK[2]               IOI[2].ICLK2 IOI[3].ICLK2
			// wire IMUX_IOI_ICLK[3]               IOI[2].ICLK1 IOI[3].ICLK1
			// wire IMUX_IOI_TS1[2]                IOI[2].T1
			// wire IMUX_IOI_TS1[3]                IOI[3].T1
			// wire IMUX_IOI_TS2[2]                IOI[2].T2
			// wire IMUX_IOI_TS2[3]                IOI[3].T2
			// wire IMUX_IOI_ICE[2]                IOI[2].ICE
			// wire IMUX_IOI_ICE[3]                IOI[3].ICE
			// wire IMUX_IOI_TCE[2]                IOI[2].TCE
			// wire IMUX_IOI_TCE[3]                IOI[3].TCE
			// wire OUT_FAN[0]                     BREFCLK_INT.BREFCLK
			// wire OUT_FAN[2]                     IOI[2].I
			// wire OUT_FAN[3]                     IOI[3].I
			// wire OUT_SEC[10]                    IOI[3].IQ2
			// wire OUT_SEC[13]                    IOI[2].T
			// wire OUT_SEC[14]                    IOI[3].T
			// wire OUT_SEC[18]                    IOI[2].IQ2
			// wire OUT_SEC[22]                    IOI[2].IQ1
			// wire OUT_SEC[23]                    IOI[3].IQ1
		}

		tile_class BRAM {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (22, rev 80);
			bitrect MAIN[1]: Vertical (22, rev 80);
			bitrect MAIN[2]: Vertical (22, rev 80);
			bitrect MAIN[3]: Vertical (22, rev 80);
			bitrect DATA: Vertical (64, rev 320);

			bel BRAM {
				input ADDRA0 = CELL[0].IMUX_BRAM_ADDRA[0];
				input ADDRA1 = CELL[0].IMUX_BRAM_ADDRA[1];
				input ADDRA10 = CELL[2].IMUX_BRAM_ADDRA[2];
				input ADDRA11 = CELL[2].IMUX_BRAM_ADDRA[3];
				input ADDRA12 = CELL[3].IMUX_BRAM_ADDRA[0];
				input ADDRA13 = CELL[3].IMUX_BRAM_ADDRA[1];
				input ADDRA2 = CELL[0].IMUX_BRAM_ADDRA[2];
				input ADDRA3 = CELL[0].IMUX_BRAM_ADDRA[3];
				input ADDRA4 = CELL[1].IMUX_BRAM_ADDRA[0];
				input ADDRA5 = CELL[1].IMUX_BRAM_ADDRA[1];
				input ADDRA6 = CELL[1].IMUX_BRAM_ADDRA[2];
				input ADDRA7 = CELL[1].IMUX_BRAM_ADDRA[3];
				input ADDRA8 = CELL[2].IMUX_BRAM_ADDRA[0];
				input ADDRA9 = CELL[2].IMUX_BRAM_ADDRA[1];
				input ADDRB0 = CELL[0].IMUX_BRAM_ADDRB[0];
				input ADDRB1 = CELL[0].IMUX_BRAM_ADDRB[1];
				input ADDRB10 = CELL[2].IMUX_BRAM_ADDRB[2];
				input ADDRB11 = CELL[2].IMUX_BRAM_ADDRB[3];
				input ADDRB12 = CELL[3].IMUX_BRAM_ADDRB[0];
				input ADDRB13 = CELL[3].IMUX_BRAM_ADDRB[1];
				input ADDRB2 = CELL[0].IMUX_BRAM_ADDRB[2];
				input ADDRB3 = CELL[0].IMUX_BRAM_ADDRB[3];
				input ADDRB4 = CELL[1].IMUX_BRAM_ADDRB[0];
				input ADDRB5 = CELL[1].IMUX_BRAM_ADDRB[1];
				input ADDRB6 = CELL[1].IMUX_BRAM_ADDRB[2];
				input ADDRB7 = CELL[1].IMUX_BRAM_ADDRB[3];
				input ADDRB8 = CELL[2].IMUX_BRAM_ADDRB[0];
				input ADDRB9 = CELL[2].IMUX_BRAM_ADDRB[1];
				input CLKA = CELL[1].IMUX_CLK_OPTINV[2];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input DIA0 = CELL[0].IMUX_G0_DATA[6];
				input DIA1 = CELL[0].IMUX_G1_DATA[6];
				input DIA10 = CELL[2].IMUX_G2_DATA[6];
				input DIA11 = CELL[2].IMUX_G3_DATA[6];
				input DIA12 = CELL[3].IMUX_G0_DATA[6];
				input DIA13 = CELL[3].IMUX_G1_DATA[6];
				input DIA14 = CELL[3].IMUX_G2_DATA[6];
				input DIA15 = CELL[3].IMUX_G3_DATA[6];
				input DIA16 = CELL[0].IMUX_G0_DATA[7];
				input DIA17 = CELL[0].IMUX_G1_DATA[7];
				input DIA18 = CELL[0].IMUX_G2_DATA[7];
				input DIA19 = CELL[0].IMUX_G3_DATA[7];
				input DIA2 = CELL[0].IMUX_G2_DATA[6];
				input DIA20 = CELL[1].IMUX_G0_DATA[7];
				input DIA21 = CELL[1].IMUX_G1_DATA[7];
				input DIA22 = CELL[1].IMUX_G2_DATA[7];
				input DIA23 = CELL[1].IMUX_G3_DATA[7];
				input DIA24 = CELL[2].IMUX_G0_DATA[7];
				input DIA25 = CELL[2].IMUX_G1_DATA[7];
				input DIA26 = CELL[2].IMUX_G2_DATA[7];
				input DIA27 = CELL[2].IMUX_G3_DATA[7];
				input DIA28 = CELL[3].IMUX_G0_DATA[7];
				input DIA29 = CELL[3].IMUX_G1_DATA[7];
				input DIA3 = CELL[0].IMUX_G3_DATA[6];
				input DIA30 = CELL[3].IMUX_G2_DATA[7];
				input DIA31 = CELL[3].IMUX_G3_DATA[7];
				input DIA4 = CELL[1].IMUX_G0_DATA[6];
				input DIA5 = CELL[1].IMUX_G1_DATA[6];
				input DIA6 = CELL[1].IMUX_G2_DATA[6];
				input DIA7 = CELL[1].IMUX_G3_DATA[6];
				input DIA8 = CELL[2].IMUX_G0_DATA[6];
				input DIA9 = CELL[2].IMUX_G1_DATA[6];
				input DIB0 = CELL[0].IMUX_G0_DATA[4];
				input DIB1 = CELL[0].IMUX_G1_DATA[4];
				input DIB10 = CELL[2].IMUX_G2_DATA[4];
				input DIB11 = CELL[2].IMUX_G3_DATA[4];
				input DIB12 = CELL[3].IMUX_G0_DATA[4];
				input DIB13 = CELL[3].IMUX_G1_DATA[4];
				input DIB14 = CELL[3].IMUX_G2_DATA[4];
				input DIB15 = CELL[3].IMUX_G3_DATA[4];
				input DIB16 = CELL[0].IMUX_G0_DATA[5];
				input DIB17 = CELL[0].IMUX_G1_DATA[5];
				input DIB18 = CELL[0].IMUX_G2_DATA[5];
				input DIB19 = CELL[0].IMUX_G3_DATA[5];
				input DIB2 = CELL[0].IMUX_G2_DATA[4];
				input DIB20 = CELL[1].IMUX_G0_DATA[5];
				input DIB21 = CELL[1].IMUX_G1_DATA[5];
				input DIB22 = CELL[1].IMUX_G2_DATA[5];
				input DIB23 = CELL[1].IMUX_G3_DATA[5];
				input DIB24 = CELL[2].IMUX_G0_DATA[5];
				input DIB25 = CELL[2].IMUX_G1_DATA[5];
				input DIB26 = CELL[2].IMUX_G2_DATA[5];
				input DIB27 = CELL[2].IMUX_G3_DATA[5];
				input DIB28 = CELL[3].IMUX_G0_DATA[5];
				input DIB29 = CELL[3].IMUX_G1_DATA[5];
				input DIB3 = CELL[0].IMUX_G3_DATA[4];
				input DIB30 = CELL[3].IMUX_G2_DATA[5];
				input DIB31 = CELL[3].IMUX_G3_DATA[5];
				input DIB4 = CELL[1].IMUX_G0_DATA[4];
				input DIB5 = CELL[1].IMUX_G1_DATA[4];
				input DIB6 = CELL[1].IMUX_G2_DATA[4];
				input DIB7 = CELL[1].IMUX_G3_DATA[4];
				input DIB8 = CELL[2].IMUX_G0_DATA[4];
				input DIB9 = CELL[2].IMUX_G1_DATA[4];
				input DIPA0 = CELL[0].IMUX_G0_DATA[3];
				input DIPA1 = CELL[2].IMUX_G0_DATA[3];
				input DIPA2 = CELL[1].IMUX_G0_DATA[3];
				input DIPA3 = CELL[3].IMUX_G0_DATA[3];
				input DIPB0 = CELL[0].IMUX_G0_DATA[2];
				input DIPB1 = CELL[2].IMUX_G0_DATA[2];
				input DIPB2 = CELL[1].IMUX_G0_DATA[2];
				input DIPB3 = CELL[3].IMUX_G0_DATA[2];
				output DOA0 = CELL[0].OUT_FAN[2];
				output DOA1 = CELL[0].OUT_FAN[3];
				output DOA10 = CELL[2].OUT_FAN[0];
				output DOA11 = CELL[2].OUT_FAN[1];
				output DOA12 = CELL[3].OUT_FAN[2];
				output DOA13 = CELL[3].OUT_FAN[3];
				output DOA14 = CELL[3].OUT_FAN[0];
				output DOA15 = CELL[3].OUT_FAN[1];
				output DOA16 = CELL[0].OUT_HALF0[8];
				output DOA17 = CELL[0].OUT_HALF0[9];
				output DOA18 = CELL[0].OUT_HALF0[11];
				output DOA19 = CELL[0].OUT_HALF0[10];
				output DOA2 = CELL[0].OUT_FAN[0];
				output DOA20 = CELL[1].OUT_HALF0[8];
				output DOA21 = CELL[1].OUT_HALF0[9];
				output DOA22 = CELL[1].OUT_HALF0[11];
				output DOA23 = CELL[1].OUT_HALF0[10];
				output DOA24 = CELL[2].OUT_HALF0[8];
				output DOA25 = CELL[2].OUT_HALF0[9];
				output DOA26 = CELL[2].OUT_HALF0[11];
				output DOA27 = CELL[2].OUT_HALF0[10];
				output DOA28 = CELL[3].OUT_HALF0[8];
				output DOA29 = CELL[3].OUT_HALF0[9];
				output DOA3 = CELL[0].OUT_FAN[1];
				output DOA30 = CELL[3].OUT_HALF0[11];
				output DOA31 = CELL[3].OUT_HALF0[10];
				output DOA4 = CELL[1].OUT_FAN[2];
				output DOA5 = CELL[1].OUT_FAN[3];
				output DOA6 = CELL[1].OUT_FAN[0];
				output DOA7 = CELL[1].OUT_FAN[1];
				output DOA8 = CELL[2].OUT_FAN[2];
				output DOA9 = CELL[2].OUT_FAN[3];
				output DOB0 = CELL[0].OUT_FAN[5];
				output DOB1 = CELL[0].OUT_FAN[4];
				output DOB10 = CELL[2].OUT_FAN[7];
				output DOB11 = CELL[2].OUT_FAN[6];
				output DOB12 = CELL[3].OUT_FAN[5];
				output DOB13 = CELL[3].OUT_FAN[4];
				output DOB14 = CELL[3].OUT_FAN[7];
				output DOB15 = CELL[3].OUT_FAN[6];
				output DOB16 = CELL[0].OUT_HALF1[8];
				output DOB17 = CELL[0].OUT_HALF1[9];
				output DOB18 = CELL[0].OUT_HALF1[11];
				output DOB19 = CELL[0].OUT_HALF1[10];
				output DOB2 = CELL[0].OUT_FAN[7];
				output DOB20 = CELL[1].OUT_HALF1[8];
				output DOB21 = CELL[1].OUT_HALF1[9];
				output DOB22 = CELL[1].OUT_HALF1[11];
				output DOB23 = CELL[1].OUT_HALF1[10];
				output DOB24 = CELL[2].OUT_HALF1[8];
				output DOB25 = CELL[2].OUT_HALF1[9];
				output DOB26 = CELL[2].OUT_HALF1[11];
				output DOB27 = CELL[2].OUT_HALF1[10];
				output DOB28 = CELL[3].OUT_HALF1[8];
				output DOB29 = CELL[3].OUT_HALF1[9];
				output DOB3 = CELL[0].OUT_FAN[6];
				output DOB30 = CELL[3].OUT_HALF1[11];
				output DOB31 = CELL[3].OUT_HALF1[10];
				output DOB4 = CELL[1].OUT_FAN[5];
				output DOB5 = CELL[1].OUT_FAN[4];
				output DOB6 = CELL[1].OUT_FAN[7];
				output DOB7 = CELL[1].OUT_FAN[6];
				output DOB8 = CELL[2].OUT_FAN[5];
				output DOB9 = CELL[2].OUT_FAN[4];
				output DOPA0 = CELL[0].OUT_SEC[12];
				output DOPA1 = CELL[2].OUT_SEC[12];
				output DOPA2 = CELL[1].OUT_SEC[12];
				output DOPA3 = CELL[3].OUT_SEC[12];
				output DOPB0 = CELL[0].OUT_SEC[13];
				output DOPB1 = CELL[2].OUT_SEC[13];
				output DOPB2 = CELL[1].OUT_SEC[13];
				output DOPB3 = CELL[3].OUT_SEC[13];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input SSRA = CELL[2].IMUX_SR_OPTINV[0];
				input SSRB = CELL[2].IMUX_SR_OPTINV[1];
				input WEA = CELL[2].IMUX_TS_OPTINV[0];
				input WEB = CELL[2].IMUX_TS_OPTINV[1];
			}

			bel MULT {
				input A0 = CELL[0].IMUX_G0_DATA[7];
				input A1 = CELL[0].IMUX_G1_DATA[7];
				input A10 = CELL[2].IMUX_G2_DATA[7];
				input A11 = CELL[2].IMUX_G3_DATA[7];
				input A12 = CELL[3].IMUX_G0_DATA[7];
				input A13 = CELL[3].IMUX_G1_DATA[7];
				input A14 = CELL[3].IMUX_G2_DATA[7];
				input A15 = CELL[3].IMUX_G3_DATA[7];
				input A16 = CELL[3].IMUX_G3_DATA[2];
				input A17 = CELL[3].IMUX_G3_DATA[3];
				input A2 = CELL[0].IMUX_G2_DATA[7];
				input A3 = CELL[0].IMUX_G3_DATA[7];
				input A4 = CELL[1].IMUX_G0_DATA[7];
				input A5 = CELL[1].IMUX_G1_DATA[7];
				input A6 = CELL[1].IMUX_G2_DATA[7];
				input A7 = CELL[1].IMUX_G3_DATA[7];
				input A8 = CELL[2].IMUX_G0_DATA[7];
				input A9 = CELL[2].IMUX_G1_DATA[7];
				input B0 = CELL[0].IMUX_G0_DATA[5];
				input B1 = CELL[0].IMUX_G1_DATA[5];
				input B10 = CELL[2].IMUX_G2_DATA[5];
				input B11 = CELL[2].IMUX_G3_DATA[5];
				input B12 = CELL[3].IMUX_G0_DATA[5];
				input B13 = CELL[3].IMUX_G1_DATA[5];
				input B14 = CELL[3].IMUX_G2_DATA[5];
				input B15 = CELL[3].IMUX_G3_DATA[5];
				input B16 = CELL[3].IMUX_G2_DATA[2];
				input B17 = CELL[3].IMUX_G2_DATA[3];
				input B2 = CELL[0].IMUX_G2_DATA[5];
				input B3 = CELL[0].IMUX_G3_DATA[5];
				input B4 = CELL[1].IMUX_G0_DATA[5];
				input B5 = CELL[1].IMUX_G1_DATA[5];
				input B6 = CELL[1].IMUX_G2_DATA[5];
				input B7 = CELL[1].IMUX_G3_DATA[5];
				input B8 = CELL[2].IMUX_G0_DATA[5];
				input B9 = CELL[2].IMUX_G1_DATA[5];
				input CE = CELL[1].IMUX_CE_OPTINV[1];
				input CLK = CELL[1].IMUX_CLK_OPTINV[1];
				output P0 = CELL[0].OUT_SEC[23];
				output P1 = CELL[0].OUT_SEC[22];
				output P10 = CELL[1].OUT_SEC[21];
				output P11 = CELL[1].OUT_SEC[20];
				output P12 = CELL[1].OUT_SEC[19];
				output P13 = CELL[1].OUT_SEC[18];
				output P14 = CELL[1].OUT_SEC[17];
				output P15 = CELL[1].OUT_SEC[16];
				output P16 = CELL[2].OUT_SEC[23];
				output P17 = CELL[2].OUT_SEC[22];
				output P18 = CELL[2].OUT_SEC[21];
				output P19 = CELL[2].OUT_SEC[20];
				output P2 = CELL[0].OUT_SEC[21];
				output P20 = CELL[2].OUT_SEC[19];
				output P21 = CELL[2].OUT_SEC[18];
				output P22 = CELL[2].OUT_SEC[17];
				output P23 = CELL[2].OUT_SEC[16];
				output P24 = CELL[3].OUT_SEC[23];
				output P25 = CELL[3].OUT_SEC[22];
				output P26 = CELL[3].OUT_SEC[21];
				output P27 = CELL[3].OUT_SEC[20];
				output P28 = CELL[3].OUT_SEC[19];
				output P29 = CELL[3].OUT_SEC[18];
				output P3 = CELL[0].OUT_SEC[20];
				output P30 = CELL[3].OUT_SEC[17];
				output P31 = CELL[3].OUT_SEC[16];
				output P32 = CELL[0].OUT_SEC[15];
				output P33 = CELL[1].OUT_SEC[15];
				output P34 = CELL[2].OUT_SEC[15];
				output P35 = CELL[3].OUT_SEC[15];
				output P4 = CELL[0].OUT_SEC[19];
				output P5 = CELL[0].OUT_SEC[18];
				output P6 = CELL[0].OUT_SEC[17];
				output P7 = CELL[0].OUT_SEC[16];
				output P8 = CELL[1].OUT_SEC[23];
				output P9 = CELL[1].OUT_SEC[22];
				input RST = CELL[2].IMUX_SR_OPTINV[2];
			}

			// wire CELL[0].IMUX_G0_DATA[2]        BRAM.DIPB0
			// wire CELL[0].IMUX_G0_DATA[3]        BRAM.DIPA0
			// wire CELL[0].IMUX_G0_DATA[4]        BRAM.DIB0
			// wire CELL[0].IMUX_G0_DATA[5]        BRAM.DIB16 MULT.B0
			// wire CELL[0].IMUX_G0_DATA[6]        BRAM.DIA0
			// wire CELL[0].IMUX_G0_DATA[7]        BRAM.DIA16 MULT.A0
			// wire CELL[0].IMUX_G1_DATA[4]        BRAM.DIB1
			// wire CELL[0].IMUX_G1_DATA[5]        BRAM.DIB17 MULT.B1
			// wire CELL[0].IMUX_G1_DATA[6]        BRAM.DIA1
			// wire CELL[0].IMUX_G1_DATA[7]        BRAM.DIA17 MULT.A1
			// wire CELL[0].IMUX_G2_DATA[4]        BRAM.DIB2
			// wire CELL[0].IMUX_G2_DATA[5]        BRAM.DIB18 MULT.B2
			// wire CELL[0].IMUX_G2_DATA[6]        BRAM.DIA2
			// wire CELL[0].IMUX_G2_DATA[7]        BRAM.DIA18 MULT.A2
			// wire CELL[0].IMUX_G3_DATA[4]        BRAM.DIB3
			// wire CELL[0].IMUX_G3_DATA[5]        BRAM.DIB19 MULT.B3
			// wire CELL[0].IMUX_G3_DATA[6]        BRAM.DIA3
			// wire CELL[0].IMUX_G3_DATA[7]        BRAM.DIA19 MULT.A3
			// wire CELL[0].IMUX_BRAM_ADDRA[0]     BRAM.ADDRA0
			// wire CELL[0].IMUX_BRAM_ADDRA[1]     BRAM.ADDRA1
			// wire CELL[0].IMUX_BRAM_ADDRA[2]     BRAM.ADDRA2
			// wire CELL[0].IMUX_BRAM_ADDRA[3]     BRAM.ADDRA3
			// wire CELL[0].IMUX_BRAM_ADDRB[0]     BRAM.ADDRB0
			// wire CELL[0].IMUX_BRAM_ADDRB[1]     BRAM.ADDRB1
			// wire CELL[0].IMUX_BRAM_ADDRB[2]     BRAM.ADDRB2
			// wire CELL[0].IMUX_BRAM_ADDRB[3]     BRAM.ADDRB3
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA2
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA3
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA0
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA1
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB1
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB0
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB3
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB2
			// wire CELL[0].OUT_SEC[12]            BRAM.DOPA0
			// wire CELL[0].OUT_SEC[13]            BRAM.DOPB0
			// wire CELL[0].OUT_SEC[15]            MULT.P32
			// wire CELL[0].OUT_SEC[16]            MULT.P7
			// wire CELL[0].OUT_SEC[17]            MULT.P6
			// wire CELL[0].OUT_SEC[18]            MULT.P5
			// wire CELL[0].OUT_SEC[19]            MULT.P4
			// wire CELL[0].OUT_SEC[20]            MULT.P3
			// wire CELL[0].OUT_SEC[21]            MULT.P2
			// wire CELL[0].OUT_SEC[22]            MULT.P1
			// wire CELL[0].OUT_SEC[23]            MULT.P0
			// wire CELL[0].OUT_HALF0[8]           BRAM.DOA16
			// wire CELL[0].OUT_HALF0[9]           BRAM.DOA17
			// wire CELL[0].OUT_HALF0[10]          BRAM.DOA19
			// wire CELL[0].OUT_HALF0[11]          BRAM.DOA18
			// wire CELL[0].OUT_HALF1[8]           BRAM.DOB16
			// wire CELL[0].OUT_HALF1[9]           BRAM.DOB17
			// wire CELL[0].OUT_HALF1[10]          BRAM.DOB19
			// wire CELL[0].OUT_HALF1[11]          BRAM.DOB18
			// wire CELL[1].IMUX_CLK_OPTINV[1]     MULT.CLK
			// wire CELL[1].IMUX_CLK_OPTINV[2]     BRAM.CLKA
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_CE_OPTINV[1]      MULT.CE
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_G0_DATA[2]        BRAM.DIPB2
			// wire CELL[1].IMUX_G0_DATA[3]        BRAM.DIPA2
			// wire CELL[1].IMUX_G0_DATA[4]        BRAM.DIB4
			// wire CELL[1].IMUX_G0_DATA[5]        BRAM.DIB20 MULT.B4
			// wire CELL[1].IMUX_G0_DATA[6]        BRAM.DIA4
			// wire CELL[1].IMUX_G0_DATA[7]        BRAM.DIA20 MULT.A4
			// wire CELL[1].IMUX_G1_DATA[4]        BRAM.DIB5
			// wire CELL[1].IMUX_G1_DATA[5]        BRAM.DIB21 MULT.B5
			// wire CELL[1].IMUX_G1_DATA[6]        BRAM.DIA5
			// wire CELL[1].IMUX_G1_DATA[7]        BRAM.DIA21 MULT.A5
			// wire CELL[1].IMUX_G2_DATA[4]        BRAM.DIB6
			// wire CELL[1].IMUX_G2_DATA[5]        BRAM.DIB22 MULT.B6
			// wire CELL[1].IMUX_G2_DATA[6]        BRAM.DIA6
			// wire CELL[1].IMUX_G2_DATA[7]        BRAM.DIA22 MULT.A6
			// wire CELL[1].IMUX_G3_DATA[4]        BRAM.DIB7
			// wire CELL[1].IMUX_G3_DATA[5]        BRAM.DIB23 MULT.B7
			// wire CELL[1].IMUX_G3_DATA[6]        BRAM.DIA7
			// wire CELL[1].IMUX_G3_DATA[7]        BRAM.DIA23 MULT.A7
			// wire CELL[1].IMUX_BRAM_ADDRA[0]     BRAM.ADDRA4
			// wire CELL[1].IMUX_BRAM_ADDRA[1]     BRAM.ADDRA5
			// wire CELL[1].IMUX_BRAM_ADDRA[2]     BRAM.ADDRA6
			// wire CELL[1].IMUX_BRAM_ADDRA[3]     BRAM.ADDRA7
			// wire CELL[1].IMUX_BRAM_ADDRB[0]     BRAM.ADDRB4
			// wire CELL[1].IMUX_BRAM_ADDRB[1]     BRAM.ADDRB5
			// wire CELL[1].IMUX_BRAM_ADDRB[2]     BRAM.ADDRB6
			// wire CELL[1].IMUX_BRAM_ADDRB[3]     BRAM.ADDRB7
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA6
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA7
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA4
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA5
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB5
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB4
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB7
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB6
			// wire CELL[1].OUT_SEC[12]            BRAM.DOPA2
			// wire CELL[1].OUT_SEC[13]            BRAM.DOPB2
			// wire CELL[1].OUT_SEC[15]            MULT.P33
			// wire CELL[1].OUT_SEC[16]            MULT.P15
			// wire CELL[1].OUT_SEC[17]            MULT.P14
			// wire CELL[1].OUT_SEC[18]            MULT.P13
			// wire CELL[1].OUT_SEC[19]            MULT.P12
			// wire CELL[1].OUT_SEC[20]            MULT.P11
			// wire CELL[1].OUT_SEC[21]            MULT.P10
			// wire CELL[1].OUT_SEC[22]            MULT.P9
			// wire CELL[1].OUT_SEC[23]            MULT.P8
			// wire CELL[1].OUT_HALF0[8]           BRAM.DOA20
			// wire CELL[1].OUT_HALF0[9]           BRAM.DOA21
			// wire CELL[1].OUT_HALF0[10]          BRAM.DOA23
			// wire CELL[1].OUT_HALF0[11]          BRAM.DOA22
			// wire CELL[1].OUT_HALF1[8]           BRAM.DOB20
			// wire CELL[1].OUT_HALF1[9]           BRAM.DOB21
			// wire CELL[1].OUT_HALF1[10]          BRAM.DOB23
			// wire CELL[1].OUT_HALF1[11]          BRAM.DOB22
			// wire CELL[2].IMUX_SR_OPTINV[0]      BRAM.SSRA
			// wire CELL[2].IMUX_SR_OPTINV[1]      BRAM.SSRB
			// wire CELL[2].IMUX_SR_OPTINV[2]      MULT.RST
			// wire CELL[2].IMUX_TS_OPTINV[0]      BRAM.WEA
			// wire CELL[2].IMUX_TS_OPTINV[1]      BRAM.WEB
			// wire CELL[2].IMUX_G0_DATA[2]        BRAM.DIPB1
			// wire CELL[2].IMUX_G0_DATA[3]        BRAM.DIPA1
			// wire CELL[2].IMUX_G0_DATA[4]        BRAM.DIB8
			// wire CELL[2].IMUX_G0_DATA[5]        BRAM.DIB24 MULT.B8
			// wire CELL[2].IMUX_G0_DATA[6]        BRAM.DIA8
			// wire CELL[2].IMUX_G0_DATA[7]        BRAM.DIA24 MULT.A8
			// wire CELL[2].IMUX_G1_DATA[4]        BRAM.DIB9
			// wire CELL[2].IMUX_G1_DATA[5]        BRAM.DIB25 MULT.B9
			// wire CELL[2].IMUX_G1_DATA[6]        BRAM.DIA9
			// wire CELL[2].IMUX_G1_DATA[7]        BRAM.DIA25 MULT.A9
			// wire CELL[2].IMUX_G2_DATA[4]        BRAM.DIB10
			// wire CELL[2].IMUX_G2_DATA[5]        BRAM.DIB26 MULT.B10
			// wire CELL[2].IMUX_G2_DATA[6]        BRAM.DIA10
			// wire CELL[2].IMUX_G2_DATA[7]        BRAM.DIA26 MULT.A10
			// wire CELL[2].IMUX_G3_DATA[4]        BRAM.DIB11
			// wire CELL[2].IMUX_G3_DATA[5]        BRAM.DIB27 MULT.B11
			// wire CELL[2].IMUX_G3_DATA[6]        BRAM.DIA11
			// wire CELL[2].IMUX_G3_DATA[7]        BRAM.DIA27 MULT.A11
			// wire CELL[2].IMUX_BRAM_ADDRA[0]     BRAM.ADDRA8
			// wire CELL[2].IMUX_BRAM_ADDRA[1]     BRAM.ADDRA9
			// wire CELL[2].IMUX_BRAM_ADDRA[2]     BRAM.ADDRA10
			// wire CELL[2].IMUX_BRAM_ADDRA[3]     BRAM.ADDRA11
			// wire CELL[2].IMUX_BRAM_ADDRB[0]     BRAM.ADDRB8
			// wire CELL[2].IMUX_BRAM_ADDRB[1]     BRAM.ADDRB9
			// wire CELL[2].IMUX_BRAM_ADDRB[2]     BRAM.ADDRB10
			// wire CELL[2].IMUX_BRAM_ADDRB[3]     BRAM.ADDRB11
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA10
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA11
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA8
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA9
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB9
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB8
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB11
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB10
			// wire CELL[2].OUT_SEC[12]            BRAM.DOPA1
			// wire CELL[2].OUT_SEC[13]            BRAM.DOPB1
			// wire CELL[2].OUT_SEC[15]            MULT.P34
			// wire CELL[2].OUT_SEC[16]            MULT.P23
			// wire CELL[2].OUT_SEC[17]            MULT.P22
			// wire CELL[2].OUT_SEC[18]            MULT.P21
			// wire CELL[2].OUT_SEC[19]            MULT.P20
			// wire CELL[2].OUT_SEC[20]            MULT.P19
			// wire CELL[2].OUT_SEC[21]            MULT.P18
			// wire CELL[2].OUT_SEC[22]            MULT.P17
			// wire CELL[2].OUT_SEC[23]            MULT.P16
			// wire CELL[2].OUT_HALF0[8]           BRAM.DOA24
			// wire CELL[2].OUT_HALF0[9]           BRAM.DOA25
			// wire CELL[2].OUT_HALF0[10]          BRAM.DOA27
			// wire CELL[2].OUT_HALF0[11]          BRAM.DOA26
			// wire CELL[2].OUT_HALF1[8]           BRAM.DOB24
			// wire CELL[2].OUT_HALF1[9]           BRAM.DOB25
			// wire CELL[2].OUT_HALF1[10]          BRAM.DOB27
			// wire CELL[2].OUT_HALF1[11]          BRAM.DOB26
			// wire CELL[3].IMUX_G0_DATA[2]        BRAM.DIPB3
			// wire CELL[3].IMUX_G0_DATA[3]        BRAM.DIPA3
			// wire CELL[3].IMUX_G0_DATA[4]        BRAM.DIB12
			// wire CELL[3].IMUX_G0_DATA[5]        BRAM.DIB28 MULT.B12
			// wire CELL[3].IMUX_G0_DATA[6]        BRAM.DIA12
			// wire CELL[3].IMUX_G0_DATA[7]        BRAM.DIA28 MULT.A12
			// wire CELL[3].IMUX_G1_DATA[4]        BRAM.DIB13
			// wire CELL[3].IMUX_G1_DATA[5]        BRAM.DIB29 MULT.B13
			// wire CELL[3].IMUX_G1_DATA[6]        BRAM.DIA13
			// wire CELL[3].IMUX_G1_DATA[7]        BRAM.DIA29 MULT.A13
			// wire CELL[3].IMUX_G2_DATA[2]        MULT.B16
			// wire CELL[3].IMUX_G2_DATA[3]        MULT.B17
			// wire CELL[3].IMUX_G2_DATA[4]        BRAM.DIB14
			// wire CELL[3].IMUX_G2_DATA[5]        BRAM.DIB30 MULT.B14
			// wire CELL[3].IMUX_G2_DATA[6]        BRAM.DIA14
			// wire CELL[3].IMUX_G2_DATA[7]        BRAM.DIA30 MULT.A14
			// wire CELL[3].IMUX_G3_DATA[2]        MULT.A16
			// wire CELL[3].IMUX_G3_DATA[3]        MULT.A17
			// wire CELL[3].IMUX_G3_DATA[4]        BRAM.DIB15
			// wire CELL[3].IMUX_G3_DATA[5]        BRAM.DIB31 MULT.B15
			// wire CELL[3].IMUX_G3_DATA[6]        BRAM.DIA15
			// wire CELL[3].IMUX_G3_DATA[7]        BRAM.DIA31 MULT.A15
			// wire CELL[3].IMUX_BRAM_ADDRA[0]     BRAM.ADDRA12
			// wire CELL[3].IMUX_BRAM_ADDRA[1]     BRAM.ADDRA13
			// wire CELL[3].IMUX_BRAM_ADDRB[0]     BRAM.ADDRB12
			// wire CELL[3].IMUX_BRAM_ADDRB[1]     BRAM.ADDRB13
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA14
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA15
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA12
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA13
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB13
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB12
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB15
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB14
			// wire CELL[3].OUT_SEC[12]            BRAM.DOPA3
			// wire CELL[3].OUT_SEC[13]            BRAM.DOPB3
			// wire CELL[3].OUT_SEC[15]            MULT.P35
			// wire CELL[3].OUT_SEC[16]            MULT.P31
			// wire CELL[3].OUT_SEC[17]            MULT.P30
			// wire CELL[3].OUT_SEC[18]            MULT.P29
			// wire CELL[3].OUT_SEC[19]            MULT.P28
			// wire CELL[3].OUT_SEC[20]            MULT.P27
			// wire CELL[3].OUT_SEC[21]            MULT.P26
			// wire CELL[3].OUT_SEC[22]            MULT.P25
			// wire CELL[3].OUT_SEC[23]            MULT.P24
			// wire CELL[3].OUT_HALF0[8]           BRAM.DOA28
			// wire CELL[3].OUT_HALF0[9]           BRAM.DOA29
			// wire CELL[3].OUT_HALF0[10]          BRAM.DOA31
			// wire CELL[3].OUT_HALF0[11]          BRAM.DOA30
			// wire CELL[3].OUT_HALF1[8]           BRAM.DOB28
			// wire CELL[3].OUT_HALF1[9]           BRAM.DOB29
			// wire CELL[3].OUT_HALF1[10]          BRAM.DOB31
			// wire CELL[3].OUT_HALF1[11]          BRAM.DOB30
		}

		tile_class DCM_V2 {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);
			bitrect TERM: Vertical (22, rev 12);

			bel DCM {
				output CLK0 = OUT_SEC[10];
				output CLK180 = OUT_SEC[8];
				output CLK270 = OUT_SEC[7];
				output CLK2X = OUT_SEC[6];
				output CLK2X180 = OUT_SEC[5];
				output CLK90 = OUT_SEC[9];
				output CLKDV = OUT_SEC[4];
				input CLKFB = IMUX_DCM_CLK_OPTINV[0];
				output CLKFX = OUT_SEC[3];
				output CLKFX180 = OUT_SEC[2];
				input CLKIN = IMUX_DCM_CLK_OPTINV[1];
				output CONCUR = OUT_SEC[11];
				input CTLGO = IMUX_G1_DATA[3];
				input CTLMODE = IMUX_G2_DATA[1];
				input CTLOSC1 = IMUX_G1_DATA[2];
				input CTLOSC2 = IMUX_G1_DATA[1];
				input CTLSEL0 = IMUX_G0_DATA[1];
				input CTLSEL1 = IMUX_G0_DATA[2];
				input CTLSEL2 = IMUX_G0_DATA[3];
				input DSSEN = IMUX_G0_DATA[0];
				input FREEZEDFS = IMUX_G2_DATA[3];
				input FREEZEDLL = IMUX_G2_DATA[2];
				output LOCKED = OUT_SEC[13];
				input PSCLK = IMUX_DCM_CLK_OPTINV[2];
				output PSDONE = OUT_SEC[12];
				input PSEN = IMUX_G1_DATA[0];
				input PSINCDEC = IMUX_G2_DATA[0];
				input RST = IMUX_G3_DATA[0];
				output STATUS0 = OUT_HALF0[14];
				output STATUS1 = OUT_HALF0[15];
				output STATUS2 = OUT_HALF0[16];
				output STATUS3 = OUT_HALF0[17];
				output STATUS4 = OUT_HALF1[14];
				output STATUS5 = OUT_HALF1[15];
				output STATUS6 = OUT_HALF1[16];
				output STATUS7 = OUT_HALF1[17];
				input STSADRS0 = IMUX_G3_DATA[1];
				input STSADRS1 = IMUX_G3_DATA[2];
				input STSADRS2 = IMUX_G3_DATA[3];
				input STSADRS3 = IMUX_G3_DATA[4];
			}

			// wire IMUX_DCM_CLK_OPTINV[0]         DCM.CLKFB
			// wire IMUX_DCM_CLK_OPTINV[1]         DCM.CLKIN
			// wire IMUX_DCM_CLK_OPTINV[2]         DCM.PSCLK
			// wire IMUX_G0_DATA[0]                DCM.DSSEN
			// wire IMUX_G0_DATA[1]                DCM.CTLSEL0
			// wire IMUX_G0_DATA[2]                DCM.CTLSEL1
			// wire IMUX_G0_DATA[3]                DCM.CTLSEL2
			// wire IMUX_G1_DATA[0]                DCM.PSEN
			// wire IMUX_G1_DATA[1]                DCM.CTLOSC2
			// wire IMUX_G1_DATA[2]                DCM.CTLOSC1
			// wire IMUX_G1_DATA[3]                DCM.CTLGO
			// wire IMUX_G2_DATA[0]                DCM.PSINCDEC
			// wire IMUX_G2_DATA[1]                DCM.CTLMODE
			// wire IMUX_G2_DATA[2]                DCM.FREEZEDLL
			// wire IMUX_G2_DATA[3]                DCM.FREEZEDFS
			// wire IMUX_G3_DATA[0]                DCM.RST
			// wire IMUX_G3_DATA[1]                DCM.STSADRS0
			// wire IMUX_G3_DATA[2]                DCM.STSADRS1
			// wire IMUX_G3_DATA[3]                DCM.STSADRS2
			// wire IMUX_G3_DATA[4]                DCM.STSADRS3
			// wire OUT_SEC[2]                     DCM.CLKFX180
			// wire OUT_SEC[3]                     DCM.CLKFX
			// wire OUT_SEC[4]                     DCM.CLKDV
			// wire OUT_SEC[5]                     DCM.CLK2X180
			// wire OUT_SEC[6]                     DCM.CLK2X
			// wire OUT_SEC[7]                     DCM.CLK270
			// wire OUT_SEC[8]                     DCM.CLK180
			// wire OUT_SEC[9]                     DCM.CLK90
			// wire OUT_SEC[10]                    DCM.CLK0
			// wire OUT_SEC[11]                    DCM.CONCUR
			// wire OUT_SEC[12]                    DCM.PSDONE
			// wire OUT_SEC[13]                    DCM.LOCKED
			// wire OUT_HALF0[14]                  DCM.STATUS0
			// wire OUT_HALF0[15]                  DCM.STATUS1
			// wire OUT_HALF0[16]                  DCM.STATUS2
			// wire OUT_HALF0[17]                  DCM.STATUS3
			// wire OUT_HALF1[14]                  DCM.STATUS4
			// wire OUT_HALF1[15]                  DCM.STATUS5
			// wire OUT_HALF1[16]                  DCM.STATUS6
			// wire OUT_HALF1[17]                  DCM.STATUS7
		}

		tile_class DCM_V2P {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);
			bitrect TERM: Vertical (22, rev 12);

			bel DCM {
				output CLK0 = OUT_SEC[10];
				output CLK180 = OUT_SEC[8];
				output CLK270 = OUT_SEC[7];
				output CLK2X = OUT_SEC[6];
				output CLK2X180 = OUT_SEC[5];
				output CLK90 = OUT_SEC[9];
				output CLKDV = OUT_SEC[4];
				input CLKFB = IMUX_DCM_CLK_OPTINV[0];
				output CLKFX = OUT_SEC[3];
				output CLKFX180 = OUT_SEC[2];
				input CLKIN = IMUX_DCM_CLK_OPTINV[1];
				output CONCUR = OUT_SEC[11];
				input CTLGO = IMUX_G1_DATA[3];
				input CTLMODE = IMUX_G2_DATA[1];
				input CTLOSC1 = IMUX_G1_DATA[2];
				input CTLOSC2 = IMUX_G1_DATA[1];
				input CTLSEL0 = IMUX_G0_DATA[1];
				input CTLSEL1 = IMUX_G0_DATA[2];
				input CTLSEL2 = IMUX_G0_DATA[3];
				input DSSEN = IMUX_G0_DATA[0];
				input FREEZEDFS = IMUX_G2_DATA[3];
				input FREEZEDLL = IMUX_G2_DATA[2];
				output LOCKED = OUT_SEC[13];
				input PSCLK = IMUX_DCM_CLK_OPTINV[2];
				output PSDONE = OUT_SEC[12];
				input PSEN = IMUX_G1_DATA[0];
				input PSINCDEC = IMUX_G2_DATA[0];
				input RST = IMUX_G3_DATA[0];
				output STATUS0 = OUT_HALF0[14];
				output STATUS1 = OUT_HALF0[15];
				output STATUS2 = OUT_HALF0[16];
				output STATUS3 = OUT_HALF0[17];
				output STATUS4 = OUT_HALF1[14];
				output STATUS5 = OUT_HALF1[15];
				output STATUS6 = OUT_HALF1[16];
				output STATUS7 = OUT_HALF1[17];
				input STSADRS0 = IMUX_G3_DATA[1];
				input STSADRS1 = IMUX_G3_DATA[2];
				input STSADRS2 = IMUX_G3_DATA[3];
				input STSADRS3 = IMUX_G3_DATA[4];
				input STSADRS4 = IMUX_G3_DATA[5];
			}

			// wire IMUX_DCM_CLK_OPTINV[0]         DCM.CLKFB
			// wire IMUX_DCM_CLK_OPTINV[1]         DCM.CLKIN
			// wire IMUX_DCM_CLK_OPTINV[2]         DCM.PSCLK
			// wire IMUX_G0_DATA[0]                DCM.DSSEN
			// wire IMUX_G0_DATA[1]                DCM.CTLSEL0
			// wire IMUX_G0_DATA[2]                DCM.CTLSEL1
			// wire IMUX_G0_DATA[3]                DCM.CTLSEL2
			// wire IMUX_G1_DATA[0]                DCM.PSEN
			// wire IMUX_G1_DATA[1]                DCM.CTLOSC2
			// wire IMUX_G1_DATA[2]                DCM.CTLOSC1
			// wire IMUX_G1_DATA[3]                DCM.CTLGO
			// wire IMUX_G2_DATA[0]                DCM.PSINCDEC
			// wire IMUX_G2_DATA[1]                DCM.CTLMODE
			// wire IMUX_G2_DATA[2]                DCM.FREEZEDLL
			// wire IMUX_G2_DATA[3]                DCM.FREEZEDFS
			// wire IMUX_G3_DATA[0]                DCM.RST
			// wire IMUX_G3_DATA[1]                DCM.STSADRS0
			// wire IMUX_G3_DATA[2]                DCM.STSADRS1
			// wire IMUX_G3_DATA[3]                DCM.STSADRS2
			// wire IMUX_G3_DATA[4]                DCM.STSADRS3
			// wire IMUX_G3_DATA[5]                DCM.STSADRS4
			// wire OUT_SEC[2]                     DCM.CLKFX180
			// wire OUT_SEC[3]                     DCM.CLKFX
			// wire OUT_SEC[4]                     DCM.CLKDV
			// wire OUT_SEC[5]                     DCM.CLK2X180
			// wire OUT_SEC[6]                     DCM.CLK2X
			// wire OUT_SEC[7]                     DCM.CLK270
			// wire OUT_SEC[8]                     DCM.CLK180
			// wire OUT_SEC[9]                     DCM.CLK90
			// wire OUT_SEC[10]                    DCM.CLK0
			// wire OUT_SEC[11]                    DCM.CONCUR
			// wire OUT_SEC[12]                    DCM.PSDONE
			// wire OUT_SEC[13]                    DCM.LOCKED
			// wire OUT_HALF0[14]                  DCM.STATUS0
			// wire OUT_HALF0[15]                  DCM.STATUS1
			// wire OUT_HALF0[16]                  DCM.STATUS2
			// wire OUT_HALF0[17]                  DCM.STATUS3
			// wire OUT_HALF1[14]                  DCM.STATUS4
			// wire OUT_HALF1[15]                  DCM.STATUS5
			// wire OUT_HALF1[16]                  DCM.STATUS6
			// wire OUT_HALF1[17]                  DCM.STATUS7
		}

		tile_class GIGABIT_S {
			cell CELL_IO;
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN_IO: Vertical (22, rev 80);
			bitrect MAIN[0]: Vertical (22, rev 80);
			bitrect MAIN[1]: Vertical (22, rev 80);
			bitrect MAIN[2]: Vertical (22, rev 80);
			bitrect MAIN[3]: Vertical (22, rev 80);

			bel GT {
				input REFCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[2];
				input REFCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[3];
				input REFCLKSEL = CELL_IO.IMUX_G1_DATA[1];
				input POWERDOWN = CELL_IO.IMUX_G0_DATA[2];
				input LOOPBACK[0] = CELL_IO.IMUX_G0_DATA[3];
				input LOOPBACK[1] = CELL_IO.IMUX_G1_DATA[3];
				input RXUSRCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[1];
				input RXRESET = CELL_IO.IMUX_SR_OPTINV[0];
				input RXPOLARITY = CELL_IO.IMUX_G1_DATA[2];
				input ENPCOMMAALIGN = CELL[0].IMUX_G1_DATA[4];
				input ENMCOMMAALIGN = CELL[0].IMUX_G1_DATA[7];
				input TXUSRCLK = CELL[0].IMUX_CLK_OPTINV[0];
				input TXUSRCLK2 = CELL[0].IMUX_CLK_OPTINV[1];
				input TXRESET = CELL[0].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL_IO.IMUX_G2_DATA[3];
				input TXINHIBIT = CELL_IO.IMUX_G3_DATA[3];
				input TXDATA[0] = CELL[0].IMUX_G0_DATA[0];
				input TXDATA[1] = CELL[0].IMUX_G1_DATA[0];
				input TXDATA[2] = CELL[0].IMUX_G2_DATA[0];
				input TXDATA[3] = CELL[0].IMUX_G3_DATA[0];
				input TXDATA[4] = CELL[0].IMUX_G0_DATA[1];
				input TXDATA[5] = CELL[0].IMUX_G1_DATA[1];
				input TXDATA[6] = CELL[0].IMUX_G2_DATA[1];
				input TXDATA[7] = CELL[0].IMUX_G3_DATA[1];
				input TXDATA[8] = CELL[1].IMUX_G0_DATA[0];
				input TXDATA[9] = CELL[1].IMUX_G1_DATA[0];
				input TXDATA[10] = CELL[1].IMUX_G2_DATA[0];
				input TXDATA[11] = CELL[1].IMUX_G3_DATA[0];
				input TXDATA[12] = CELL[1].IMUX_G0_DATA[1];
				input TXDATA[13] = CELL[1].IMUX_G1_DATA[1];
				input TXDATA[14] = CELL[1].IMUX_G2_DATA[1];
				input TXDATA[15] = CELL[1].IMUX_G3_DATA[1];
				input TXDATA[16] = CELL[2].IMUX_G0_DATA[0];
				input TXDATA[17] = CELL[2].IMUX_G1_DATA[0];
				input TXDATA[18] = CELL[2].IMUX_G2_DATA[0];
				input TXDATA[19] = CELL[2].IMUX_G3_DATA[0];
				input TXDATA[20] = CELL[2].IMUX_G0_DATA[1];
				input TXDATA[21] = CELL[2].IMUX_G1_DATA[1];
				input TXDATA[22] = CELL[2].IMUX_G2_DATA[1];
				input TXDATA[23] = CELL[2].IMUX_G3_DATA[1];
				input TXDATA[24] = CELL[3].IMUX_G0_DATA[0];
				input TXDATA[25] = CELL[3].IMUX_G1_DATA[0];
				input TXDATA[26] = CELL[3].IMUX_G2_DATA[0];
				input TXDATA[27] = CELL[3].IMUX_G3_DATA[0];
				input TXDATA[28] = CELL[3].IMUX_G0_DATA[1];
				input TXDATA[29] = CELL[3].IMUX_G1_DATA[1];
				input TXDATA[30] = CELL[3].IMUX_G2_DATA[1];
				input TXDATA[31] = CELL[3].IMUX_G3_DATA[1];
				input TXBYPASS8B10B[0] = CELL[0].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[1] = CELL[1].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[2] = CELL[2].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[3] = CELL[3].IMUX_G0_DATA[2];
				input TXCHARISK[0] = CELL[0].IMUX_G1_DATA[2];
				input TXCHARISK[1] = CELL[1].IMUX_G1_DATA[2];
				input TXCHARISK[2] = CELL[2].IMUX_G1_DATA[2];
				input TXCHARISK[3] = CELL[3].IMUX_G1_DATA[2];
				input TXCHARDISPMODE[0] = CELL[0].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[1] = CELL[1].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[2] = CELL[2].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[3] = CELL[3].IMUX_G2_DATA[2];
				input TXCHARDISPVAL[0] = CELL[0].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[1] = CELL[1].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[2] = CELL[2].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[3] = CELL[3].IMUX_G3_DATA[2];
				input TXFORCECRCERR = CELL[3].IMUX_G3_DATA[3];
				input CONFIGENABLE = CELL_IO.IMUX_G3_DATA[2];
				input CONFIGIN = CELL_IO.IMUX_G2_DATA[2];
				input ENCHANSYNC = CELL_IO.IMUX_G0_DATA[1];
				input CHBONDI[0] = CELL_IO.IMUX_G0_DATA[0];
				input CHBONDI[1] = CELL_IO.IMUX_G1_DATA[0];
				input CHBONDI[2] = CELL_IO.IMUX_G2_DATA[0];
				input CHBONDI[3] = CELL_IO.IMUX_G3_DATA[0];
				output RXRECCLK = CELL_IO.OUT_FAN_BEL[6];
				output RXDATA[0] = CELL[0].OUT_FAN_BEL[0];
				output RXDATA[1] = CELL[0].OUT_FAN_BEL[1];
				output RXDATA[2] = CELL[0].OUT_FAN_BEL[2];
				output RXDATA[3] = CELL[0].OUT_FAN_BEL[3];
				output RXDATA[4] = CELL[0].OUT_FAN_BEL[4];
				output RXDATA[5] = CELL[0].OUT_FAN_BEL[5];
				output RXDATA[6] = CELL[0].OUT_FAN_BEL[6];
				output RXDATA[7] = CELL[0].OUT_FAN_BEL[7];
				output RXDATA[8] = CELL[1].OUT_FAN_BEL[0];
				output RXDATA[9] = CELL[1].OUT_FAN_BEL[1];
				output RXDATA[10] = CELL[1].OUT_FAN_BEL[2];
				output RXDATA[11] = CELL[1].OUT_FAN_BEL[3];
				output RXDATA[12] = CELL[1].OUT_FAN_BEL[4];
				output RXDATA[13] = CELL[1].OUT_FAN_BEL[5];
				output RXDATA[14] = CELL[1].OUT_FAN_BEL[6];
				output RXDATA[15] = CELL[1].OUT_FAN_BEL[7];
				output RXDATA[16] = CELL[2].OUT_FAN_BEL[0];
				output RXDATA[17] = CELL[2].OUT_FAN_BEL[1];
				output RXDATA[18] = CELL[2].OUT_FAN_BEL[2];
				output RXDATA[19] = CELL[2].OUT_FAN_BEL[3];
				output RXDATA[20] = CELL[2].OUT_FAN_BEL[4];
				output RXDATA[21] = CELL[2].OUT_FAN_BEL[5];
				output RXDATA[22] = CELL[2].OUT_FAN_BEL[6];
				output RXDATA[23] = CELL[2].OUT_FAN_BEL[7];
				output RXDATA[24] = CELL[3].OUT_FAN_BEL[0];
				output RXDATA[25] = CELL[3].OUT_FAN_BEL[1];
				output RXDATA[26] = CELL[3].OUT_FAN_BEL[2];
				output RXDATA[27] = CELL[3].OUT_FAN_BEL[3];
				output RXDATA[28] = CELL[3].OUT_FAN_BEL[4];
				output RXDATA[29] = CELL[3].OUT_FAN_BEL[5];
				output RXDATA[30] = CELL[3].OUT_FAN_BEL[6];
				output RXDATA[31] = CELL[3].OUT_FAN_BEL[7];
				output RXNOTINTABLE[0] = CELL[0].OUT_SEC_BEL[13];
				output RXNOTINTABLE[1] = CELL[1].OUT_SEC_BEL[13];
				output RXNOTINTABLE[2] = CELL[2].OUT_SEC_BEL[13];
				output RXNOTINTABLE[3] = CELL[3].OUT_SEC_BEL[13];
				output RXDISPERR[0] = CELL[0].OUT_SEC_BEL[14];
				output RXDISPERR[1] = CELL[1].OUT_SEC_BEL[14];
				output RXDISPERR[2] = CELL[2].OUT_SEC_BEL[14];
				output RXDISPERR[3] = CELL[3].OUT_SEC_BEL[14];
				output RXCHARISK[0] = CELL[0].OUT_SEC_BEL[12];
				output RXCHARISK[1] = CELL[1].OUT_SEC_BEL[12];
				output RXCHARISK[2] = CELL[2].OUT_SEC_BEL[12];
				output RXCHARISK[3] = CELL[3].OUT_SEC_BEL[12];
				output RXCHARISCOMMA[0] = CELL[0].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[1] = CELL[1].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[2] = CELL[2].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[3] = CELL[3].OUT_SEC_BEL[11];
				output RXRUNDISP[0] = CELL[0].OUT_SEC_BEL[15];
				output RXRUNDISP[1] = CELL[1].OUT_SEC_BEL[15];
				output RXRUNDISP[2] = CELL[2].OUT_SEC_BEL[15];
				output RXRUNDISP[3] = CELL[3].OUT_SEC_BEL[15];
				output RXCOMMADET = CELL_IO.OUT_FAN_BEL[5];
				output RXREALIGN = CELL_IO.OUT_SEC_BEL[13];
				output RXLOSSOFSYNC[0] = CELL[0].OUT_SEC_BEL[8];
				output RXLOSSOFSYNC[1] = CELL[1].OUT_SEC_BEL[8];
				output RXCLKCORCNT[0] = CELL_IO.OUT_SEC_BEL[11];
				output RXCLKCORCNT[1] = CELL_IO.OUT_SEC_BEL[10];
				output RXCLKCORCNT[2] = CELL_IO.OUT_SEC_BEL[9];
				output RXBUFSTATUS[0] = CELL_IO.OUT_SEC_BEL[15];
				output RXBUFSTATUS[1] = CELL_IO.OUT_SEC_BEL[14];
				output RXCHECKINGCRC = CELL[3].OUT_SEC_BEL[8];
				output RXCRCERR = CELL[2].OUT_SEC_BEL[8];
				output TXKERR[0] = CELL[0].OUT_SEC_BEL[9];
				output TXKERR[1] = CELL[1].OUT_SEC_BEL[9];
				output TXKERR[2] = CELL[2].OUT_SEC_BEL[9];
				output TXKERR[3] = CELL[3].OUT_SEC_BEL[9];
				output TXRUNDISP[0] = CELL[0].OUT_SEC_BEL[10];
				output TXRUNDISP[1] = CELL[1].OUT_SEC_BEL[10];
				output TXRUNDISP[2] = CELL[2].OUT_SEC_BEL[10];
				output TXRUNDISP[3] = CELL[3].OUT_SEC_BEL[10];
				output TXBUFERR = CELL_IO.OUT_FAN_BEL[7];
				output CONFIGOUT = CELL_IO.OUT_SEC_BEL[12];
				output CHBONDO[0] = CELL_IO.OUT_FAN_BEL[0];
				output CHBONDO[1] = CELL_IO.OUT_FAN_BEL[1];
				output CHBONDO[2] = CELL_IO.OUT_FAN_BEL[2];
				output CHBONDO[3] = CELL_IO.OUT_FAN_BEL[3];
				output CHBONDDONE = CELL_IO.OUT_FAN_BEL[4];
				attribute ENABLE @MAIN_IO[3][74];
				attribute REF_CLK_V_SEL @[MAIN_IO[3][2]];
				attribute SERDES_10B @MAIN_IO[3][35];
				attribute TERMINATION_IMP @[MAIN_IO[3][79]] {
					_50 = 0b0,
					_75 = 0b1,
				}
				attribute ALIGN_COMMA_MSB @MAIN[0][3][0];
				attribute PCOMMA_DETECT @MAIN[0][3][34];
				attribute MCOMMA_DETECT @MAIN[0][3][22];
				attribute COMMA_10B_MASK @[MAIN[0][3][1], MAIN[0][3][2], MAIN[0][3][3], MAIN[0][3][4], MAIN[0][3][5], MAIN[0][3][6], MAIN[0][3][7], MAIN[0][3][8], MAIN[0][3][9], MAIN[0][3][10]];
				attribute PCOMMA_10B_VALUE @[MAIN[0][3][23], MAIN[0][3][24], MAIN[0][3][25], MAIN[0][3][26], MAIN[0][3][27], MAIN[0][3][28], MAIN[0][3][29], MAIN[0][3][30], MAIN[0][3][31], MAIN[0][3][32]];
				attribute MCOMMA_10B_VALUE @[MAIN[0][3][11], MAIN[0][3][12], MAIN[0][3][13], MAIN[0][3][14], MAIN[0][3][15], MAIN[0][3][16], MAIN[0][3][17], MAIN[0][3][18], MAIN[0][3][19], MAIN[0][3][20]];
				attribute DEC_PCOMMA_DETECT @MAIN[1][3][31];
				attribute DEC_MCOMMA_DETECT @MAIN[1][3][32];
				attribute DEC_VALID_COMMA_ONLY @MAIN[1][3][30];
				attribute RX_DATA_WIDTH @[MAIN[1][3][1], MAIN[1][3][0]] {
					_1 = 0b01,
					_2 = 0b10,
					_4 = 0b00,
				}
				attribute RX_BUFFER_USE @MAIN[1][3][25];
				attribute RX_BUFFER_LIMIT @[MAIN[1][3][29], MAIN[1][3][28], MAIN[1][3][27], MAIN[1][3][26]];
				attribute RX_DECODE_USE @MAIN[1][3][24];
				attribute RX_CRC_USE @MAIN[2][3][35];
				attribute RX_LOS_INVALID_INCR @[MAIN[3][3][22], MAIN[3][3][21], MAIN[3][3][20]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_8 = 0b011,
					_16 = 0b100,
					_32 = 0b101,
					_64 = 0b110,
					_128 = 0b111,
				}
				attribute RX_LOS_THRESHOLD @[MAIN[3][3][19], MAIN[3][3][18], MAIN[3][3][17]] {
					_4 = 0b000,
					_8 = 0b001,
					_16 = 0b010,
					_32 = 0b011,
					_64 = 0b100,
					_128 = 0b101,
					_256 = 0b110,
					_512 = 0b111,
				}
				attribute RX_LOSS_OF_SYNC_FSM @MAIN[3][3][23];
				attribute TX_DATA_WIDTH @[MAIN_IO[3][1], MAIN_IO[3][0]] {
					_1 = 0b01,
					_2 = 0b10,
					_4 = 0b00,
				}
				attribute TX_BUFFER_USE @MAIN_IO[3][36];
				attribute TX_CRC_USE @MAIN_IO[3][37];
				attribute TX_CRC_FORCE_VALUE @[MAIN_IO[3][45], MAIN_IO[3][44], MAIN_IO[3][43], MAIN_IO[3][42], MAIN_IO[3][41], MAIN_IO[3][40], MAIN_IO[3][39], MAIN_IO[3][38]];
				attribute TX_DIFF_CTRL @[MAIN_IO[3][73], MAIN_IO[3][78], MAIN_IO[3][77]] {
					_400 = 0b001,
					_500 = 0b000,
					_600 = 0b010,
					_700 = 0b011,
					_800 = 0b101,
				}
				attribute TX_PREEMPHASIS @[MAIN_IO[3][75], MAIN_IO[3][76]];
				attribute CRC_FORMAT @[MAIN_IO[3][4], MAIN_IO[3][3]] {
					USER_MODE = 0b00,
					ETHERNET = 0b01,
					INFINIBAND = 0b10,
					FIBRE_CHAN = 0b11,
				}
				attribute CRC_START_OF_PKT @[MAIN_IO[3][12], MAIN_IO[3][11], MAIN_IO[3][10], MAIN_IO[3][9], MAIN_IO[3][8], MAIN_IO[3][7], MAIN_IO[3][6], MAIN_IO[3][5]];
				attribute CRC_END_OF_PKT @[MAIN_IO[3][20], MAIN_IO[3][19], MAIN_IO[3][18], MAIN_IO[3][17], MAIN_IO[3][16], MAIN_IO[3][15], MAIN_IO[3][14], MAIN_IO[3][13]];
				attribute CLK_CORRECT_USE @MAIN[1][3][10];
				attribute CLK_COR_INSERT_IDLE_FLAG @MAIN[1][3][11];
				attribute CLK_COR_KEEP_IDLE @MAIN[1][3][12];
				attribute CLK_COR_REPEAT_WAIT @[MAIN[1][3][17], MAIN[1][3][16], MAIN[1][3][15], MAIN[1][3][14], MAIN[1][3][13]];
				attribute CLK_COR_SEQ_LEN @[MAIN[1][3][34], MAIN[1][3][33]] {
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
					_4 = 0b00,
				}
				attribute CLK_COR_SEQ_2_USE @MAIN[1][3][35];
				attribute CLK_COR_SEQ_1_1 @[MAIN[0][3][79], MAIN[0][3][78], MAIN[0][3][77], MAIN[0][3][76], MAIN[0][3][75], MAIN[0][3][74], MAIN[0][3][73], MAIN[0][3][72], MAIN[0][3][71], MAIN[0][3][70], MAIN[0][3][69]];
				attribute CLK_COR_SEQ_1_2 @[MAIN[0][3][68], MAIN[0][3][67], MAIN[0][3][66], MAIN[0][3][65], MAIN[0][3][64], MAIN[0][3][63], MAIN[0][3][62], MAIN[0][3][61], MAIN[0][3][60], MAIN[0][3][59], MAIN[0][3][58]];
				attribute CLK_COR_SEQ_1_3 @[MAIN[0][3][57], MAIN[0][3][56], MAIN[0][3][55], MAIN[0][3][54], MAIN[0][3][53], MAIN[0][3][52], MAIN[0][3][51], MAIN[0][3][50], MAIN[0][3][49], MAIN[0][3][48], MAIN[0][3][47]];
				attribute CLK_COR_SEQ_1_4 @[MAIN[0][3][46], MAIN[0][3][45], MAIN[0][3][44], MAIN[0][3][43], MAIN[0][3][42], MAIN[0][3][41], MAIN[0][3][40], MAIN[0][3][39], MAIN[0][3][38], MAIN[0][3][37], MAIN[0][3][36]];
				attribute CLK_COR_SEQ_2_1 @[MAIN[1][3][79], MAIN[1][3][78], MAIN[1][3][77], MAIN[1][3][76], MAIN[1][3][75], MAIN[1][3][74], MAIN[1][3][73], MAIN[1][3][72], MAIN[1][3][71], MAIN[1][3][70], MAIN[1][3][69]];
				attribute CLK_COR_SEQ_2_2 @[MAIN[1][3][68], MAIN[1][3][67], MAIN[1][3][66], MAIN[1][3][65], MAIN[1][3][64], MAIN[1][3][63], MAIN[1][3][62], MAIN[1][3][61], MAIN[1][3][60], MAIN[1][3][59], MAIN[1][3][58]];
				attribute CLK_COR_SEQ_2_3 @[MAIN[1][3][57], MAIN[1][3][56], MAIN[1][3][55], MAIN[1][3][54], MAIN[1][3][53], MAIN[1][3][52], MAIN[1][3][51], MAIN[1][3][50], MAIN[1][3][49], MAIN[1][3][48], MAIN[1][3][47]];
				attribute CLK_COR_SEQ_2_4 @[MAIN[1][3][46], MAIN[1][3][45], MAIN[1][3][44], MAIN[1][3][43], MAIN[1][3][42], MAIN[1][3][41], MAIN[1][3][40], MAIN[1][3][39], MAIN[1][3][38], MAIN[1][3][37], MAIN[1][3][36]];
				attribute CHAN_BOND_MODE @[MAIN[1][3][5], MAIN[1][3][4]] {
					NONE = 0b00,
					MASTER = 0b01,
					SLAVE_1_HOP = 0b10,
					SLAVE_2_HOPS = 0b11,
				}
				attribute CHAN_BOND_WAIT @[MAIN[3][3][32], MAIN[3][3][31], MAIN[3][3][30], MAIN[3][3][29]];
				attribute CHAN_BOND_OFFSET @[MAIN[1][3][9], MAIN[1][3][8], MAIN[1][3][7], MAIN[1][3][6]];
				attribute CHAN_BOND_LIMIT @[MAIN[3][3][28], MAIN[3][3][27], MAIN[3][3][26], MAIN[3][3][25], MAIN[3][3][24]];
				attribute CHAN_BOND_ONE_SHOT @MAIN[1][3][23];
				attribute CHAN_BOND_SEQ_LEN @[MAIN[3][3][34], MAIN[3][3][33]] {
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
					_4 = 0b00,
				}
				attribute CHAN_BOND_SEQ_2_USE @MAIN[3][3][35];
				attribute CHAN_BOND_SEQ_1_1 @[MAIN[2][3][79], MAIN[2][3][78], MAIN[2][3][77], MAIN[2][3][76], MAIN[2][3][75], MAIN[2][3][74], MAIN[2][3][73], MAIN[2][3][72], MAIN[2][3][71], MAIN[2][3][70], MAIN[2][3][69]];
				attribute CHAN_BOND_SEQ_1_2 @[MAIN[2][3][68], MAIN[2][3][67], MAIN[2][3][66], MAIN[2][3][65], MAIN[2][3][64], MAIN[2][3][63], MAIN[2][3][62], MAIN[2][3][61], MAIN[2][3][60], MAIN[2][3][59], MAIN[2][3][58]];
				attribute CHAN_BOND_SEQ_1_3 @[MAIN[2][3][57], MAIN[2][3][56], MAIN[2][3][55], MAIN[2][3][54], MAIN[2][3][53], MAIN[2][3][52], MAIN[2][3][51], MAIN[2][3][50], MAIN[2][3][49], MAIN[2][3][48], MAIN[2][3][47]];
				attribute CHAN_BOND_SEQ_1_4 @[MAIN[2][3][46], MAIN[2][3][45], MAIN[2][3][44], MAIN[2][3][43], MAIN[2][3][42], MAIN[2][3][41], MAIN[2][3][40], MAIN[2][3][39], MAIN[2][3][38], MAIN[2][3][37], MAIN[2][3][36]];
				attribute CHAN_BOND_SEQ_2_1 @[MAIN[3][3][79], MAIN[3][3][78], MAIN[3][3][77], MAIN[3][3][76], MAIN[3][3][75], MAIN[3][3][74], MAIN[3][3][73], MAIN[3][3][72], MAIN[3][3][71], MAIN[3][3][70], MAIN[3][3][69]];
				attribute CHAN_BOND_SEQ_2_2 @[MAIN[3][3][68], MAIN[3][3][67], MAIN[3][3][66], MAIN[3][3][65], MAIN[3][3][64], MAIN[3][3][63], MAIN[3][3][62], MAIN[3][3][61], MAIN[3][3][60], MAIN[3][3][59], MAIN[3][3][58]];
				attribute CHAN_BOND_SEQ_2_3 @[MAIN[3][3][57], MAIN[3][3][56], MAIN[3][3][55], MAIN[3][3][54], MAIN[3][3][53], MAIN[3][3][52], MAIN[3][3][51], MAIN[3][3][50], MAIN[3][3][49], MAIN[3][3][48], MAIN[3][3][47]];
				attribute CHAN_BOND_SEQ_2_4 @[MAIN[3][3][46], MAIN[3][3][45], MAIN[3][3][44], MAIN[3][3][43], MAIN[3][3][42], MAIN[3][3][41], MAIN[3][3][40], MAIN[3][3][39], MAIN[3][3][38], MAIN[3][3][37], MAIN[3][3][36]];
				attribute TEST_MODE_1 @MAIN[2][3][29];
				attribute TEST_MODE_2 @MAIN[2][3][30];
				attribute TEST_MODE_3 @MAIN[2][3][31];
				attribute TEST_MODE_4 @MAIN[2][3][32];
				attribute TEST_MODE_5 @MAIN[2][3][33];
				attribute TEST_MODE_6 @MAIN[2][3][34];
			}

			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[0] GT.RXUSRCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[1] GT.RXUSRCLK2
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[2] GT.REFCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[3] GT.REFCLK2
			// wire CELL_IO.IMUX_SR_OPTINV[0]      GT.RXRESET
			// wire CELL_IO.IMUX_G0_DATA[0]        GT.CHBONDI[0]
			// wire CELL_IO.IMUX_G0_DATA[1]        GT.ENCHANSYNC
			// wire CELL_IO.IMUX_G0_DATA[2]        GT.POWERDOWN
			// wire CELL_IO.IMUX_G0_DATA[3]        GT.LOOPBACK[0]
			// wire CELL_IO.IMUX_G1_DATA[0]        GT.CHBONDI[1]
			// wire CELL_IO.IMUX_G1_DATA[1]        GT.REFCLKSEL
			// wire CELL_IO.IMUX_G1_DATA[2]        GT.RXPOLARITY
			// wire CELL_IO.IMUX_G1_DATA[3]        GT.LOOPBACK[1]
			// wire CELL_IO.IMUX_G2_DATA[0]        GT.CHBONDI[2]
			// wire CELL_IO.IMUX_G2_DATA[2]        GT.CONFIGIN
			// wire CELL_IO.IMUX_G2_DATA[3]        GT.TXPOLARITY
			// wire CELL_IO.IMUX_G3_DATA[0]        GT.CHBONDI[3]
			// wire CELL_IO.IMUX_G3_DATA[2]        GT.CONFIGENABLE
			// wire CELL_IO.IMUX_G3_DATA[3]        GT.TXINHIBIT
			// wire CELL_IO.OUT_FAN_BEL[0]         GT.CHBONDO[0]
			// wire CELL_IO.OUT_FAN_BEL[1]         GT.CHBONDO[1]
			// wire CELL_IO.OUT_FAN_BEL[2]         GT.CHBONDO[2]
			// wire CELL_IO.OUT_FAN_BEL[3]         GT.CHBONDO[3]
			// wire CELL_IO.OUT_FAN_BEL[4]         GT.CHBONDDONE
			// wire CELL_IO.OUT_FAN_BEL[5]         GT.RXCOMMADET
			// wire CELL_IO.OUT_FAN_BEL[6]         GT.RXRECCLK
			// wire CELL_IO.OUT_FAN_BEL[7]         GT.TXBUFERR
			// wire CELL_IO.OUT_SEC_BEL[9]         GT.RXCLKCORCNT[2]
			// wire CELL_IO.OUT_SEC_BEL[10]        GT.RXCLKCORCNT[1]
			// wire CELL_IO.OUT_SEC_BEL[11]        GT.RXCLKCORCNT[0]
			// wire CELL_IO.OUT_SEC_BEL[12]        GT.CONFIGOUT
			// wire CELL_IO.OUT_SEC_BEL[13]        GT.RXREALIGN
			// wire CELL_IO.OUT_SEC_BEL[14]        GT.RXBUFSTATUS[1]
			// wire CELL_IO.OUT_SEC_BEL[15]        GT.RXBUFSTATUS[0]
			// wire CELL[0].IMUX_CLK_OPTINV[0]     GT.TXUSRCLK
			// wire CELL[0].IMUX_CLK_OPTINV[1]     GT.TXUSRCLK2
			// wire CELL[0].IMUX_SR_OPTINV[0]      GT.TXRESET
			// wire CELL[0].IMUX_G0_DATA[0]        GT.TXDATA[0]
			// wire CELL[0].IMUX_G0_DATA[1]        GT.TXDATA[4]
			// wire CELL[0].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[0]
			// wire CELL[0].IMUX_G1_DATA[0]        GT.TXDATA[1]
			// wire CELL[0].IMUX_G1_DATA[1]        GT.TXDATA[5]
			// wire CELL[0].IMUX_G1_DATA[2]        GT.TXCHARISK[0]
			// wire CELL[0].IMUX_G1_DATA[4]        GT.ENPCOMMAALIGN
			// wire CELL[0].IMUX_G1_DATA[7]        GT.ENMCOMMAALIGN
			// wire CELL[0].IMUX_G2_DATA[0]        GT.TXDATA[2]
			// wire CELL[0].IMUX_G2_DATA[1]        GT.TXDATA[6]
			// wire CELL[0].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[0]
			// wire CELL[0].IMUX_G3_DATA[0]        GT.TXDATA[3]
			// wire CELL[0].IMUX_G3_DATA[1]        GT.TXDATA[7]
			// wire CELL[0].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[0]
			// wire CELL[0].OUT_FAN_BEL[0]         GT.RXDATA[0]
			// wire CELL[0].OUT_FAN_BEL[1]         GT.RXDATA[1]
			// wire CELL[0].OUT_FAN_BEL[2]         GT.RXDATA[2]
			// wire CELL[0].OUT_FAN_BEL[3]         GT.RXDATA[3]
			// wire CELL[0].OUT_FAN_BEL[4]         GT.RXDATA[4]
			// wire CELL[0].OUT_FAN_BEL[5]         GT.RXDATA[5]
			// wire CELL[0].OUT_FAN_BEL[6]         GT.RXDATA[6]
			// wire CELL[0].OUT_FAN_BEL[7]         GT.RXDATA[7]
			// wire CELL[0].OUT_SEC_BEL[8]         GT.RXLOSSOFSYNC[0]
			// wire CELL[0].OUT_SEC_BEL[9]         GT.TXKERR[0]
			// wire CELL[0].OUT_SEC_BEL[10]        GT.TXRUNDISP[0]
			// wire CELL[0].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[0]
			// wire CELL[0].OUT_SEC_BEL[12]        GT.RXCHARISK[0]
			// wire CELL[0].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[0]
			// wire CELL[0].OUT_SEC_BEL[14]        GT.RXDISPERR[0]
			// wire CELL[0].OUT_SEC_BEL[15]        GT.RXRUNDISP[0]
			// wire CELL[1].IMUX_G0_DATA[0]        GT.TXDATA[8]
			// wire CELL[1].IMUX_G0_DATA[1]        GT.TXDATA[12]
			// wire CELL[1].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[1]
			// wire CELL[1].IMUX_G1_DATA[0]        GT.TXDATA[9]
			// wire CELL[1].IMUX_G1_DATA[1]        GT.TXDATA[13]
			// wire CELL[1].IMUX_G1_DATA[2]        GT.TXCHARISK[1]
			// wire CELL[1].IMUX_G2_DATA[0]        GT.TXDATA[10]
			// wire CELL[1].IMUX_G2_DATA[1]        GT.TXDATA[14]
			// wire CELL[1].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[1]
			// wire CELL[1].IMUX_G3_DATA[0]        GT.TXDATA[11]
			// wire CELL[1].IMUX_G3_DATA[1]        GT.TXDATA[15]
			// wire CELL[1].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[1]
			// wire CELL[1].OUT_FAN_BEL[0]         GT.RXDATA[8]
			// wire CELL[1].OUT_FAN_BEL[1]         GT.RXDATA[9]
			// wire CELL[1].OUT_FAN_BEL[2]         GT.RXDATA[10]
			// wire CELL[1].OUT_FAN_BEL[3]         GT.RXDATA[11]
			// wire CELL[1].OUT_FAN_BEL[4]         GT.RXDATA[12]
			// wire CELL[1].OUT_FAN_BEL[5]         GT.RXDATA[13]
			// wire CELL[1].OUT_FAN_BEL[6]         GT.RXDATA[14]
			// wire CELL[1].OUT_FAN_BEL[7]         GT.RXDATA[15]
			// wire CELL[1].OUT_SEC_BEL[8]         GT.RXLOSSOFSYNC[1]
			// wire CELL[1].OUT_SEC_BEL[9]         GT.TXKERR[1]
			// wire CELL[1].OUT_SEC_BEL[10]        GT.TXRUNDISP[1]
			// wire CELL[1].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[1]
			// wire CELL[1].OUT_SEC_BEL[12]        GT.RXCHARISK[1]
			// wire CELL[1].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[1]
			// wire CELL[1].OUT_SEC_BEL[14]        GT.RXDISPERR[1]
			// wire CELL[1].OUT_SEC_BEL[15]        GT.RXRUNDISP[1]
			// wire CELL[2].IMUX_G0_DATA[0]        GT.TXDATA[16]
			// wire CELL[2].IMUX_G0_DATA[1]        GT.TXDATA[20]
			// wire CELL[2].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[2]
			// wire CELL[2].IMUX_G1_DATA[0]        GT.TXDATA[17]
			// wire CELL[2].IMUX_G1_DATA[1]        GT.TXDATA[21]
			// wire CELL[2].IMUX_G1_DATA[2]        GT.TXCHARISK[2]
			// wire CELL[2].IMUX_G2_DATA[0]        GT.TXDATA[18]
			// wire CELL[2].IMUX_G2_DATA[1]        GT.TXDATA[22]
			// wire CELL[2].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[2]
			// wire CELL[2].IMUX_G3_DATA[0]        GT.TXDATA[19]
			// wire CELL[2].IMUX_G3_DATA[1]        GT.TXDATA[23]
			// wire CELL[2].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[2]
			// wire CELL[2].OUT_FAN_BEL[0]         GT.RXDATA[16]
			// wire CELL[2].OUT_FAN_BEL[1]         GT.RXDATA[17]
			// wire CELL[2].OUT_FAN_BEL[2]         GT.RXDATA[18]
			// wire CELL[2].OUT_FAN_BEL[3]         GT.RXDATA[19]
			// wire CELL[2].OUT_FAN_BEL[4]         GT.RXDATA[20]
			// wire CELL[2].OUT_FAN_BEL[5]         GT.RXDATA[21]
			// wire CELL[2].OUT_FAN_BEL[6]         GT.RXDATA[22]
			// wire CELL[2].OUT_FAN_BEL[7]         GT.RXDATA[23]
			// wire CELL[2].OUT_SEC_BEL[8]         GT.RXCRCERR
			// wire CELL[2].OUT_SEC_BEL[9]         GT.TXKERR[2]
			// wire CELL[2].OUT_SEC_BEL[10]        GT.TXRUNDISP[2]
			// wire CELL[2].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[2]
			// wire CELL[2].OUT_SEC_BEL[12]        GT.RXCHARISK[2]
			// wire CELL[2].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[2]
			// wire CELL[2].OUT_SEC_BEL[14]        GT.RXDISPERR[2]
			// wire CELL[2].OUT_SEC_BEL[15]        GT.RXRUNDISP[2]
			// wire CELL[3].IMUX_G0_DATA[0]        GT.TXDATA[24]
			// wire CELL[3].IMUX_G0_DATA[1]        GT.TXDATA[28]
			// wire CELL[3].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[3]
			// wire CELL[3].IMUX_G1_DATA[0]        GT.TXDATA[25]
			// wire CELL[3].IMUX_G1_DATA[1]        GT.TXDATA[29]
			// wire CELL[3].IMUX_G1_DATA[2]        GT.TXCHARISK[3]
			// wire CELL[3].IMUX_G2_DATA[0]        GT.TXDATA[26]
			// wire CELL[3].IMUX_G2_DATA[1]        GT.TXDATA[30]
			// wire CELL[3].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[3]
			// wire CELL[3].IMUX_G3_DATA[0]        GT.TXDATA[27]
			// wire CELL[3].IMUX_G3_DATA[1]        GT.TXDATA[31]
			// wire CELL[3].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[3]
			// wire CELL[3].IMUX_G3_DATA[3]        GT.TXFORCECRCERR
			// wire CELL[3].OUT_FAN_BEL[0]         GT.RXDATA[24]
			// wire CELL[3].OUT_FAN_BEL[1]         GT.RXDATA[25]
			// wire CELL[3].OUT_FAN_BEL[2]         GT.RXDATA[26]
			// wire CELL[3].OUT_FAN_BEL[3]         GT.RXDATA[27]
			// wire CELL[3].OUT_FAN_BEL[4]         GT.RXDATA[28]
			// wire CELL[3].OUT_FAN_BEL[5]         GT.RXDATA[29]
			// wire CELL[3].OUT_FAN_BEL[6]         GT.RXDATA[30]
			// wire CELL[3].OUT_FAN_BEL[7]         GT.RXDATA[31]
			// wire CELL[3].OUT_SEC_BEL[8]         GT.RXCHECKINGCRC
			// wire CELL[3].OUT_SEC_BEL[9]         GT.TXKERR[3]
			// wire CELL[3].OUT_SEC_BEL[10]        GT.TXRUNDISP[3]
			// wire CELL[3].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[3]
			// wire CELL[3].OUT_SEC_BEL[12]        GT.RXCHARISK[3]
			// wire CELL[3].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[3]
			// wire CELL[3].OUT_SEC_BEL[14]        GT.RXDISPERR[3]
			// wire CELL[3].OUT_SEC_BEL[15]        GT.RXRUNDISP[3]
		}

		tile_class GIGABIT_N {
			cell CELL_IO;
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN_IO: Vertical (22, rev 80);
			bitrect MAIN[0]: Vertical (22, rev 80);
			bitrect MAIN[1]: Vertical (22, rev 80);
			bitrect MAIN[2]: Vertical (22, rev 80);
			bitrect MAIN[3]: Vertical (22, rev 80);

			bel GT {
				input REFCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[2];
				input REFCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[3];
				input REFCLKSEL = CELL_IO.IMUX_G1_DATA[1];
				input POWERDOWN = CELL_IO.IMUX_G0_DATA[2];
				input LOOPBACK[0] = CELL_IO.IMUX_G0_DATA[3];
				input LOOPBACK[1] = CELL_IO.IMUX_G1_DATA[3];
				input RXUSRCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[1];
				input RXRESET = CELL_IO.IMUX_SR_OPTINV[0];
				input RXPOLARITY = CELL_IO.IMUX_G1_DATA[2];
				input ENPCOMMAALIGN = CELL[0].IMUX_G1_DATA[4];
				input ENMCOMMAALIGN = CELL[0].IMUX_G1_DATA[7];
				input TXUSRCLK = CELL[0].IMUX_CLK_OPTINV[0];
				input TXUSRCLK2 = CELL[0].IMUX_CLK_OPTINV[1];
				input TXRESET = CELL[0].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL_IO.IMUX_G2_DATA[3];
				input TXINHIBIT = CELL_IO.IMUX_G3_DATA[3];
				input TXDATA[0] = CELL[0].IMUX_G0_DATA[0];
				input TXDATA[1] = CELL[0].IMUX_G1_DATA[0];
				input TXDATA[2] = CELL[0].IMUX_G2_DATA[0];
				input TXDATA[3] = CELL[0].IMUX_G3_DATA[0];
				input TXDATA[4] = CELL[0].IMUX_G0_DATA[1];
				input TXDATA[5] = CELL[0].IMUX_G1_DATA[1];
				input TXDATA[6] = CELL[0].IMUX_G2_DATA[1];
				input TXDATA[7] = CELL[0].IMUX_G3_DATA[1];
				input TXDATA[8] = CELL[1].IMUX_G0_DATA[0];
				input TXDATA[9] = CELL[1].IMUX_G1_DATA[0];
				input TXDATA[10] = CELL[1].IMUX_G2_DATA[0];
				input TXDATA[11] = CELL[1].IMUX_G3_DATA[0];
				input TXDATA[12] = CELL[1].IMUX_G0_DATA[1];
				input TXDATA[13] = CELL[1].IMUX_G1_DATA[1];
				input TXDATA[14] = CELL[1].IMUX_G2_DATA[1];
				input TXDATA[15] = CELL[1].IMUX_G3_DATA[1];
				input TXDATA[16] = CELL[2].IMUX_G0_DATA[0];
				input TXDATA[17] = CELL[2].IMUX_G1_DATA[0];
				input TXDATA[18] = CELL[2].IMUX_G2_DATA[0];
				input TXDATA[19] = CELL[2].IMUX_G3_DATA[0];
				input TXDATA[20] = CELL[2].IMUX_G0_DATA[1];
				input TXDATA[21] = CELL[2].IMUX_G1_DATA[1];
				input TXDATA[22] = CELL[2].IMUX_G2_DATA[1];
				input TXDATA[23] = CELL[2].IMUX_G3_DATA[1];
				input TXDATA[24] = CELL[3].IMUX_G0_DATA[0];
				input TXDATA[25] = CELL[3].IMUX_G1_DATA[0];
				input TXDATA[26] = CELL[3].IMUX_G2_DATA[0];
				input TXDATA[27] = CELL[3].IMUX_G3_DATA[0];
				input TXDATA[28] = CELL[3].IMUX_G0_DATA[1];
				input TXDATA[29] = CELL[3].IMUX_G1_DATA[1];
				input TXDATA[30] = CELL[3].IMUX_G2_DATA[1];
				input TXDATA[31] = CELL[3].IMUX_G3_DATA[1];
				input TXBYPASS8B10B[0] = CELL[0].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[1] = CELL[1].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[2] = CELL[2].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[3] = CELL[3].IMUX_G0_DATA[2];
				input TXCHARISK[0] = CELL[0].IMUX_G1_DATA[2];
				input TXCHARISK[1] = CELL[1].IMUX_G1_DATA[2];
				input TXCHARISK[2] = CELL[2].IMUX_G1_DATA[2];
				input TXCHARISK[3] = CELL[3].IMUX_G1_DATA[2];
				input TXCHARDISPMODE[0] = CELL[0].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[1] = CELL[1].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[2] = CELL[2].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[3] = CELL[3].IMUX_G2_DATA[2];
				input TXCHARDISPVAL[0] = CELL[0].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[1] = CELL[1].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[2] = CELL[2].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[3] = CELL[3].IMUX_G3_DATA[2];
				input TXFORCECRCERR = CELL[3].IMUX_G3_DATA[3];
				input CONFIGENABLE = CELL_IO.IMUX_G3_DATA[2];
				input CONFIGIN = CELL_IO.IMUX_G2_DATA[2];
				input ENCHANSYNC = CELL_IO.IMUX_G0_DATA[1];
				input CHBONDI[0] = CELL_IO.IMUX_G0_DATA[0];
				input CHBONDI[1] = CELL_IO.IMUX_G1_DATA[0];
				input CHBONDI[2] = CELL_IO.IMUX_G2_DATA[0];
				input CHBONDI[3] = CELL_IO.IMUX_G3_DATA[0];
				output RXRECCLK = CELL_IO.OUT_FAN_BEL[6];
				output RXDATA[0] = CELL[0].OUT_FAN_BEL[0];
				output RXDATA[1] = CELL[0].OUT_FAN_BEL[1];
				output RXDATA[2] = CELL[0].OUT_FAN_BEL[2];
				output RXDATA[3] = CELL[0].OUT_FAN_BEL[3];
				output RXDATA[4] = CELL[0].OUT_FAN_BEL[4];
				output RXDATA[5] = CELL[0].OUT_FAN_BEL[5];
				output RXDATA[6] = CELL[0].OUT_FAN_BEL[6];
				output RXDATA[7] = CELL[0].OUT_FAN_BEL[7];
				output RXDATA[8] = CELL[1].OUT_FAN_BEL[0];
				output RXDATA[9] = CELL[1].OUT_FAN_BEL[1];
				output RXDATA[10] = CELL[1].OUT_FAN_BEL[2];
				output RXDATA[11] = CELL[1].OUT_FAN_BEL[3];
				output RXDATA[12] = CELL[1].OUT_FAN_BEL[4];
				output RXDATA[13] = CELL[1].OUT_FAN_BEL[5];
				output RXDATA[14] = CELL[1].OUT_FAN_BEL[6];
				output RXDATA[15] = CELL[1].OUT_FAN_BEL[7];
				output RXDATA[16] = CELL[2].OUT_FAN_BEL[0];
				output RXDATA[17] = CELL[2].OUT_FAN_BEL[1];
				output RXDATA[18] = CELL[2].OUT_FAN_BEL[2];
				output RXDATA[19] = CELL[2].OUT_FAN_BEL[3];
				output RXDATA[20] = CELL[2].OUT_FAN_BEL[4];
				output RXDATA[21] = CELL[2].OUT_FAN_BEL[5];
				output RXDATA[22] = CELL[2].OUT_FAN_BEL[6];
				output RXDATA[23] = CELL[2].OUT_FAN_BEL[7];
				output RXDATA[24] = CELL[3].OUT_FAN_BEL[0];
				output RXDATA[25] = CELL[3].OUT_FAN_BEL[1];
				output RXDATA[26] = CELL[3].OUT_FAN_BEL[2];
				output RXDATA[27] = CELL[3].OUT_FAN_BEL[3];
				output RXDATA[28] = CELL[3].OUT_FAN_BEL[4];
				output RXDATA[29] = CELL[3].OUT_FAN_BEL[5];
				output RXDATA[30] = CELL[3].OUT_FAN_BEL[6];
				output RXDATA[31] = CELL[3].OUT_FAN_BEL[7];
				output RXNOTINTABLE[0] = CELL[0].OUT_SEC_BEL[13];
				output RXNOTINTABLE[1] = CELL[1].OUT_SEC_BEL[13];
				output RXNOTINTABLE[2] = CELL[2].OUT_SEC_BEL[13];
				output RXNOTINTABLE[3] = CELL[3].OUT_SEC_BEL[13];
				output RXDISPERR[0] = CELL[0].OUT_SEC_BEL[14];
				output RXDISPERR[1] = CELL[1].OUT_SEC_BEL[14];
				output RXDISPERR[2] = CELL[2].OUT_SEC_BEL[14];
				output RXDISPERR[3] = CELL[3].OUT_SEC_BEL[14];
				output RXCHARISK[0] = CELL[0].OUT_SEC_BEL[12];
				output RXCHARISK[1] = CELL[1].OUT_SEC_BEL[12];
				output RXCHARISK[2] = CELL[2].OUT_SEC_BEL[12];
				output RXCHARISK[3] = CELL[3].OUT_SEC_BEL[12];
				output RXCHARISCOMMA[0] = CELL[0].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[1] = CELL[1].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[2] = CELL[2].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[3] = CELL[3].OUT_SEC_BEL[11];
				output RXRUNDISP[0] = CELL[0].OUT_SEC_BEL[15];
				output RXRUNDISP[1] = CELL[1].OUT_SEC_BEL[15];
				output RXRUNDISP[2] = CELL[2].OUT_SEC_BEL[15];
				output RXRUNDISP[3] = CELL[3].OUT_SEC_BEL[15];
				output RXCOMMADET = CELL_IO.OUT_FAN_BEL[5];
				output RXREALIGN = CELL_IO.OUT_SEC_BEL[13];
				output RXLOSSOFSYNC[0] = CELL[0].OUT_SEC_BEL[8];
				output RXLOSSOFSYNC[1] = CELL[1].OUT_SEC_BEL[8];
				output RXCLKCORCNT[0] = CELL_IO.OUT_SEC_BEL[11];
				output RXCLKCORCNT[1] = CELL_IO.OUT_SEC_BEL[10];
				output RXCLKCORCNT[2] = CELL_IO.OUT_SEC_BEL[9];
				output RXBUFSTATUS[0] = CELL_IO.OUT_SEC_BEL[15];
				output RXBUFSTATUS[1] = CELL_IO.OUT_SEC_BEL[14];
				output RXCHECKINGCRC = CELL[3].OUT_SEC_BEL[8];
				output RXCRCERR = CELL[2].OUT_SEC_BEL[8];
				output TXKERR[0] = CELL[0].OUT_SEC_BEL[9];
				output TXKERR[1] = CELL[1].OUT_SEC_BEL[9];
				output TXKERR[2] = CELL[2].OUT_SEC_BEL[9];
				output TXKERR[3] = CELL[3].OUT_SEC_BEL[9];
				output TXRUNDISP[0] = CELL[0].OUT_SEC_BEL[10];
				output TXRUNDISP[1] = CELL[1].OUT_SEC_BEL[10];
				output TXRUNDISP[2] = CELL[2].OUT_SEC_BEL[10];
				output TXRUNDISP[3] = CELL[3].OUT_SEC_BEL[10];
				output TXBUFERR = CELL_IO.OUT_FAN_BEL[7];
				output CONFIGOUT = CELL_IO.OUT_SEC_BEL[12];
				output CHBONDO[0] = CELL_IO.OUT_FAN_BEL[0];
				output CHBONDO[1] = CELL_IO.OUT_FAN_BEL[1];
				output CHBONDO[2] = CELL_IO.OUT_FAN_BEL[2];
				output CHBONDO[3] = CELL_IO.OUT_FAN_BEL[3];
				output CHBONDDONE = CELL_IO.OUT_FAN_BEL[4];
				attribute ENABLE @MAIN_IO[0][74];
				attribute REF_CLK_V_SEL @[MAIN_IO[0][2]];
				attribute SERDES_10B @MAIN_IO[0][35];
				attribute TERMINATION_IMP @[MAIN_IO[0][79]] {
					_50 = 0b0,
					_75 = 0b1,
				}
				attribute ALIGN_COMMA_MSB @MAIN[0][0][0];
				attribute PCOMMA_DETECT @MAIN[0][0][34];
				attribute MCOMMA_DETECT @MAIN[0][0][22];
				attribute COMMA_10B_MASK @[MAIN[0][0][1], MAIN[0][0][2], MAIN[0][0][3], MAIN[0][0][4], MAIN[0][0][5], MAIN[0][0][6], MAIN[0][0][7], MAIN[0][0][8], MAIN[0][0][9], MAIN[0][0][10]];
				attribute PCOMMA_10B_VALUE @[MAIN[0][0][23], MAIN[0][0][24], MAIN[0][0][25], MAIN[0][0][26], MAIN[0][0][27], MAIN[0][0][28], MAIN[0][0][29], MAIN[0][0][30], MAIN[0][0][31], MAIN[0][0][32]];
				attribute MCOMMA_10B_VALUE @[MAIN[0][0][11], MAIN[0][0][12], MAIN[0][0][13], MAIN[0][0][14], MAIN[0][0][15], MAIN[0][0][16], MAIN[0][0][17], MAIN[0][0][18], MAIN[0][0][19], MAIN[0][0][20]];
				attribute DEC_PCOMMA_DETECT @MAIN[1][0][31];
				attribute DEC_MCOMMA_DETECT @MAIN[1][0][32];
				attribute DEC_VALID_COMMA_ONLY @MAIN[1][0][30];
				attribute RX_DATA_WIDTH @[MAIN[1][0][1], MAIN[1][0][0]] {
					_1 = 0b01,
					_2 = 0b10,
					_4 = 0b00,
				}
				attribute RX_BUFFER_USE @MAIN[1][0][25];
				attribute RX_BUFFER_LIMIT @[MAIN[1][0][29], MAIN[1][0][28], MAIN[1][0][27], MAIN[1][0][26]];
				attribute RX_DECODE_USE @MAIN[1][0][24];
				attribute RX_CRC_USE @MAIN[2][0][35];
				attribute RX_LOS_INVALID_INCR @[MAIN[3][0][22], MAIN[3][0][21], MAIN[3][0][20]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_8 = 0b011,
					_16 = 0b100,
					_32 = 0b101,
					_64 = 0b110,
					_128 = 0b111,
				}
				attribute RX_LOS_THRESHOLD @[MAIN[3][0][19], MAIN[3][0][18], MAIN[3][0][17]] {
					_4 = 0b000,
					_8 = 0b001,
					_16 = 0b010,
					_32 = 0b011,
					_64 = 0b100,
					_128 = 0b101,
					_256 = 0b110,
					_512 = 0b111,
				}
				attribute RX_LOSS_OF_SYNC_FSM @MAIN[3][0][23];
				attribute TX_DATA_WIDTH @[MAIN_IO[0][1], MAIN_IO[0][0]] {
					_1 = 0b01,
					_2 = 0b10,
					_4 = 0b00,
				}
				attribute TX_BUFFER_USE @MAIN_IO[0][36];
				attribute TX_CRC_USE @MAIN_IO[0][37];
				attribute TX_CRC_FORCE_VALUE @[MAIN_IO[0][45], MAIN_IO[0][44], MAIN_IO[0][43], MAIN_IO[0][42], MAIN_IO[0][41], MAIN_IO[0][40], MAIN_IO[0][39], MAIN_IO[0][38]];
				attribute TX_DIFF_CTRL @[MAIN_IO[0][73], MAIN_IO[0][78], MAIN_IO[0][77]] {
					_400 = 0b001,
					_500 = 0b000,
					_600 = 0b010,
					_700 = 0b011,
					_800 = 0b101,
				}
				attribute TX_PREEMPHASIS @[MAIN_IO[0][75], MAIN_IO[0][76]];
				attribute CRC_FORMAT @[MAIN_IO[0][4], MAIN_IO[0][3]] {
					USER_MODE = 0b00,
					ETHERNET = 0b01,
					INFINIBAND = 0b10,
					FIBRE_CHAN = 0b11,
				}
				attribute CRC_START_OF_PKT @[MAIN_IO[0][12], MAIN_IO[0][11], MAIN_IO[0][10], MAIN_IO[0][9], MAIN_IO[0][8], MAIN_IO[0][7], MAIN_IO[0][6], MAIN_IO[0][5]];
				attribute CRC_END_OF_PKT @[MAIN_IO[0][20], MAIN_IO[0][19], MAIN_IO[0][18], MAIN_IO[0][17], MAIN_IO[0][16], MAIN_IO[0][15], MAIN_IO[0][14], MAIN_IO[0][13]];
				attribute CLK_CORRECT_USE @MAIN[1][0][10];
				attribute CLK_COR_INSERT_IDLE_FLAG @MAIN[1][0][11];
				attribute CLK_COR_KEEP_IDLE @MAIN[1][0][12];
				attribute CLK_COR_REPEAT_WAIT @[MAIN[1][0][17], MAIN[1][0][16], MAIN[1][0][15], MAIN[1][0][14], MAIN[1][0][13]];
				attribute CLK_COR_SEQ_LEN @[MAIN[1][0][34], MAIN[1][0][33]] {
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
					_4 = 0b00,
				}
				attribute CLK_COR_SEQ_2_USE @MAIN[1][0][35];
				attribute CLK_COR_SEQ_1_1 @[MAIN[0][0][79], MAIN[0][0][78], MAIN[0][0][77], MAIN[0][0][76], MAIN[0][0][75], MAIN[0][0][74], MAIN[0][0][73], MAIN[0][0][72], MAIN[0][0][71], MAIN[0][0][70], MAIN[0][0][69]];
				attribute CLK_COR_SEQ_1_2 @[MAIN[0][0][68], MAIN[0][0][67], MAIN[0][0][66], MAIN[0][0][65], MAIN[0][0][64], MAIN[0][0][63], MAIN[0][0][62], MAIN[0][0][61], MAIN[0][0][60], MAIN[0][0][59], MAIN[0][0][58]];
				attribute CLK_COR_SEQ_1_3 @[MAIN[0][0][57], MAIN[0][0][56], MAIN[0][0][55], MAIN[0][0][54], MAIN[0][0][53], MAIN[0][0][52], MAIN[0][0][51], MAIN[0][0][50], MAIN[0][0][49], MAIN[0][0][48], MAIN[0][0][47]];
				attribute CLK_COR_SEQ_1_4 @[MAIN[0][0][46], MAIN[0][0][45], MAIN[0][0][44], MAIN[0][0][43], MAIN[0][0][42], MAIN[0][0][41], MAIN[0][0][40], MAIN[0][0][39], MAIN[0][0][38], MAIN[0][0][37], MAIN[0][0][36]];
				attribute CLK_COR_SEQ_2_1 @[MAIN[1][0][79], MAIN[1][0][78], MAIN[1][0][77], MAIN[1][0][76], MAIN[1][0][75], MAIN[1][0][74], MAIN[1][0][73], MAIN[1][0][72], MAIN[1][0][71], MAIN[1][0][70], MAIN[1][0][69]];
				attribute CLK_COR_SEQ_2_2 @[MAIN[1][0][68], MAIN[1][0][67], MAIN[1][0][66], MAIN[1][0][65], MAIN[1][0][64], MAIN[1][0][63], MAIN[1][0][62], MAIN[1][0][61], MAIN[1][0][60], MAIN[1][0][59], MAIN[1][0][58]];
				attribute CLK_COR_SEQ_2_3 @[MAIN[1][0][57], MAIN[1][0][56], MAIN[1][0][55], MAIN[1][0][54], MAIN[1][0][53], MAIN[1][0][52], MAIN[1][0][51], MAIN[1][0][50], MAIN[1][0][49], MAIN[1][0][48], MAIN[1][0][47]];
				attribute CLK_COR_SEQ_2_4 @[MAIN[1][0][46], MAIN[1][0][45], MAIN[1][0][44], MAIN[1][0][43], MAIN[1][0][42], MAIN[1][0][41], MAIN[1][0][40], MAIN[1][0][39], MAIN[1][0][38], MAIN[1][0][37], MAIN[1][0][36]];
				attribute CHAN_BOND_MODE @[MAIN[1][0][5], MAIN[1][0][4]] {
					NONE = 0b00,
					MASTER = 0b01,
					SLAVE_1_HOP = 0b10,
					SLAVE_2_HOPS = 0b11,
				}
				attribute CHAN_BOND_WAIT @[MAIN[3][0][32], MAIN[3][0][31], MAIN[3][0][30], MAIN[3][0][29]];
				attribute CHAN_BOND_OFFSET @[MAIN[1][0][9], MAIN[1][0][8], MAIN[1][0][7], MAIN[1][0][6]];
				attribute CHAN_BOND_LIMIT @[MAIN[3][0][28], MAIN[3][0][27], MAIN[3][0][26], MAIN[3][0][25], MAIN[3][0][24]];
				attribute CHAN_BOND_ONE_SHOT @MAIN[1][0][23];
				attribute CHAN_BOND_SEQ_LEN @[MAIN[3][0][34], MAIN[3][0][33]] {
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
					_4 = 0b00,
				}
				attribute CHAN_BOND_SEQ_2_USE @MAIN[3][0][35];
				attribute CHAN_BOND_SEQ_1_1 @[MAIN[2][0][79], MAIN[2][0][78], MAIN[2][0][77], MAIN[2][0][76], MAIN[2][0][75], MAIN[2][0][74], MAIN[2][0][73], MAIN[2][0][72], MAIN[2][0][71], MAIN[2][0][70], MAIN[2][0][69]];
				attribute CHAN_BOND_SEQ_1_2 @[MAIN[2][0][68], MAIN[2][0][67], MAIN[2][0][66], MAIN[2][0][65], MAIN[2][0][64], MAIN[2][0][63], MAIN[2][0][62], MAIN[2][0][61], MAIN[2][0][60], MAIN[2][0][59], MAIN[2][0][58]];
				attribute CHAN_BOND_SEQ_1_3 @[MAIN[2][0][57], MAIN[2][0][56], MAIN[2][0][55], MAIN[2][0][54], MAIN[2][0][53], MAIN[2][0][52], MAIN[2][0][51], MAIN[2][0][50], MAIN[2][0][49], MAIN[2][0][48], MAIN[2][0][47]];
				attribute CHAN_BOND_SEQ_1_4 @[MAIN[2][0][46], MAIN[2][0][45], MAIN[2][0][44], MAIN[2][0][43], MAIN[2][0][42], MAIN[2][0][41], MAIN[2][0][40], MAIN[2][0][39], MAIN[2][0][38], MAIN[2][0][37], MAIN[2][0][36]];
				attribute CHAN_BOND_SEQ_2_1 @[MAIN[3][0][79], MAIN[3][0][78], MAIN[3][0][77], MAIN[3][0][76], MAIN[3][0][75], MAIN[3][0][74], MAIN[3][0][73], MAIN[3][0][72], MAIN[3][0][71], MAIN[3][0][70], MAIN[3][0][69]];
				attribute CHAN_BOND_SEQ_2_2 @[MAIN[3][0][68], MAIN[3][0][67], MAIN[3][0][66], MAIN[3][0][65], MAIN[3][0][64], MAIN[3][0][63], MAIN[3][0][62], MAIN[3][0][61], MAIN[3][0][60], MAIN[3][0][59], MAIN[3][0][58]];
				attribute CHAN_BOND_SEQ_2_3 @[MAIN[3][0][57], MAIN[3][0][56], MAIN[3][0][55], MAIN[3][0][54], MAIN[3][0][53], MAIN[3][0][52], MAIN[3][0][51], MAIN[3][0][50], MAIN[3][0][49], MAIN[3][0][48], MAIN[3][0][47]];
				attribute CHAN_BOND_SEQ_2_4 @[MAIN[3][0][46], MAIN[3][0][45], MAIN[3][0][44], MAIN[3][0][43], MAIN[3][0][42], MAIN[3][0][41], MAIN[3][0][40], MAIN[3][0][39], MAIN[3][0][38], MAIN[3][0][37], MAIN[3][0][36]];
				attribute TEST_MODE_1 @MAIN[2][0][29];
				attribute TEST_MODE_2 @MAIN[2][0][30];
				attribute TEST_MODE_3 @MAIN[2][0][31];
				attribute TEST_MODE_4 @MAIN[2][0][32];
				attribute TEST_MODE_5 @MAIN[2][0][33];
				attribute TEST_MODE_6 @MAIN[2][0][34];
			}

			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[0] GT.RXUSRCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[1] GT.RXUSRCLK2
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[2] GT.REFCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[3] GT.REFCLK2
			// wire CELL_IO.IMUX_SR_OPTINV[0]      GT.RXRESET
			// wire CELL_IO.IMUX_G0_DATA[0]        GT.CHBONDI[0]
			// wire CELL_IO.IMUX_G0_DATA[1]        GT.ENCHANSYNC
			// wire CELL_IO.IMUX_G0_DATA[2]        GT.POWERDOWN
			// wire CELL_IO.IMUX_G0_DATA[3]        GT.LOOPBACK[0]
			// wire CELL_IO.IMUX_G1_DATA[0]        GT.CHBONDI[1]
			// wire CELL_IO.IMUX_G1_DATA[1]        GT.REFCLKSEL
			// wire CELL_IO.IMUX_G1_DATA[2]        GT.RXPOLARITY
			// wire CELL_IO.IMUX_G1_DATA[3]        GT.LOOPBACK[1]
			// wire CELL_IO.IMUX_G2_DATA[0]        GT.CHBONDI[2]
			// wire CELL_IO.IMUX_G2_DATA[2]        GT.CONFIGIN
			// wire CELL_IO.IMUX_G2_DATA[3]        GT.TXPOLARITY
			// wire CELL_IO.IMUX_G3_DATA[0]        GT.CHBONDI[3]
			// wire CELL_IO.IMUX_G3_DATA[2]        GT.CONFIGENABLE
			// wire CELL_IO.IMUX_G3_DATA[3]        GT.TXINHIBIT
			// wire CELL_IO.OUT_FAN_BEL[0]         GT.CHBONDO[0]
			// wire CELL_IO.OUT_FAN_BEL[1]         GT.CHBONDO[1]
			// wire CELL_IO.OUT_FAN_BEL[2]         GT.CHBONDO[2]
			// wire CELL_IO.OUT_FAN_BEL[3]         GT.CHBONDO[3]
			// wire CELL_IO.OUT_FAN_BEL[4]         GT.CHBONDDONE
			// wire CELL_IO.OUT_FAN_BEL[5]         GT.RXCOMMADET
			// wire CELL_IO.OUT_FAN_BEL[6]         GT.RXRECCLK
			// wire CELL_IO.OUT_FAN_BEL[7]         GT.TXBUFERR
			// wire CELL_IO.OUT_SEC_BEL[9]         GT.RXCLKCORCNT[2]
			// wire CELL_IO.OUT_SEC_BEL[10]        GT.RXCLKCORCNT[1]
			// wire CELL_IO.OUT_SEC_BEL[11]        GT.RXCLKCORCNT[0]
			// wire CELL_IO.OUT_SEC_BEL[12]        GT.CONFIGOUT
			// wire CELL_IO.OUT_SEC_BEL[13]        GT.RXREALIGN
			// wire CELL_IO.OUT_SEC_BEL[14]        GT.RXBUFSTATUS[1]
			// wire CELL_IO.OUT_SEC_BEL[15]        GT.RXBUFSTATUS[0]
			// wire CELL[0].IMUX_CLK_OPTINV[0]     GT.TXUSRCLK
			// wire CELL[0].IMUX_CLK_OPTINV[1]     GT.TXUSRCLK2
			// wire CELL[0].IMUX_SR_OPTINV[0]      GT.TXRESET
			// wire CELL[0].IMUX_G0_DATA[0]        GT.TXDATA[0]
			// wire CELL[0].IMUX_G0_DATA[1]        GT.TXDATA[4]
			// wire CELL[0].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[0]
			// wire CELL[0].IMUX_G1_DATA[0]        GT.TXDATA[1]
			// wire CELL[0].IMUX_G1_DATA[1]        GT.TXDATA[5]
			// wire CELL[0].IMUX_G1_DATA[2]        GT.TXCHARISK[0]
			// wire CELL[0].IMUX_G1_DATA[4]        GT.ENPCOMMAALIGN
			// wire CELL[0].IMUX_G1_DATA[7]        GT.ENMCOMMAALIGN
			// wire CELL[0].IMUX_G2_DATA[0]        GT.TXDATA[2]
			// wire CELL[0].IMUX_G2_DATA[1]        GT.TXDATA[6]
			// wire CELL[0].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[0]
			// wire CELL[0].IMUX_G3_DATA[0]        GT.TXDATA[3]
			// wire CELL[0].IMUX_G3_DATA[1]        GT.TXDATA[7]
			// wire CELL[0].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[0]
			// wire CELL[0].OUT_FAN_BEL[0]         GT.RXDATA[0]
			// wire CELL[0].OUT_FAN_BEL[1]         GT.RXDATA[1]
			// wire CELL[0].OUT_FAN_BEL[2]         GT.RXDATA[2]
			// wire CELL[0].OUT_FAN_BEL[3]         GT.RXDATA[3]
			// wire CELL[0].OUT_FAN_BEL[4]         GT.RXDATA[4]
			// wire CELL[0].OUT_FAN_BEL[5]         GT.RXDATA[5]
			// wire CELL[0].OUT_FAN_BEL[6]         GT.RXDATA[6]
			// wire CELL[0].OUT_FAN_BEL[7]         GT.RXDATA[7]
			// wire CELL[0].OUT_SEC_BEL[8]         GT.RXLOSSOFSYNC[0]
			// wire CELL[0].OUT_SEC_BEL[9]         GT.TXKERR[0]
			// wire CELL[0].OUT_SEC_BEL[10]        GT.TXRUNDISP[0]
			// wire CELL[0].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[0]
			// wire CELL[0].OUT_SEC_BEL[12]        GT.RXCHARISK[0]
			// wire CELL[0].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[0]
			// wire CELL[0].OUT_SEC_BEL[14]        GT.RXDISPERR[0]
			// wire CELL[0].OUT_SEC_BEL[15]        GT.RXRUNDISP[0]
			// wire CELL[1].IMUX_G0_DATA[0]        GT.TXDATA[8]
			// wire CELL[1].IMUX_G0_DATA[1]        GT.TXDATA[12]
			// wire CELL[1].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[1]
			// wire CELL[1].IMUX_G1_DATA[0]        GT.TXDATA[9]
			// wire CELL[1].IMUX_G1_DATA[1]        GT.TXDATA[13]
			// wire CELL[1].IMUX_G1_DATA[2]        GT.TXCHARISK[1]
			// wire CELL[1].IMUX_G2_DATA[0]        GT.TXDATA[10]
			// wire CELL[1].IMUX_G2_DATA[1]        GT.TXDATA[14]
			// wire CELL[1].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[1]
			// wire CELL[1].IMUX_G3_DATA[0]        GT.TXDATA[11]
			// wire CELL[1].IMUX_G3_DATA[1]        GT.TXDATA[15]
			// wire CELL[1].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[1]
			// wire CELL[1].OUT_FAN_BEL[0]         GT.RXDATA[8]
			// wire CELL[1].OUT_FAN_BEL[1]         GT.RXDATA[9]
			// wire CELL[1].OUT_FAN_BEL[2]         GT.RXDATA[10]
			// wire CELL[1].OUT_FAN_BEL[3]         GT.RXDATA[11]
			// wire CELL[1].OUT_FAN_BEL[4]         GT.RXDATA[12]
			// wire CELL[1].OUT_FAN_BEL[5]         GT.RXDATA[13]
			// wire CELL[1].OUT_FAN_BEL[6]         GT.RXDATA[14]
			// wire CELL[1].OUT_FAN_BEL[7]         GT.RXDATA[15]
			// wire CELL[1].OUT_SEC_BEL[8]         GT.RXLOSSOFSYNC[1]
			// wire CELL[1].OUT_SEC_BEL[9]         GT.TXKERR[1]
			// wire CELL[1].OUT_SEC_BEL[10]        GT.TXRUNDISP[1]
			// wire CELL[1].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[1]
			// wire CELL[1].OUT_SEC_BEL[12]        GT.RXCHARISK[1]
			// wire CELL[1].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[1]
			// wire CELL[1].OUT_SEC_BEL[14]        GT.RXDISPERR[1]
			// wire CELL[1].OUT_SEC_BEL[15]        GT.RXRUNDISP[1]
			// wire CELL[2].IMUX_G0_DATA[0]        GT.TXDATA[16]
			// wire CELL[2].IMUX_G0_DATA[1]        GT.TXDATA[20]
			// wire CELL[2].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[2]
			// wire CELL[2].IMUX_G1_DATA[0]        GT.TXDATA[17]
			// wire CELL[2].IMUX_G1_DATA[1]        GT.TXDATA[21]
			// wire CELL[2].IMUX_G1_DATA[2]        GT.TXCHARISK[2]
			// wire CELL[2].IMUX_G2_DATA[0]        GT.TXDATA[18]
			// wire CELL[2].IMUX_G2_DATA[1]        GT.TXDATA[22]
			// wire CELL[2].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[2]
			// wire CELL[2].IMUX_G3_DATA[0]        GT.TXDATA[19]
			// wire CELL[2].IMUX_G3_DATA[1]        GT.TXDATA[23]
			// wire CELL[2].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[2]
			// wire CELL[2].OUT_FAN_BEL[0]         GT.RXDATA[16]
			// wire CELL[2].OUT_FAN_BEL[1]         GT.RXDATA[17]
			// wire CELL[2].OUT_FAN_BEL[2]         GT.RXDATA[18]
			// wire CELL[2].OUT_FAN_BEL[3]         GT.RXDATA[19]
			// wire CELL[2].OUT_FAN_BEL[4]         GT.RXDATA[20]
			// wire CELL[2].OUT_FAN_BEL[5]         GT.RXDATA[21]
			// wire CELL[2].OUT_FAN_BEL[6]         GT.RXDATA[22]
			// wire CELL[2].OUT_FAN_BEL[7]         GT.RXDATA[23]
			// wire CELL[2].OUT_SEC_BEL[8]         GT.RXCRCERR
			// wire CELL[2].OUT_SEC_BEL[9]         GT.TXKERR[2]
			// wire CELL[2].OUT_SEC_BEL[10]        GT.TXRUNDISP[2]
			// wire CELL[2].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[2]
			// wire CELL[2].OUT_SEC_BEL[12]        GT.RXCHARISK[2]
			// wire CELL[2].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[2]
			// wire CELL[2].OUT_SEC_BEL[14]        GT.RXDISPERR[2]
			// wire CELL[2].OUT_SEC_BEL[15]        GT.RXRUNDISP[2]
			// wire CELL[3].IMUX_G0_DATA[0]        GT.TXDATA[24]
			// wire CELL[3].IMUX_G0_DATA[1]        GT.TXDATA[28]
			// wire CELL[3].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[3]
			// wire CELL[3].IMUX_G1_DATA[0]        GT.TXDATA[25]
			// wire CELL[3].IMUX_G1_DATA[1]        GT.TXDATA[29]
			// wire CELL[3].IMUX_G1_DATA[2]        GT.TXCHARISK[3]
			// wire CELL[3].IMUX_G2_DATA[0]        GT.TXDATA[26]
			// wire CELL[3].IMUX_G2_DATA[1]        GT.TXDATA[30]
			// wire CELL[3].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[3]
			// wire CELL[3].IMUX_G3_DATA[0]        GT.TXDATA[27]
			// wire CELL[3].IMUX_G3_DATA[1]        GT.TXDATA[31]
			// wire CELL[3].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[3]
			// wire CELL[3].IMUX_G3_DATA[3]        GT.TXFORCECRCERR
			// wire CELL[3].OUT_FAN_BEL[0]         GT.RXDATA[24]
			// wire CELL[3].OUT_FAN_BEL[1]         GT.RXDATA[25]
			// wire CELL[3].OUT_FAN_BEL[2]         GT.RXDATA[26]
			// wire CELL[3].OUT_FAN_BEL[3]         GT.RXDATA[27]
			// wire CELL[3].OUT_FAN_BEL[4]         GT.RXDATA[28]
			// wire CELL[3].OUT_FAN_BEL[5]         GT.RXDATA[29]
			// wire CELL[3].OUT_FAN_BEL[6]         GT.RXDATA[30]
			// wire CELL[3].OUT_FAN_BEL[7]         GT.RXDATA[31]
			// wire CELL[3].OUT_SEC_BEL[8]         GT.RXCHECKINGCRC
			// wire CELL[3].OUT_SEC_BEL[9]         GT.TXKERR[3]
			// wire CELL[3].OUT_SEC_BEL[10]        GT.TXRUNDISP[3]
			// wire CELL[3].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[3]
			// wire CELL[3].OUT_SEC_BEL[12]        GT.RXCHARISK[3]
			// wire CELL[3].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[3]
			// wire CELL[3].OUT_SEC_BEL[14]        GT.RXDISPERR[3]
			// wire CELL[3].OUT_SEC_BEL[15]        GT.RXRUNDISP[3]
		}

		tile_class GIGABIT10_S {
			cell CELL_IO;
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN_IO: Vertical (22, rev 80);
			bitrect MAIN[0]: Vertical (22, rev 80);
			bitrect MAIN[1]: Vertical (22, rev 80);
			bitrect MAIN[2]: Vertical (22, rev 80);
			bitrect MAIN[3]: Vertical (22, rev 80);
			bitrect MAIN[4]: Vertical (22, rev 80);
			bitrect MAIN[5]: Vertical (22, rev 80);
			bitrect MAIN[6]: Vertical (22, rev 80);
			bitrect MAIN[7]: Vertical (22, rev 80);

			bel GT10 {
				input REFCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[2];
				input REFCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[3];
				input REFCLKBSEL = CELL_IO.IMUX_G3_DATA[4];
				input REFCLKSEL = CELL_IO.IMUX_G2_DATA[1];
				input POWERDOWN = CELL_IO.IMUX_G0_DATA[2];
				input LOOPBACK[0] = CELL_IO.IMUX_G0_DATA[3];
				input LOOPBACK[1] = CELL_IO.IMUX_G1_DATA[3];
				input RXUSRCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[1];
				input RXRESET = CELL_IO.IMUX_SR_OPTINV[0];
				input PMARXLOCKSEL[0] = CELL_IO.IMUX_G3_DATA[6];
				input PMARXLOCKSEL[1] = CELL_IO.IMUX_G0_DATA[7];
				input RXPOLARITY = CELL_IO.IMUX_G1_DATA[2];
				input RXDATAWIDTH[0] = CELL[3].IMUX_G2_DATA[4];
				input RXDATAWIDTH[1] = CELL[3].IMUX_G3_DATA[4];
				input RXINTDATAWIDTH[0] = CELL[3].IMUX_G2_DATA[5];
				input RXINTDATAWIDTH[1] = CELL[3].IMUX_G3_DATA[5];
				input RXDEC8B10BUSE = CELL[5].IMUX_G0_DATA[3];
				input RXDEC64B66BUSE = CELL[4].IMUX_G0_DATA[4];
				input RXBLOCKSYNC64B66BUSE = CELL[3].IMUX_G1_DATA[6];
				input RXDESCRAM64B66BUSE = CELL[3].IMUX_G0_DATA[6];
				input RXCOMMADETUSE = CELL[3].IMUX_G2_DATA[6];
				input RXIGNOREBTF = CELL[4].IMUX_G1_DATA[3];
				input RXSLIDE = CELL[3].IMUX_G3_DATA[6];
				input ENMCOMMAALIGN = CELL[0].IMUX_G1_DATA[7];
				input ENPCOMMAALIGN = CELL[0].IMUX_G1_DATA[4];
				input TXUSRCLK = CELL[0].IMUX_CLK_OPTINV[0];
				input TXUSRCLK2 = CELL[0].IMUX_CLK_OPTINV[1];
				input TXRESET = CELL[0].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL_IO.IMUX_G2_DATA[3];
				input TXINHIBIT = CELL_IO.IMUX_G3_DATA[3];
				input TXDATAWIDTH[0] = CELL[3].IMUX_G0_DATA[4];
				input TXDATAWIDTH[1] = CELL[3].IMUX_G1_DATA[4];
				input TXINTDATAWIDTH[0] = CELL[3].IMUX_G0_DATA[5];
				input TXINTDATAWIDTH[1] = CELL[3].IMUX_G1_DATA[5];
				input TXDATA[0] = CELL[0].IMUX_G0_DATA[0];
				input TXDATA[1] = CELL[0].IMUX_G1_DATA[0];
				input TXDATA[2] = CELL[0].IMUX_G2_DATA[0];
				input TXDATA[3] = CELL[0].IMUX_G3_DATA[0];
				input TXDATA[4] = CELL[1].IMUX_G0_DATA[0];
				input TXDATA[5] = CELL[1].IMUX_G1_DATA[0];
				input TXDATA[6] = CELL[1].IMUX_G2_DATA[0];
				input TXDATA[7] = CELL[1].IMUX_G3_DATA[0];
				input TXDATA[8] = CELL[2].IMUX_G0_DATA[0];
				input TXDATA[9] = CELL[2].IMUX_G1_DATA[0];
				input TXDATA[10] = CELL[2].IMUX_G2_DATA[0];
				input TXDATA[11] = CELL[2].IMUX_G3_DATA[0];
				input TXDATA[12] = CELL[3].IMUX_G0_DATA[0];
				input TXDATA[13] = CELL[3].IMUX_G1_DATA[0];
				input TXDATA[14] = CELL[3].IMUX_G2_DATA[0];
				input TXDATA[15] = CELL[3].IMUX_G3_DATA[0];
				input TXDATA[16] = CELL[4].IMUX_G0_DATA[0];
				input TXDATA[17] = CELL[4].IMUX_G1_DATA[0];
				input TXDATA[18] = CELL[4].IMUX_G2_DATA[0];
				input TXDATA[19] = CELL[4].IMUX_G3_DATA[0];
				input TXDATA[20] = CELL[5].IMUX_G0_DATA[0];
				input TXDATA[21] = CELL[5].IMUX_G1_DATA[0];
				input TXDATA[22] = CELL[5].IMUX_G2_DATA[0];
				input TXDATA[23] = CELL[5].IMUX_G3_DATA[0];
				input TXDATA[24] = CELL[6].IMUX_G0_DATA[0];
				input TXDATA[25] = CELL[6].IMUX_G1_DATA[0];
				input TXDATA[26] = CELL[6].IMUX_G2_DATA[0];
				input TXDATA[27] = CELL[6].IMUX_G3_DATA[0];
				input TXDATA[28] = CELL[7].IMUX_G0_DATA[0];
				input TXDATA[29] = CELL[7].IMUX_G1_DATA[0];
				input TXDATA[30] = CELL[7].IMUX_G2_DATA[0];
				input TXDATA[31] = CELL[7].IMUX_G3_DATA[0];
				input TXDATA[32] = CELL[0].IMUX_G0_DATA[1];
				input TXDATA[33] = CELL[0].IMUX_G1_DATA[1];
				input TXDATA[34] = CELL[0].IMUX_G2_DATA[1];
				input TXDATA[35] = CELL[0].IMUX_G3_DATA[1];
				input TXDATA[36] = CELL[1].IMUX_G0_DATA[1];
				input TXDATA[37] = CELL[1].IMUX_G1_DATA[1];
				input TXDATA[38] = CELL[1].IMUX_G2_DATA[1];
				input TXDATA[39] = CELL[1].IMUX_G3_DATA[1];
				input TXDATA[40] = CELL[2].IMUX_G0_DATA[1];
				input TXDATA[41] = CELL[2].IMUX_G1_DATA[1];
				input TXDATA[42] = CELL[2].IMUX_G2_DATA[1];
				input TXDATA[43] = CELL[2].IMUX_G3_DATA[1];
				input TXDATA[44] = CELL[3].IMUX_G0_DATA[1];
				input TXDATA[45] = CELL[3].IMUX_G1_DATA[1];
				input TXDATA[46] = CELL[3].IMUX_G2_DATA[1];
				input TXDATA[47] = CELL[3].IMUX_G3_DATA[1];
				input TXDATA[48] = CELL[4].IMUX_G0_DATA[1];
				input TXDATA[49] = CELL[4].IMUX_G1_DATA[1];
				input TXDATA[50] = CELL[4].IMUX_G2_DATA[1];
				input TXDATA[51] = CELL[4].IMUX_G3_DATA[1];
				input TXDATA[52] = CELL[5].IMUX_G0_DATA[1];
				input TXDATA[53] = CELL[5].IMUX_G1_DATA[1];
				input TXDATA[54] = CELL[5].IMUX_G2_DATA[1];
				input TXDATA[55] = CELL[5].IMUX_G3_DATA[1];
				input TXDATA[56] = CELL[6].IMUX_G0_DATA[1];
				input TXDATA[57] = CELL[6].IMUX_G1_DATA[1];
				input TXDATA[58] = CELL[6].IMUX_G2_DATA[1];
				input TXDATA[59] = CELL[6].IMUX_G3_DATA[1];
				input TXDATA[60] = CELL[7].IMUX_G0_DATA[1];
				input TXDATA[61] = CELL[7].IMUX_G1_DATA[1];
				input TXDATA[62] = CELL[7].IMUX_G2_DATA[1];
				input TXDATA[63] = CELL[7].IMUX_G3_DATA[1];
				input TXBYPASS8B10B[0] = CELL[0].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[1] = CELL[1].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[2] = CELL[2].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[3] = CELL[3].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[4] = CELL[4].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[5] = CELL[5].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[6] = CELL[6].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[7] = CELL[7].IMUX_G0_DATA[2];
				input TXCHARISK[0] = CELL[0].IMUX_G1_DATA[2];
				input TXCHARISK[1] = CELL[1].IMUX_G1_DATA[2];
				input TXCHARISK[2] = CELL[2].IMUX_G1_DATA[2];
				input TXCHARISK[3] = CELL[3].IMUX_G1_DATA[2];
				input TXCHARISK[4] = CELL[4].IMUX_G1_DATA[2];
				input TXCHARISK[5] = CELL[5].IMUX_G1_DATA[2];
				input TXCHARISK[6] = CELL[6].IMUX_G1_DATA[2];
				input TXCHARISK[7] = CELL[7].IMUX_G1_DATA[2];
				input TXCHARDISPMODE[0] = CELL[0].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[1] = CELL[1].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[2] = CELL[2].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[3] = CELL[3].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[4] = CELL[4].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[5] = CELL[5].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[6] = CELL[6].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[7] = CELL[7].IMUX_G2_DATA[2];
				input TXCHARDISPVAL[0] = CELL[0].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[1] = CELL[1].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[2] = CELL[2].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[3] = CELL[3].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[4] = CELL[4].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[5] = CELL[5].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[6] = CELL[6].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[7] = CELL[7].IMUX_G3_DATA[2];
				input TXFORCECRCERR = CELL[3].IMUX_G3_DATA[3];
				input TXENC8B10BUSE = CELL[4].IMUX_G2_DATA[3];
				input TXENC64B66BUSE = CELL[4].IMUX_G3_DATA[3];
				input TXSCRAM64B66BUSE = CELL[4].IMUX_G1_DATA[4];
				input TXGEARBOX64B66BUSE = CELL[4].IMUX_G2_DATA[4];
				input ENCHANSYNC = CELL_IO.IMUX_G1_DATA[1];
				input CHBONDI[0] = CELL_IO.IMUX_G0_DATA[0];
				input CHBONDI[1] = CELL_IO.IMUX_G1_DATA[0];
				input CHBONDI[2] = CELL_IO.IMUX_G2_DATA[0];
				input CHBONDI[3] = CELL_IO.IMUX_G3_DATA[0];
				input CHBONDI[4] = CELL_IO.IMUX_G0_DATA[1];
				input PMAINIT = CELL_IO.IMUX_G3_DATA[1];
				input PMAREGADDR[0] = CELL[5].IMUX_G0_DATA[6];
				input PMAREGADDR[1] = CELL[5].IMUX_G1_DATA[6];
				input PMAREGADDR[2] = CELL[5].IMUX_G2_DATA[6];
				input PMAREGADDR[3] = CELL[5].IMUX_G3_DATA[6];
				input PMAREGADDR[4] = CELL[5].IMUX_G0_DATA[7];
				input PMAREGADDR[5] = CELL[5].IMUX_G1_DATA[7];
				input PMAREGDATAIN[0] = CELL[5].IMUX_G0_DATA[4];
				input PMAREGDATAIN[1] = CELL[5].IMUX_G1_DATA[4];
				input PMAREGDATAIN[2] = CELL[5].IMUX_G2_DATA[4];
				input PMAREGDATAIN[3] = CELL[5].IMUX_G3_DATA[4];
				input PMAREGDATAIN[4] = CELL[5].IMUX_G0_DATA[5];
				input PMAREGDATAIN[5] = CELL[5].IMUX_G1_DATA[5];
				input PMAREGDATAIN[6] = CELL[5].IMUX_G2_DATA[5];
				input PMAREGDATAIN[7] = CELL[5].IMUX_G3_DATA[5];
				input PMAREGRW = CELL[5].IMUX_G1_DATA[3];
				input PMAREGSTROBE = CELL[5].IMUX_G2_DATA[3];
				input SCANEN = CELL[4].IMUX_G1_DATA[6];
				input SCANMODE = CELL[4].IMUX_G2_DATA[6];
				input SCANIN = CELL[4].IMUX_G0_DATA[6];
				input TESTMEMORY = CELL[4].IMUX_G0_DATA[3];
				output RXRECCLK = CELL_IO.OUT_FAN_BEL[1];
				output PMARXLOCK = CELL_IO.OUT_SEC_BEL[8];
				output RXDATA[0] = CELL[0].OUT_FAN_BEL[0];
				output RXDATA[1] = CELL[0].OUT_FAN_BEL[1];
				output RXDATA[2] = CELL[0].OUT_FAN_BEL[2];
				output RXDATA[3] = CELL[0].OUT_FAN_BEL[3];
				output RXDATA[4] = CELL[1].OUT_FAN_BEL[0];
				output RXDATA[5] = CELL[1].OUT_FAN_BEL[1];
				output RXDATA[6] = CELL[1].OUT_FAN_BEL[2];
				output RXDATA[7] = CELL[1].OUT_FAN_BEL[3];
				output RXDATA[8] = CELL[2].OUT_FAN_BEL[0];
				output RXDATA[9] = CELL[2].OUT_FAN_BEL[1];
				output RXDATA[10] = CELL[2].OUT_FAN_BEL[2];
				output RXDATA[11] = CELL[2].OUT_FAN_BEL[3];
				output RXDATA[12] = CELL[3].OUT_FAN_BEL[0];
				output RXDATA[13] = CELL[3].OUT_FAN_BEL[1];
				output RXDATA[14] = CELL[3].OUT_FAN_BEL[2];
				output RXDATA[15] = CELL[3].OUT_FAN_BEL[3];
				output RXDATA[16] = CELL[4].OUT_FAN_BEL[0];
				output RXDATA[17] = CELL[4].OUT_FAN_BEL[1];
				output RXDATA[18] = CELL[4].OUT_FAN_BEL[2];
				output RXDATA[19] = CELL[4].OUT_FAN_BEL[3];
				output RXDATA[20] = CELL[5].OUT_FAN_BEL[0];
				output RXDATA[21] = CELL[5].OUT_FAN_BEL[1];
				output RXDATA[22] = CELL[5].OUT_FAN_BEL[2];
				output RXDATA[23] = CELL[5].OUT_FAN_BEL[3];
				output RXDATA[24] = CELL[6].OUT_FAN_BEL[0];
				output RXDATA[25] = CELL[6].OUT_FAN_BEL[1];
				output RXDATA[26] = CELL[6].OUT_FAN_BEL[2];
				output RXDATA[27] = CELL[6].OUT_FAN_BEL[3];
				output RXDATA[28] = CELL[7].OUT_FAN_BEL[0];
				output RXDATA[29] = CELL[7].OUT_FAN_BEL[1];
				output RXDATA[30] = CELL[7].OUT_FAN_BEL[2];
				output RXDATA[31] = CELL[7].OUT_FAN_BEL[3];
				output RXDATA[32] = CELL[0].OUT_FAN_BEL[4];
				output RXDATA[33] = CELL[0].OUT_FAN_BEL[5];
				output RXDATA[34] = CELL[0].OUT_FAN_BEL[6];
				output RXDATA[35] = CELL[0].OUT_FAN_BEL[7];
				output RXDATA[36] = CELL[1].OUT_FAN_BEL[4];
				output RXDATA[37] = CELL[1].OUT_FAN_BEL[5];
				output RXDATA[38] = CELL[1].OUT_FAN_BEL[6];
				output RXDATA[39] = CELL[1].OUT_FAN_BEL[7];
				output RXDATA[40] = CELL[2].OUT_FAN_BEL[4];
				output RXDATA[41] = CELL[2].OUT_FAN_BEL[5];
				output RXDATA[42] = CELL[2].OUT_FAN_BEL[6];
				output RXDATA[43] = CELL[2].OUT_FAN_BEL[7];
				output RXDATA[44] = CELL[3].OUT_FAN_BEL[4];
				output RXDATA[45] = CELL[3].OUT_FAN_BEL[5];
				output RXDATA[46] = CELL[3].OUT_FAN_BEL[6];
				output RXDATA[47] = CELL[3].OUT_FAN_BEL[7];
				output RXDATA[48] = CELL[4].OUT_FAN_BEL[4];
				output RXDATA[49] = CELL[4].OUT_FAN_BEL[5];
				output RXDATA[50] = CELL[4].OUT_FAN_BEL[6];
				output RXDATA[51] = CELL[4].OUT_FAN_BEL[7];
				output RXDATA[52] = CELL[5].OUT_FAN_BEL[4];
				output RXDATA[53] = CELL[5].OUT_FAN_BEL[5];
				output RXDATA[54] = CELL[5].OUT_FAN_BEL[6];
				output RXDATA[55] = CELL[5].OUT_FAN_BEL[7];
				output RXDATA[56] = CELL[6].OUT_FAN_BEL[4];
				output RXDATA[57] = CELL[6].OUT_FAN_BEL[5];
				output RXDATA[58] = CELL[6].OUT_FAN_BEL[6];
				output RXDATA[59] = CELL[6].OUT_FAN_BEL[7];
				output RXDATA[60] = CELL[7].OUT_FAN_BEL[4];
				output RXDATA[61] = CELL[7].OUT_FAN_BEL[5];
				output RXDATA[62] = CELL[7].OUT_FAN_BEL[6];
				output RXDATA[63] = CELL[7].OUT_FAN_BEL[7];
				output RXNOTINTABLE[0] = CELL[0].OUT_SEC_BEL[13];
				output RXNOTINTABLE[1] = CELL[1].OUT_SEC_BEL[13];
				output RXNOTINTABLE[2] = CELL[2].OUT_SEC_BEL[13];
				output RXNOTINTABLE[3] = CELL[3].OUT_SEC_BEL[13];
				output RXNOTINTABLE[4] = CELL[4].OUT_SEC_BEL[13];
				output RXNOTINTABLE[5] = CELL[5].OUT_SEC_BEL[13];
				output RXNOTINTABLE[6] = CELL[6].OUT_SEC_BEL[13];
				output RXNOTINTABLE[7] = CELL[7].OUT_SEC_BEL[13];
				output RXDISPERR[0] = CELL[0].OUT_SEC_BEL[14];
				output RXDISPERR[1] = CELL[1].OUT_SEC_BEL[14];
				output RXDISPERR[2] = CELL[2].OUT_SEC_BEL[14];
				output RXDISPERR[3] = CELL[3].OUT_SEC_BEL[14];
				output RXDISPERR[4] = CELL[4].OUT_SEC_BEL[14];
				output RXDISPERR[5] = CELL[5].OUT_SEC_BEL[14];
				output RXDISPERR[6] = CELL[6].OUT_SEC_BEL[14];
				output RXDISPERR[7] = CELL[7].OUT_SEC_BEL[14];
				output RXCHARISK[0] = CELL[0].OUT_SEC_BEL[12];
				output RXCHARISK[1] = CELL[1].OUT_SEC_BEL[12];
				output RXCHARISK[2] = CELL[2].OUT_SEC_BEL[12];
				output RXCHARISK[3] = CELL[3].OUT_SEC_BEL[12];
				output RXCHARISK[4] = CELL[4].OUT_SEC_BEL[12];
				output RXCHARISK[5] = CELL[5].OUT_SEC_BEL[12];
				output RXCHARISK[6] = CELL[6].OUT_SEC_BEL[12];
				output RXCHARISK[7] = CELL[7].OUT_SEC_BEL[12];
				output RXCHARISCOMMA[0] = CELL[0].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[1] = CELL[1].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[2] = CELL[2].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[3] = CELL[3].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[4] = CELL[4].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[5] = CELL[5].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[6] = CELL[6].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[7] = CELL[7].OUT_SEC_BEL[11];
				output RXRUNDISP[0] = CELL[0].OUT_SEC_BEL[15];
				output RXRUNDISP[1] = CELL[1].OUT_SEC_BEL[15];
				output RXRUNDISP[2] = CELL[2].OUT_SEC_BEL[15];
				output RXRUNDISP[3] = CELL[3].OUT_SEC_BEL[15];
				output RXRUNDISP[4] = CELL[4].OUT_SEC_BEL[15];
				output RXRUNDISP[5] = CELL[5].OUT_SEC_BEL[15];
				output RXRUNDISP[6] = CELL[6].OUT_SEC_BEL[15];
				output RXRUNDISP[7] = CELL[7].OUT_SEC_BEL[15];
				output RXCOMMADET = CELL_IO.OUT_SEC_BEL[12];
				output RXREALIGN = CELL_IO.OUT_SEC_BEL[13];
				output RXLOSSOFSYNC[0] = CELL[0].OUT_SEC_BEL[8];
				output RXLOSSOFSYNC[1] = CELL[1].OUT_SEC_BEL[8];
				output RXCLKCORCNT[0] = CELL_IO.OUT_SEC_BEL[11];
				output RXCLKCORCNT[1] = CELL_IO.OUT_SEC_BEL[10];
				output RXCLKCORCNT[2] = CELL_IO.OUT_SEC_BEL[9];
				output RXBUFSTATUS[0] = CELL_IO.OUT_SEC_BEL[15];
				output RXBUFSTATUS[1] = CELL_IO.OUT_SEC_BEL[14];
				output RXCHECKINGCRC = CELL[3].OUT_SEC_BEL[8];
				output RXCRCERR = CELL[2].OUT_SEC_BEL[8];
				output TXOUTCLK = CELL_IO.OUT_FAN_BEL[7];
				output TXKERR[0] = CELL[0].OUT_SEC_BEL[9];
				output TXKERR[1] = CELL[1].OUT_SEC_BEL[9];
				output TXKERR[2] = CELL[2].OUT_SEC_BEL[9];
				output TXKERR[3] = CELL[3].OUT_SEC_BEL[9];
				output TXKERR[4] = CELL[4].OUT_SEC_BEL[9];
				output TXKERR[5] = CELL[5].OUT_SEC_BEL[9];
				output TXKERR[6] = CELL[6].OUT_SEC_BEL[9];
				output TXKERR[7] = CELL[7].OUT_SEC_BEL[9];
				output TXRUNDISP[0] = CELL[0].OUT_SEC_BEL[10];
				output TXRUNDISP[1] = CELL[1].OUT_SEC_BEL[10];
				output TXRUNDISP[2] = CELL[2].OUT_SEC_BEL[10];
				output TXRUNDISP[3] = CELL[3].OUT_SEC_BEL[10];
				output TXRUNDISP[4] = CELL[4].OUT_SEC_BEL[10];
				output TXRUNDISP[5] = CELL[5].OUT_SEC_BEL[10];
				output TXRUNDISP[6] = CELL[6].OUT_SEC_BEL[10];
				output TXRUNDISP[7] = CELL[7].OUT_SEC_BEL[10];
				output TXBUFERR = CELL[7].OUT_SEC_BEL[8];
				output CHBONDO[0] = CELL_IO.OUT_FAN_BEL[2];
				output CHBONDO[1] = CELL_IO.OUT_FAN_BEL[3];
				output CHBONDO[2] = CELL_IO.OUT_FAN_BEL[4];
				output CHBONDO[3] = CELL_IO.OUT_FAN_BEL[5];
				output CHBONDO[4] = CELL_IO.OUT_FAN_BEL[6];
				output CHBONDDONE = CELL_IO.OUT_FAN_BEL[0];
				output SCANOUT = CELL[4].OUT_SEC_BEL[8];
				attribute PMA_REG @[
					[MAIN[5][3][47], MAIN[5][3][46], MAIN[5][3][45], MAIN[5][3][44], MAIN[5][3][43], MAIN[5][3][42], MAIN[5][3][41], MAIN[5][3][40]],
					[MAIN[5][3][55], MAIN[5][3][54], MAIN[5][3][53], MAIN[5][3][52], MAIN[5][3][51], MAIN[5][3][50], MAIN[5][3][49], MAIN[5][3][48]],
					[MAIN[5][3][63], MAIN[5][3][62], MAIN[5][3][61], MAIN[5][3][60], MAIN[5][3][59], MAIN[5][3][58], MAIN[5][3][57], MAIN[5][3][56]],
					[MAIN[5][3][71], MAIN[5][3][70], MAIN[5][3][69], MAIN[5][3][68], MAIN[5][3][67], MAIN[5][3][66], MAIN[5][3][65], MAIN[5][3][64]],
					[MAIN[5][3][79], MAIN[5][3][78], MAIN[5][3][77], MAIN[5][3][76], MAIN[5][3][75], MAIN[5][3][74], MAIN[5][3][73], MAIN[5][3][72]],
					[MAIN[6][3][7], MAIN[6][3][6], MAIN[6][3][5], MAIN[6][3][4], MAIN[7][3][2], MAIN[6][3][2], MAIN[6][3][1], MAIN[6][3][0]],
					[MAIN[6][3][15], MAIN[6][3][14], MAIN[6][3][13], MAIN[6][3][12], MAIN[6][3][11], MAIN[6][3][10], MAIN[6][3][9], MAIN[6][3][8]],
					[MAIN[6][3][23], MAIN[6][3][22], MAIN[6][3][21], MAIN[6][3][20], MAIN[6][3][19], MAIN[6][3][18], MAIN[6][3][17], MAIN[6][3][16]],
					[MAIN[6][3][31], MAIN[6][3][30], MAIN[6][3][29], MAIN[6][3][28], MAIN[6][3][27], MAIN[6][3][26], MAIN[6][3][25], MAIN[6][3][24]],
					[MAIN[6][3][39], MAIN[6][3][38], MAIN[6][3][37], MAIN[6][3][36], MAIN[6][3][35], MAIN[6][3][34], MAIN[6][3][33], MAIN[6][3][32]],
					[MAIN[6][3][47], MAIN[6][3][46], MAIN[6][3][45], MAIN[6][3][44], MAIN[6][3][43], MAIN[6][3][42], MAIN[6][3][41], MAIN[6][3][40]],
					[MAIN[6][3][55], MAIN[6][3][54], MAIN[6][3][53], MAIN[6][3][52], MAIN[6][3][51], MAIN[6][3][50], MAIN[6][3][49], MAIN[6][3][48]],
					[MAIN[6][3][63], MAIN[6][3][62], MAIN[6][3][61], MAIN[6][3][60], MAIN[6][3][59], MAIN[6][3][58], MAIN[6][3][57], MAIN[6][3][56]],
					[MAIN[6][3][71], MAIN[6][3][70], MAIN[6][3][69], MAIN[6][3][68], MAIN[6][3][67], MAIN[6][3][66], MAIN[6][3][65], MAIN[6][3][64]],
					[MAIN[6][3][79], MAIN[6][3][78], MAIN[6][3][77], MAIN[6][3][76], MAIN[6][3][75], MAIN[6][3][74], MAIN[6][3][73], MAIN[6][3][72]],
					[MAIN[4][3][57], MAIN[4][3][56], MAIN[4][3][55], MAIN[4][3][54], MAIN[4][3][53], MAIN[4][3][52], MAIN[4][3][51], MAIN[4][3][50]],
				];
				attribute MASTERBIAS @[MAIN[5][3][41], MAIN[5][3][40]];
				attribute VCODAC @[MAIN[5][3][47], MAIN[5][3][46], MAIN[5][3][45], MAIN[5][3][44], MAIN[5][3][43], MAIN[5][3][42]];
				attribute TXDIVRATIO @[MAIN[5][3][57], MAIN[5][3][56], MAIN[5][3][55], MAIN[5][3][54], MAIN[5][3][53], MAIN[5][3][52], MAIN[5][3][51], MAIN[5][3][50], MAIN[5][3][49], MAIN[5][3][48]];
				attribute TXBUSWID @[MAIN[5][3][58]];
				attribute ENDCD @[MAIN[5][3][59]];
				attribute SEL_DAC_TRAN @[MAIN[5][3][61], MAIN[5][3][60], MAIN[6][3][31], MAIN[6][3][30]];
				attribute SEL_DAC_FIX @[MAIN[5][3][63], MAIN[5][3][62], MAIN[6][3][39], MAIN[6][3][38]];
				attribute TXLOOPFILTERC @[MAIN[5][3][65], MAIN[5][3][64]];
				attribute TXLOOPFILTERR @[MAIN[5][3][67], MAIN[5][3][66]];
				attribute IBOOST @[MAIN[5][3][71]];
				attribute TXCPI @[MAIN[5][3][72]];
				attribute TXVCODAC @[MAIN[5][3][74]];
				attribute TXVCOGAIN @[MAIN[5][3][75]];
				attribute TXVSEL @[MAIN[5][3][77], MAIN[5][3][76]];
				attribute TXREG @[MAIN[5][3][79], MAIN[5][3][78]];
				attribute TXDOWNLEVEL @[MAIN[7][3][2], MAIN[6][3][2], MAIN[6][3][1], MAIN[6][3][0]];
				attribute PRDRVOFF @[MAIN[6][3][4]];
				attribute EMPOFF @[MAIN[6][3][5]];
				attribute SLEW @[MAIN[6][3][6]];
				attribute TXEMPHLEVEL @[MAIN[6][3][11], MAIN[6][3][10], MAIN[6][3][9], MAIN[6][3][8]];
				attribute TXDIGSW @[MAIN[6][3][12]];
				attribute TXANASW @[MAIN[6][3][13]];
				attribute RXDIVRATIO @[MAIN[6][3][29], MAIN[6][3][28], MAIN[6][3][27], MAIN[6][3][26], MAIN[6][3][25], MAIN[6][3][24], MAIN[6][3][23], MAIN[6][3][22], MAIN[6][3][21], MAIN[6][3][20], MAIN[6][3][19], MAIN[6][3][18], MAIN[6][3][17], MAIN[6][3][16]];
				attribute RXLOOPFILTERC @[MAIN[6][3][33], MAIN[6][3][32]];
				attribute RXLOOPFILTERR @[MAIN[6][3][36], MAIN[6][3][35], MAIN[6][3][34]];
				attribute AFE_FLAT_ENABLE @[MAIN[6][3][37]];
				attribute RXVCOSW @[MAIN[6][3][40]];
				attribute RXCPI @[MAIN[6][3][55], MAIN[6][3][41]];
				attribute RXVCODAC @[MAIN[6][3][42]];
				attribute RXVCOGAIN @[MAIN[6][3][43]];
				attribute RXVSEL @[MAIN[6][3][45], MAIN[6][3][44]];
				attribute RXREG @[MAIN[6][3][47], MAIN[6][3][46]];
				attribute RXFLTCPT @[MAIN[6][3][52], MAIN[6][3][51], MAIN[6][3][50], MAIN[6][3][49], MAIN[6][3][48]];
				attribute RXVSELCP @[MAIN[6][3][54], MAIN[6][3][53]];
				attribute VSELAFE @[MAIN[6][3][57], MAIN[6][3][56]];
				attribute RXFEI @[MAIN[6][3][59], MAIN[6][3][58]];
				attribute RXFLCPI @[MAIN[6][3][61], MAIN[6][3][60]];
				attribute RXFER @[MAIN[6][3][71], MAIN[6][3][70], MAIN[6][3][69], MAIN[6][3][68], MAIN[6][3][67], MAIN[6][3][66], MAIN[6][3][65], MAIN[6][3][64], MAIN[6][3][63], MAIN[6][3][62]];
				attribute PMA_REG_0E @[MAIN[6][3][79], MAIN[6][3][78], MAIN[6][3][77], MAIN[6][3][76], MAIN[6][3][75], MAIN[6][3][74], MAIN[6][3][73], MAIN[6][3][72]];
				attribute BIASEN @MAIN[4][3][50];
				attribute TXANAEN @MAIN[4][3][51];
				attribute TXDIGEN @MAIN[4][3][52];
				attribute RXANAEN @MAIN[4][3][53];
				attribute PMA_PWR_CNTRL_BIT4 @MAIN[4][3][54];
				attribute TXEN @MAIN[4][3][55];
				attribute RXEN @MAIN[4][3][56];
				attribute TXDRVEN @MAIN[4][3][57];
				attribute RX_BUFFER_USE @MAIN[1][3][25];
				attribute RX_CRC_USE @MAIN[2][3][35];
				attribute RX_LOS_INVALID_INCR @[MAIN[3][3][30], MAIN[3][3][22], MAIN[3][3][21], MAIN[3][3][20], MAIN[3][3][19], MAIN[3][3][18], MAIN[3][3][17], MAIN[3][3][16]] {
					_1 = 0b00000001,
					_2 = 0b00000010,
					_4 = 0b00000100,
					_8 = 0b00001000,
					_16 = 0b00010000,
					_32 = 0b00100000,
					_64 = 0b01000000,
					_128 = 0b10000000,
				}
				attribute RX_LOS_THRESHOLD @[MAIN[3][3][15], MAIN[3][3][14], MAIN[3][3][13], MAIN[3][3][12], MAIN[3][3][11], MAIN[3][3][10], MAIN[3][3][9], MAIN[3][3][8]] {
					_4 = 0b00000001,
					_8 = 0b00000010,
					_16 = 0b00000100,
					_32 = 0b00001000,
					_64 = 0b00010000,
					_128 = 0b00100000,
					_256 = 0b01000000,
					_512 = 0b10000000,
				}
				attribute RX_LOSS_OF_SYNC_FSM @MAIN[3][3][23];
				attribute TX_BUFFER_USE @MAIN_IO[3][36];
				attribute TX_CRC_FORCE_VALUE @[MAIN_IO[3][45], MAIN_IO[3][44], MAIN_IO[3][43], MAIN_IO[3][42], MAIN_IO[3][41], MAIN_IO[3][40], MAIN_IO[3][39], MAIN_IO[3][38]];
				attribute TX_CRC_USE @MAIN_IO[3][37];
				attribute ALIGN_COMMA_WORD @[MAIN[4][3][1], MAIN[4][3][0]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PCOMMA_DETECT @MAIN[0][3][34];
				attribute MCOMMA_DETECT @MAIN[0][3][22];
				attribute COMMA_10B_MASK @[MAIN[0][3][10], MAIN[0][3][9], MAIN[0][3][8], MAIN[0][3][7], MAIN[0][3][6], MAIN[0][3][5], MAIN[0][3][4], MAIN[0][3][3], MAIN[0][3][2], MAIN[0][3][1]];
				attribute PCOMMA_10B_VALUE @[MAIN[0][3][32], MAIN[0][3][31], MAIN[0][3][30], MAIN[0][3][29], MAIN[0][3][28], MAIN[0][3][27], MAIN[0][3][26], MAIN[0][3][25], MAIN[0][3][24], MAIN[0][3][23]];
				attribute MCOMMA_10B_VALUE @[MAIN[0][3][20], MAIN[0][3][19], MAIN[0][3][18], MAIN[0][3][17], MAIN[0][3][16], MAIN[0][3][15], MAIN[0][3][14], MAIN[0][3][13], MAIN[0][3][12], MAIN[0][3][11]];
				attribute DEC_PCOMMA_DETECT @MAIN[1][3][31];
				attribute DEC_MCOMMA_DETECT @MAIN[1][3][32];
				attribute DEC_VALID_COMMA_ONLY @MAIN[1][3][30];
				attribute SH_CNT_MAX @[MAIN[7][3][22], MAIN[7][3][21], MAIN[7][3][20], MAIN[7][3][19], MAIN[7][3][18], MAIN[7][3][17], MAIN[7][3][16], MAIN[7][3][15]];
				attribute SH_INVALID_CNT_MAX @[MAIN[7][3][30], MAIN[7][3][29], MAIN[7][3][28], MAIN[7][3][27], MAIN[7][3][26], MAIN[7][3][25], MAIN[7][3][24], MAIN[7][3][23]];
				attribute CRC_FORMAT @[MAIN_IO[3][4], MAIN_IO[3][3]] {
					USER_MODE = 0b00,
					ETHERNET = 0b01,
					INFINIBAND = 0b11,
					FIBRE_CHAN = 0b10,
				}
				attribute CRC_START_OF_PKT @[MAIN_IO[3][20], MAIN_IO[3][19], MAIN_IO[3][18], MAIN_IO[3][17], MAIN_IO[3][16], MAIN_IO[3][15], MAIN_IO[3][14], MAIN_IO[3][13]];
				attribute CRC_END_OF_PKT @[MAIN_IO[3][77], MAIN_IO[3][76], MAIN_IO[3][75], MAIN_IO[3][74], MAIN_IO[3][73], MAIN_IO[3][72], MAIN_IO[3][71], MAIN_IO[3][70]];
				attribute CLK_CORRECT_USE @MAIN[1][3][10];
				attribute CLK_COR_8B10B_DE @MAIN[4][3][32];
				attribute CLK_COR_INSERT_IDLE_FLAG @MAIN[1][3][11];
				attribute CLK_COR_KEEP_IDLE @MAIN[1][3][12];
				attribute CLK_COR_REPEAT_WAIT @[MAIN[1][3][17], MAIN[1][3][16], MAIN[1][3][15], MAIN[1][3][14], MAIN[1][3][13]];
				attribute CLK_COR_ADJ_MAX @[MAIN[4][3][17], MAIN[4][3][16], MAIN[4][3][15], MAIN[4][3][14], MAIN[4][3][13]];
				attribute CLK_COR_MIN_LAT @[MAIN[4][3][24], MAIN[4][3][23], MAIN[4][3][22], MAIN[4][3][21], MAIN[4][3][20], MAIN[4][3][19]];
				attribute CLK_COR_MAX_LAT @[MAIN[4][3][30], MAIN[4][3][29], MAIN[4][3][28], MAIN[4][3][27], MAIN[4][3][26], MAIN[4][3][25]];
				attribute CLK_COR_SEQ_LEN @[MAIN[2][3][24], MAIN[2][3][23], MAIN[2][3][22]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_8 = 0b111,
				}
				attribute CLK_COR_SEQ_2_USE @MAIN[1][3][35];
				attribute CLK_COR_SEQ_DROP @MAIN[5][3][13];
				attribute CLK_COR_SEQ_1_MASK @[MAIN[5][3][6], MAIN[5][3][5], MAIN[5][3][4], MAIN[5][3][2]];
				attribute CLK_COR_SEQ_2_MASK @[MAIN[5][3][11], MAIN[5][3][10], MAIN[5][3][9], MAIN[5][3][8]];
				attribute CLK_COR_SEQ_1_1 @[MAIN[0][3][79], MAIN[0][3][78], MAIN[0][3][77], MAIN[0][3][76], MAIN[0][3][75], MAIN[0][3][74], MAIN[0][3][73], MAIN[0][3][72], MAIN[0][3][71], MAIN[0][3][70], MAIN[0][3][69]];
				attribute CLK_COR_SEQ_1_2 @[MAIN[0][3][68], MAIN[0][3][67], MAIN[0][3][66], MAIN[0][3][65], MAIN[0][3][64], MAIN[0][3][63], MAIN[0][3][62], MAIN[0][3][61], MAIN[0][3][60], MAIN[0][3][59], MAIN[0][3][58]];
				attribute CLK_COR_SEQ_1_3 @[MAIN[0][3][57], MAIN[0][3][56], MAIN[0][3][55], MAIN[0][3][54], MAIN[0][3][53], MAIN[0][3][52], MAIN[0][3][51], MAIN[0][3][50], MAIN[0][3][49], MAIN[0][3][48], MAIN[0][3][47]];
				attribute CLK_COR_SEQ_1_4 @[MAIN[0][3][46], MAIN[0][3][45], MAIN[0][3][44], MAIN[0][3][43], MAIN[0][3][42], MAIN[0][3][41], MAIN[0][3][40], MAIN[0][3][39], MAIN[0][3][38], MAIN[0][3][37], MAIN[0][3][36]];
				attribute CLK_COR_SEQ_2_1 @[MAIN[1][3][79], MAIN[1][3][78], MAIN[1][3][77], MAIN[1][3][76], MAIN[1][3][75], MAIN[1][3][74], MAIN[1][3][73], MAIN[1][3][72], MAIN[1][3][71], MAIN[1][3][70], MAIN[1][3][69]];
				attribute CLK_COR_SEQ_2_2 @[MAIN[1][3][68], MAIN[1][3][67], MAIN[1][3][66], MAIN[1][3][65], MAIN[1][3][64], MAIN[1][3][63], MAIN[1][3][62], MAIN[1][3][61], MAIN[1][3][60], MAIN[1][3][59], MAIN[1][3][58]];
				attribute CLK_COR_SEQ_2_3 @[MAIN[1][3][57], MAIN[1][3][56], MAIN[1][3][55], MAIN[1][3][54], MAIN[1][3][53], MAIN[1][3][52], MAIN[1][3][51], MAIN[1][3][50], MAIN[1][3][49], MAIN[1][3][48], MAIN[1][3][47]];
				attribute CLK_COR_SEQ_2_4 @[MAIN[1][3][46], MAIN[1][3][45], MAIN[1][3][44], MAIN[1][3][43], MAIN[1][3][42], MAIN[1][3][41], MAIN[1][3][40], MAIN[1][3][39], MAIN[1][3][38], MAIN[1][3][37], MAIN[1][3][36]];
				attribute CHAN_BOND_MODE @[MAIN[1][3][4], MAIN[1][3][2]] {
					NONE = 0b00,
					MASTER = 0b01,
					SLAVE_1_HOP = 0b10,
					SLAVE_2_HOPS = 0b11,
				}
				attribute CHAN_BOND_64B66B_SV @MAIN[4][3][33];
				attribute CHAN_BOND_LIMIT @[MAIN[3][3][28], MAIN[3][3][27], MAIN[3][3][26], MAIN[3][3][25], MAIN[3][3][24]];
				attribute CHAN_BOND_ONE_SHOT @MAIN[1][3][23];
				attribute CHAN_BOND_SEQ_LEN @[MAIN[2][3][28], MAIN[2][3][27], MAIN[2][3][26]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_8 = 0b111,
				}
				attribute CHAN_BOND_SEQ_2_USE @MAIN[3][3][35];
				attribute CHAN_BOND_SEQ_1_MASK @[MAIN[4][3][6], MAIN[4][3][5], MAIN[4][3][4], MAIN[4][3][3]];
				attribute CHAN_BOND_SEQ_2_MASK @[MAIN[4][3][11], MAIN[4][3][10], MAIN[4][3][9], MAIN[4][3][8]];
				attribute CHAN_BOND_SEQ_1_1 @[MAIN[2][3][79], MAIN[2][3][78], MAIN[2][3][77], MAIN[2][3][76], MAIN[2][3][75], MAIN[2][3][74], MAIN[2][3][73], MAIN[2][3][72], MAIN[2][3][71], MAIN[2][3][70], MAIN[2][3][69]];
				attribute CHAN_BOND_SEQ_1_2 @[MAIN[2][3][68], MAIN[2][3][67], MAIN[2][3][66], MAIN[2][3][65], MAIN[2][3][64], MAIN[2][3][63], MAIN[2][3][62], MAIN[2][3][61], MAIN[2][3][60], MAIN[2][3][59], MAIN[2][3][58]];
				attribute CHAN_BOND_SEQ_1_3 @[MAIN[2][3][57], MAIN[2][3][56], MAIN[2][3][55], MAIN[2][3][54], MAIN[2][3][53], MAIN[2][3][52], MAIN[2][3][51], MAIN[2][3][50], MAIN[2][3][49], MAIN[2][3][48], MAIN[2][3][47]];
				attribute CHAN_BOND_SEQ_1_4 @[MAIN[2][3][46], MAIN[2][3][45], MAIN[2][3][44], MAIN[2][3][43], MAIN[2][3][42], MAIN[2][3][41], MAIN[2][3][40], MAIN[2][3][39], MAIN[2][3][38], MAIN[2][3][37], MAIN[2][3][36]];
				attribute CHAN_BOND_SEQ_2_1 @[MAIN[3][3][79], MAIN[3][3][78], MAIN[3][3][77], MAIN[3][3][76], MAIN[3][3][75], MAIN[3][3][74], MAIN[3][3][73], MAIN[3][3][72], MAIN[3][3][71], MAIN[3][3][70], MAIN[3][3][69]];
				attribute CHAN_BOND_SEQ_2_2 @[MAIN[3][3][68], MAIN[3][3][67], MAIN[3][3][66], MAIN[3][3][65], MAIN[3][3][64], MAIN[3][3][63], MAIN[3][3][62], MAIN[3][3][61], MAIN[3][3][60], MAIN[3][3][59], MAIN[3][3][58]];
				attribute CHAN_BOND_SEQ_2_3 @[MAIN[3][3][57], MAIN[3][3][56], MAIN[3][3][55], MAIN[3][3][54], MAIN[3][3][53], MAIN[3][3][52], MAIN[3][3][51], MAIN[3][3][50], MAIN[3][3][49], MAIN[3][3][48], MAIN[3][3][47]];
				attribute CHAN_BOND_SEQ_2_4 @[MAIN[3][3][46], MAIN[3][3][45], MAIN[3][3][44], MAIN[3][3][43], MAIN[3][3][42], MAIN[3][3][41], MAIN[3][3][40], MAIN[3][3][39], MAIN[3][3][38], MAIN[3][3][37], MAIN[3][3][36]];
				attribute TEST_MODE_1 @MAIN[2][3][11];
				attribute TEST_MODE_2 @MAIN[2][3][12];
				attribute TEST_MODE_3 @MAIN[2][3][13];
				attribute TEST_MODE_4 @MAIN[2][3][14];
				attribute TEST_MODE_5 @MAIN[2][3][15];
				attribute TEST_MODE_6 @MAIN[2][3][16];
			}

			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[0] GT10.RXUSRCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[1] GT10.RXUSRCLK2
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[2] GT10.REFCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[3] GT10.REFCLK2
			// wire CELL_IO.IMUX_SR_OPTINV[0]      GT10.RXRESET
			// wire CELL_IO.IMUX_G0_DATA[0]        GT10.CHBONDI[0]
			// wire CELL_IO.IMUX_G0_DATA[1]        GT10.CHBONDI[4]
			// wire CELL_IO.IMUX_G0_DATA[2]        GT10.POWERDOWN
			// wire CELL_IO.IMUX_G0_DATA[3]        GT10.LOOPBACK[0]
			// wire CELL_IO.IMUX_G0_DATA[7]        GT10.PMARXLOCKSEL[1]
			// wire CELL_IO.IMUX_G1_DATA[0]        GT10.CHBONDI[1]
			// wire CELL_IO.IMUX_G1_DATA[1]        GT10.ENCHANSYNC
			// wire CELL_IO.IMUX_G1_DATA[2]        GT10.RXPOLARITY
			// wire CELL_IO.IMUX_G1_DATA[3]        GT10.LOOPBACK[1]
			// wire CELL_IO.IMUX_G2_DATA[0]        GT10.CHBONDI[2]
			// wire CELL_IO.IMUX_G2_DATA[1]        GT10.REFCLKSEL
			// wire CELL_IO.IMUX_G2_DATA[3]        GT10.TXPOLARITY
			// wire CELL_IO.IMUX_G3_DATA[0]        GT10.CHBONDI[3]
			// wire CELL_IO.IMUX_G3_DATA[1]        GT10.PMAINIT
			// wire CELL_IO.IMUX_G3_DATA[3]        GT10.TXINHIBIT
			// wire CELL_IO.IMUX_G3_DATA[4]        GT10.REFCLKBSEL
			// wire CELL_IO.IMUX_G3_DATA[6]        GT10.PMARXLOCKSEL[0]
			// wire CELL_IO.OUT_FAN_BEL[0]         GT10.CHBONDDONE
			// wire CELL_IO.OUT_FAN_BEL[1]         GT10.RXRECCLK
			// wire CELL_IO.OUT_FAN_BEL[2]         GT10.CHBONDO[0]
			// wire CELL_IO.OUT_FAN_BEL[3]         GT10.CHBONDO[1]
			// wire CELL_IO.OUT_FAN_BEL[4]         GT10.CHBONDO[2]
			// wire CELL_IO.OUT_FAN_BEL[5]         GT10.CHBONDO[3]
			// wire CELL_IO.OUT_FAN_BEL[6]         GT10.CHBONDO[4]
			// wire CELL_IO.OUT_FAN_BEL[7]         GT10.TXOUTCLK
			// wire CELL_IO.OUT_SEC_BEL[8]         GT10.PMARXLOCK
			// wire CELL_IO.OUT_SEC_BEL[9]         GT10.RXCLKCORCNT[2]
			// wire CELL_IO.OUT_SEC_BEL[10]        GT10.RXCLKCORCNT[1]
			// wire CELL_IO.OUT_SEC_BEL[11]        GT10.RXCLKCORCNT[0]
			// wire CELL_IO.OUT_SEC_BEL[12]        GT10.RXCOMMADET
			// wire CELL_IO.OUT_SEC_BEL[13]        GT10.RXREALIGN
			// wire CELL_IO.OUT_SEC_BEL[14]        GT10.RXBUFSTATUS[1]
			// wire CELL_IO.OUT_SEC_BEL[15]        GT10.RXBUFSTATUS[0]
			// wire CELL[0].IMUX_CLK_OPTINV[0]     GT10.TXUSRCLK
			// wire CELL[0].IMUX_CLK_OPTINV[1]     GT10.TXUSRCLK2
			// wire CELL[0].IMUX_SR_OPTINV[0]      GT10.TXRESET
			// wire CELL[0].IMUX_G0_DATA[0]        GT10.TXDATA[0]
			// wire CELL[0].IMUX_G0_DATA[1]        GT10.TXDATA[32]
			// wire CELL[0].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[0]
			// wire CELL[0].IMUX_G1_DATA[0]        GT10.TXDATA[1]
			// wire CELL[0].IMUX_G1_DATA[1]        GT10.TXDATA[33]
			// wire CELL[0].IMUX_G1_DATA[2]        GT10.TXCHARISK[0]
			// wire CELL[0].IMUX_G1_DATA[4]        GT10.ENPCOMMAALIGN
			// wire CELL[0].IMUX_G1_DATA[7]        GT10.ENMCOMMAALIGN
			// wire CELL[0].IMUX_G2_DATA[0]        GT10.TXDATA[2]
			// wire CELL[0].IMUX_G2_DATA[1]        GT10.TXDATA[34]
			// wire CELL[0].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[0]
			// wire CELL[0].IMUX_G3_DATA[0]        GT10.TXDATA[3]
			// wire CELL[0].IMUX_G3_DATA[1]        GT10.TXDATA[35]
			// wire CELL[0].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[0]
			// wire CELL[0].OUT_FAN_BEL[0]         GT10.RXDATA[0]
			// wire CELL[0].OUT_FAN_BEL[1]         GT10.RXDATA[1]
			// wire CELL[0].OUT_FAN_BEL[2]         GT10.RXDATA[2]
			// wire CELL[0].OUT_FAN_BEL[3]         GT10.RXDATA[3]
			// wire CELL[0].OUT_FAN_BEL[4]         GT10.RXDATA[32]
			// wire CELL[0].OUT_FAN_BEL[5]         GT10.RXDATA[33]
			// wire CELL[0].OUT_FAN_BEL[6]         GT10.RXDATA[34]
			// wire CELL[0].OUT_FAN_BEL[7]         GT10.RXDATA[35]
			// wire CELL[0].OUT_SEC_BEL[8]         GT10.RXLOSSOFSYNC[0]
			// wire CELL[0].OUT_SEC_BEL[9]         GT10.TXKERR[0]
			// wire CELL[0].OUT_SEC_BEL[10]        GT10.TXRUNDISP[0]
			// wire CELL[0].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[0]
			// wire CELL[0].OUT_SEC_BEL[12]        GT10.RXCHARISK[0]
			// wire CELL[0].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[0]
			// wire CELL[0].OUT_SEC_BEL[14]        GT10.RXDISPERR[0]
			// wire CELL[0].OUT_SEC_BEL[15]        GT10.RXRUNDISP[0]
			// wire CELL[1].IMUX_G0_DATA[0]        GT10.TXDATA[4]
			// wire CELL[1].IMUX_G0_DATA[1]        GT10.TXDATA[36]
			// wire CELL[1].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[1]
			// wire CELL[1].IMUX_G1_DATA[0]        GT10.TXDATA[5]
			// wire CELL[1].IMUX_G1_DATA[1]        GT10.TXDATA[37]
			// wire CELL[1].IMUX_G1_DATA[2]        GT10.TXCHARISK[1]
			// wire CELL[1].IMUX_G2_DATA[0]        GT10.TXDATA[6]
			// wire CELL[1].IMUX_G2_DATA[1]        GT10.TXDATA[38]
			// wire CELL[1].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[1]
			// wire CELL[1].IMUX_G3_DATA[0]        GT10.TXDATA[7]
			// wire CELL[1].IMUX_G3_DATA[1]        GT10.TXDATA[39]
			// wire CELL[1].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[1]
			// wire CELL[1].OUT_FAN_BEL[0]         GT10.RXDATA[4]
			// wire CELL[1].OUT_FAN_BEL[1]         GT10.RXDATA[5]
			// wire CELL[1].OUT_FAN_BEL[2]         GT10.RXDATA[6]
			// wire CELL[1].OUT_FAN_BEL[3]         GT10.RXDATA[7]
			// wire CELL[1].OUT_FAN_BEL[4]         GT10.RXDATA[36]
			// wire CELL[1].OUT_FAN_BEL[5]         GT10.RXDATA[37]
			// wire CELL[1].OUT_FAN_BEL[6]         GT10.RXDATA[38]
			// wire CELL[1].OUT_FAN_BEL[7]         GT10.RXDATA[39]
			// wire CELL[1].OUT_SEC_BEL[8]         GT10.RXLOSSOFSYNC[1]
			// wire CELL[1].OUT_SEC_BEL[9]         GT10.TXKERR[1]
			// wire CELL[1].OUT_SEC_BEL[10]        GT10.TXRUNDISP[1]
			// wire CELL[1].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[1]
			// wire CELL[1].OUT_SEC_BEL[12]        GT10.RXCHARISK[1]
			// wire CELL[1].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[1]
			// wire CELL[1].OUT_SEC_BEL[14]        GT10.RXDISPERR[1]
			// wire CELL[1].OUT_SEC_BEL[15]        GT10.RXRUNDISP[1]
			// wire CELL[2].IMUX_G0_DATA[0]        GT10.TXDATA[8]
			// wire CELL[2].IMUX_G0_DATA[1]        GT10.TXDATA[40]
			// wire CELL[2].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[2]
			// wire CELL[2].IMUX_G1_DATA[0]        GT10.TXDATA[9]
			// wire CELL[2].IMUX_G1_DATA[1]        GT10.TXDATA[41]
			// wire CELL[2].IMUX_G1_DATA[2]        GT10.TXCHARISK[2]
			// wire CELL[2].IMUX_G2_DATA[0]        GT10.TXDATA[10]
			// wire CELL[2].IMUX_G2_DATA[1]        GT10.TXDATA[42]
			// wire CELL[2].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[2]
			// wire CELL[2].IMUX_G3_DATA[0]        GT10.TXDATA[11]
			// wire CELL[2].IMUX_G3_DATA[1]        GT10.TXDATA[43]
			// wire CELL[2].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[2]
			// wire CELL[2].OUT_FAN_BEL[0]         GT10.RXDATA[8]
			// wire CELL[2].OUT_FAN_BEL[1]         GT10.RXDATA[9]
			// wire CELL[2].OUT_FAN_BEL[2]         GT10.RXDATA[10]
			// wire CELL[2].OUT_FAN_BEL[3]         GT10.RXDATA[11]
			// wire CELL[2].OUT_FAN_BEL[4]         GT10.RXDATA[40]
			// wire CELL[2].OUT_FAN_BEL[5]         GT10.RXDATA[41]
			// wire CELL[2].OUT_FAN_BEL[6]         GT10.RXDATA[42]
			// wire CELL[2].OUT_FAN_BEL[7]         GT10.RXDATA[43]
			// wire CELL[2].OUT_SEC_BEL[8]         GT10.RXCRCERR
			// wire CELL[2].OUT_SEC_BEL[9]         GT10.TXKERR[2]
			// wire CELL[2].OUT_SEC_BEL[10]        GT10.TXRUNDISP[2]
			// wire CELL[2].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[2]
			// wire CELL[2].OUT_SEC_BEL[12]        GT10.RXCHARISK[2]
			// wire CELL[2].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[2]
			// wire CELL[2].OUT_SEC_BEL[14]        GT10.RXDISPERR[2]
			// wire CELL[2].OUT_SEC_BEL[15]        GT10.RXRUNDISP[2]
			// wire CELL[3].IMUX_G0_DATA[0]        GT10.TXDATA[12]
			// wire CELL[3].IMUX_G0_DATA[1]        GT10.TXDATA[44]
			// wire CELL[3].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[3]
			// wire CELL[3].IMUX_G0_DATA[4]        GT10.TXDATAWIDTH[0]
			// wire CELL[3].IMUX_G0_DATA[5]        GT10.TXINTDATAWIDTH[0]
			// wire CELL[3].IMUX_G0_DATA[6]        GT10.RXDESCRAM64B66BUSE
			// wire CELL[3].IMUX_G1_DATA[0]        GT10.TXDATA[13]
			// wire CELL[3].IMUX_G1_DATA[1]        GT10.TXDATA[45]
			// wire CELL[3].IMUX_G1_DATA[2]        GT10.TXCHARISK[3]
			// wire CELL[3].IMUX_G1_DATA[4]        GT10.TXDATAWIDTH[1]
			// wire CELL[3].IMUX_G1_DATA[5]        GT10.TXINTDATAWIDTH[1]
			// wire CELL[3].IMUX_G1_DATA[6]        GT10.RXBLOCKSYNC64B66BUSE
			// wire CELL[3].IMUX_G2_DATA[0]        GT10.TXDATA[14]
			// wire CELL[3].IMUX_G2_DATA[1]        GT10.TXDATA[46]
			// wire CELL[3].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[3]
			// wire CELL[3].IMUX_G2_DATA[4]        GT10.RXDATAWIDTH[0]
			// wire CELL[3].IMUX_G2_DATA[5]        GT10.RXINTDATAWIDTH[0]
			// wire CELL[3].IMUX_G2_DATA[6]        GT10.RXCOMMADETUSE
			// wire CELL[3].IMUX_G3_DATA[0]        GT10.TXDATA[15]
			// wire CELL[3].IMUX_G3_DATA[1]        GT10.TXDATA[47]
			// wire CELL[3].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[3]
			// wire CELL[3].IMUX_G3_DATA[3]        GT10.TXFORCECRCERR
			// wire CELL[3].IMUX_G3_DATA[4]        GT10.RXDATAWIDTH[1]
			// wire CELL[3].IMUX_G3_DATA[5]        GT10.RXINTDATAWIDTH[1]
			// wire CELL[3].IMUX_G3_DATA[6]        GT10.RXSLIDE
			// wire CELL[3].OUT_FAN_BEL[0]         GT10.RXDATA[12]
			// wire CELL[3].OUT_FAN_BEL[1]         GT10.RXDATA[13]
			// wire CELL[3].OUT_FAN_BEL[2]         GT10.RXDATA[14]
			// wire CELL[3].OUT_FAN_BEL[3]         GT10.RXDATA[15]
			// wire CELL[3].OUT_FAN_BEL[4]         GT10.RXDATA[44]
			// wire CELL[3].OUT_FAN_BEL[5]         GT10.RXDATA[45]
			// wire CELL[3].OUT_FAN_BEL[6]         GT10.RXDATA[46]
			// wire CELL[3].OUT_FAN_BEL[7]         GT10.RXDATA[47]
			// wire CELL[3].OUT_SEC_BEL[8]         GT10.RXCHECKINGCRC
			// wire CELL[3].OUT_SEC_BEL[9]         GT10.TXKERR[3]
			// wire CELL[3].OUT_SEC_BEL[10]        GT10.TXRUNDISP[3]
			// wire CELL[3].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[3]
			// wire CELL[3].OUT_SEC_BEL[12]        GT10.RXCHARISK[3]
			// wire CELL[3].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[3]
			// wire CELL[3].OUT_SEC_BEL[14]        GT10.RXDISPERR[3]
			// wire CELL[3].OUT_SEC_BEL[15]        GT10.RXRUNDISP[3]
			// wire CELL[4].IMUX_G0_DATA[0]        GT10.TXDATA[16]
			// wire CELL[4].IMUX_G0_DATA[1]        GT10.TXDATA[48]
			// wire CELL[4].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[4]
			// wire CELL[4].IMUX_G0_DATA[3]        GT10.TESTMEMORY
			// wire CELL[4].IMUX_G0_DATA[4]        GT10.RXDEC64B66BUSE
			// wire CELL[4].IMUX_G0_DATA[6]        GT10.SCANIN
			// wire CELL[4].IMUX_G1_DATA[0]        GT10.TXDATA[17]
			// wire CELL[4].IMUX_G1_DATA[1]        GT10.TXDATA[49]
			// wire CELL[4].IMUX_G1_DATA[2]        GT10.TXCHARISK[4]
			// wire CELL[4].IMUX_G1_DATA[3]        GT10.RXIGNOREBTF
			// wire CELL[4].IMUX_G1_DATA[4]        GT10.TXSCRAM64B66BUSE
			// wire CELL[4].IMUX_G1_DATA[6]        GT10.SCANEN
			// wire CELL[4].IMUX_G2_DATA[0]        GT10.TXDATA[18]
			// wire CELL[4].IMUX_G2_DATA[1]        GT10.TXDATA[50]
			// wire CELL[4].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[4]
			// wire CELL[4].IMUX_G2_DATA[3]        GT10.TXENC8B10BUSE
			// wire CELL[4].IMUX_G2_DATA[4]        GT10.TXGEARBOX64B66BUSE
			// wire CELL[4].IMUX_G2_DATA[6]        GT10.SCANMODE
			// wire CELL[4].IMUX_G3_DATA[0]        GT10.TXDATA[19]
			// wire CELL[4].IMUX_G3_DATA[1]        GT10.TXDATA[51]
			// wire CELL[4].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[4]
			// wire CELL[4].IMUX_G3_DATA[3]        GT10.TXENC64B66BUSE
			// wire CELL[4].OUT_FAN_BEL[0]         GT10.RXDATA[16]
			// wire CELL[4].OUT_FAN_BEL[1]         GT10.RXDATA[17]
			// wire CELL[4].OUT_FAN_BEL[2]         GT10.RXDATA[18]
			// wire CELL[4].OUT_FAN_BEL[3]         GT10.RXDATA[19]
			// wire CELL[4].OUT_FAN_BEL[4]         GT10.RXDATA[48]
			// wire CELL[4].OUT_FAN_BEL[5]         GT10.RXDATA[49]
			// wire CELL[4].OUT_FAN_BEL[6]         GT10.RXDATA[50]
			// wire CELL[4].OUT_FAN_BEL[7]         GT10.RXDATA[51]
			// wire CELL[4].OUT_SEC_BEL[8]         GT10.SCANOUT
			// wire CELL[4].OUT_SEC_BEL[9]         GT10.TXKERR[4]
			// wire CELL[4].OUT_SEC_BEL[10]        GT10.TXRUNDISP[4]
			// wire CELL[4].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[4]
			// wire CELL[4].OUT_SEC_BEL[12]        GT10.RXCHARISK[4]
			// wire CELL[4].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[4]
			// wire CELL[4].OUT_SEC_BEL[14]        GT10.RXDISPERR[4]
			// wire CELL[4].OUT_SEC_BEL[15]        GT10.RXRUNDISP[4]
			// wire CELL[5].IMUX_G0_DATA[0]        GT10.TXDATA[20]
			// wire CELL[5].IMUX_G0_DATA[1]        GT10.TXDATA[52]
			// wire CELL[5].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[5]
			// wire CELL[5].IMUX_G0_DATA[3]        GT10.RXDEC8B10BUSE
			// wire CELL[5].IMUX_G0_DATA[4]        GT10.PMAREGDATAIN[0]
			// wire CELL[5].IMUX_G0_DATA[5]        GT10.PMAREGDATAIN[4]
			// wire CELL[5].IMUX_G0_DATA[6]        GT10.PMAREGADDR[0]
			// wire CELL[5].IMUX_G0_DATA[7]        GT10.PMAREGADDR[4]
			// wire CELL[5].IMUX_G1_DATA[0]        GT10.TXDATA[21]
			// wire CELL[5].IMUX_G1_DATA[1]        GT10.TXDATA[53]
			// wire CELL[5].IMUX_G1_DATA[2]        GT10.TXCHARISK[5]
			// wire CELL[5].IMUX_G1_DATA[3]        GT10.PMAREGRW
			// wire CELL[5].IMUX_G1_DATA[4]        GT10.PMAREGDATAIN[1]
			// wire CELL[5].IMUX_G1_DATA[5]        GT10.PMAREGDATAIN[5]
			// wire CELL[5].IMUX_G1_DATA[6]        GT10.PMAREGADDR[1]
			// wire CELL[5].IMUX_G1_DATA[7]        GT10.PMAREGADDR[5]
			// wire CELL[5].IMUX_G2_DATA[0]        GT10.TXDATA[22]
			// wire CELL[5].IMUX_G2_DATA[1]        GT10.TXDATA[54]
			// wire CELL[5].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[5]
			// wire CELL[5].IMUX_G2_DATA[3]        GT10.PMAREGSTROBE
			// wire CELL[5].IMUX_G2_DATA[4]        GT10.PMAREGDATAIN[2]
			// wire CELL[5].IMUX_G2_DATA[5]        GT10.PMAREGDATAIN[6]
			// wire CELL[5].IMUX_G2_DATA[6]        GT10.PMAREGADDR[2]
			// wire CELL[5].IMUX_G3_DATA[0]        GT10.TXDATA[23]
			// wire CELL[5].IMUX_G3_DATA[1]        GT10.TXDATA[55]
			// wire CELL[5].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[5]
			// wire CELL[5].IMUX_G3_DATA[4]        GT10.PMAREGDATAIN[3]
			// wire CELL[5].IMUX_G3_DATA[5]        GT10.PMAREGDATAIN[7]
			// wire CELL[5].IMUX_G3_DATA[6]        GT10.PMAREGADDR[3]
			// wire CELL[5].OUT_FAN_BEL[0]         GT10.RXDATA[20]
			// wire CELL[5].OUT_FAN_BEL[1]         GT10.RXDATA[21]
			// wire CELL[5].OUT_FAN_BEL[2]         GT10.RXDATA[22]
			// wire CELL[5].OUT_FAN_BEL[3]         GT10.RXDATA[23]
			// wire CELL[5].OUT_FAN_BEL[4]         GT10.RXDATA[52]
			// wire CELL[5].OUT_FAN_BEL[5]         GT10.RXDATA[53]
			// wire CELL[5].OUT_FAN_BEL[6]         GT10.RXDATA[54]
			// wire CELL[5].OUT_FAN_BEL[7]         GT10.RXDATA[55]
			// wire CELL[5].OUT_SEC_BEL[9]         GT10.TXKERR[5]
			// wire CELL[5].OUT_SEC_BEL[10]        GT10.TXRUNDISP[5]
			// wire CELL[5].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[5]
			// wire CELL[5].OUT_SEC_BEL[12]        GT10.RXCHARISK[5]
			// wire CELL[5].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[5]
			// wire CELL[5].OUT_SEC_BEL[14]        GT10.RXDISPERR[5]
			// wire CELL[5].OUT_SEC_BEL[15]        GT10.RXRUNDISP[5]
			// wire CELL[6].IMUX_G0_DATA[0]        GT10.TXDATA[24]
			// wire CELL[6].IMUX_G0_DATA[1]        GT10.TXDATA[56]
			// wire CELL[6].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[6]
			// wire CELL[6].IMUX_G1_DATA[0]        GT10.TXDATA[25]
			// wire CELL[6].IMUX_G1_DATA[1]        GT10.TXDATA[57]
			// wire CELL[6].IMUX_G1_DATA[2]        GT10.TXCHARISK[6]
			// wire CELL[6].IMUX_G2_DATA[0]        GT10.TXDATA[26]
			// wire CELL[6].IMUX_G2_DATA[1]        GT10.TXDATA[58]
			// wire CELL[6].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[6]
			// wire CELL[6].IMUX_G3_DATA[0]        GT10.TXDATA[27]
			// wire CELL[6].IMUX_G3_DATA[1]        GT10.TXDATA[59]
			// wire CELL[6].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[6]
			// wire CELL[6].OUT_FAN_BEL[0]         GT10.RXDATA[24]
			// wire CELL[6].OUT_FAN_BEL[1]         GT10.RXDATA[25]
			// wire CELL[6].OUT_FAN_BEL[2]         GT10.RXDATA[26]
			// wire CELL[6].OUT_FAN_BEL[3]         GT10.RXDATA[27]
			// wire CELL[6].OUT_FAN_BEL[4]         GT10.RXDATA[56]
			// wire CELL[6].OUT_FAN_BEL[5]         GT10.RXDATA[57]
			// wire CELL[6].OUT_FAN_BEL[6]         GT10.RXDATA[58]
			// wire CELL[6].OUT_FAN_BEL[7]         GT10.RXDATA[59]
			// wire CELL[6].OUT_SEC_BEL[9]         GT10.TXKERR[6]
			// wire CELL[6].OUT_SEC_BEL[10]        GT10.TXRUNDISP[6]
			// wire CELL[6].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[6]
			// wire CELL[6].OUT_SEC_BEL[12]        GT10.RXCHARISK[6]
			// wire CELL[6].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[6]
			// wire CELL[6].OUT_SEC_BEL[14]        GT10.RXDISPERR[6]
			// wire CELL[6].OUT_SEC_BEL[15]        GT10.RXRUNDISP[6]
			// wire CELL[7].IMUX_G0_DATA[0]        GT10.TXDATA[28]
			// wire CELL[7].IMUX_G0_DATA[1]        GT10.TXDATA[60]
			// wire CELL[7].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[7]
			// wire CELL[7].IMUX_G1_DATA[0]        GT10.TXDATA[29]
			// wire CELL[7].IMUX_G1_DATA[1]        GT10.TXDATA[61]
			// wire CELL[7].IMUX_G1_DATA[2]        GT10.TXCHARISK[7]
			// wire CELL[7].IMUX_G2_DATA[0]        GT10.TXDATA[30]
			// wire CELL[7].IMUX_G2_DATA[1]        GT10.TXDATA[62]
			// wire CELL[7].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[7]
			// wire CELL[7].IMUX_G3_DATA[0]        GT10.TXDATA[31]
			// wire CELL[7].IMUX_G3_DATA[1]        GT10.TXDATA[63]
			// wire CELL[7].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[7]
			// wire CELL[7].OUT_FAN_BEL[0]         GT10.RXDATA[28]
			// wire CELL[7].OUT_FAN_BEL[1]         GT10.RXDATA[29]
			// wire CELL[7].OUT_FAN_BEL[2]         GT10.RXDATA[30]
			// wire CELL[7].OUT_FAN_BEL[3]         GT10.RXDATA[31]
			// wire CELL[7].OUT_FAN_BEL[4]         GT10.RXDATA[60]
			// wire CELL[7].OUT_FAN_BEL[5]         GT10.RXDATA[61]
			// wire CELL[7].OUT_FAN_BEL[6]         GT10.RXDATA[62]
			// wire CELL[7].OUT_FAN_BEL[7]         GT10.RXDATA[63]
			// wire CELL[7].OUT_SEC_BEL[8]         GT10.TXBUFERR
			// wire CELL[7].OUT_SEC_BEL[9]         GT10.TXKERR[7]
			// wire CELL[7].OUT_SEC_BEL[10]        GT10.TXRUNDISP[7]
			// wire CELL[7].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[7]
			// wire CELL[7].OUT_SEC_BEL[12]        GT10.RXCHARISK[7]
			// wire CELL[7].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[7]
			// wire CELL[7].OUT_SEC_BEL[14]        GT10.RXDISPERR[7]
			// wire CELL[7].OUT_SEC_BEL[15]        GT10.RXRUNDISP[7]
		}

		tile_class GIGABIT10_N {
			cell CELL_IO;
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN_IO: Vertical (22, rev 80);
			bitrect MAIN[0]: Vertical (22, rev 80);
			bitrect MAIN[1]: Vertical (22, rev 80);
			bitrect MAIN[2]: Vertical (22, rev 80);
			bitrect MAIN[3]: Vertical (22, rev 80);
			bitrect MAIN[4]: Vertical (22, rev 80);
			bitrect MAIN[5]: Vertical (22, rev 80);
			bitrect MAIN[6]: Vertical (22, rev 80);
			bitrect MAIN[7]: Vertical (22, rev 80);

			bel GT10 {
				input REFCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[2];
				input REFCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[3];
				input REFCLKBSEL = CELL_IO.IMUX_G3_DATA[4];
				input REFCLKSEL = CELL_IO.IMUX_G2_DATA[1];
				input POWERDOWN = CELL_IO.IMUX_G0_DATA[2];
				input LOOPBACK[0] = CELL_IO.IMUX_G0_DATA[3];
				input LOOPBACK[1] = CELL_IO.IMUX_G1_DATA[3];
				input RXUSRCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[1];
				input RXRESET = CELL_IO.IMUX_SR_OPTINV[0];
				input PMARXLOCKSEL[0] = CELL_IO.IMUX_G3_DATA[6];
				input PMARXLOCKSEL[1] = CELL_IO.IMUX_G0_DATA[7];
				input RXPOLARITY = CELL_IO.IMUX_G1_DATA[2];
				input RXDATAWIDTH[0] = CELL[3].IMUX_G2_DATA[4];
				input RXDATAWIDTH[1] = CELL[3].IMUX_G3_DATA[4];
				input RXINTDATAWIDTH[0] = CELL[3].IMUX_G2_DATA[5];
				input RXINTDATAWIDTH[1] = CELL[3].IMUX_G3_DATA[5];
				input RXDEC8B10BUSE = CELL[5].IMUX_G0_DATA[3];
				input RXDEC64B66BUSE = CELL[4].IMUX_G0_DATA[4];
				input RXBLOCKSYNC64B66BUSE = CELL[3].IMUX_G1_DATA[6];
				input RXDESCRAM64B66BUSE = CELL[3].IMUX_G0_DATA[6];
				input RXCOMMADETUSE = CELL[3].IMUX_G2_DATA[6];
				input RXIGNOREBTF = CELL[4].IMUX_G1_DATA[3];
				input RXSLIDE = CELL[3].IMUX_G3_DATA[6];
				input ENMCOMMAALIGN = CELL[0].IMUX_G1_DATA[7];
				input ENPCOMMAALIGN = CELL[0].IMUX_G1_DATA[4];
				input TXUSRCLK = CELL[0].IMUX_CLK_OPTINV[0];
				input TXUSRCLK2 = CELL[0].IMUX_CLK_OPTINV[1];
				input TXRESET = CELL[0].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL_IO.IMUX_G2_DATA[3];
				input TXINHIBIT = CELL_IO.IMUX_G3_DATA[3];
				input TXDATAWIDTH[0] = CELL[3].IMUX_G0_DATA[4];
				input TXDATAWIDTH[1] = CELL[3].IMUX_G1_DATA[4];
				input TXINTDATAWIDTH[0] = CELL[3].IMUX_G0_DATA[5];
				input TXINTDATAWIDTH[1] = CELL[3].IMUX_G1_DATA[5];
				input TXDATA[0] = CELL[0].IMUX_G0_DATA[0];
				input TXDATA[1] = CELL[0].IMUX_G1_DATA[0];
				input TXDATA[2] = CELL[0].IMUX_G2_DATA[0];
				input TXDATA[3] = CELL[0].IMUX_G3_DATA[0];
				input TXDATA[4] = CELL[1].IMUX_G0_DATA[0];
				input TXDATA[5] = CELL[1].IMUX_G1_DATA[0];
				input TXDATA[6] = CELL[1].IMUX_G2_DATA[0];
				input TXDATA[7] = CELL[1].IMUX_G3_DATA[0];
				input TXDATA[8] = CELL[2].IMUX_G0_DATA[0];
				input TXDATA[9] = CELL[2].IMUX_G1_DATA[0];
				input TXDATA[10] = CELL[2].IMUX_G2_DATA[0];
				input TXDATA[11] = CELL[2].IMUX_G3_DATA[0];
				input TXDATA[12] = CELL[3].IMUX_G0_DATA[0];
				input TXDATA[13] = CELL[3].IMUX_G1_DATA[0];
				input TXDATA[14] = CELL[3].IMUX_G2_DATA[0];
				input TXDATA[15] = CELL[3].IMUX_G3_DATA[0];
				input TXDATA[16] = CELL[4].IMUX_G0_DATA[0];
				input TXDATA[17] = CELL[4].IMUX_G1_DATA[0];
				input TXDATA[18] = CELL[4].IMUX_G2_DATA[0];
				input TXDATA[19] = CELL[4].IMUX_G3_DATA[0];
				input TXDATA[20] = CELL[5].IMUX_G0_DATA[0];
				input TXDATA[21] = CELL[5].IMUX_G1_DATA[0];
				input TXDATA[22] = CELL[5].IMUX_G2_DATA[0];
				input TXDATA[23] = CELL[5].IMUX_G3_DATA[0];
				input TXDATA[24] = CELL[6].IMUX_G0_DATA[0];
				input TXDATA[25] = CELL[6].IMUX_G1_DATA[0];
				input TXDATA[26] = CELL[6].IMUX_G2_DATA[0];
				input TXDATA[27] = CELL[6].IMUX_G3_DATA[0];
				input TXDATA[28] = CELL[7].IMUX_G0_DATA[0];
				input TXDATA[29] = CELL[7].IMUX_G1_DATA[0];
				input TXDATA[30] = CELL[7].IMUX_G2_DATA[0];
				input TXDATA[31] = CELL[7].IMUX_G3_DATA[0];
				input TXDATA[32] = CELL[0].IMUX_G0_DATA[1];
				input TXDATA[33] = CELL[0].IMUX_G1_DATA[1];
				input TXDATA[34] = CELL[0].IMUX_G2_DATA[1];
				input TXDATA[35] = CELL[0].IMUX_G3_DATA[1];
				input TXDATA[36] = CELL[1].IMUX_G0_DATA[1];
				input TXDATA[37] = CELL[1].IMUX_G1_DATA[1];
				input TXDATA[38] = CELL[1].IMUX_G2_DATA[1];
				input TXDATA[39] = CELL[1].IMUX_G3_DATA[1];
				input TXDATA[40] = CELL[2].IMUX_G0_DATA[1];
				input TXDATA[41] = CELL[2].IMUX_G1_DATA[1];
				input TXDATA[42] = CELL[2].IMUX_G2_DATA[1];
				input TXDATA[43] = CELL[2].IMUX_G3_DATA[1];
				input TXDATA[44] = CELL[3].IMUX_G0_DATA[1];
				input TXDATA[45] = CELL[3].IMUX_G1_DATA[1];
				input TXDATA[46] = CELL[3].IMUX_G2_DATA[1];
				input TXDATA[47] = CELL[3].IMUX_G3_DATA[1];
				input TXDATA[48] = CELL[4].IMUX_G0_DATA[1];
				input TXDATA[49] = CELL[4].IMUX_G1_DATA[1];
				input TXDATA[50] = CELL[4].IMUX_G2_DATA[1];
				input TXDATA[51] = CELL[4].IMUX_G3_DATA[1];
				input TXDATA[52] = CELL[5].IMUX_G0_DATA[1];
				input TXDATA[53] = CELL[5].IMUX_G1_DATA[1];
				input TXDATA[54] = CELL[5].IMUX_G2_DATA[1];
				input TXDATA[55] = CELL[5].IMUX_G3_DATA[1];
				input TXDATA[56] = CELL[6].IMUX_G0_DATA[1];
				input TXDATA[57] = CELL[6].IMUX_G1_DATA[1];
				input TXDATA[58] = CELL[6].IMUX_G2_DATA[1];
				input TXDATA[59] = CELL[6].IMUX_G3_DATA[1];
				input TXDATA[60] = CELL[7].IMUX_G0_DATA[1];
				input TXDATA[61] = CELL[7].IMUX_G1_DATA[1];
				input TXDATA[62] = CELL[7].IMUX_G2_DATA[1];
				input TXDATA[63] = CELL[7].IMUX_G3_DATA[1];
				input TXBYPASS8B10B[0] = CELL[0].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[1] = CELL[1].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[2] = CELL[2].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[3] = CELL[3].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[4] = CELL[4].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[5] = CELL[5].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[6] = CELL[6].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[7] = CELL[7].IMUX_G0_DATA[2];
				input TXCHARISK[0] = CELL[0].IMUX_G1_DATA[2];
				input TXCHARISK[1] = CELL[1].IMUX_G1_DATA[2];
				input TXCHARISK[2] = CELL[2].IMUX_G1_DATA[2];
				input TXCHARISK[3] = CELL[3].IMUX_G1_DATA[2];
				input TXCHARISK[4] = CELL[4].IMUX_G1_DATA[2];
				input TXCHARISK[5] = CELL[5].IMUX_G1_DATA[2];
				input TXCHARISK[6] = CELL[6].IMUX_G1_DATA[2];
				input TXCHARISK[7] = CELL[7].IMUX_G1_DATA[2];
				input TXCHARDISPMODE[0] = CELL[0].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[1] = CELL[1].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[2] = CELL[2].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[3] = CELL[3].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[4] = CELL[4].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[5] = CELL[5].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[6] = CELL[6].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[7] = CELL[7].IMUX_G2_DATA[2];
				input TXCHARDISPVAL[0] = CELL[0].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[1] = CELL[1].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[2] = CELL[2].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[3] = CELL[3].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[4] = CELL[4].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[5] = CELL[5].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[6] = CELL[6].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[7] = CELL[7].IMUX_G3_DATA[2];
				input TXFORCECRCERR = CELL[3].IMUX_G3_DATA[3];
				input TXENC8B10BUSE = CELL[4].IMUX_G2_DATA[3];
				input TXENC64B66BUSE = CELL[4].IMUX_G3_DATA[3];
				input TXSCRAM64B66BUSE = CELL[4].IMUX_G1_DATA[4];
				input TXGEARBOX64B66BUSE = CELL[4].IMUX_G2_DATA[4];
				input ENCHANSYNC = CELL_IO.IMUX_G1_DATA[1];
				input CHBONDI[0] = CELL_IO.IMUX_G0_DATA[0];
				input CHBONDI[1] = CELL_IO.IMUX_G1_DATA[0];
				input CHBONDI[2] = CELL_IO.IMUX_G2_DATA[0];
				input CHBONDI[3] = CELL_IO.IMUX_G3_DATA[0];
				input CHBONDI[4] = CELL_IO.IMUX_G0_DATA[1];
				input PMAINIT = CELL_IO.IMUX_G3_DATA[1];
				input PMAREGADDR[0] = CELL[5].IMUX_G0_DATA[6];
				input PMAREGADDR[1] = CELL[5].IMUX_G1_DATA[6];
				input PMAREGADDR[2] = CELL[5].IMUX_G2_DATA[6];
				input PMAREGADDR[3] = CELL[5].IMUX_G3_DATA[6];
				input PMAREGADDR[4] = CELL[5].IMUX_G0_DATA[7];
				input PMAREGADDR[5] = CELL[5].IMUX_G1_DATA[7];
				input PMAREGDATAIN[0] = CELL[5].IMUX_G0_DATA[4];
				input PMAREGDATAIN[1] = CELL[5].IMUX_G1_DATA[4];
				input PMAREGDATAIN[2] = CELL[5].IMUX_G2_DATA[4];
				input PMAREGDATAIN[3] = CELL[5].IMUX_G3_DATA[4];
				input PMAREGDATAIN[4] = CELL[5].IMUX_G0_DATA[5];
				input PMAREGDATAIN[5] = CELL[5].IMUX_G1_DATA[5];
				input PMAREGDATAIN[6] = CELL[5].IMUX_G2_DATA[5];
				input PMAREGDATAIN[7] = CELL[5].IMUX_G3_DATA[5];
				input PMAREGRW = CELL[5].IMUX_G1_DATA[3];
				input PMAREGSTROBE = CELL[5].IMUX_G2_DATA[3];
				input SCANEN = CELL[4].IMUX_G1_DATA[6];
				input SCANMODE = CELL[4].IMUX_G2_DATA[6];
				input SCANIN = CELL[4].IMUX_G0_DATA[6];
				input TESTMEMORY = CELL[4].IMUX_G0_DATA[3];
				output RXRECCLK = CELL_IO.OUT_FAN_BEL[1];
				output PMARXLOCK = CELL_IO.OUT_SEC_BEL[8];
				output RXDATA[0] = CELL[0].OUT_FAN_BEL[0];
				output RXDATA[1] = CELL[0].OUT_FAN_BEL[1];
				output RXDATA[2] = CELL[0].OUT_FAN_BEL[2];
				output RXDATA[3] = CELL[0].OUT_FAN_BEL[3];
				output RXDATA[4] = CELL[1].OUT_FAN_BEL[0];
				output RXDATA[5] = CELL[1].OUT_FAN_BEL[1];
				output RXDATA[6] = CELL[1].OUT_FAN_BEL[2];
				output RXDATA[7] = CELL[1].OUT_FAN_BEL[3];
				output RXDATA[8] = CELL[2].OUT_FAN_BEL[0];
				output RXDATA[9] = CELL[2].OUT_FAN_BEL[1];
				output RXDATA[10] = CELL[2].OUT_FAN_BEL[2];
				output RXDATA[11] = CELL[2].OUT_FAN_BEL[3];
				output RXDATA[12] = CELL[3].OUT_FAN_BEL[0];
				output RXDATA[13] = CELL[3].OUT_FAN_BEL[1];
				output RXDATA[14] = CELL[3].OUT_FAN_BEL[2];
				output RXDATA[15] = CELL[3].OUT_FAN_BEL[3];
				output RXDATA[16] = CELL[4].OUT_FAN_BEL[0];
				output RXDATA[17] = CELL[4].OUT_FAN_BEL[1];
				output RXDATA[18] = CELL[4].OUT_FAN_BEL[2];
				output RXDATA[19] = CELL[4].OUT_FAN_BEL[3];
				output RXDATA[20] = CELL[5].OUT_FAN_BEL[0];
				output RXDATA[21] = CELL[5].OUT_FAN_BEL[1];
				output RXDATA[22] = CELL[5].OUT_FAN_BEL[2];
				output RXDATA[23] = CELL[5].OUT_FAN_BEL[3];
				output RXDATA[24] = CELL[6].OUT_FAN_BEL[0];
				output RXDATA[25] = CELL[6].OUT_FAN_BEL[1];
				output RXDATA[26] = CELL[6].OUT_FAN_BEL[2];
				output RXDATA[27] = CELL[6].OUT_FAN_BEL[3];
				output RXDATA[28] = CELL[7].OUT_FAN_BEL[0];
				output RXDATA[29] = CELL[7].OUT_FAN_BEL[1];
				output RXDATA[30] = CELL[7].OUT_FAN_BEL[2];
				output RXDATA[31] = CELL[7].OUT_FAN_BEL[3];
				output RXDATA[32] = CELL[0].OUT_FAN_BEL[4];
				output RXDATA[33] = CELL[0].OUT_FAN_BEL[5];
				output RXDATA[34] = CELL[0].OUT_FAN_BEL[6];
				output RXDATA[35] = CELL[0].OUT_FAN_BEL[7];
				output RXDATA[36] = CELL[1].OUT_FAN_BEL[4];
				output RXDATA[37] = CELL[1].OUT_FAN_BEL[5];
				output RXDATA[38] = CELL[1].OUT_FAN_BEL[6];
				output RXDATA[39] = CELL[1].OUT_FAN_BEL[7];
				output RXDATA[40] = CELL[2].OUT_FAN_BEL[4];
				output RXDATA[41] = CELL[2].OUT_FAN_BEL[5];
				output RXDATA[42] = CELL[2].OUT_FAN_BEL[6];
				output RXDATA[43] = CELL[2].OUT_FAN_BEL[7];
				output RXDATA[44] = CELL[3].OUT_FAN_BEL[4];
				output RXDATA[45] = CELL[3].OUT_FAN_BEL[5];
				output RXDATA[46] = CELL[3].OUT_FAN_BEL[6];
				output RXDATA[47] = CELL[3].OUT_FAN_BEL[7];
				output RXDATA[48] = CELL[4].OUT_FAN_BEL[4];
				output RXDATA[49] = CELL[4].OUT_FAN_BEL[5];
				output RXDATA[50] = CELL[4].OUT_FAN_BEL[6];
				output RXDATA[51] = CELL[4].OUT_FAN_BEL[7];
				output RXDATA[52] = CELL[5].OUT_FAN_BEL[4];
				output RXDATA[53] = CELL[5].OUT_FAN_BEL[5];
				output RXDATA[54] = CELL[5].OUT_FAN_BEL[6];
				output RXDATA[55] = CELL[5].OUT_FAN_BEL[7];
				output RXDATA[56] = CELL[6].OUT_FAN_BEL[4];
				output RXDATA[57] = CELL[6].OUT_FAN_BEL[5];
				output RXDATA[58] = CELL[6].OUT_FAN_BEL[6];
				output RXDATA[59] = CELL[6].OUT_FAN_BEL[7];
				output RXDATA[60] = CELL[7].OUT_FAN_BEL[4];
				output RXDATA[61] = CELL[7].OUT_FAN_BEL[5];
				output RXDATA[62] = CELL[7].OUT_FAN_BEL[6];
				output RXDATA[63] = CELL[7].OUT_FAN_BEL[7];
				output RXNOTINTABLE[0] = CELL[0].OUT_SEC_BEL[13];
				output RXNOTINTABLE[1] = CELL[1].OUT_SEC_BEL[13];
				output RXNOTINTABLE[2] = CELL[2].OUT_SEC_BEL[13];
				output RXNOTINTABLE[3] = CELL[3].OUT_SEC_BEL[13];
				output RXNOTINTABLE[4] = CELL[4].OUT_SEC_BEL[13];
				output RXNOTINTABLE[5] = CELL[5].OUT_SEC_BEL[13];
				output RXNOTINTABLE[6] = CELL[6].OUT_SEC_BEL[13];
				output RXNOTINTABLE[7] = CELL[7].OUT_SEC_BEL[13];
				output RXDISPERR[0] = CELL[0].OUT_SEC_BEL[14];
				output RXDISPERR[1] = CELL[1].OUT_SEC_BEL[14];
				output RXDISPERR[2] = CELL[2].OUT_SEC_BEL[14];
				output RXDISPERR[3] = CELL[3].OUT_SEC_BEL[14];
				output RXDISPERR[4] = CELL[4].OUT_SEC_BEL[14];
				output RXDISPERR[5] = CELL[5].OUT_SEC_BEL[14];
				output RXDISPERR[6] = CELL[6].OUT_SEC_BEL[14];
				output RXDISPERR[7] = CELL[7].OUT_SEC_BEL[14];
				output RXCHARISK[0] = CELL[0].OUT_SEC_BEL[12];
				output RXCHARISK[1] = CELL[1].OUT_SEC_BEL[12];
				output RXCHARISK[2] = CELL[2].OUT_SEC_BEL[12];
				output RXCHARISK[3] = CELL[3].OUT_SEC_BEL[12];
				output RXCHARISK[4] = CELL[4].OUT_SEC_BEL[12];
				output RXCHARISK[5] = CELL[5].OUT_SEC_BEL[12];
				output RXCHARISK[6] = CELL[6].OUT_SEC_BEL[12];
				output RXCHARISK[7] = CELL[7].OUT_SEC_BEL[12];
				output RXCHARISCOMMA[0] = CELL[0].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[1] = CELL[1].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[2] = CELL[2].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[3] = CELL[3].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[4] = CELL[4].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[5] = CELL[5].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[6] = CELL[6].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[7] = CELL[7].OUT_SEC_BEL[11];
				output RXRUNDISP[0] = CELL[0].OUT_SEC_BEL[15];
				output RXRUNDISP[1] = CELL[1].OUT_SEC_BEL[15];
				output RXRUNDISP[2] = CELL[2].OUT_SEC_BEL[15];
				output RXRUNDISP[3] = CELL[3].OUT_SEC_BEL[15];
				output RXRUNDISP[4] = CELL[4].OUT_SEC_BEL[15];
				output RXRUNDISP[5] = CELL[5].OUT_SEC_BEL[15];
				output RXRUNDISP[6] = CELL[6].OUT_SEC_BEL[15];
				output RXRUNDISP[7] = CELL[7].OUT_SEC_BEL[15];
				output RXCOMMADET = CELL_IO.OUT_SEC_BEL[12];
				output RXREALIGN = CELL_IO.OUT_SEC_BEL[13];
				output RXLOSSOFSYNC[0] = CELL[0].OUT_SEC_BEL[8];
				output RXLOSSOFSYNC[1] = CELL[1].OUT_SEC_BEL[8];
				output RXCLKCORCNT[0] = CELL_IO.OUT_SEC_BEL[11];
				output RXCLKCORCNT[1] = CELL_IO.OUT_SEC_BEL[10];
				output RXCLKCORCNT[2] = CELL_IO.OUT_SEC_BEL[9];
				output RXBUFSTATUS[0] = CELL_IO.OUT_SEC_BEL[15];
				output RXBUFSTATUS[1] = CELL_IO.OUT_SEC_BEL[14];
				output RXCHECKINGCRC = CELL[3].OUT_SEC_BEL[8];
				output RXCRCERR = CELL[2].OUT_SEC_BEL[8];
				output TXOUTCLK = CELL_IO.OUT_FAN_BEL[7];
				output TXKERR[0] = CELL[0].OUT_SEC_BEL[9];
				output TXKERR[1] = CELL[1].OUT_SEC_BEL[9];
				output TXKERR[2] = CELL[2].OUT_SEC_BEL[9];
				output TXKERR[3] = CELL[3].OUT_SEC_BEL[9];
				output TXKERR[4] = CELL[4].OUT_SEC_BEL[9];
				output TXKERR[5] = CELL[5].OUT_SEC_BEL[9];
				output TXKERR[6] = CELL[6].OUT_SEC_BEL[9];
				output TXKERR[7] = CELL[7].OUT_SEC_BEL[9];
				output TXRUNDISP[0] = CELL[0].OUT_SEC_BEL[10];
				output TXRUNDISP[1] = CELL[1].OUT_SEC_BEL[10];
				output TXRUNDISP[2] = CELL[2].OUT_SEC_BEL[10];
				output TXRUNDISP[3] = CELL[3].OUT_SEC_BEL[10];
				output TXRUNDISP[4] = CELL[4].OUT_SEC_BEL[10];
				output TXRUNDISP[5] = CELL[5].OUT_SEC_BEL[10];
				output TXRUNDISP[6] = CELL[6].OUT_SEC_BEL[10];
				output TXRUNDISP[7] = CELL[7].OUT_SEC_BEL[10];
				output TXBUFERR = CELL[7].OUT_SEC_BEL[8];
				output CHBONDO[0] = CELL_IO.OUT_FAN_BEL[2];
				output CHBONDO[1] = CELL_IO.OUT_FAN_BEL[3];
				output CHBONDO[2] = CELL_IO.OUT_FAN_BEL[4];
				output CHBONDO[3] = CELL_IO.OUT_FAN_BEL[5];
				output CHBONDO[4] = CELL_IO.OUT_FAN_BEL[6];
				output CHBONDDONE = CELL_IO.OUT_FAN_BEL[0];
				output SCANOUT = CELL[4].OUT_SEC_BEL[8];
				attribute PMA_REG @[
					[MAIN[5][0][47], MAIN[5][0][46], MAIN[5][0][45], MAIN[5][0][44], MAIN[5][0][43], MAIN[5][0][42], MAIN[5][0][41], MAIN[5][0][40]],
					[MAIN[5][0][55], MAIN[5][0][54], MAIN[5][0][53], MAIN[5][0][52], MAIN[5][0][51], MAIN[5][0][50], MAIN[5][0][49], MAIN[5][0][48]],
					[MAIN[5][0][63], MAIN[5][0][62], MAIN[5][0][61], MAIN[5][0][60], MAIN[5][0][59], MAIN[5][0][58], MAIN[5][0][57], MAIN[5][0][56]],
					[MAIN[5][0][71], MAIN[5][0][70], MAIN[5][0][69], MAIN[5][0][68], MAIN[5][0][67], MAIN[5][0][66], MAIN[5][0][65], MAIN[5][0][64]],
					[MAIN[5][0][79], MAIN[5][0][78], MAIN[5][0][77], MAIN[5][0][76], MAIN[5][0][75], MAIN[5][0][74], MAIN[5][0][73], MAIN[5][0][72]],
					[MAIN[6][0][7], MAIN[6][0][6], MAIN[6][0][5], MAIN[6][0][4], MAIN[7][0][2], MAIN[6][0][2], MAIN[6][0][1], MAIN[6][0][0]],
					[MAIN[6][0][15], MAIN[6][0][14], MAIN[6][0][13], MAIN[6][0][12], MAIN[6][0][11], MAIN[6][0][10], MAIN[6][0][9], MAIN[6][0][8]],
					[MAIN[6][0][23], MAIN[6][0][22], MAIN[6][0][21], MAIN[6][0][20], MAIN[6][0][19], MAIN[6][0][18], MAIN[6][0][17], MAIN[6][0][16]],
					[MAIN[6][0][31], MAIN[6][0][30], MAIN[6][0][29], MAIN[6][0][28], MAIN[6][0][27], MAIN[6][0][26], MAIN[6][0][25], MAIN[6][0][24]],
					[MAIN[6][0][39], MAIN[6][0][38], MAIN[6][0][37], MAIN[6][0][36], MAIN[6][0][35], MAIN[6][0][34], MAIN[6][0][33], MAIN[6][0][32]],
					[MAIN[6][0][47], MAIN[6][0][46], MAIN[6][0][45], MAIN[6][0][44], MAIN[6][0][43], MAIN[6][0][42], MAIN[6][0][41], MAIN[6][0][40]],
					[MAIN[6][0][55], MAIN[6][0][54], MAIN[6][0][53], MAIN[6][0][52], MAIN[6][0][51], MAIN[6][0][50], MAIN[6][0][49], MAIN[6][0][48]],
					[MAIN[6][0][63], MAIN[6][0][62], MAIN[6][0][61], MAIN[6][0][60], MAIN[6][0][59], MAIN[6][0][58], MAIN[6][0][57], MAIN[6][0][56]],
					[MAIN[6][0][71], MAIN[6][0][70], MAIN[6][0][69], MAIN[6][0][68], MAIN[6][0][67], MAIN[6][0][66], MAIN[6][0][65], MAIN[6][0][64]],
					[MAIN[6][0][79], MAIN[6][0][78], MAIN[6][0][77], MAIN[6][0][76], MAIN[6][0][75], MAIN[6][0][74], MAIN[6][0][73], MAIN[6][0][72]],
					[MAIN[4][0][57], MAIN[4][0][56], MAIN[4][0][55], MAIN[4][0][54], MAIN[4][0][53], MAIN[4][0][52], MAIN[4][0][51], MAIN[4][0][50]],
				];
				attribute MASTERBIAS @[MAIN[5][0][41], MAIN[5][0][40]];
				attribute VCODAC @[MAIN[5][0][47], MAIN[5][0][46], MAIN[5][0][45], MAIN[5][0][44], MAIN[5][0][43], MAIN[5][0][42]];
				attribute TXDIVRATIO @[MAIN[5][0][57], MAIN[5][0][56], MAIN[5][0][55], MAIN[5][0][54], MAIN[5][0][53], MAIN[5][0][52], MAIN[5][0][51], MAIN[5][0][50], MAIN[5][0][49], MAIN[5][0][48]];
				attribute TXBUSWID @[MAIN[5][0][58]];
				attribute ENDCD @[MAIN[5][0][59]];
				attribute SEL_DAC_TRAN @[MAIN[5][0][61], MAIN[5][0][60], MAIN[6][0][31], MAIN[6][0][30]];
				attribute SEL_DAC_FIX @[MAIN[5][0][63], MAIN[5][0][62], MAIN[6][0][39], MAIN[6][0][38]];
				attribute TXLOOPFILTERC @[MAIN[5][0][65], MAIN[5][0][64]];
				attribute TXLOOPFILTERR @[MAIN[5][0][67], MAIN[5][0][66]];
				attribute IBOOST @[MAIN[5][0][71]];
				attribute TXCPI @[MAIN[5][0][72]];
				attribute TXVCODAC @[MAIN[5][0][74]];
				attribute TXVCOGAIN @[MAIN[5][0][75]];
				attribute TXVSEL @[MAIN[5][0][77], MAIN[5][0][76]];
				attribute TXREG @[MAIN[5][0][79], MAIN[5][0][78]];
				attribute TXDOWNLEVEL @[MAIN[7][0][2], MAIN[6][0][2], MAIN[6][0][1], MAIN[6][0][0]];
				attribute PRDRVOFF @[MAIN[6][0][4]];
				attribute EMPOFF @[MAIN[6][0][5]];
				attribute SLEW @[MAIN[6][0][6]];
				attribute TXEMPHLEVEL @[MAIN[6][0][11], MAIN[6][0][10], MAIN[6][0][9], MAIN[6][0][8]];
				attribute TXDIGSW @[MAIN[6][0][12]];
				attribute TXANASW @[MAIN[6][0][13]];
				attribute RXDIVRATIO @[MAIN[6][0][29], MAIN[6][0][28], MAIN[6][0][27], MAIN[6][0][26], MAIN[6][0][25], MAIN[6][0][24], MAIN[6][0][23], MAIN[6][0][22], MAIN[6][0][21], MAIN[6][0][20], MAIN[6][0][19], MAIN[6][0][18], MAIN[6][0][17], MAIN[6][0][16]];
				attribute RXLOOPFILTERC @[MAIN[6][0][33], MAIN[6][0][32]];
				attribute RXLOOPFILTERR @[MAIN[6][0][36], MAIN[6][0][35], MAIN[6][0][34]];
				attribute AFE_FLAT_ENABLE @[MAIN[6][0][37]];
				attribute RXVCOSW @[MAIN[6][0][40]];
				attribute RXCPI @[MAIN[6][0][55], MAIN[6][0][41]];
				attribute RXVCODAC @[MAIN[6][0][42]];
				attribute RXVCOGAIN @[MAIN[6][0][43]];
				attribute RXVSEL @[MAIN[6][0][45], MAIN[6][0][44]];
				attribute RXREG @[MAIN[6][0][47], MAIN[6][0][46]];
				attribute RXFLTCPT @[MAIN[6][0][52], MAIN[6][0][51], MAIN[6][0][50], MAIN[6][0][49], MAIN[6][0][48]];
				attribute RXVSELCP @[MAIN[6][0][54], MAIN[6][0][53]];
				attribute VSELAFE @[MAIN[6][0][57], MAIN[6][0][56]];
				attribute RXFEI @[MAIN[6][0][59], MAIN[6][0][58]];
				attribute RXFLCPI @[MAIN[6][0][61], MAIN[6][0][60]];
				attribute RXFER @[MAIN[6][0][71], MAIN[6][0][70], MAIN[6][0][69], MAIN[6][0][68], MAIN[6][0][67], MAIN[6][0][66], MAIN[6][0][65], MAIN[6][0][64], MAIN[6][0][63], MAIN[6][0][62]];
				attribute PMA_REG_0E @[MAIN[6][0][79], MAIN[6][0][78], MAIN[6][0][77], MAIN[6][0][76], MAIN[6][0][75], MAIN[6][0][74], MAIN[6][0][73], MAIN[6][0][72]];
				attribute BIASEN @MAIN[4][0][50];
				attribute TXANAEN @MAIN[4][0][51];
				attribute TXDIGEN @MAIN[4][0][52];
				attribute RXANAEN @MAIN[4][0][53];
				attribute PMA_PWR_CNTRL_BIT4 @MAIN[4][0][54];
				attribute TXEN @MAIN[4][0][55];
				attribute RXEN @MAIN[4][0][56];
				attribute TXDRVEN @MAIN[4][0][57];
				attribute RX_BUFFER_USE @MAIN[1][0][25];
				attribute RX_CRC_USE @MAIN[2][0][35];
				attribute RX_LOS_INVALID_INCR @[MAIN[3][0][30], MAIN[3][0][22], MAIN[3][0][21], MAIN[3][0][20], MAIN[3][0][19], MAIN[3][0][18], MAIN[3][0][17], MAIN[3][0][16]] {
					_1 = 0b00000001,
					_2 = 0b00000010,
					_4 = 0b00000100,
					_8 = 0b00001000,
					_16 = 0b00010000,
					_32 = 0b00100000,
					_64 = 0b01000000,
					_128 = 0b10000000,
				}
				attribute RX_LOS_THRESHOLD @[MAIN[3][0][15], MAIN[3][0][14], MAIN[3][0][13], MAIN[3][0][12], MAIN[3][0][11], MAIN[3][0][10], MAIN[3][0][9], MAIN[3][0][8]] {
					_4 = 0b00000001,
					_8 = 0b00000010,
					_16 = 0b00000100,
					_32 = 0b00001000,
					_64 = 0b00010000,
					_128 = 0b00100000,
					_256 = 0b01000000,
					_512 = 0b10000000,
				}
				attribute RX_LOSS_OF_SYNC_FSM @MAIN[3][0][23];
				attribute TX_BUFFER_USE @MAIN_IO[0][36];
				attribute TX_CRC_FORCE_VALUE @[MAIN_IO[0][45], MAIN_IO[0][44], MAIN_IO[0][43], MAIN_IO[0][42], MAIN_IO[0][41], MAIN_IO[0][40], MAIN_IO[0][39], MAIN_IO[0][38]];
				attribute TX_CRC_USE @MAIN_IO[0][37];
				attribute ALIGN_COMMA_WORD @[MAIN[4][0][1], MAIN[4][0][0]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PCOMMA_DETECT @MAIN[0][0][34];
				attribute MCOMMA_DETECT @MAIN[0][0][22];
				attribute COMMA_10B_MASK @[MAIN[0][0][10], MAIN[0][0][9], MAIN[0][0][8], MAIN[0][0][7], MAIN[0][0][6], MAIN[0][0][5], MAIN[0][0][4], MAIN[0][0][3], MAIN[0][0][2], MAIN[0][0][1]];
				attribute PCOMMA_10B_VALUE @[MAIN[0][0][32], MAIN[0][0][31], MAIN[0][0][30], MAIN[0][0][29], MAIN[0][0][28], MAIN[0][0][27], MAIN[0][0][26], MAIN[0][0][25], MAIN[0][0][24], MAIN[0][0][23]];
				attribute MCOMMA_10B_VALUE @[MAIN[0][0][20], MAIN[0][0][19], MAIN[0][0][18], MAIN[0][0][17], MAIN[0][0][16], MAIN[0][0][15], MAIN[0][0][14], MAIN[0][0][13], MAIN[0][0][12], MAIN[0][0][11]];
				attribute DEC_PCOMMA_DETECT @MAIN[1][0][31];
				attribute DEC_MCOMMA_DETECT @MAIN[1][0][32];
				attribute DEC_VALID_COMMA_ONLY @MAIN[1][0][30];
				attribute SH_CNT_MAX @[MAIN[7][0][22], MAIN[7][0][21], MAIN[7][0][20], MAIN[7][0][19], MAIN[7][0][18], MAIN[7][0][17], MAIN[7][0][16], MAIN[7][0][15]];
				attribute SH_INVALID_CNT_MAX @[MAIN[7][0][30], MAIN[7][0][29], MAIN[7][0][28], MAIN[7][0][27], MAIN[7][0][26], MAIN[7][0][25], MAIN[7][0][24], MAIN[7][0][23]];
				attribute CRC_FORMAT @[MAIN_IO[0][4], MAIN_IO[0][3]] {
					USER_MODE = 0b00,
					ETHERNET = 0b01,
					INFINIBAND = 0b11,
					FIBRE_CHAN = 0b10,
				}
				attribute CRC_START_OF_PKT @[MAIN_IO[0][20], MAIN_IO[0][19], MAIN_IO[0][18], MAIN_IO[0][17], MAIN_IO[0][16], MAIN_IO[0][15], MAIN_IO[0][14], MAIN_IO[0][13]];
				attribute CRC_END_OF_PKT @[MAIN_IO[0][77], MAIN_IO[0][76], MAIN_IO[0][75], MAIN_IO[0][74], MAIN_IO[0][73], MAIN_IO[0][72], MAIN_IO[0][71], MAIN_IO[0][70]];
				attribute CLK_CORRECT_USE @MAIN[1][0][10];
				attribute CLK_COR_8B10B_DE @MAIN[4][0][32];
				attribute CLK_COR_INSERT_IDLE_FLAG @MAIN[1][0][11];
				attribute CLK_COR_KEEP_IDLE @MAIN[1][0][12];
				attribute CLK_COR_REPEAT_WAIT @[MAIN[1][0][17], MAIN[1][0][16], MAIN[1][0][15], MAIN[1][0][14], MAIN[1][0][13]];
				attribute CLK_COR_ADJ_MAX @[MAIN[4][0][17], MAIN[4][0][16], MAIN[4][0][15], MAIN[4][0][14], MAIN[4][0][13]];
				attribute CLK_COR_MIN_LAT @[MAIN[4][0][24], MAIN[4][0][23], MAIN[4][0][22], MAIN[4][0][21], MAIN[4][0][20], MAIN[4][0][19]];
				attribute CLK_COR_MAX_LAT @[MAIN[4][0][30], MAIN[4][0][29], MAIN[4][0][28], MAIN[4][0][27], MAIN[4][0][26], MAIN[4][0][25]];
				attribute CLK_COR_SEQ_LEN @[MAIN[2][0][24], MAIN[2][0][23], MAIN[2][0][22]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_8 = 0b111,
				}
				attribute CLK_COR_SEQ_2_USE @MAIN[1][0][35];
				attribute CLK_COR_SEQ_DROP @MAIN[5][0][13];
				attribute CLK_COR_SEQ_1_MASK @[MAIN[5][0][6], MAIN[5][0][5], MAIN[5][0][4], MAIN[5][0][2]];
				attribute CLK_COR_SEQ_2_MASK @[MAIN[5][0][11], MAIN[5][0][10], MAIN[5][0][9], MAIN[5][0][8]];
				attribute CLK_COR_SEQ_1_1 @[MAIN[0][0][79], MAIN[0][0][78], MAIN[0][0][77], MAIN[0][0][76], MAIN[0][0][75], MAIN[0][0][74], MAIN[0][0][73], MAIN[0][0][72], MAIN[0][0][71], MAIN[0][0][70], MAIN[0][0][69]];
				attribute CLK_COR_SEQ_1_2 @[MAIN[0][0][68], MAIN[0][0][67], MAIN[0][0][66], MAIN[0][0][65], MAIN[0][0][64], MAIN[0][0][63], MAIN[0][0][62], MAIN[0][0][61], MAIN[0][0][60], MAIN[0][0][59], MAIN[0][0][58]];
				attribute CLK_COR_SEQ_1_3 @[MAIN[0][0][57], MAIN[0][0][56], MAIN[0][0][55], MAIN[0][0][54], MAIN[0][0][53], MAIN[0][0][52], MAIN[0][0][51], MAIN[0][0][50], MAIN[0][0][49], MAIN[0][0][48], MAIN[0][0][47]];
				attribute CLK_COR_SEQ_1_4 @[MAIN[0][0][46], MAIN[0][0][45], MAIN[0][0][44], MAIN[0][0][43], MAIN[0][0][42], MAIN[0][0][41], MAIN[0][0][40], MAIN[0][0][39], MAIN[0][0][38], MAIN[0][0][37], MAIN[0][0][36]];
				attribute CLK_COR_SEQ_2_1 @[MAIN[1][0][79], MAIN[1][0][78], MAIN[1][0][77], MAIN[1][0][76], MAIN[1][0][75], MAIN[1][0][74], MAIN[1][0][73], MAIN[1][0][72], MAIN[1][0][71], MAIN[1][0][70], MAIN[1][0][69]];
				attribute CLK_COR_SEQ_2_2 @[MAIN[1][0][68], MAIN[1][0][67], MAIN[1][0][66], MAIN[1][0][65], MAIN[1][0][64], MAIN[1][0][63], MAIN[1][0][62], MAIN[1][0][61], MAIN[1][0][60], MAIN[1][0][59], MAIN[1][0][58]];
				attribute CLK_COR_SEQ_2_3 @[MAIN[1][0][57], MAIN[1][0][56], MAIN[1][0][55], MAIN[1][0][54], MAIN[1][0][53], MAIN[1][0][52], MAIN[1][0][51], MAIN[1][0][50], MAIN[1][0][49], MAIN[1][0][48], MAIN[1][0][47]];
				attribute CLK_COR_SEQ_2_4 @[MAIN[1][0][46], MAIN[1][0][45], MAIN[1][0][44], MAIN[1][0][43], MAIN[1][0][42], MAIN[1][0][41], MAIN[1][0][40], MAIN[1][0][39], MAIN[1][0][38], MAIN[1][0][37], MAIN[1][0][36]];
				attribute CHAN_BOND_MODE @[MAIN[1][0][4], MAIN[1][0][2]] {
					NONE = 0b00,
					MASTER = 0b01,
					SLAVE_1_HOP = 0b10,
					SLAVE_2_HOPS = 0b11,
				}
				attribute CHAN_BOND_64B66B_SV @MAIN[4][0][33];
				attribute CHAN_BOND_LIMIT @[MAIN[3][0][28], MAIN[3][0][27], MAIN[3][0][26], MAIN[3][0][25], MAIN[3][0][24]];
				attribute CHAN_BOND_ONE_SHOT @MAIN[1][0][23];
				attribute CHAN_BOND_SEQ_LEN @[MAIN[2][0][28], MAIN[2][0][27], MAIN[2][0][26]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_8 = 0b111,
				}
				attribute CHAN_BOND_SEQ_2_USE @MAIN[3][0][35];
				attribute CHAN_BOND_SEQ_1_MASK @[MAIN[4][0][6], MAIN[4][0][5], MAIN[4][0][4], MAIN[4][0][3]];
				attribute CHAN_BOND_SEQ_2_MASK @[MAIN[4][0][11], MAIN[4][0][10], MAIN[4][0][9], MAIN[4][0][8]];
				attribute CHAN_BOND_SEQ_1_1 @[MAIN[2][0][79], MAIN[2][0][78], MAIN[2][0][77], MAIN[2][0][76], MAIN[2][0][75], MAIN[2][0][74], MAIN[2][0][73], MAIN[2][0][72], MAIN[2][0][71], MAIN[2][0][70], MAIN[2][0][69]];
				attribute CHAN_BOND_SEQ_1_2 @[MAIN[2][0][68], MAIN[2][0][67], MAIN[2][0][66], MAIN[2][0][65], MAIN[2][0][64], MAIN[2][0][63], MAIN[2][0][62], MAIN[2][0][61], MAIN[2][0][60], MAIN[2][0][59], MAIN[2][0][58]];
				attribute CHAN_BOND_SEQ_1_3 @[MAIN[2][0][57], MAIN[2][0][56], MAIN[2][0][55], MAIN[2][0][54], MAIN[2][0][53], MAIN[2][0][52], MAIN[2][0][51], MAIN[2][0][50], MAIN[2][0][49], MAIN[2][0][48], MAIN[2][0][47]];
				attribute CHAN_BOND_SEQ_1_4 @[MAIN[2][0][46], MAIN[2][0][45], MAIN[2][0][44], MAIN[2][0][43], MAIN[2][0][42], MAIN[2][0][41], MAIN[2][0][40], MAIN[2][0][39], MAIN[2][0][38], MAIN[2][0][37], MAIN[2][0][36]];
				attribute CHAN_BOND_SEQ_2_1 @[MAIN[3][0][79], MAIN[3][0][78], MAIN[3][0][77], MAIN[3][0][76], MAIN[3][0][75], MAIN[3][0][74], MAIN[3][0][73], MAIN[3][0][72], MAIN[3][0][71], MAIN[3][0][70], MAIN[3][0][69]];
				attribute CHAN_BOND_SEQ_2_2 @[MAIN[3][0][68], MAIN[3][0][67], MAIN[3][0][66], MAIN[3][0][65], MAIN[3][0][64], MAIN[3][0][63], MAIN[3][0][62], MAIN[3][0][61], MAIN[3][0][60], MAIN[3][0][59], MAIN[3][0][58]];
				attribute CHAN_BOND_SEQ_2_3 @[MAIN[3][0][57], MAIN[3][0][56], MAIN[3][0][55], MAIN[3][0][54], MAIN[3][0][53], MAIN[3][0][52], MAIN[3][0][51], MAIN[3][0][50], MAIN[3][0][49], MAIN[3][0][48], MAIN[3][0][47]];
				attribute CHAN_BOND_SEQ_2_4 @[MAIN[3][0][46], MAIN[3][0][45], MAIN[3][0][44], MAIN[3][0][43], MAIN[3][0][42], MAIN[3][0][41], MAIN[3][0][40], MAIN[3][0][39], MAIN[3][0][38], MAIN[3][0][37], MAIN[3][0][36]];
				attribute TEST_MODE_1 @MAIN[2][0][11];
				attribute TEST_MODE_2 @MAIN[2][0][12];
				attribute TEST_MODE_3 @MAIN[2][0][13];
				attribute TEST_MODE_4 @MAIN[2][0][14];
				attribute TEST_MODE_5 @MAIN[2][0][15];
				attribute TEST_MODE_6 @MAIN[2][0][16];
			}

			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[0] GT10.RXUSRCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[1] GT10.RXUSRCLK2
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[2] GT10.REFCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[3] GT10.REFCLK2
			// wire CELL_IO.IMUX_SR_OPTINV[0]      GT10.RXRESET
			// wire CELL_IO.IMUX_G0_DATA[0]        GT10.CHBONDI[0]
			// wire CELL_IO.IMUX_G0_DATA[1]        GT10.CHBONDI[4]
			// wire CELL_IO.IMUX_G0_DATA[2]        GT10.POWERDOWN
			// wire CELL_IO.IMUX_G0_DATA[3]        GT10.LOOPBACK[0]
			// wire CELL_IO.IMUX_G0_DATA[7]        GT10.PMARXLOCKSEL[1]
			// wire CELL_IO.IMUX_G1_DATA[0]        GT10.CHBONDI[1]
			// wire CELL_IO.IMUX_G1_DATA[1]        GT10.ENCHANSYNC
			// wire CELL_IO.IMUX_G1_DATA[2]        GT10.RXPOLARITY
			// wire CELL_IO.IMUX_G1_DATA[3]        GT10.LOOPBACK[1]
			// wire CELL_IO.IMUX_G2_DATA[0]        GT10.CHBONDI[2]
			// wire CELL_IO.IMUX_G2_DATA[1]        GT10.REFCLKSEL
			// wire CELL_IO.IMUX_G2_DATA[3]        GT10.TXPOLARITY
			// wire CELL_IO.IMUX_G3_DATA[0]        GT10.CHBONDI[3]
			// wire CELL_IO.IMUX_G3_DATA[1]        GT10.PMAINIT
			// wire CELL_IO.IMUX_G3_DATA[3]        GT10.TXINHIBIT
			// wire CELL_IO.IMUX_G3_DATA[4]        GT10.REFCLKBSEL
			// wire CELL_IO.IMUX_G3_DATA[6]        GT10.PMARXLOCKSEL[0]
			// wire CELL_IO.OUT_FAN_BEL[0]         GT10.CHBONDDONE
			// wire CELL_IO.OUT_FAN_BEL[1]         GT10.RXRECCLK
			// wire CELL_IO.OUT_FAN_BEL[2]         GT10.CHBONDO[0]
			// wire CELL_IO.OUT_FAN_BEL[3]         GT10.CHBONDO[1]
			// wire CELL_IO.OUT_FAN_BEL[4]         GT10.CHBONDO[2]
			// wire CELL_IO.OUT_FAN_BEL[5]         GT10.CHBONDO[3]
			// wire CELL_IO.OUT_FAN_BEL[6]         GT10.CHBONDO[4]
			// wire CELL_IO.OUT_FAN_BEL[7]         GT10.TXOUTCLK
			// wire CELL_IO.OUT_SEC_BEL[8]         GT10.PMARXLOCK
			// wire CELL_IO.OUT_SEC_BEL[9]         GT10.RXCLKCORCNT[2]
			// wire CELL_IO.OUT_SEC_BEL[10]        GT10.RXCLKCORCNT[1]
			// wire CELL_IO.OUT_SEC_BEL[11]        GT10.RXCLKCORCNT[0]
			// wire CELL_IO.OUT_SEC_BEL[12]        GT10.RXCOMMADET
			// wire CELL_IO.OUT_SEC_BEL[13]        GT10.RXREALIGN
			// wire CELL_IO.OUT_SEC_BEL[14]        GT10.RXBUFSTATUS[1]
			// wire CELL_IO.OUT_SEC_BEL[15]        GT10.RXBUFSTATUS[0]
			// wire CELL[0].IMUX_CLK_OPTINV[0]     GT10.TXUSRCLK
			// wire CELL[0].IMUX_CLK_OPTINV[1]     GT10.TXUSRCLK2
			// wire CELL[0].IMUX_SR_OPTINV[0]      GT10.TXRESET
			// wire CELL[0].IMUX_G0_DATA[0]        GT10.TXDATA[0]
			// wire CELL[0].IMUX_G0_DATA[1]        GT10.TXDATA[32]
			// wire CELL[0].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[0]
			// wire CELL[0].IMUX_G1_DATA[0]        GT10.TXDATA[1]
			// wire CELL[0].IMUX_G1_DATA[1]        GT10.TXDATA[33]
			// wire CELL[0].IMUX_G1_DATA[2]        GT10.TXCHARISK[0]
			// wire CELL[0].IMUX_G1_DATA[4]        GT10.ENPCOMMAALIGN
			// wire CELL[0].IMUX_G1_DATA[7]        GT10.ENMCOMMAALIGN
			// wire CELL[0].IMUX_G2_DATA[0]        GT10.TXDATA[2]
			// wire CELL[0].IMUX_G2_DATA[1]        GT10.TXDATA[34]
			// wire CELL[0].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[0]
			// wire CELL[0].IMUX_G3_DATA[0]        GT10.TXDATA[3]
			// wire CELL[0].IMUX_G3_DATA[1]        GT10.TXDATA[35]
			// wire CELL[0].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[0]
			// wire CELL[0].OUT_FAN_BEL[0]         GT10.RXDATA[0]
			// wire CELL[0].OUT_FAN_BEL[1]         GT10.RXDATA[1]
			// wire CELL[0].OUT_FAN_BEL[2]         GT10.RXDATA[2]
			// wire CELL[0].OUT_FAN_BEL[3]         GT10.RXDATA[3]
			// wire CELL[0].OUT_FAN_BEL[4]         GT10.RXDATA[32]
			// wire CELL[0].OUT_FAN_BEL[5]         GT10.RXDATA[33]
			// wire CELL[0].OUT_FAN_BEL[6]         GT10.RXDATA[34]
			// wire CELL[0].OUT_FAN_BEL[7]         GT10.RXDATA[35]
			// wire CELL[0].OUT_SEC_BEL[8]         GT10.RXLOSSOFSYNC[0]
			// wire CELL[0].OUT_SEC_BEL[9]         GT10.TXKERR[0]
			// wire CELL[0].OUT_SEC_BEL[10]        GT10.TXRUNDISP[0]
			// wire CELL[0].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[0]
			// wire CELL[0].OUT_SEC_BEL[12]        GT10.RXCHARISK[0]
			// wire CELL[0].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[0]
			// wire CELL[0].OUT_SEC_BEL[14]        GT10.RXDISPERR[0]
			// wire CELL[0].OUT_SEC_BEL[15]        GT10.RXRUNDISP[0]
			// wire CELL[1].IMUX_G0_DATA[0]        GT10.TXDATA[4]
			// wire CELL[1].IMUX_G0_DATA[1]        GT10.TXDATA[36]
			// wire CELL[1].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[1]
			// wire CELL[1].IMUX_G1_DATA[0]        GT10.TXDATA[5]
			// wire CELL[1].IMUX_G1_DATA[1]        GT10.TXDATA[37]
			// wire CELL[1].IMUX_G1_DATA[2]        GT10.TXCHARISK[1]
			// wire CELL[1].IMUX_G2_DATA[0]        GT10.TXDATA[6]
			// wire CELL[1].IMUX_G2_DATA[1]        GT10.TXDATA[38]
			// wire CELL[1].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[1]
			// wire CELL[1].IMUX_G3_DATA[0]        GT10.TXDATA[7]
			// wire CELL[1].IMUX_G3_DATA[1]        GT10.TXDATA[39]
			// wire CELL[1].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[1]
			// wire CELL[1].OUT_FAN_BEL[0]         GT10.RXDATA[4]
			// wire CELL[1].OUT_FAN_BEL[1]         GT10.RXDATA[5]
			// wire CELL[1].OUT_FAN_BEL[2]         GT10.RXDATA[6]
			// wire CELL[1].OUT_FAN_BEL[3]         GT10.RXDATA[7]
			// wire CELL[1].OUT_FAN_BEL[4]         GT10.RXDATA[36]
			// wire CELL[1].OUT_FAN_BEL[5]         GT10.RXDATA[37]
			// wire CELL[1].OUT_FAN_BEL[6]         GT10.RXDATA[38]
			// wire CELL[1].OUT_FAN_BEL[7]         GT10.RXDATA[39]
			// wire CELL[1].OUT_SEC_BEL[8]         GT10.RXLOSSOFSYNC[1]
			// wire CELL[1].OUT_SEC_BEL[9]         GT10.TXKERR[1]
			// wire CELL[1].OUT_SEC_BEL[10]        GT10.TXRUNDISP[1]
			// wire CELL[1].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[1]
			// wire CELL[1].OUT_SEC_BEL[12]        GT10.RXCHARISK[1]
			// wire CELL[1].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[1]
			// wire CELL[1].OUT_SEC_BEL[14]        GT10.RXDISPERR[1]
			// wire CELL[1].OUT_SEC_BEL[15]        GT10.RXRUNDISP[1]
			// wire CELL[2].IMUX_G0_DATA[0]        GT10.TXDATA[8]
			// wire CELL[2].IMUX_G0_DATA[1]        GT10.TXDATA[40]
			// wire CELL[2].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[2]
			// wire CELL[2].IMUX_G1_DATA[0]        GT10.TXDATA[9]
			// wire CELL[2].IMUX_G1_DATA[1]        GT10.TXDATA[41]
			// wire CELL[2].IMUX_G1_DATA[2]        GT10.TXCHARISK[2]
			// wire CELL[2].IMUX_G2_DATA[0]        GT10.TXDATA[10]
			// wire CELL[2].IMUX_G2_DATA[1]        GT10.TXDATA[42]
			// wire CELL[2].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[2]
			// wire CELL[2].IMUX_G3_DATA[0]        GT10.TXDATA[11]
			// wire CELL[2].IMUX_G3_DATA[1]        GT10.TXDATA[43]
			// wire CELL[2].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[2]
			// wire CELL[2].OUT_FAN_BEL[0]         GT10.RXDATA[8]
			// wire CELL[2].OUT_FAN_BEL[1]         GT10.RXDATA[9]
			// wire CELL[2].OUT_FAN_BEL[2]         GT10.RXDATA[10]
			// wire CELL[2].OUT_FAN_BEL[3]         GT10.RXDATA[11]
			// wire CELL[2].OUT_FAN_BEL[4]         GT10.RXDATA[40]
			// wire CELL[2].OUT_FAN_BEL[5]         GT10.RXDATA[41]
			// wire CELL[2].OUT_FAN_BEL[6]         GT10.RXDATA[42]
			// wire CELL[2].OUT_FAN_BEL[7]         GT10.RXDATA[43]
			// wire CELL[2].OUT_SEC_BEL[8]         GT10.RXCRCERR
			// wire CELL[2].OUT_SEC_BEL[9]         GT10.TXKERR[2]
			// wire CELL[2].OUT_SEC_BEL[10]        GT10.TXRUNDISP[2]
			// wire CELL[2].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[2]
			// wire CELL[2].OUT_SEC_BEL[12]        GT10.RXCHARISK[2]
			// wire CELL[2].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[2]
			// wire CELL[2].OUT_SEC_BEL[14]        GT10.RXDISPERR[2]
			// wire CELL[2].OUT_SEC_BEL[15]        GT10.RXRUNDISP[2]
			// wire CELL[3].IMUX_G0_DATA[0]        GT10.TXDATA[12]
			// wire CELL[3].IMUX_G0_DATA[1]        GT10.TXDATA[44]
			// wire CELL[3].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[3]
			// wire CELL[3].IMUX_G0_DATA[4]        GT10.TXDATAWIDTH[0]
			// wire CELL[3].IMUX_G0_DATA[5]        GT10.TXINTDATAWIDTH[0]
			// wire CELL[3].IMUX_G0_DATA[6]        GT10.RXDESCRAM64B66BUSE
			// wire CELL[3].IMUX_G1_DATA[0]        GT10.TXDATA[13]
			// wire CELL[3].IMUX_G1_DATA[1]        GT10.TXDATA[45]
			// wire CELL[3].IMUX_G1_DATA[2]        GT10.TXCHARISK[3]
			// wire CELL[3].IMUX_G1_DATA[4]        GT10.TXDATAWIDTH[1]
			// wire CELL[3].IMUX_G1_DATA[5]        GT10.TXINTDATAWIDTH[1]
			// wire CELL[3].IMUX_G1_DATA[6]        GT10.RXBLOCKSYNC64B66BUSE
			// wire CELL[3].IMUX_G2_DATA[0]        GT10.TXDATA[14]
			// wire CELL[3].IMUX_G2_DATA[1]        GT10.TXDATA[46]
			// wire CELL[3].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[3]
			// wire CELL[3].IMUX_G2_DATA[4]        GT10.RXDATAWIDTH[0]
			// wire CELL[3].IMUX_G2_DATA[5]        GT10.RXINTDATAWIDTH[0]
			// wire CELL[3].IMUX_G2_DATA[6]        GT10.RXCOMMADETUSE
			// wire CELL[3].IMUX_G3_DATA[0]        GT10.TXDATA[15]
			// wire CELL[3].IMUX_G3_DATA[1]        GT10.TXDATA[47]
			// wire CELL[3].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[3]
			// wire CELL[3].IMUX_G3_DATA[3]        GT10.TXFORCECRCERR
			// wire CELL[3].IMUX_G3_DATA[4]        GT10.RXDATAWIDTH[1]
			// wire CELL[3].IMUX_G3_DATA[5]        GT10.RXINTDATAWIDTH[1]
			// wire CELL[3].IMUX_G3_DATA[6]        GT10.RXSLIDE
			// wire CELL[3].OUT_FAN_BEL[0]         GT10.RXDATA[12]
			// wire CELL[3].OUT_FAN_BEL[1]         GT10.RXDATA[13]
			// wire CELL[3].OUT_FAN_BEL[2]         GT10.RXDATA[14]
			// wire CELL[3].OUT_FAN_BEL[3]         GT10.RXDATA[15]
			// wire CELL[3].OUT_FAN_BEL[4]         GT10.RXDATA[44]
			// wire CELL[3].OUT_FAN_BEL[5]         GT10.RXDATA[45]
			// wire CELL[3].OUT_FAN_BEL[6]         GT10.RXDATA[46]
			// wire CELL[3].OUT_FAN_BEL[7]         GT10.RXDATA[47]
			// wire CELL[3].OUT_SEC_BEL[8]         GT10.RXCHECKINGCRC
			// wire CELL[3].OUT_SEC_BEL[9]         GT10.TXKERR[3]
			// wire CELL[3].OUT_SEC_BEL[10]        GT10.TXRUNDISP[3]
			// wire CELL[3].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[3]
			// wire CELL[3].OUT_SEC_BEL[12]        GT10.RXCHARISK[3]
			// wire CELL[3].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[3]
			// wire CELL[3].OUT_SEC_BEL[14]        GT10.RXDISPERR[3]
			// wire CELL[3].OUT_SEC_BEL[15]        GT10.RXRUNDISP[3]
			// wire CELL[4].IMUX_G0_DATA[0]        GT10.TXDATA[16]
			// wire CELL[4].IMUX_G0_DATA[1]        GT10.TXDATA[48]
			// wire CELL[4].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[4]
			// wire CELL[4].IMUX_G0_DATA[3]        GT10.TESTMEMORY
			// wire CELL[4].IMUX_G0_DATA[4]        GT10.RXDEC64B66BUSE
			// wire CELL[4].IMUX_G0_DATA[6]        GT10.SCANIN
			// wire CELL[4].IMUX_G1_DATA[0]        GT10.TXDATA[17]
			// wire CELL[4].IMUX_G1_DATA[1]        GT10.TXDATA[49]
			// wire CELL[4].IMUX_G1_DATA[2]        GT10.TXCHARISK[4]
			// wire CELL[4].IMUX_G1_DATA[3]        GT10.RXIGNOREBTF
			// wire CELL[4].IMUX_G1_DATA[4]        GT10.TXSCRAM64B66BUSE
			// wire CELL[4].IMUX_G1_DATA[6]        GT10.SCANEN
			// wire CELL[4].IMUX_G2_DATA[0]        GT10.TXDATA[18]
			// wire CELL[4].IMUX_G2_DATA[1]        GT10.TXDATA[50]
			// wire CELL[4].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[4]
			// wire CELL[4].IMUX_G2_DATA[3]        GT10.TXENC8B10BUSE
			// wire CELL[4].IMUX_G2_DATA[4]        GT10.TXGEARBOX64B66BUSE
			// wire CELL[4].IMUX_G2_DATA[6]        GT10.SCANMODE
			// wire CELL[4].IMUX_G3_DATA[0]        GT10.TXDATA[19]
			// wire CELL[4].IMUX_G3_DATA[1]        GT10.TXDATA[51]
			// wire CELL[4].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[4]
			// wire CELL[4].IMUX_G3_DATA[3]        GT10.TXENC64B66BUSE
			// wire CELL[4].OUT_FAN_BEL[0]         GT10.RXDATA[16]
			// wire CELL[4].OUT_FAN_BEL[1]         GT10.RXDATA[17]
			// wire CELL[4].OUT_FAN_BEL[2]         GT10.RXDATA[18]
			// wire CELL[4].OUT_FAN_BEL[3]         GT10.RXDATA[19]
			// wire CELL[4].OUT_FAN_BEL[4]         GT10.RXDATA[48]
			// wire CELL[4].OUT_FAN_BEL[5]         GT10.RXDATA[49]
			// wire CELL[4].OUT_FAN_BEL[6]         GT10.RXDATA[50]
			// wire CELL[4].OUT_FAN_BEL[7]         GT10.RXDATA[51]
			// wire CELL[4].OUT_SEC_BEL[8]         GT10.SCANOUT
			// wire CELL[4].OUT_SEC_BEL[9]         GT10.TXKERR[4]
			// wire CELL[4].OUT_SEC_BEL[10]        GT10.TXRUNDISP[4]
			// wire CELL[4].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[4]
			// wire CELL[4].OUT_SEC_BEL[12]        GT10.RXCHARISK[4]
			// wire CELL[4].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[4]
			// wire CELL[4].OUT_SEC_BEL[14]        GT10.RXDISPERR[4]
			// wire CELL[4].OUT_SEC_BEL[15]        GT10.RXRUNDISP[4]
			// wire CELL[5].IMUX_G0_DATA[0]        GT10.TXDATA[20]
			// wire CELL[5].IMUX_G0_DATA[1]        GT10.TXDATA[52]
			// wire CELL[5].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[5]
			// wire CELL[5].IMUX_G0_DATA[3]        GT10.RXDEC8B10BUSE
			// wire CELL[5].IMUX_G0_DATA[4]        GT10.PMAREGDATAIN[0]
			// wire CELL[5].IMUX_G0_DATA[5]        GT10.PMAREGDATAIN[4]
			// wire CELL[5].IMUX_G0_DATA[6]        GT10.PMAREGADDR[0]
			// wire CELL[5].IMUX_G0_DATA[7]        GT10.PMAREGADDR[4]
			// wire CELL[5].IMUX_G1_DATA[0]        GT10.TXDATA[21]
			// wire CELL[5].IMUX_G1_DATA[1]        GT10.TXDATA[53]
			// wire CELL[5].IMUX_G1_DATA[2]        GT10.TXCHARISK[5]
			// wire CELL[5].IMUX_G1_DATA[3]        GT10.PMAREGRW
			// wire CELL[5].IMUX_G1_DATA[4]        GT10.PMAREGDATAIN[1]
			// wire CELL[5].IMUX_G1_DATA[5]        GT10.PMAREGDATAIN[5]
			// wire CELL[5].IMUX_G1_DATA[6]        GT10.PMAREGADDR[1]
			// wire CELL[5].IMUX_G1_DATA[7]        GT10.PMAREGADDR[5]
			// wire CELL[5].IMUX_G2_DATA[0]        GT10.TXDATA[22]
			// wire CELL[5].IMUX_G2_DATA[1]        GT10.TXDATA[54]
			// wire CELL[5].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[5]
			// wire CELL[5].IMUX_G2_DATA[3]        GT10.PMAREGSTROBE
			// wire CELL[5].IMUX_G2_DATA[4]        GT10.PMAREGDATAIN[2]
			// wire CELL[5].IMUX_G2_DATA[5]        GT10.PMAREGDATAIN[6]
			// wire CELL[5].IMUX_G2_DATA[6]        GT10.PMAREGADDR[2]
			// wire CELL[5].IMUX_G3_DATA[0]        GT10.TXDATA[23]
			// wire CELL[5].IMUX_G3_DATA[1]        GT10.TXDATA[55]
			// wire CELL[5].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[5]
			// wire CELL[5].IMUX_G3_DATA[4]        GT10.PMAREGDATAIN[3]
			// wire CELL[5].IMUX_G3_DATA[5]        GT10.PMAREGDATAIN[7]
			// wire CELL[5].IMUX_G3_DATA[6]        GT10.PMAREGADDR[3]
			// wire CELL[5].OUT_FAN_BEL[0]         GT10.RXDATA[20]
			// wire CELL[5].OUT_FAN_BEL[1]         GT10.RXDATA[21]
			// wire CELL[5].OUT_FAN_BEL[2]         GT10.RXDATA[22]
			// wire CELL[5].OUT_FAN_BEL[3]         GT10.RXDATA[23]
			// wire CELL[5].OUT_FAN_BEL[4]         GT10.RXDATA[52]
			// wire CELL[5].OUT_FAN_BEL[5]         GT10.RXDATA[53]
			// wire CELL[5].OUT_FAN_BEL[6]         GT10.RXDATA[54]
			// wire CELL[5].OUT_FAN_BEL[7]         GT10.RXDATA[55]
			// wire CELL[5].OUT_SEC_BEL[9]         GT10.TXKERR[5]
			// wire CELL[5].OUT_SEC_BEL[10]        GT10.TXRUNDISP[5]
			// wire CELL[5].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[5]
			// wire CELL[5].OUT_SEC_BEL[12]        GT10.RXCHARISK[5]
			// wire CELL[5].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[5]
			// wire CELL[5].OUT_SEC_BEL[14]        GT10.RXDISPERR[5]
			// wire CELL[5].OUT_SEC_BEL[15]        GT10.RXRUNDISP[5]
			// wire CELL[6].IMUX_G0_DATA[0]        GT10.TXDATA[24]
			// wire CELL[6].IMUX_G0_DATA[1]        GT10.TXDATA[56]
			// wire CELL[6].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[6]
			// wire CELL[6].IMUX_G1_DATA[0]        GT10.TXDATA[25]
			// wire CELL[6].IMUX_G1_DATA[1]        GT10.TXDATA[57]
			// wire CELL[6].IMUX_G1_DATA[2]        GT10.TXCHARISK[6]
			// wire CELL[6].IMUX_G2_DATA[0]        GT10.TXDATA[26]
			// wire CELL[6].IMUX_G2_DATA[1]        GT10.TXDATA[58]
			// wire CELL[6].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[6]
			// wire CELL[6].IMUX_G3_DATA[0]        GT10.TXDATA[27]
			// wire CELL[6].IMUX_G3_DATA[1]        GT10.TXDATA[59]
			// wire CELL[6].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[6]
			// wire CELL[6].OUT_FAN_BEL[0]         GT10.RXDATA[24]
			// wire CELL[6].OUT_FAN_BEL[1]         GT10.RXDATA[25]
			// wire CELL[6].OUT_FAN_BEL[2]         GT10.RXDATA[26]
			// wire CELL[6].OUT_FAN_BEL[3]         GT10.RXDATA[27]
			// wire CELL[6].OUT_FAN_BEL[4]         GT10.RXDATA[56]
			// wire CELL[6].OUT_FAN_BEL[5]         GT10.RXDATA[57]
			// wire CELL[6].OUT_FAN_BEL[6]         GT10.RXDATA[58]
			// wire CELL[6].OUT_FAN_BEL[7]         GT10.RXDATA[59]
			// wire CELL[6].OUT_SEC_BEL[9]         GT10.TXKERR[6]
			// wire CELL[6].OUT_SEC_BEL[10]        GT10.TXRUNDISP[6]
			// wire CELL[6].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[6]
			// wire CELL[6].OUT_SEC_BEL[12]        GT10.RXCHARISK[6]
			// wire CELL[6].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[6]
			// wire CELL[6].OUT_SEC_BEL[14]        GT10.RXDISPERR[6]
			// wire CELL[6].OUT_SEC_BEL[15]        GT10.RXRUNDISP[6]
			// wire CELL[7].IMUX_G0_DATA[0]        GT10.TXDATA[28]
			// wire CELL[7].IMUX_G0_DATA[1]        GT10.TXDATA[60]
			// wire CELL[7].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[7]
			// wire CELL[7].IMUX_G1_DATA[0]        GT10.TXDATA[29]
			// wire CELL[7].IMUX_G1_DATA[1]        GT10.TXDATA[61]
			// wire CELL[7].IMUX_G1_DATA[2]        GT10.TXCHARISK[7]
			// wire CELL[7].IMUX_G2_DATA[0]        GT10.TXDATA[30]
			// wire CELL[7].IMUX_G2_DATA[1]        GT10.TXDATA[62]
			// wire CELL[7].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[7]
			// wire CELL[7].IMUX_G3_DATA[0]        GT10.TXDATA[31]
			// wire CELL[7].IMUX_G3_DATA[1]        GT10.TXDATA[63]
			// wire CELL[7].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[7]
			// wire CELL[7].OUT_FAN_BEL[0]         GT10.RXDATA[28]
			// wire CELL[7].OUT_FAN_BEL[1]         GT10.RXDATA[29]
			// wire CELL[7].OUT_FAN_BEL[2]         GT10.RXDATA[30]
			// wire CELL[7].OUT_FAN_BEL[3]         GT10.RXDATA[31]
			// wire CELL[7].OUT_FAN_BEL[4]         GT10.RXDATA[60]
			// wire CELL[7].OUT_FAN_BEL[5]         GT10.RXDATA[61]
			// wire CELL[7].OUT_FAN_BEL[6]         GT10.RXDATA[62]
			// wire CELL[7].OUT_FAN_BEL[7]         GT10.RXDATA[63]
			// wire CELL[7].OUT_SEC_BEL[8]         GT10.TXBUFERR
			// wire CELL[7].OUT_SEC_BEL[9]         GT10.TXKERR[7]
			// wire CELL[7].OUT_SEC_BEL[10]        GT10.TXRUNDISP[7]
			// wire CELL[7].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[7]
			// wire CELL[7].OUT_SEC_BEL[12]        GT10.RXCHARISK[7]
			// wire CELL[7].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[7]
			// wire CELL[7].OUT_SEC_BEL[14]        GT10.RXDISPERR[7]
			// wire CELL[7].OUT_SEC_BEL[15]        GT10.RXRUNDISP[7]
		}

		tile_class PPC_W {
			cell CELL_W[0];
			cell CELL_W[1];
			cell CELL_W[2];
			cell CELL_W[3];
			cell CELL_W[4];
			cell CELL_W[5];
			cell CELL_W[6];
			cell CELL_W[7];
			cell CELL_W[8];
			cell CELL_W[9];
			cell CELL_W[10];
			cell CELL_W[11];
			cell CELL_W[12];
			cell CELL_W[13];
			cell CELL_W[14];
			cell CELL_W[15];
			cell CELL_E[0];
			cell CELL_E[1];
			cell CELL_E[2];
			cell CELL_E[3];
			cell CELL_E[4];
			cell CELL_E[5];
			cell CELL_E[6];
			cell CELL_E[7];
			cell CELL_E[8];
			cell CELL_E[9];
			cell CELL_E[10];
			cell CELL_E[11];
			cell CELL_E[12];
			cell CELL_E[13];
			cell CELL_E[14];
			cell CELL_E[15];
			cell CELL_S[0];
			cell CELL_S[1];
			cell CELL_S[2];
			cell CELL_S[3];
			cell CELL_S[4];
			cell CELL_S[5];
			cell CELL_S[6];
			cell CELL_S[7];
			cell CELL_N[0];
			cell CELL_N[1];
			cell CELL_N[2];
			cell CELL_N[3];
			cell CELL_N[4];
			cell CELL_N[5];
			cell CELL_N[6];
			cell CELL_N[7];

			bel PPC405 {
				input CPMC405CLOCK = CELL_E[9].IMUX_CLK_OPTINV[0];
				input CPMC405CORECLKINACTIVE = CELL_E[5].IMUX_G1_DATA[2];
				input CPMC405CPUCLKEN = ~CELL_E[1].IMUX_CE_OPTINV[0];
				input CPMC405JTAGCLKEN = ~CELL_E[3].IMUX_CE_OPTINV[0];
				input CPMC405TIMERCLKEN = ~CELL_E[2].IMUX_CE_OPTINV[0];
				input CPMC405TIMERTICK = CELL_E[3].IMUX_CLK_OPTINV[0];
				input RSTC405RESETCHIP = CELL_E[11].IMUX_SR_OPTINV[0];
				input RSTC405RESETCORE = CELL_E[12].IMUX_SR_OPTINV[0];
				input RSTC405RESETSYS = CELL_E[13].IMUX_SR_OPTINV[0];
				input MCBCPUCLKEN = ~CELL_E[4].IMUX_TI_OPTINV[0];
				input MCBJTAGEN = ~CELL_E[5].IMUX_TI_OPTINV[0];
				input MCBTIMEREN = ~CELL_E[6].IMUX_TI_OPTINV[0];
				input MCPPCRST = ~CELL_E[14].IMUX_TI_OPTINV[0];
				input PLBCLK = CELL_E[0].IMUX_CLK_OPTINV[1];
				input PLBC405DCUADDRACK = CELL_E[7].IMUX_G0_DATA[2];
				input PLBC405DCUBUSY = CELL_E[7].IMUX_G2_DATA[2];
				input PLBC405DCUERR = CELL_E[7].IMUX_G3_DATA[2];
				input PLBC405DCURDDACK = CELL_E[6].IMUX_G3_DATA[2];
				input PLBC405DCURDDBUS[63] = CELL_E[0].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[62] = CELL_E[0].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[61] = CELL_E[0].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[60] = CELL_E[0].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[59] = CELL_E[1].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[58] = CELL_E[1].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[57] = CELL_E[1].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[56] = CELL_E[1].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[55] = CELL_E[2].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[54] = CELL_E[2].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[53] = CELL_E[2].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[52] = CELL_E[2].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[51] = CELL_E[3].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[50] = CELL_E[3].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[49] = CELL_E[3].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[48] = CELL_E[3].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[47] = CELL_E[4].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[46] = CELL_E[4].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[45] = CELL_E[4].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[44] = CELL_E[4].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[43] = CELL_E[5].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[42] = CELL_E[5].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[41] = CELL_E[5].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[40] = CELL_E[5].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[39] = CELL_E[6].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[38] = CELL_E[6].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[37] = CELL_E[6].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[36] = CELL_E[6].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[35] = CELL_E[7].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[34] = CELL_E[7].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[33] = CELL_E[7].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[32] = CELL_E[7].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[31] = CELL_E[8].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[30] = CELL_E[8].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[29] = CELL_E[8].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[28] = CELL_E[8].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[27] = CELL_E[9].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[26] = CELL_E[9].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[25] = CELL_E[9].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[24] = CELL_E[9].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[23] = CELL_E[10].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[22] = CELL_E[10].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[21] = CELL_E[10].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[20] = CELL_E[10].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[19] = CELL_E[11].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[18] = CELL_E[11].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[17] = CELL_E[11].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[16] = CELL_E[11].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[15] = CELL_E[12].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[14] = CELL_E[12].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[13] = CELL_E[12].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[12] = CELL_E[12].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[11] = CELL_E[13].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[10] = CELL_E[13].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[9] = CELL_E[13].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[8] = CELL_E[13].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[7] = CELL_E[14].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[6] = CELL_E[14].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[5] = CELL_E[14].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[4] = CELL_E[14].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[3] = CELL_E[15].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[2] = CELL_E[15].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[1] = CELL_E[15].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[0] = CELL_E[15].IMUX_G0_DATA[0];
				input PLBC405DCURDWDADDR[3] = CELL_E[6].IMUX_G2_DATA[2];
				input PLBC405DCURDWDADDR[2] = CELL_E[6].IMUX_G1_DATA[2];
				input PLBC405DCURDWDADDR[1] = CELL_E[6].IMUX_G0_DATA[2];
				input PLBC405DCUSSIZE1 = CELL_E[7].IMUX_G1_DATA[2];
				input PLBC405DCUWRDACK = CELL_E[5].IMUX_G0_DATA[2];
				input PLBC405ICUADDRACK = CELL_E[8].IMUX_G0_DATA[2];
				input PLBC405ICUBUSY = CELL_E[8].IMUX_G2_DATA[2];
				input PLBC405ICUERR = CELL_E[8].IMUX_G3_DATA[2];
				input PLBC405ICURDDACK = CELL_E[9].IMUX_G3_DATA[2];
				input PLBC405ICURDDBUS[63] = CELL_E[0].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[62] = CELL_E[0].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[61] = CELL_E[0].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[60] = CELL_E[0].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[59] = CELL_E[1].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[58] = CELL_E[1].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[57] = CELL_E[1].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[56] = CELL_E[1].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[55] = CELL_E[2].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[54] = CELL_E[2].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[53] = CELL_E[2].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[52] = CELL_E[2].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[51] = CELL_E[3].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[50] = CELL_E[3].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[49] = CELL_E[3].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[48] = CELL_E[3].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[47] = CELL_E[4].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[46] = CELL_E[4].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[45] = CELL_E[4].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[44] = CELL_E[4].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[43] = CELL_E[5].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[42] = CELL_E[5].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[41] = CELL_E[5].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[40] = CELL_E[5].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[39] = CELL_E[6].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[38] = CELL_E[6].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[37] = CELL_E[6].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[36] = CELL_E[6].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[35] = CELL_E[7].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[34] = CELL_E[7].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[33] = CELL_E[7].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[32] = CELL_E[7].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[31] = CELL_E[8].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[30] = CELL_E[8].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[29] = CELL_E[8].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[28] = CELL_E[8].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[27] = CELL_E[9].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[26] = CELL_E[9].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[25] = CELL_E[9].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[24] = CELL_E[9].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[23] = CELL_E[10].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[22] = CELL_E[10].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[21] = CELL_E[10].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[20] = CELL_E[10].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[19] = CELL_E[11].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[18] = CELL_E[11].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[17] = CELL_E[11].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[16] = CELL_E[11].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[15] = CELL_E[12].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[14] = CELL_E[12].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[13] = CELL_E[12].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[12] = CELL_E[12].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[11] = CELL_E[13].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[10] = CELL_E[13].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[9] = CELL_E[13].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[8] = CELL_E[13].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[7] = CELL_E[14].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[6] = CELL_E[14].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[5] = CELL_E[14].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[4] = CELL_E[14].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[3] = CELL_E[15].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[2] = CELL_E[15].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[1] = CELL_E[15].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[0] = CELL_E[15].IMUX_G0_DATA[1];
				input PLBC405ICURDWDADDR[3] = CELL_E[9].IMUX_G2_DATA[2];
				input PLBC405ICURDWDADDR[2] = CELL_E[9].IMUX_G1_DATA[2];
				input PLBC405ICURDWDADDR[1] = CELL_E[9].IMUX_G0_DATA[2];
				input PLBC405ICUSSIZE1 = CELL_E[8].IMUX_G1_DATA[2];
				input DCRC405ACK = CELL_W[8].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[31] = CELL_W[8].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[30] = CELL_W[8].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[29] = CELL_W[7].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[28] = CELL_W[7].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[27] = CELL_W[6].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[26] = CELL_W[6].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[25] = CELL_W[5].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[24] = CELL_W[5].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[23] = CELL_W[4].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[22] = CELL_W[4].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[21] = CELL_W[3].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[20] = CELL_W[3].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[19] = CELL_W[2].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[18] = CELL_W[2].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[17] = CELL_W[1].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[16] = CELL_W[1].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[15] = CELL_W[0].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[14] = CELL_W[0].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[13] = CELL_W[15].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[12] = CELL_W[15].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[11] = CELL_W[14].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[10] = CELL_W[14].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[9] = CELL_W[13].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[8] = CELL_W[13].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[7] = CELL_W[12].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[6] = CELL_W[12].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[5] = CELL_W[11].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[4] = CELL_W[11].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[3] = CELL_W[10].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[2] = CELL_W[10].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[1] = CELL_W[9].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[0] = CELL_W[9].IMUX_G0_DATA[1];
				input EICC405CRITINPUTIRQ = CELL_E[10].IMUX_G0_DATA[2];
				input EICC405EXTINPUTIRQ = CELL_E[15].IMUX_G0_DATA[2];
				input DBGC405DEBUGHALT = CELL_E[1].IMUX_G0_DATA[2];
				input DBGC405EXTBUSHOLDACK = CELL_E[4].IMUX_G0_DATA[2];
				input DBGC405UNCONDDEBUGEVENT = CELL_E[2].IMUX_G0_DATA[2];
				input JTGC405BNDSCANTDO = CELL_N[2].IMUX_G1_DATA[0];
				input JTGC405TCK = CELL_N[1].IMUX_CLK_OPTINV[0];
				input JTGC405TDI = CELL_N[1].IMUX_G1_DATA[0];
				input JTGC405TMS = CELL_N[1].IMUX_G2_DATA[0];
				input JTGC405TRSTNEG = CELL_E[12].IMUX_G2_DATA[2];
				input TRCC405TRACEDISABLE = CELL_N[1].IMUX_G0_DATA[0];
				input TRCC405TRIGGEREVENTIN = CELL_N[2].IMUX_G0_DATA[0];
				input BRAMDSOCMCLK = CELL_N[3].IMUX_CLK_OPTINV[0];
				input BRAMDSOCMRDDACK = CELL_N[2].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[31] = CELL_N[7].IMUX_G3_DATA[3];
				input BRAMDSOCMRDDBUS[30] = CELL_N[7].IMUX_G2_DATA[3];
				input BRAMDSOCMRDDBUS[29] = CELL_N[7].IMUX_G1_DATA[3];
				input BRAMDSOCMRDDBUS[28] = CELL_N[7].IMUX_G0_DATA[3];
				input BRAMDSOCMRDDBUS[27] = CELL_N[7].IMUX_G3_DATA[2];
				input BRAMDSOCMRDDBUS[26] = CELL_N[7].IMUX_G2_DATA[2];
				input BRAMDSOCMRDDBUS[25] = CELL_N[7].IMUX_G1_DATA[2];
				input BRAMDSOCMRDDBUS[24] = CELL_N[7].IMUX_G0_DATA[2];
				input BRAMDSOCMRDDBUS[23] = CELL_N[7].IMUX_G3_DATA[1];
				input BRAMDSOCMRDDBUS[22] = CELL_N[7].IMUX_G2_DATA[1];
				input BRAMDSOCMRDDBUS[21] = CELL_N[7].IMUX_G1_DATA[1];
				input BRAMDSOCMRDDBUS[20] = CELL_N[7].IMUX_G0_DATA[1];
				input BRAMDSOCMRDDBUS[19] = CELL_N[7].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[18] = CELL_N[7].IMUX_G2_DATA[0];
				input BRAMDSOCMRDDBUS[17] = CELL_N[7].IMUX_G1_DATA[0];
				input BRAMDSOCMRDDBUS[16] = CELL_N[7].IMUX_G0_DATA[0];
				input BRAMDSOCMRDDBUS[15] = CELL_N[0].IMUX_G3_DATA[3];
				input BRAMDSOCMRDDBUS[14] = CELL_N[0].IMUX_G2_DATA[3];
				input BRAMDSOCMRDDBUS[13] = CELL_N[0].IMUX_G1_DATA[3];
				input BRAMDSOCMRDDBUS[12] = CELL_N[0].IMUX_G0_DATA[3];
				input BRAMDSOCMRDDBUS[11] = CELL_N[0].IMUX_G3_DATA[2];
				input BRAMDSOCMRDDBUS[10] = CELL_N[0].IMUX_G2_DATA[2];
				input BRAMDSOCMRDDBUS[9] = CELL_N[0].IMUX_G1_DATA[2];
				input BRAMDSOCMRDDBUS[8] = CELL_N[0].IMUX_G0_DATA[2];
				input BRAMDSOCMRDDBUS[7] = CELL_N[0].IMUX_G3_DATA[1];
				input BRAMDSOCMRDDBUS[6] = CELL_N[0].IMUX_G2_DATA[1];
				input BRAMDSOCMRDDBUS[5] = CELL_N[0].IMUX_G1_DATA[1];
				input BRAMDSOCMRDDBUS[4] = CELL_N[0].IMUX_G0_DATA[1];
				input BRAMDSOCMRDDBUS[3] = CELL_N[0].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[2] = CELL_N[0].IMUX_G2_DATA[0];
				input BRAMDSOCMRDDBUS[1] = CELL_N[0].IMUX_G1_DATA[0];
				input BRAMDSOCMRDDBUS[0] = CELL_N[0].IMUX_G0_DATA[0];
				input TIEDSOCMDCRADDR[7] = CELL_N[4].IMUX_TS_OPTINV[0];
				input TIEDSOCMDCRADDR[6] = ~CELL_N[4].IMUX_TI_OPTINV[1];
				input TIEDSOCMDCRADDR[5] = ~CELL_N[4].IMUX_TI_OPTINV[0];
				input TIEDSOCMDCRADDR[4] = CELL_N[3].IMUX_TS_OPTINV[1];
				input TIEDSOCMDCRADDR[3] = CELL_N[3].IMUX_TS_OPTINV[0];
				input TIEDSOCMDCRADDR[2] = ~CELL_N[3].IMUX_TI_OPTINV[1];
				input TIEDSOCMDCRADDR[1] = ~CELL_N[3].IMUX_TI_OPTINV[0];
				input TIEDSOCMDCRADDR[0] = ~CELL_N[2].IMUX_TI_OPTINV[0];
				input DSARCVALUE[7] = CELL_N[6].IMUX_TS_OPTINV[1];
				input DSARCVALUE[6] = CELL_N[6].IMUX_TS_OPTINV[0];
				input DSARCVALUE[5] = ~CELL_N[6].IMUX_TI_OPTINV[1];
				input DSARCVALUE[4] = ~CELL_N[6].IMUX_TI_OPTINV[0];
				input DSARCVALUE[3] = CELL_N[5].IMUX_TS_OPTINV[1];
				input DSARCVALUE[2] = CELL_N[5].IMUX_TS_OPTINV[0];
				input DSARCVALUE[1] = ~CELL_N[5].IMUX_TI_OPTINV[1];
				input DSARCVALUE[0] = ~CELL_N[5].IMUX_TI_OPTINV[0];
				input DSCNTLVALUE[7] = CELL_N[4].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[6] = CELL_N[2].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[5] = CELL_N[2].IMUX_TS_OPTINV[0];
				input DSCNTLVALUE[4] = ~CELL_N[2].IMUX_TI_OPTINV[1];
				input DSCNTLVALUE[3] = CELL_N[1].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[2] = CELL_N[1].IMUX_TS_OPTINV[0];
				input DSCNTLVALUE[1] = ~CELL_N[1].IMUX_TI_OPTINV[1];
				input DSCNTLVALUE[0] = ~CELL_N[1].IMUX_TI_OPTINV[0];
				input BRAMISOCMCLK = CELL_S[4].IMUX_CLK_OPTINV[0];
				input BRAMISOCMRDDACK = CELL_S[4].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[63] = CELL_S[7].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[62] = CELL_S[7].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[61] = CELL_S[7].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[60] = CELL_S[7].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[59] = CELL_S[7].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[58] = CELL_S[7].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[57] = CELL_S[7].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[56] = CELL_S[7].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[55] = CELL_S[7].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[54] = CELL_S[7].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[53] = CELL_S[7].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[52] = CELL_S[7].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[51] = CELL_S[7].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[50] = CELL_S[7].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[49] = CELL_S[7].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[48] = CELL_S[7].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[47] = CELL_S[6].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[46] = CELL_S[6].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[45] = CELL_S[6].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[44] = CELL_S[6].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[43] = CELL_S[6].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[42] = CELL_S[6].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[41] = CELL_S[6].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[40] = CELL_S[6].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[39] = CELL_S[6].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[38] = CELL_S[6].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[37] = CELL_S[6].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[36] = CELL_S[6].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[35] = CELL_S[6].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[34] = CELL_S[6].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[33] = CELL_S[6].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[32] = CELL_S[6].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[31] = CELL_S[1].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[30] = CELL_S[1].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[29] = CELL_S[1].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[28] = CELL_S[1].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[27] = CELL_S[1].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[26] = CELL_S[1].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[25] = CELL_S[1].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[24] = CELL_S[1].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[23] = CELL_S[1].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[22] = CELL_S[1].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[21] = CELL_S[1].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[20] = CELL_S[1].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[19] = CELL_S[1].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[18] = CELL_S[1].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[17] = CELL_S[1].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[16] = CELL_S[1].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[15] = CELL_S[0].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[14] = CELL_S[0].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[13] = CELL_S[0].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[12] = CELL_S[0].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[11] = CELL_S[0].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[10] = CELL_S[0].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[9] = CELL_S[0].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[8] = CELL_S[0].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[7] = CELL_S[0].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[6] = CELL_S[0].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[5] = CELL_S[0].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[4] = CELL_S[0].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[3] = CELL_S[0].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[2] = CELL_S[0].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[1] = CELL_S[0].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[0] = CELL_S[0].IMUX_G0_DATA[0];
				input TIEISOCMDCRADDR[7] = CELL_S[3].IMUX_TS_OPTINV[1];
				input TIEISOCMDCRADDR[6] = CELL_S[3].IMUX_TS_OPTINV[0];
				input TIEISOCMDCRADDR[5] = ~CELL_S[3].IMUX_TI_OPTINV[1];
				input TIEISOCMDCRADDR[4] = ~CELL_S[3].IMUX_TI_OPTINV[0];
				input TIEISOCMDCRADDR[3] = CELL_S[2].IMUX_TS_OPTINV[1];
				input TIEISOCMDCRADDR[2] = CELL_S[2].IMUX_TS_OPTINV[0];
				input TIEISOCMDCRADDR[1] = ~CELL_S[2].IMUX_TI_OPTINV[1];
				input TIEISOCMDCRADDR[0] = ~CELL_S[2].IMUX_TI_OPTINV[0];
				input ISARCVALUE[7] = CELL_S[5].IMUX_TS_OPTINV[1];
				input ISARCVALUE[6] = CELL_S[5].IMUX_TS_OPTINV[0];
				input ISARCVALUE[5] = ~CELL_S[5].IMUX_TI_OPTINV[1];
				input ISARCVALUE[4] = ~CELL_S[5].IMUX_TI_OPTINV[0];
				input ISARCVALUE[3] = CELL_S[4].IMUX_TS_OPTINV[1];
				input ISARCVALUE[2] = CELL_S[4].IMUX_TS_OPTINV[0];
				input ISARCVALUE[1] = ~CELL_S[4].IMUX_TI_OPTINV[1];
				input ISARCVALUE[0] = ~CELL_S[4].IMUX_TI_OPTINV[0];
				input ISCNTLVALUE[7] = CELL_S[2].IMUX_G1_DATA[0];
				input ISCNTLVALUE[6] = CELL_S[2].IMUX_G0_DATA[0];
				input ISCNTLVALUE[5] = CELL_S[5].IMUX_G1_DATA[0];
				input ISCNTLVALUE[4] = CELL_S[5].IMUX_G0_DATA[0];
				input ISCNTLVALUE[3] = CELL_S[3].IMUX_SR_OPTINV[1];
				input ISCNTLVALUE[2] = CELL_S[3].IMUX_SR_OPTINV[0];
				input ISCNTLVALUE[1] = CELL_S[2].IMUX_SR_OPTINV[1];
				input ISCNTLVALUE[0] = CELL_S[2].IMUX_SR_OPTINV[0];
				input APUC405DCDAPUOP = CELL_W[0].IMUX_G0_DATA[0];
				input APUC405DCDCREN = CELL_W[0].IMUX_G1_DATA[0];
				input APUC405DCDFORCEALGN = CELL_W[0].IMUX_G2_DATA[0];
				input APUC405DCDFORCEBESTEERING = CELL_W[0].IMUX_G3_DATA[0];
				input APUC405DCDFPUOP = CELL_W[1].IMUX_G0_DATA[0];
				input APUC405DCDGPRWRITE = CELL_W[1].IMUX_G1_DATA[0];
				input APUC405DCDLDSTBYTE = CELL_W[1].IMUX_G2_DATA[0];
				input APUC405DCDLDSTDW = CELL_W[1].IMUX_G3_DATA[0];
				input APUC405DCDLDSTHW = CELL_W[2].IMUX_G0_DATA[0];
				input APUC405DCDLDSTQW = CELL_W[2].IMUX_G1_DATA[0];
				input APUC405DCDLDSTWD = CELL_W[2].IMUX_G2_DATA[0];
				input APUC405DCDLOAD = CELL_W[2].IMUX_G3_DATA[0];
				input APUC405DCDPRIVOP = CELL_W[3].IMUX_G0_DATA[0];
				input APUC405DCDRAEN = CELL_W[3].IMUX_G1_DATA[0];
				input APUC405DCDRBEN = CELL_W[3].IMUX_G2_DATA[0];
				input APUC405DCDSTORE = CELL_W[3].IMUX_G3_DATA[0];
				input APUC405DCDTRAPBE = CELL_W[4].IMUX_G0_DATA[0];
				input APUC405DCDTRAPLE = CELL_W[4].IMUX_G1_DATA[0];
				input APUC405DCDUPDATE = CELL_W[5].IMUX_G0_DATA[0];
				input APUC405DCDVALIDOP = CELL_W[5].IMUX_G1_DATA[0];
				input APUC405DCDXERCAEN = CELL_W[6].IMUX_G0_DATA[0];
				input APUC405DCDXEROVEN = CELL_W[6].IMUX_G1_DATA[0];
				input APUC405EXCEPTION = CELL_W[7].IMUX_G0_DATA[0];
				input APUC405EXEBLOCKINGMCO = CELL_W[7].IMUX_G1_DATA[0];
				input APUC405EXEBUSY = CELL_W[8].IMUX_G0_DATA[0];
				input APUC405EXECR[3] = CELL_W[9].IMUX_G1_DATA[0];
				input APUC405EXECR[2] = CELL_W[9].IMUX_G0_DATA[0];
				input APUC405EXECR[1] = CELL_W[8].IMUX_G2_DATA[0];
				input APUC405EXECR[0] = CELL_W[8].IMUX_G1_DATA[0];
				input APUC405EXECRFIELD[2] = CELL_W[10].IMUX_G0_DATA[0];
				input APUC405EXECRFIELD[1] = CELL_W[9].IMUX_G3_DATA[0];
				input APUC405EXECRFIELD[0] = CELL_W[9].IMUX_G2_DATA[0];
				input APUC405EXELDDEPEND = CELL_W[10].IMUX_G1_DATA[0];
				input APUC405EXENONBLOCKINGMCO = CELL_W[10].IMUX_G2_DATA[0];
				input APUC405EXERESULT[31] = CELL_W[5].IMUX_G2_DATA[0];
				input APUC405EXERESULT[30] = CELL_W[4].IMUX_G3_DATA[0];
				input APUC405EXERESULT[29] = CELL_W[4].IMUX_G2_DATA[0];
				input APUC405EXERESULT[28] = CELL_W[3].IMUX_G1_DATA[1];
				input APUC405EXERESULT[27] = CELL_W[3].IMUX_G0_DATA[1];
				input APUC405EXERESULT[26] = CELL_W[2].IMUX_G1_DATA[1];
				input APUC405EXERESULT[25] = CELL_W[2].IMUX_G0_DATA[1];
				input APUC405EXERESULT[24] = CELL_W[1].IMUX_G1_DATA[1];
				input APUC405EXERESULT[23] = CELL_W[1].IMUX_G0_DATA[1];
				input APUC405EXERESULT[22] = CELL_W[0].IMUX_G1_DATA[1];
				input APUC405EXERESULT[21] = CELL_W[0].IMUX_G0_DATA[1];
				input APUC405EXERESULT[20] = CELL_W[15].IMUX_G3_DATA[0];
				input APUC405EXERESULT[19] = CELL_W[15].IMUX_G2_DATA[0];
				input APUC405EXERESULT[18] = CELL_W[15].IMUX_G1_DATA[0];
				input APUC405EXERESULT[17] = CELL_W[15].IMUX_G0_DATA[0];
				input APUC405EXERESULT[16] = CELL_W[14].IMUX_G3_DATA[0];
				input APUC405EXERESULT[15] = CELL_W[14].IMUX_G2_DATA[0];
				input APUC405EXERESULT[14] = CELL_W[14].IMUX_G1_DATA[0];
				input APUC405EXERESULT[13] = CELL_W[14].IMUX_G0_DATA[0];
				input APUC405EXERESULT[12] = CELL_W[13].IMUX_G3_DATA[0];
				input APUC405EXERESULT[11] = CELL_W[13].IMUX_G2_DATA[0];
				input APUC405EXERESULT[10] = CELL_W[13].IMUX_G1_DATA[0];
				input APUC405EXERESULT[9] = CELL_W[13].IMUX_G0_DATA[0];
				input APUC405EXERESULT[8] = CELL_W[12].IMUX_G3_DATA[0];
				input APUC405EXERESULT[7] = CELL_W[12].IMUX_G2_DATA[0];
				input APUC405EXERESULT[6] = CELL_W[12].IMUX_G1_DATA[0];
				input APUC405EXERESULT[5] = CELL_W[12].IMUX_G0_DATA[0];
				input APUC405EXERESULT[4] = CELL_W[11].IMUX_G3_DATA[0];
				input APUC405EXERESULT[3] = CELL_W[11].IMUX_G2_DATA[0];
				input APUC405EXERESULT[2] = CELL_W[11].IMUX_G1_DATA[0];
				input APUC405EXERESULT[1] = CELL_W[11].IMUX_G0_DATA[0];
				input APUC405EXERESULT[0] = CELL_W[10].IMUX_G3_DATA[0];
				input APUC405EXEXERCA = CELL_W[5].IMUX_G3_DATA[0];
				input APUC405EXEXEROV = CELL_W[6].IMUX_G2_DATA[0];
				input APUC405FPUEXCEPTION = CELL_W[6].IMUX_G3_DATA[0];
				input APUC405LWBLDDEPEND = CELL_W[7].IMUX_G2_DATA[0];
				input APUC405SLEEPREQ = CELL_W[7].IMUX_G3_DATA[0];
				input APUC405WBLDDEPEND = CELL_W[8].IMUX_G3_DATA[0];
				input LSSDC405ACLK = CELL_S[7].IMUX_G1_DATA[5];
				input LSSDC405ARRAYCCLKNEG = CELL_S[0].IMUX_G2_DATA[5];
				input LSSDC405BCLK = CELL_S[0].IMUX_G3_DATA[5];
				input LSSDC405BISTCCLK = CELL_S[1].IMUX_G2_DATA[5];
				input LSSDC405CNTLPOINT = CELL_S[1].IMUX_G3_DATA[5];
				input LSSDC405SCANGATE = CELL_S[2].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[9] = CELL_S[0].IMUX_G1_DATA[6];
				input LSSDC405SCANIN[8] = CELL_S[0].IMUX_G0_DATA[6];
				input LSSDC405SCANIN[7] = CELL_S[7].IMUX_G3_DATA[5];
				input LSSDC405SCANIN[6] = CELL_S[7].IMUX_G2_DATA[5];
				input LSSDC405SCANIN[5] = CELL_S[6].IMUX_G3_DATA[5];
				input LSSDC405SCANIN[4] = CELL_S[6].IMUX_G2_DATA[5];
				input LSSDC405SCANIN[3] = CELL_S[5].IMUX_G1_DATA[2];
				input LSSDC405SCANIN[2] = CELL_S[5].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[1] = CELL_S[4].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[0] = CELL_S[4].IMUX_G3_DATA[1];
				input LSSDC405TESTEVS = CELL_S[2].IMUX_G1_DATA[2];
				input LSSDC405TESTM1 = CELL_S[3].IMUX_G2_DATA[1];
				input LSSDC405TESTM3 = CELL_S[3].IMUX_G3_DATA[1];
				input TESTSELI = ~CELL_W[8].IMUX_TI_OPTINV[0];
				input TIEC405APUDIVEN = ~CELL_W[4].IMUX_TI_OPTINV[0];
				input TIEC405APUPRESENT = ~CELL_W[4].IMUX_TI_OPTINV[1];
				input TIEC405DETERMINISTICMULT = ~CELL_E[0].IMUX_TI_OPTINV[0];
				input TIEC405DISOPERANDFWD = ~CELL_E[1].IMUX_TI_OPTINV[0];
				input TIEC405MMUEN = ~CELL_E[1].IMUX_TI_OPTINV[1];
				input TIEC405PVR[31] = CELL_E[0].IMUX_TS_OPTINV[0];
				input TIEC405PVR[30] = ~CELL_E[0].IMUX_TI_OPTINV[1];
				input TIEC405PVR[29] = CELL_E[1].IMUX_TS_OPTINV[0];
				input TIEC405PVR[28] = CELL_E[2].IMUX_TS_OPTINV[0];
				input TIEC405PVR[27] = ~CELL_E[2].IMUX_TI_OPTINV[1];
				input TIEC405PVR[26] = ~CELL_E[2].IMUX_TI_OPTINV[0];
				input TIEC405PVR[25] = CELL_E[3].IMUX_TS_OPTINV[0];
				input TIEC405PVR[24] = ~CELL_E[3].IMUX_TI_OPTINV[1];
				input TIEC405PVR[23] = ~CELL_E[3].IMUX_TI_OPTINV[0];
				input TIEC405PVR[22] = CELL_E[4].IMUX_TS_OPTINV[1];
				input TIEC405PVR[21] = CELL_E[4].IMUX_TS_OPTINV[0];
				input TIEC405PVR[20] = ~CELL_E[4].IMUX_TI_OPTINV[1];
				input TIEC405PVR[19] = CELL_E[5].IMUX_TS_OPTINV[0];
				input TIEC405PVR[18] = ~CELL_E[5].IMUX_TI_OPTINV[1];
				input TIEC405PVR[17] = CELL_E[10].IMUX_TS_OPTINV[0];
				input TIEC405PVR[16] = ~CELL_E[10].IMUX_TI_OPTINV[1];
				input TIEC405PVR[15] = ~CELL_E[10].IMUX_TI_OPTINV[0];
				input TIEC405PVR[14] = CELL_E[11].IMUX_TS_OPTINV[0];
				input TIEC405PVR[13] = ~CELL_E[11].IMUX_TI_OPTINV[1];
				input TIEC405PVR[12] = ~CELL_E[11].IMUX_TI_OPTINV[0];
				input TIEC405PVR[11] = CELL_E[12].IMUX_TS_OPTINV[0];
				input TIEC405PVR[10] = ~CELL_E[12].IMUX_TI_OPTINV[1];
				input TIEC405PVR[9] = ~CELL_E[12].IMUX_TI_OPTINV[0];
				input TIEC405PVR[8] = CELL_E[13].IMUX_TS_OPTINV[0];
				input TIEC405PVR[7] = ~CELL_E[13].IMUX_TI_OPTINV[1];
				input TIEC405PVR[6] = ~CELL_E[13].IMUX_TI_OPTINV[0];
				input TIEC405PVR[5] = CELL_E[14].IMUX_TS_OPTINV[1];
				input TIEC405PVR[4] = CELL_E[14].IMUX_TS_OPTINV[0];
				input TIEC405PVR[3] = ~CELL_E[14].IMUX_TI_OPTINV[1];
				input TIEC405PVR[2] = CELL_E[15].IMUX_TS_OPTINV[0];
				input TIEC405PVR[1] = ~CELL_E[15].IMUX_TI_OPTINV[1];
				input TIEC405PVR[0] = ~CELL_E[15].IMUX_TI_OPTINV[0];
				input TIERAMTAP1 = ~CELL_W[6].IMUX_TI_OPTINV[0];
				input TIERAMTAP2 = ~CELL_W[6].IMUX_TI_OPTINV[1];
				input TIETAGTAP1 = ~CELL_W[7].IMUX_TI_OPTINV[0];
				input TIETAGTAP2 = ~CELL_W[7].IMUX_TI_OPTINV[1];
				input TIEUTLBTAP1 = ~CELL_W[5].IMUX_TI_OPTINV[0];
				input TIEUTLBTAP2 = ~CELL_W[5].IMUX_TI_OPTINV[1];
				input TSTC405DCRABUSI[9] = CELL_W[4].IMUX_G3_DATA[2];
				input TSTC405DCRABUSI[8] = CELL_W[4].IMUX_G2_DATA[2];
				input TSTC405DCRABUSI[7] = CELL_W[3].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[6] = CELL_W[3].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[5] = CELL_W[2].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[4] = CELL_W[2].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[3] = CELL_W[1].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[2] = CELL_W[1].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[1] = CELL_W[0].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[0] = CELL_W[0].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[31] = CELL_W[5].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[30] = CELL_W[4].IMUX_G1_DATA[3];
				input TSTC405DCRDBUSOUTI[29] = CELL_W[4].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[28] = CELL_W[3].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[27] = CELL_W[3].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[26] = CELL_W[2].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[25] = CELL_W[2].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[24] = CELL_W[1].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[23] = CELL_W[1].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[22] = CELL_W[0].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[21] = CELL_W[0].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[20] = CELL_W[15].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[19] = CELL_W[15].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[18] = CELL_W[14].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[17] = CELL_W[14].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[16] = CELL_W[13].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[15] = CELL_W[13].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[14] = CELL_W[12].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[13] = CELL_W[12].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[12] = CELL_W[11].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[11] = CELL_W[11].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[10] = CELL_W[10].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[9] = CELL_W[10].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[8] = CELL_W[9].IMUX_G1_DATA[3];
				input TSTC405DCRDBUSOUTI[7] = CELL_W[9].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[6] = CELL_W[8].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[5] = CELL_W[7].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[4] = CELL_W[7].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[3] = CELL_W[6].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[2] = CELL_W[6].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[1] = CELL_W[5].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[0] = CELL_W[5].IMUX_G2_DATA[2];
				input TSTC405DCRREADI = CELL_W[5].IMUX_G1_DATA[3];
				input TSTC405DCRWRITEI = CELL_W[6].IMUX_G0_DATA[3];
				input TSTCLKINACTI = CELL_E[1].IMUX_G1_DATA[2];
				input TSTCPUCLKENI = CELL_E[14].IMUX_G0_DATA[2];
				input TSTCPUCLKI = CELL_E[0].IMUX_G1_DATA[2];
				input TSTDCRACKI = CELL_W[8].IMUX_G3_DATA[1];
				input TSTDCRBUSI[31] = CELL_W[8].IMUX_G1_DATA[2];
				input TSTDCRBUSI[30] = CELL_W[8].IMUX_G0_DATA[2];
				input TSTDCRBUSI[29] = CELL_W[7].IMUX_G3_DATA[1];
				input TSTDCRBUSI[28] = CELL_W[7].IMUX_G2_DATA[1];
				input TSTDCRBUSI[27] = CELL_W[6].IMUX_G3_DATA[1];
				input TSTDCRBUSI[26] = CELL_W[6].IMUX_G2_DATA[1];
				input TSTDCRBUSI[25] = CELL_W[5].IMUX_G3_DATA[1];
				input TSTDCRBUSI[24] = CELL_W[5].IMUX_G2_DATA[1];
				input TSTDCRBUSI[23] = CELL_W[4].IMUX_G3_DATA[1];
				input TSTDCRBUSI[22] = CELL_W[4].IMUX_G2_DATA[1];
				input TSTDCRBUSI[21] = CELL_W[3].IMUX_G1_DATA[2];
				input TSTDCRBUSI[20] = CELL_W[3].IMUX_G0_DATA[2];
				input TSTDCRBUSI[19] = CELL_W[2].IMUX_G1_DATA[2];
				input TSTDCRBUSI[18] = CELL_W[2].IMUX_G0_DATA[2];
				input TSTDCRBUSI[17] = CELL_W[1].IMUX_G1_DATA[2];
				input TSTDCRBUSI[16] = CELL_W[1].IMUX_G0_DATA[2];
				input TSTDCRBUSI[15] = CELL_W[0].IMUX_G1_DATA[2];
				input TSTDCRBUSI[14] = CELL_W[0].IMUX_G0_DATA[2];
				input TSTDCRBUSI[13] = CELL_W[15].IMUX_G3_DATA[1];
				input TSTDCRBUSI[12] = CELL_W[15].IMUX_G2_DATA[1];
				input TSTDCRBUSI[11] = CELL_W[14].IMUX_G3_DATA[1];
				input TSTDCRBUSI[10] = CELL_W[14].IMUX_G2_DATA[1];
				input TSTDCRBUSI[9] = CELL_W[13].IMUX_G3_DATA[1];
				input TSTDCRBUSI[8] = CELL_W[13].IMUX_G2_DATA[1];
				input TSTDCRBUSI[7] = CELL_W[12].IMUX_G3_DATA[1];
				input TSTDCRBUSI[6] = CELL_W[12].IMUX_G2_DATA[1];
				input TSTDCRBUSI[5] = CELL_W[11].IMUX_G3_DATA[1];
				input TSTDCRBUSI[4] = CELL_W[11].IMUX_G2_DATA[1];
				input TSTDCRBUSI[3] = CELL_W[10].IMUX_G3_DATA[1];
				input TSTDCRBUSI[2] = CELL_W[10].IMUX_G2_DATA[1];
				input TSTDCRBUSI[1] = CELL_W[9].IMUX_G3_DATA[1];
				input TSTDCRBUSI[0] = CELL_W[9].IMUX_G2_DATA[1];
				input TSTDSOCMABORTOPI = CELL_W[11].IMUX_G0_DATA[3];
				input TSTDSOCMABORTREQI = CELL_W[11].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[29] = CELL_W[10].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[28] = CELL_W[10].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[27] = CELL_W[9].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[26] = CELL_W[9].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[25] = CELL_W[8].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[24] = CELL_W[8].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[23] = CELL_W[7].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[22] = CELL_W[7].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[21] = CELL_W[6].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[20] = CELL_W[6].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[19] = CELL_W[5].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[18] = CELL_W[5].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[17] = CELL_W[4].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[16] = CELL_W[4].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[15] = CELL_W[3].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[14] = CELL_W[3].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[13] = CELL_W[2].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[12] = CELL_W[2].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[11] = CELL_W[1].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[10] = CELL_W[1].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[9] = CELL_W[0].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[8] = CELL_W[0].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[7] = CELL_W[15].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[6] = CELL_W[15].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[5] = CELL_W[14].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[4] = CELL_W[14].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[3] = CELL_W[13].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[2] = CELL_W[13].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[1] = CELL_W[12].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[0] = CELL_W[12].IMUX_G0_DATA[3];
				input TSTDSOCMBYTEENI[3] = CELL_W[12].IMUX_G3_DATA[3];
				input TSTDSOCMBYTEENI[2] = CELL_W[12].IMUX_G2_DATA[3];
				input TSTDSOCMBYTEENI[1] = CELL_W[11].IMUX_G3_DATA[3];
				input TSTDSOCMBYTEENI[0] = CELL_W[11].IMUX_G2_DATA[3];
				input TSTDSOCMCOMPLETEI = CELL_W[9].IMUX_G0_DATA[2];
				input TSTDSOCMDBUSI[7] = CELL_W[10].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[6] = CELL_W[9].IMUX_G3_DATA[3];
				input TSTDSOCMDBUSI[5] = CELL_W[9].IMUX_G2_DATA[3];
				input TSTDSOCMDBUSI[4] = CELL_W[8].IMUX_G2_DATA[3];
				input TSTDSOCMDBUSI[3] = CELL_W[8].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[2] = CELL_W[7].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[1] = CELL_W[7].IMUX_G0_DATA[3];
				input TSTDSOCMDBUSI[0] = CELL_W[6].IMUX_G1_DATA[3];
				input TSTDSOCMDCRACKI = CELL_W[10].IMUX_G2_DATA[3];
				input TSTDSOCMHOLDI = CELL_W[10].IMUX_G0_DATA[2];
				input TSTDSOCMLOADREQI = CELL_W[13].IMUX_G2_DATA[3];
				input TSTDSOCMSTOREREQI = CELL_W[13].IMUX_G3_DATA[3];
				input TSTDSOCMWAITI = CELL_W[14].IMUX_G2_DATA[3];
				input TSTDSOCMWRDBUSI[31] = CELL_W[14].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[30] = CELL_W[13].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[29] = CELL_W[13].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[28] = CELL_W[12].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[27] = CELL_W[12].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[26] = CELL_W[11].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[25] = CELL_W[11].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[24] = CELL_W[10].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[23] = CELL_W[10].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[22] = CELL_W[9].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[21] = CELL_W[9].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[20] = CELL_W[8].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[19] = CELL_W[8].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[18] = CELL_W[7].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[17] = CELL_W[7].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[16] = CELL_W[6].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[15] = CELL_W[6].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[14] = CELL_W[5].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[13] = CELL_W[5].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[12] = CELL_W[4].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[11] = CELL_W[4].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[10] = CELL_W[3].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[9] = CELL_W[3].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[8] = CELL_W[2].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[7] = CELL_W[2].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[6] = CELL_W[1].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[5] = CELL_W[1].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[4] = CELL_W[0].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[3] = CELL_W[0].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[2] = CELL_W[15].IMUX_G3_DATA[3];
				input TSTDSOCMWRDBUSI[1] = CELL_W[15].IMUX_G2_DATA[3];
				input TSTDSOCMWRDBUSI[0] = CELL_W[14].IMUX_G3_DATA[3];
				input TSTDSOCMXLATEVALIDI = CELL_W[14].IMUX_G1_DATA[4];
				input TSTISOCMABORTI = CELL_E[11].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[29] = CELL_E[11].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[28] = CELL_E[10].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[27] = CELL_E[10].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[26] = CELL_E[10].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[25] = CELL_E[10].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[24] = CELL_E[9].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[23] = CELL_E[9].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[22] = CELL_E[9].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[21] = CELL_E[8].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[20] = CELL_E[8].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[19] = CELL_E[8].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[18] = CELL_E[7].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[17] = CELL_E[7].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[16] = CELL_E[7].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[15] = CELL_E[6].IMUX_G0_DATA[4];
				input TSTISOCMABUSI[14] = CELL_E[6].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[13] = CELL_E[6].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[12] = CELL_E[5].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[11] = CELL_E[5].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[10] = CELL_E[4].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[9] = CELL_E[4].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[8] = CELL_E[4].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[7] = CELL_E[3].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[6] = CELL_E[3].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[5] = CELL_E[3].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[4] = CELL_E[2].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[3] = CELL_E[2].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[2] = CELL_E[2].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[1] = CELL_E[1].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[0] = CELL_E[1].IMUX_G0_DATA[3];
				input TSTISOCMHOLDI = CELL_E[2].IMUX_G1_DATA[2];
				input TSTISOCMICUREADYI = CELL_E[1].IMUX_G3_DATA[2];
				input TSTISOCMRDATAI[63] = CELL_S[7].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[62] = CELL_S[6].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[61] = CELL_S[6].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[60] = CELL_S[5].IMUX_G3_DATA[1];
				input TSTISOCMRDATAI[59] = CELL_S[5].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[58] = CELL_S[4].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[57] = CELL_S[4].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[56] = CELL_S[3].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[55] = CELL_S[3].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[54] = CELL_S[2].IMUX_G3_DATA[1];
				input TSTISOCMRDATAI[53] = CELL_S[2].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[52] = CELL_S[1].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[51] = CELL_S[1].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[50] = CELL_S[0].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[49] = CELL_S[0].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[48] = CELL_S[7].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[47] = CELL_S[7].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[46] = CELL_S[7].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[45] = CELL_S[7].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[44] = CELL_S[6].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[43] = CELL_S[6].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[42] = CELL_S[6].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[41] = CELL_S[6].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[40] = CELL_S[5].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[39] = CELL_S[5].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[38] = CELL_S[5].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[37] = CELL_S[5].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[36] = CELL_S[4].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[35] = CELL_S[4].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[34] = CELL_S[4].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[33] = CELL_S[4].IMUX_G1_DATA[0];
				input TSTISOCMRDATAI[32] = CELL_S[3].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[31] = CELL_S[3].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[30] = CELL_S[3].IMUX_G1_DATA[0];
				input TSTISOCMRDATAI[29] = CELL_S[3].IMUX_G0_DATA[0];
				input TSTISOCMRDATAI[28] = CELL_S[2].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[27] = CELL_S[2].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[26] = CELL_S[2].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[25] = CELL_S[2].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[24] = CELL_S[1].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[23] = CELL_S[1].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[22] = CELL_S[1].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[21] = CELL_S[1].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[20] = CELL_S[0].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[19] = CELL_S[0].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[18] = CELL_S[0].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[17] = CELL_S[0].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[16] = CELL_E[5].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[15] = CELL_E[4].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[14] = CELL_E[3].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[13] = CELL_E[2].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[12] = CELL_E[1].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[11] = CELL_E[0].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[10] = CELL_E[15].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[9] = CELL_E[14].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[8] = CELL_E[13].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[7] = CELL_E[12].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[6] = CELL_E[11].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[5] = CELL_E[10].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[4] = CELL_E[9].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[3] = CELL_E[8].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[2] = CELL_E[7].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[1] = CELL_E[6].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[0] = CELL_E[5].IMUX_G3_DATA[2];
				input TSTISOCMRDDVALIDI[1] = CELL_E[4].IMUX_G1_DATA[2];
				input TSTISOCMRDDVALIDI[0] = CELL_E[3].IMUX_G0_DATA[2];
				input TSTISOCMREQPENDI = CELL_E[0].IMUX_G0_DATA[3];
				input TSTISOCMXLATEVALIDI = CELL_E[0].IMUX_G3_DATA[2];
				input TSTISOPFWDI = CELL_W[9].IMUX_G1_DATA[2];
				input TSTJTAGENI = CELL_E[12].IMUX_G0_DATA[2];
				input TSTPLBSAMPLECYCLEI = CELL_E[6].IMUX_G1_DATA[3];
				input TSTRDDBUSI[31] = CELL_W[10].IMUX_G2_DATA[2];
				input TSTRDDBUSI[30] = CELL_W[9].IMUX_G3_DATA[2];
				input TSTRDDBUSI[29] = CELL_W[9].IMUX_G2_DATA[2];
				input TSTRDDBUSI[28] = CELL_W[8].IMUX_G3_DATA[2];
				input TSTRDDBUSI[27] = CELL_W[8].IMUX_G2_DATA[2];
				input TSTRDDBUSI[26] = CELL_W[7].IMUX_G1_DATA[2];
				input TSTRDDBUSI[25] = CELL_W[7].IMUX_G0_DATA[2];
				input TSTRDDBUSI[24] = CELL_W[6].IMUX_G1_DATA[2];
				input TSTRDDBUSI[23] = CELL_W[6].IMUX_G0_DATA[2];
				input TSTRDDBUSI[22] = CELL_W[5].IMUX_G1_DATA[2];
				input TSTRDDBUSI[21] = CELL_W[5].IMUX_G0_DATA[2];
				input TSTRDDBUSI[20] = CELL_W[4].IMUX_G1_DATA[2];
				input TSTRDDBUSI[19] = CELL_W[4].IMUX_G0_DATA[2];
				input TSTRDDBUSI[18] = CELL_W[3].IMUX_G3_DATA[2];
				input TSTRDDBUSI[17] = CELL_W[3].IMUX_G2_DATA[2];
				input TSTRDDBUSI[16] = CELL_W[2].IMUX_G3_DATA[2];
				input TSTRDDBUSI[15] = CELL_W[2].IMUX_G2_DATA[2];
				input TSTRDDBUSI[14] = CELL_W[1].IMUX_G3_DATA[2];
				input TSTRDDBUSI[13] = CELL_W[1].IMUX_G2_DATA[2];
				input TSTRDDBUSI[12] = CELL_W[0].IMUX_G3_DATA[2];
				input TSTRDDBUSI[11] = CELL_W[0].IMUX_G2_DATA[2];
				input TSTRDDBUSI[10] = CELL_W[15].IMUX_G1_DATA[2];
				input TSTRDDBUSI[9] = CELL_W[15].IMUX_G0_DATA[2];
				input TSTRDDBUSI[8] = CELL_W[14].IMUX_G1_DATA[2];
				input TSTRDDBUSI[7] = CELL_W[14].IMUX_G0_DATA[2];
				input TSTRDDBUSI[6] = CELL_W[13].IMUX_G1_DATA[2];
				input TSTRDDBUSI[5] = CELL_W[13].IMUX_G0_DATA[2];
				input TSTRDDBUSI[4] = CELL_W[12].IMUX_G1_DATA[2];
				input TSTRDDBUSI[3] = CELL_W[12].IMUX_G0_DATA[2];
				input TSTRDDBUSI[2] = CELL_W[11].IMUX_G1_DATA[2];
				input TSTRDDBUSI[1] = CELL_W[11].IMUX_G0_DATA[2];
				input TSTRDDBUSI[0] = CELL_W[10].IMUX_G1_DATA[2];
				input TSTRESETCHIPI = CELL_E[0].IMUX_G0_DATA[2];
				input TSTRESETCOREI = CELL_E[5].IMUX_G2_DATA[2];
				input TSTRESETSYSI = CELL_E[11].IMUX_G0_DATA[2];
				input TSTTIMERENI = CELL_E[13].IMUX_G0_DATA[2];
				input TSTTRSTNEGI = CELL_N[2].IMUX_G2_DATA[0];
				output C405CPMCORESLEEPREQ = CELL_E[14].OUT_FAN_BEL[5];
				output C405CPMMSRCE = CELL_E[15].OUT_FAN_BEL[4];
				output C405CPMMSREE = CELL_E[15].OUT_FAN_BEL[5];
				output C405CPMTIMERIRQ = CELL_E[0].OUT_FAN_BEL[6];
				output C405CPMTIMERRESETREQ = CELL_E[0].OUT_FAN_BEL[7];
				output C405RSTCHIPRESETREQ = CELL_E[0].OUT_FAN_BEL[4];
				output C405RSTCORERESETREQ = CELL_E[0].OUT_FAN_BEL[5];
				output C405RSTSYSRESETREQ = CELL_E[14].OUT_FAN_BEL[4];
				output C405PLBDCUABORT = CELL_E[1].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[31] = CELL_E[4].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[30] = CELL_E[4].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[29] = CELL_E[4].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[28] = CELL_E[4].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[27] = CELL_E[5].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[26] = CELL_E[5].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[25] = CELL_E[5].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[24] = CELL_E[5].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[23] = CELL_E[6].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[22] = CELL_E[6].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[21] = CELL_E[6].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[20] = CELL_E[6].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[19] = CELL_E[7].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[18] = CELL_E[7].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[17] = CELL_E[7].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[16] = CELL_E[7].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[15] = CELL_E[8].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[14] = CELL_E[8].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[13] = CELL_E[8].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[12] = CELL_E[8].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[11] = CELL_E[9].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[10] = CELL_E[9].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[9] = CELL_E[9].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[8] = CELL_E[9].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[7] = CELL_E[10].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[6] = CELL_E[10].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[5] = CELL_E[10].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[4] = CELL_E[10].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[3] = CELL_E[11].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[2] = CELL_E[11].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[1] = CELL_E[11].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[0] = CELL_E[11].OUT_FAN_BEL[4];
				output C405PLBDCUBE[7] = CELL_E[3].OUT_FAN_BEL[7];
				output C405PLBDCUBE[6] = CELL_E[3].OUT_FAN_BEL[6];
				output C405PLBDCUBE[5] = CELL_E[3].OUT_FAN_BEL[5];
				output C405PLBDCUBE[4] = CELL_E[3].OUT_FAN_BEL[4];
				output C405PLBDCUBE[3] = CELL_E[13].OUT_FAN_BEL[7];
				output C405PLBDCUBE[2] = CELL_E[13].OUT_FAN_BEL[6];
				output C405PLBDCUBE[1] = CELL_E[13].OUT_FAN_BEL[5];
				output C405PLBDCUBE[0] = CELL_E[13].OUT_FAN_BEL[4];
				output C405PLBDCUCACHEABLE = CELL_E[12].OUT_FAN_BEL[6];
				output C405PLBDCUGUARDED = CELL_E[2].OUT_FAN_BEL[4];
				output C405PLBDCUPRIORITY[1] = CELL_E[1].OUT_FAN_BEL[6];
				output C405PLBDCUPRIORITY[0] = CELL_E[1].OUT_FAN_BEL[5];
				output C405PLBDCUREQUEST = CELL_E[1].OUT_FAN_BEL[4];
				output C405PLBDCURNW = CELL_E[1].OUT_SEC_BEL[15];
				output C405PLBDCUSIZE2 = CELL_E[12].OUT_FAN_BEL[4];
				output C405PLBDCUU0ATTR = CELL_E[12].OUT_FAN_BEL[5];
				output C405PLBDCUWRDBUS[63] = CELL_E[0].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[62] = CELL_E[0].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[61] = CELL_E[0].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[60] = CELL_E[0].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[59] = CELL_E[1].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[58] = CELL_E[1].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[57] = CELL_E[1].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[56] = CELL_E[1].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[55] = CELL_E[2].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[54] = CELL_E[2].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[53] = CELL_E[2].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[52] = CELL_E[2].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[51] = CELL_E[3].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[50] = CELL_E[3].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[49] = CELL_E[3].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[48] = CELL_E[3].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[47] = CELL_E[4].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[46] = CELL_E[4].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[45] = CELL_E[4].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[44] = CELL_E[4].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[43] = CELL_E[5].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[42] = CELL_E[5].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[41] = CELL_E[5].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[40] = CELL_E[5].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[39] = CELL_E[6].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[38] = CELL_E[6].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[37] = CELL_E[6].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[36] = CELL_E[6].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[35] = CELL_E[7].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[34] = CELL_E[7].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[33] = CELL_E[7].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[32] = CELL_E[7].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[31] = CELL_E[8].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[30] = CELL_E[8].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[29] = CELL_E[8].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[28] = CELL_E[8].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[27] = CELL_E[9].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[26] = CELL_E[9].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[25] = CELL_E[9].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[24] = CELL_E[9].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[23] = CELL_E[10].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[22] = CELL_E[10].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[21] = CELL_E[10].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[20] = CELL_E[10].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[19] = CELL_E[11].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[18] = CELL_E[11].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[17] = CELL_E[11].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[16] = CELL_E[11].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[15] = CELL_E[12].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[14] = CELL_E[12].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[13] = CELL_E[12].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[12] = CELL_E[12].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[11] = CELL_E[13].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[10] = CELL_E[13].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[9] = CELL_E[13].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[8] = CELL_E[13].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[7] = CELL_E[14].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[6] = CELL_E[14].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[5] = CELL_E[14].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[4] = CELL_E[14].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[3] = CELL_E[15].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[2] = CELL_E[15].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[1] = CELL_E[15].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[0] = CELL_E[15].OUT_FAN_BEL[0];
				output C405PLBDCUWRITETHRU = CELL_E[2].OUT_FAN_BEL[5];
				output C405PLBICUABORT = CELL_E[2].OUT_SEC_BEL[12];
				output C405PLBICUABUS[29] = CELL_E[4].OUT_SEC_BEL[14];
				output C405PLBICUABUS[28] = CELL_E[4].OUT_SEC_BEL[15];
				output C405PLBICUABUS[27] = CELL_E[5].OUT_SEC_BEL[12];
				output C405PLBICUABUS[26] = CELL_E[5].OUT_SEC_BEL[13];
				output C405PLBICUABUS[25] = CELL_E[5].OUT_SEC_BEL[14];
				output C405PLBICUABUS[24] = CELL_E[5].OUT_SEC_BEL[15];
				output C405PLBICUABUS[23] = CELL_E[6].OUT_SEC_BEL[12];
				output C405PLBICUABUS[22] = CELL_E[6].OUT_SEC_BEL[13];
				output C405PLBICUABUS[21] = CELL_E[6].OUT_SEC_BEL[14];
				output C405PLBICUABUS[20] = CELL_E[6].OUT_SEC_BEL[15];
				output C405PLBICUABUS[19] = CELL_E[7].OUT_SEC_BEL[12];
				output C405PLBICUABUS[18] = CELL_E[7].OUT_SEC_BEL[13];
				output C405PLBICUABUS[17] = CELL_E[7].OUT_SEC_BEL[14];
				output C405PLBICUABUS[16] = CELL_E[7].OUT_SEC_BEL[15];
				output C405PLBICUABUS[15] = CELL_E[8].OUT_SEC_BEL[12];
				output C405PLBICUABUS[14] = CELL_E[8].OUT_SEC_BEL[13];
				output C405PLBICUABUS[13] = CELL_E[8].OUT_SEC_BEL[14];
				output C405PLBICUABUS[12] = CELL_E[8].OUT_SEC_BEL[15];
				output C405PLBICUABUS[11] = CELL_E[9].OUT_SEC_BEL[12];
				output C405PLBICUABUS[10] = CELL_E[9].OUT_SEC_BEL[13];
				output C405PLBICUABUS[9] = CELL_E[9].OUT_SEC_BEL[14];
				output C405PLBICUABUS[8] = CELL_E[9].OUT_SEC_BEL[15];
				output C405PLBICUABUS[7] = CELL_E[10].OUT_SEC_BEL[12];
				output C405PLBICUABUS[6] = CELL_E[10].OUT_SEC_BEL[13];
				output C405PLBICUABUS[5] = CELL_E[10].OUT_SEC_BEL[14];
				output C405PLBICUABUS[4] = CELL_E[10].OUT_SEC_BEL[15];
				output C405PLBICUABUS[3] = CELL_E[11].OUT_SEC_BEL[12];
				output C405PLBICUABUS[2] = CELL_E[11].OUT_SEC_BEL[13];
				output C405PLBICUABUS[1] = CELL_E[11].OUT_SEC_BEL[14];
				output C405PLBICUABUS[0] = CELL_E[11].OUT_SEC_BEL[15];
				output C405PLBICUCACHEABLE = CELL_E[12].OUT_SEC_BEL[12];
				output C405PLBICUPRIORITY[1] = CELL_E[2].OUT_SEC_BEL[13];
				output C405PLBICUPRIORITY[0] = CELL_E[2].OUT_SEC_BEL[14];
				output C405PLBICUREQUEST = CELL_E[2].OUT_SEC_BEL[15];
				output C405PLBICUSIZE[3] = CELL_E[12].OUT_SEC_BEL[14];
				output C405PLBICUSIZE[2] = CELL_E[12].OUT_SEC_BEL[15];
				output C405PLBICUU0ATTR = CELL_E[12].OUT_SEC_BEL[13];
				output C405DCRABUS[9] = CELL_W[13].OUT_SEC_BEL[15];
				output C405DCRABUS[8] = CELL_W[12].OUT_SEC_BEL[14];
				output C405DCRABUS[7] = CELL_W[12].OUT_SEC_BEL[15];
				output C405DCRABUS[6] = CELL_W[11].OUT_SEC_BEL[14];
				output C405DCRABUS[5] = CELL_W[11].OUT_SEC_BEL[15];
				output C405DCRABUS[4] = CELL_W[10].OUT_SEC_BEL[14];
				output C405DCRABUS[3] = CELL_W[10].OUT_SEC_BEL[15];
				output C405DCRABUS[2] = CELL_W[9].OUT_SEC_BEL[14];
				output C405DCRABUS[1] = CELL_W[9].OUT_SEC_BEL[15];
				output C405DCRABUS[0] = CELL_W[8].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[31] = CELL_W[10].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[30] = CELL_W[9].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[29] = CELL_W[8].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[28] = CELL_W[7].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[27] = CELL_W[6].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[26] = CELL_W[5].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[25] = CELL_W[4].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[24] = CELL_W[3].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[23] = CELL_W[2].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[22] = CELL_W[1].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[21] = CELL_W[0].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[20] = CELL_W[15].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[19] = CELL_W[14].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[18] = CELL_W[13].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[17] = CELL_W[12].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[16] = CELL_W[11].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[15] = CELL_W[10].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[14] = CELL_W[9].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[13] = CELL_W[8].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[12] = CELL_W[7].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[11] = CELL_W[6].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[10] = CELL_W[5].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[9] = CELL_W[4].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[8] = CELL_W[3].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[7] = CELL_W[2].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[6] = CELL_W[1].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[5] = CELL_W[0].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[4] = CELL_W[15].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[3] = CELL_W[15].OUT_SEC_BEL[15];
				output C405DCRDBUSOUT[2] = CELL_W[14].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[1] = CELL_W[14].OUT_SEC_BEL[15];
				output C405DCRDBUSOUT[0] = CELL_W[13].OUT_SEC_BEL[14];
				output C405DCRREAD = CELL_W[11].OUT_SEC_BEL[12];
				output C405DCRWRITE = CELL_W[12].OUT_SEC_BEL[12];
				output C405DBGLOADDATAONAPUDBUS = CELL_E[14].OUT_FAN_BEL[7];
				output C405DBGMSRWE = CELL_E[15].OUT_FAN_BEL[6];
				output C405DBGSTOPACK = CELL_E[15].OUT_FAN_BEL[7];
				output C405DBGWBCOMPLETE = CELL_E[0].OUT_SEC_BEL[15];
				output C405DBGWBFULL = CELL_E[0].OUT_SEC_BEL[14];
				output C405DBGWBIAR[29] = CELL_E[3].OUT_SEC_BEL[11];
				output C405DBGWBIAR[28] = CELL_E[2].OUT_SEC_BEL[11];
				output C405DBGWBIAR[27] = CELL_E[1].OUT_SEC_BEL[11];
				output C405DBGWBIAR[26] = CELL_E[0].OUT_SEC_BEL[11];
				output C405DBGWBIAR[25] = CELL_E[15].OUT_SEC_BEL[12];
				output C405DBGWBIAR[24] = CELL_E[14].OUT_SEC_BEL[12];
				output C405DBGWBIAR[23] = CELL_E[13].OUT_SEC_BEL[12];
				output C405DBGWBIAR[22] = CELL_E[1].OUT_SEC_BEL[12];
				output C405DBGWBIAR[21] = CELL_E[0].OUT_SEC_BEL[12];
				output C405DBGWBIAR[20] = CELL_E[15].OUT_SEC_BEL[13];
				output C405DBGWBIAR[19] = CELL_E[12].OUT_FAN_BEL[7];
				output C405DBGWBIAR[18] = CELL_E[4].OUT_SEC_BEL[12];
				output C405DBGWBIAR[17] = CELL_E[4].OUT_SEC_BEL[13];
				output C405DBGWBIAR[16] = CELL_E[3].OUT_SEC_BEL[12];
				output C405DBGWBIAR[15] = CELL_E[3].OUT_SEC_BEL[13];
				output C405DBGWBIAR[14] = CELL_E[3].OUT_SEC_BEL[14];
				output C405DBGWBIAR[13] = CELL_E[3].OUT_SEC_BEL[15];
				output C405DBGWBIAR[12] = CELL_E[2].OUT_FAN_BEL[7];
				output C405DBGWBIAR[11] = CELL_E[2].OUT_FAN_BEL[6];
				output C405DBGWBIAR[10] = CELL_E[14].OUT_SEC_BEL[13];
				output C405DBGWBIAR[9] = CELL_E[13].OUT_SEC_BEL[13];
				output C405DBGWBIAR[8] = CELL_E[1].OUT_SEC_BEL[13];
				output C405DBGWBIAR[7] = CELL_E[0].OUT_SEC_BEL[13];
				output C405DBGWBIAR[6] = CELL_E[15].OUT_SEC_BEL[14];
				output C405DBGWBIAR[5] = CELL_E[15].OUT_SEC_BEL[15];
				output C405DBGWBIAR[4] = CELL_E[14].OUT_SEC_BEL[14];
				output C405DBGWBIAR[3] = CELL_E[14].OUT_SEC_BEL[15];
				output C405DBGWBIAR[2] = CELL_E[13].OUT_SEC_BEL[14];
				output C405DBGWBIAR[1] = CELL_E[13].OUT_SEC_BEL[15];
				output C405DBGWBIAR[0] = CELL_E[1].OUT_SEC_BEL[14];
				output C405JTGCAPTUREDR = CELL_N[4].OUT_SEC_BEL[14];
				output C405JTGEXTEST = CELL_N[7].OUT_SEC_BEL[15];
				output C405JTGPGMOUT = CELL_N[7].OUT_SEC_BEL[14];
				output C405JTGSHIFTDR = CELL_N[0].OUT_SEC_BEL[13];
				output C405JTGTDO = CELL_N[1].OUT_SEC_BEL[13];
				output C405JTGTDOEN = CELL_N[2].OUT_SEC_BEL[13];
				output C405JTGUPDATEDR = CELL_N[3].OUT_SEC_BEL[13];
				output C405TRCCYCLE = CELL_N[7].OUT_FAN_BEL[0];
				output C405TRCEVENEXECUTIONSTATUS[1] = CELL_N[7].OUT_FAN_BEL[2];
				output C405TRCEVENEXECUTIONSTATUS[0] = CELL_N[7].OUT_FAN_BEL[1];
				output C405TRCODDEXECUTIONSTATUS[1] = CELL_N[0].OUT_FAN_BEL[4];
				output C405TRCODDEXECUTIONSTATUS[0] = CELL_N[7].OUT_FAN_BEL[3];
				output C405TRCTRACESTATUS[3] = CELL_N[0].OUT_FAN_BEL[6];
				output C405TRCTRACESTATUS[2] = CELL_N[7].OUT_FAN_BEL[5];
				output C405TRCTRACESTATUS[1] = CELL_N[7].OUT_FAN_BEL[4];
				output C405TRCTRACESTATUS[0] = CELL_N[0].OUT_FAN_BEL[5];
				output C405TRCTRIGGEREVENTOUT = CELL_N[0].OUT_FAN_BEL[7];
				output C405TRCTRIGGEREVENTTYPE[10] = CELL_N[4].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[9] = CELL_N[3].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[8] = CELL_N[3].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[7] = CELL_N[2].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[6] = CELL_N[2].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[5] = CELL_N[1].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[4] = CELL_N[1].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[3] = CELL_N[0].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[2] = CELL_N[0].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[1] = CELL_N[7].OUT_FAN_BEL[7];
				output C405TRCTRIGGEREVENTTYPE[0] = CELL_N[7].OUT_FAN_BEL[6];
				output C405XXXMACHINECHECK = CELL_E[14].OUT_FAN_BEL[6];
				output DSOCMBRAMABUS[29] = CELL_N[0].IMUX_BRAM_ADDRA[1], CELL_N[6].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA[1];
				output DSOCMBRAMABUS[28] = CELL_N[0].IMUX_BRAM_ADDRA[0], CELL_N[6].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA[0];
				output DSOCMBRAMABUS[27] = CELL_N[0].IMUX_BRAM_ADDRA_N1[3], CELL_N[6].OUT_FAN_BEL[7], CELL_N[7].IMUX_BRAM_ADDRA_N1[3];
				output DSOCMBRAMABUS[26] = CELL_N[0].IMUX_BRAM_ADDRA_N1[2], CELL_N[6].OUT_FAN_BEL[6], CELL_N[7].IMUX_BRAM_ADDRA_N1[2];
				output DSOCMBRAMABUS[25] = CELL_N[0].IMUX_BRAM_ADDRA_N1[1], CELL_N[6].OUT_FAN_BEL[5], CELL_N[7].IMUX_BRAM_ADDRA_N1[1];
				output DSOCMBRAMABUS[24] = CELL_N[0].IMUX_BRAM_ADDRA_N1[0], CELL_N[6].OUT_FAN_BEL[4], CELL_N[7].IMUX_BRAM_ADDRA_N1[0];
				output DSOCMBRAMABUS[23] = CELL_N[0].IMUX_BRAM_ADDRA_N2[3], CELL_N[6].OUT_FAN_BEL[3], CELL_N[7].IMUX_BRAM_ADDRA_N2[3];
				output DSOCMBRAMABUS[22] = CELL_N[0].IMUX_BRAM_ADDRA_N2[2], CELL_N[6].OUT_FAN_BEL[2], CELL_N[7].IMUX_BRAM_ADDRA_N2[2];
				output DSOCMBRAMABUS[21] = CELL_N[0].IMUX_BRAM_ADDRA_N2[1], CELL_N[6].OUT_FAN_BEL[1], CELL_N[7].IMUX_BRAM_ADDRA_N2[1];
				output DSOCMBRAMABUS[20] = CELL_N[0].IMUX_BRAM_ADDRA_N2[0], CELL_N[6].OUT_FAN_BEL[0], CELL_N[7].IMUX_BRAM_ADDRA_N2[0];
				output DSOCMBRAMABUS[19] = CELL_N[0].IMUX_BRAM_ADDRA_N3[3], CELL_N[5].OUT_SEC_BEL[12], CELL_N[7].IMUX_BRAM_ADDRA_N3[3];
				output DSOCMBRAMABUS[18] = CELL_N[0].IMUX_BRAM_ADDRA_N3[2], CELL_N[5].OUT_SEC_BEL[13], CELL_N[7].IMUX_BRAM_ADDRA_N3[2];
				output DSOCMBRAMABUS[17] = CELL_N[0].IMUX_BRAM_ADDRA_N3[1], CELL_N[5].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA_N3[1];
				output DSOCMBRAMABUS[16] = CELL_N[0].IMUX_BRAM_ADDRA_N3[0], CELL_N[5].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA_N3[0];
				output DSOCMBRAMABUS[15] = CELL_N[5].OUT_FAN_BEL[7];
				output DSOCMBRAMABUS[14] = CELL_N[5].OUT_FAN_BEL[6];
				output DSOCMBRAMABUS[13] = CELL_N[5].OUT_FAN_BEL[5];
				output DSOCMBRAMABUS[12] = CELL_N[5].OUT_FAN_BEL[4];
				output DSOCMBRAMABUS[11] = CELL_N[5].OUT_FAN_BEL[3];
				output DSOCMBRAMABUS[10] = CELL_N[5].OUT_FAN_BEL[2];
				output DSOCMBRAMABUS[9] = CELL_N[5].OUT_FAN_BEL[1];
				output DSOCMBRAMABUS[8] = CELL_N[5].OUT_FAN_BEL[0];
				output DSOCMBRAMBYTEWRITE[3] = CELL_N[0].OUT_FAN_BEL[3];
				output DSOCMBRAMBYTEWRITE[2] = CELL_N[0].OUT_FAN_BEL[2];
				output DSOCMBRAMBYTEWRITE[1] = CELL_N[0].OUT_FAN_BEL[1];
				output DSOCMBRAMBYTEWRITE[0] = CELL_N[0].OUT_FAN_BEL[0];
				output DSOCMBRAMEN = CELL_N[6].OUT_SEC_BEL[13];
				output DSOCMBRAMWRDBUS[31] = CELL_N[4].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[30] = CELL_N[4].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[29] = CELL_N[4].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[28] = CELL_N[4].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[27] = CELL_N[4].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[26] = CELL_N[4].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[25] = CELL_N[4].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[24] = CELL_N[4].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[23] = CELL_N[3].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[22] = CELL_N[3].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[21] = CELL_N[3].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[20] = CELL_N[3].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[19] = CELL_N[3].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[18] = CELL_N[3].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[17] = CELL_N[3].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[16] = CELL_N[3].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[15] = CELL_N[2].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[14] = CELL_N[2].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[13] = CELL_N[2].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[12] = CELL_N[2].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[11] = CELL_N[2].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[10] = CELL_N[2].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[9] = CELL_N[2].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[8] = CELL_N[2].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[7] = CELL_N[1].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[6] = CELL_N[1].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[5] = CELL_N[1].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[4] = CELL_N[1].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[3] = CELL_N[1].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[2] = CELL_N[1].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[1] = CELL_N[1].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[0] = CELL_N[1].OUT_FAN_BEL[0];
				output DSOCMBUSY = CELL_N[6].OUT_SEC_BEL[12];
				output DSOCMRDADDRVALID = CELL_N[4].OUT_SEC_BEL[13];
				output C405DSOCMCACHEABLE = CELL_S[0].OUT_TEST[6];
				output C405DSOCMGUARDED = CELL_S[1].OUT_TEST[0];
				output C405DSOCMSTRINGMULTIPLE = CELL_S[1].OUT_TEST[2];
				output C405DSOCMU0ATTR = CELL_S[2].OUT_TEST[2];
				output ISOCMBRAMEN = CELL_S[2].OUT_SEC_BEL[13];
				output ISOCMBRAMEVENWRITEEN = CELL_S[2].OUT_SEC_BEL[14];
				output ISOCMBRAMODDWRITEEN = CELL_S[2].OUT_SEC_BEL[15];
				output ISOCMBRAMRDABUS[28] = CELL_S[0].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].OUT_SEC_BEL[15];
				output ISOCMBRAMRDABUS[27] = CELL_S[0].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].OUT_FAN_BEL[7];
				output ISOCMBRAMRDABUS[26] = CELL_S[0].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].OUT_FAN_BEL[6];
				output ISOCMBRAMRDABUS[25] = CELL_S[0].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].OUT_FAN_BEL[5];
				output ISOCMBRAMRDABUS[24] = CELL_S[0].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].OUT_FAN_BEL[4];
				output ISOCMBRAMRDABUS[23] = CELL_S[0].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].OUT_FAN_BEL[3];
				output ISOCMBRAMRDABUS[22] = CELL_S[0].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].OUT_FAN_BEL[2];
				output ISOCMBRAMRDABUS[21] = CELL_S[0].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].OUT_FAN_BEL[1];
				output ISOCMBRAMRDABUS[20] = CELL_S[0].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].OUT_FAN_BEL[0];
				output ISOCMBRAMRDABUS[19] = CELL_S[0].IMUX_BRAM_ADDRB_S1[0], CELL_S[6].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRB_S1[0];
				output ISOCMBRAMRDABUS[18] = CELL_S[0].IMUX_BRAM_ADDRB[3], CELL_S[6].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRB[3];
				output ISOCMBRAMRDABUS[17] = CELL_S[0].IMUX_BRAM_ADDRB[2], CELL_S[6].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRB[2];
				output ISOCMBRAMRDABUS[16] = CELL_S[0].IMUX_BRAM_ADDRB[1], CELL_S[6].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRB[1];
				output ISOCMBRAMRDABUS[15] = CELL_S[0].IMUX_BRAM_ADDRB[0], CELL_S[6].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRB[0];
				output ISOCMBRAMRDABUS[14] = CELL_S[6].OUT_FAN_BEL[6];
				output ISOCMBRAMRDABUS[13] = CELL_S[6].OUT_FAN_BEL[5];
				output ISOCMBRAMRDABUS[12] = CELL_S[6].OUT_FAN_BEL[4];
				output ISOCMBRAMRDABUS[11] = CELL_S[6].OUT_FAN_BEL[3];
				output ISOCMBRAMRDABUS[10] = CELL_S[6].OUT_FAN_BEL[2];
				output ISOCMBRAMRDABUS[9] = CELL_S[6].OUT_FAN_BEL[1];
				output ISOCMBRAMRDABUS[8] = CELL_S[6].OUT_FAN_BEL[0];
				output ISOCMBRAMWRABUS[28] = CELL_S[0].IMUX_BRAM_ADDRA_S3[1], CELL_S[1].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA_S3[1];
				output ISOCMBRAMWRABUS[27] = CELL_S[0].IMUX_BRAM_ADDRA_S3[0], CELL_S[1].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA_S3[0];
				output ISOCMBRAMWRABUS[26] = CELL_S[0].IMUX_BRAM_ADDRA_S2[3], CELL_S[1].OUT_FAN_BEL[6], CELL_S[7].IMUX_BRAM_ADDRA_S2[3];
				output ISOCMBRAMWRABUS[25] = CELL_S[0].IMUX_BRAM_ADDRA_S2[2], CELL_S[1].OUT_FAN_BEL[5], CELL_S[7].IMUX_BRAM_ADDRA_S2[2];
				output ISOCMBRAMWRABUS[24] = CELL_S[0].IMUX_BRAM_ADDRA_S2[1], CELL_S[1].OUT_FAN_BEL[4], CELL_S[7].IMUX_BRAM_ADDRA_S2[1];
				output ISOCMBRAMWRABUS[23] = CELL_S[0].IMUX_BRAM_ADDRA_S2[0], CELL_S[1].OUT_FAN_BEL[3], CELL_S[7].IMUX_BRAM_ADDRA_S2[0];
				output ISOCMBRAMWRABUS[22] = CELL_S[0].IMUX_BRAM_ADDRA_S1[3], CELL_S[1].OUT_FAN_BEL[2], CELL_S[7].IMUX_BRAM_ADDRA_S1[3];
				output ISOCMBRAMWRABUS[21] = CELL_S[0].IMUX_BRAM_ADDRA_S1[2], CELL_S[1].OUT_FAN_BEL[1], CELL_S[7].IMUX_BRAM_ADDRA_S1[2];
				output ISOCMBRAMWRABUS[20] = CELL_S[0].IMUX_BRAM_ADDRA_S1[1], CELL_S[1].OUT_FAN_BEL[0], CELL_S[7].IMUX_BRAM_ADDRA_S1[1];
				output ISOCMBRAMWRABUS[19] = CELL_S[0].IMUX_BRAM_ADDRA_S1[0], CELL_S[0].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRA_S1[0];
				output ISOCMBRAMWRABUS[18] = CELL_S[0].IMUX_BRAM_ADDRA[3], CELL_S[0].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRA[3];
				output ISOCMBRAMWRABUS[17] = CELL_S[0].IMUX_BRAM_ADDRA[2], CELL_S[0].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRA[2];
				output ISOCMBRAMWRABUS[16] = CELL_S[0].IMUX_BRAM_ADDRA[1], CELL_S[0].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA[1];
				output ISOCMBRAMWRABUS[15] = CELL_S[0].IMUX_BRAM_ADDRA[0], CELL_S[0].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA[0];
				output ISOCMBRAMWRABUS[14] = CELL_S[0].OUT_FAN_BEL[6];
				output ISOCMBRAMWRABUS[13] = CELL_S[0].OUT_FAN_BEL[5];
				output ISOCMBRAMWRABUS[12] = CELL_S[0].OUT_FAN_BEL[4];
				output ISOCMBRAMWRABUS[11] = CELL_S[0].OUT_FAN_BEL[3];
				output ISOCMBRAMWRABUS[10] = CELL_S[0].OUT_FAN_BEL[2];
				output ISOCMBRAMWRABUS[9] = CELL_S[0].OUT_FAN_BEL[1];
				output ISOCMBRAMWRABUS[8] = CELL_S[0].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[31] = CELL_S[5].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[30] = CELL_S[5].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[29] = CELL_S[5].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[28] = CELL_S[5].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[27] = CELL_S[5].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[26] = CELL_S[5].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[25] = CELL_S[5].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[24] = CELL_S[5].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[23] = CELL_S[4].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[22] = CELL_S[4].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[21] = CELL_S[4].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[20] = CELL_S[4].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[19] = CELL_S[4].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[18] = CELL_S[4].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[17] = CELL_S[4].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[16] = CELL_S[4].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[15] = CELL_S[3].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[14] = CELL_S[3].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[13] = CELL_S[3].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[12] = CELL_S[3].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[11] = CELL_S[3].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[10] = CELL_S[3].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[9] = CELL_S[3].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[8] = CELL_S[3].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[7] = CELL_S[2].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[6] = CELL_S[2].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[5] = CELL_S[2].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[4] = CELL_S[2].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[3] = CELL_S[2].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[2] = CELL_S[2].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[1] = CELL_S[2].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[0] = CELL_S[2].OUT_FAN_BEL[0];
				output ISOCMRDADDRVALID = CELL_S[1].OUT_SEC_BEL[14];
				output C405ISOCMCACHEABLE = CELL_S[7].OUT_SEC_BEL[10];
				output C405ISOCMCONTEXTSYNC = CELL_S[7].OUT_SEC_BEL[9];
				output C405ISOCMU0ATTR = CELL_S[0].OUT_TEST[4];
				output C405APUDCDFULL = CELL_W[0].OUT_FAN_BEL[0];
				output C405APUDCDHOLD = CELL_W[0].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[31] = CELL_W[8].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[30] = CELL_W[8].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[29] = CELL_W[7].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[28] = CELL_W[7].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[27] = CELL_W[7].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[26] = CELL_W[7].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[25] = CELL_W[6].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[24] = CELL_W[6].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[23] = CELL_W[6].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[22] = CELL_W[6].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[21] = CELL_W[5].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[20] = CELL_W[5].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[19] = CELL_W[5].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[18] = CELL_W[5].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[17] = CELL_W[4].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[16] = CELL_W[4].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[15] = CELL_W[4].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[14] = CELL_W[4].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[13] = CELL_W[3].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[12] = CELL_W[3].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[11] = CELL_W[3].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[10] = CELL_W[3].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[9] = CELL_W[2].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[8] = CELL_W[2].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[7] = CELL_W[2].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[6] = CELL_W[2].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[5] = CELL_W[1].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[4] = CELL_W[1].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[3] = CELL_W[1].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[2] = CELL_W[1].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[1] = CELL_W[0].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[0] = CELL_W[0].OUT_FAN_BEL[2];
				output C405APUEXEFLUSH = CELL_W[8].OUT_FAN_BEL[2];
				output C405APUEXEHOLD = CELL_W[8].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[31] = CELL_W[1].OUT_FAN_BEL[5];
				output C405APUEXELOADDBUS[30] = CELL_W[1].OUT_FAN_BEL[4];
				output C405APUEXELOADDBUS[29] = CELL_W[0].OUT_FAN_BEL[5];
				output C405APUEXELOADDBUS[28] = CELL_W[0].OUT_FAN_BEL[4];
				output C405APUEXELOADDBUS[27] = CELL_W[15].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[26] = CELL_W[15].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[25] = CELL_W[15].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[24] = CELL_W[15].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[23] = CELL_W[14].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[22] = CELL_W[14].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[21] = CELL_W[14].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[20] = CELL_W[14].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[19] = CELL_W[13].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[18] = CELL_W[13].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[17] = CELL_W[13].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[16] = CELL_W[13].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[15] = CELL_W[12].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[14] = CELL_W[12].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[13] = CELL_W[12].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[12] = CELL_W[12].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[11] = CELL_W[11].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[10] = CELL_W[11].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[9] = CELL_W[11].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[8] = CELL_W[11].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[7] = CELL_W[10].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[6] = CELL_W[10].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[5] = CELL_W[10].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[4] = CELL_W[10].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[3] = CELL_W[9].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[2] = CELL_W[9].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[1] = CELL_W[9].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[0] = CELL_W[9].OUT_FAN_BEL[0];
				output C405APUEXELOADDVALID = CELL_W[2].OUT_FAN_BEL[4];
				output C405APUEXERADATA[31] = CELL_W[2].OUT_FAN_BEL[6];
				output C405APUEXERADATA[30] = CELL_W[1].OUT_FAN_BEL[7];
				output C405APUEXERADATA[29] = CELL_W[1].OUT_FAN_BEL[6];
				output C405APUEXERADATA[28] = CELL_W[0].OUT_FAN_BEL[7];
				output C405APUEXERADATA[27] = CELL_W[0].OUT_FAN_BEL[6];
				output C405APUEXERADATA[26] = CELL_W[15].OUT_FAN_BEL[5];
				output C405APUEXERADATA[25] = CELL_W[15].OUT_FAN_BEL[4];
				output C405APUEXERADATA[24] = CELL_W[14].OUT_FAN_BEL[5];
				output C405APUEXERADATA[23] = CELL_W[14].OUT_FAN_BEL[4];
				output C405APUEXERADATA[22] = CELL_W[13].OUT_FAN_BEL[5];
				output C405APUEXERADATA[21] = CELL_W[13].OUT_FAN_BEL[4];
				output C405APUEXERADATA[20] = CELL_W[12].OUT_FAN_BEL[5];
				output C405APUEXERADATA[19] = CELL_W[12].OUT_FAN_BEL[4];
				output C405APUEXERADATA[18] = CELL_W[11].OUT_FAN_BEL[5];
				output C405APUEXERADATA[17] = CELL_W[11].OUT_FAN_BEL[4];
				output C405APUEXERADATA[16] = CELL_W[10].OUT_FAN_BEL[5];
				output C405APUEXERADATA[15] = CELL_W[10].OUT_FAN_BEL[4];
				output C405APUEXERADATA[14] = CELL_W[9].OUT_FAN_BEL[5];
				output C405APUEXERADATA[13] = CELL_W[9].OUT_FAN_BEL[4];
				output C405APUEXERADATA[12] = CELL_W[8].OUT_FAN_BEL[5];
				output C405APUEXERADATA[11] = CELL_W[8].OUT_FAN_BEL[4];
				output C405APUEXERADATA[10] = CELL_W[7].OUT_FAN_BEL[5];
				output C405APUEXERADATA[9] = CELL_W[7].OUT_FAN_BEL[4];
				output C405APUEXERADATA[8] = CELL_W[6].OUT_FAN_BEL[5];
				output C405APUEXERADATA[7] = CELL_W[6].OUT_FAN_BEL[4];
				output C405APUEXERADATA[6] = CELL_W[5].OUT_FAN_BEL[5];
				output C405APUEXERADATA[5] = CELL_W[5].OUT_FAN_BEL[4];
				output C405APUEXERADATA[4] = CELL_W[4].OUT_FAN_BEL[5];
				output C405APUEXERADATA[3] = CELL_W[4].OUT_FAN_BEL[4];
				output C405APUEXERADATA[2] = CELL_W[3].OUT_FAN_BEL[5];
				output C405APUEXERADATA[1] = CELL_W[3].OUT_FAN_BEL[4];
				output C405APUEXERADATA[0] = CELL_W[2].OUT_FAN_BEL[5];
				output C405APUEXERBDATA[31] = CELL_W[2].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[30] = CELL_W[1].OUT_SEC_BEL[14];
				output C405APUEXERBDATA[29] = CELL_W[1].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[28] = CELL_W[0].OUT_SEC_BEL[14];
				output C405APUEXERBDATA[27] = CELL_W[0].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[26] = CELL_W[15].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[25] = CELL_W[15].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[24] = CELL_W[14].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[23] = CELL_W[14].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[22] = CELL_W[13].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[21] = CELL_W[13].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[20] = CELL_W[12].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[19] = CELL_W[12].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[18] = CELL_W[11].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[17] = CELL_W[11].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[16] = CELL_W[10].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[15] = CELL_W[10].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[14] = CELL_W[9].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[13] = CELL_W[9].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[12] = CELL_W[8].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[11] = CELL_W[8].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[10] = CELL_W[7].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[9] = CELL_W[7].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[8] = CELL_W[6].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[7] = CELL_W[6].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[6] = CELL_W[5].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[5] = CELL_W[5].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[4] = CELL_W[4].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[3] = CELL_W[4].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[2] = CELL_W[3].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[1] = CELL_W[3].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[0] = CELL_W[2].OUT_FAN_BEL[7];
				output C405APUEXEWDCNT[1] = CELL_W[3].OUT_SEC_BEL[15];
				output C405APUEXEWDCNT[0] = CELL_W[2].OUT_SEC_BEL[14];
				output C405APUMSRFE[1] = CELL_W[4].OUT_SEC_BEL[15];
				output C405APUMSRFE[0] = CELL_W[3].OUT_SEC_BEL[14];
				output C405APUWBBYTEEN[3] = CELL_W[6].OUT_SEC_BEL[15];
				output C405APUWBBYTEEN[2] = CELL_W[5].OUT_SEC_BEL[14];
				output C405APUWBBYTEEN[1] = CELL_W[5].OUT_SEC_BEL[15];
				output C405APUWBBYTEEN[0] = CELL_W[4].OUT_SEC_BEL[14];
				output C405APUWBENDIAN = CELL_W[6].OUT_SEC_BEL[14];
				output C405APUWBFLUSH = CELL_W[7].OUT_SEC_BEL[15];
				output C405APUWBHOLD = CELL_W[7].OUT_SEC_BEL[14];
				output C405APUXERCA = CELL_W[8].OUT_SEC_BEL[15];
				output C405LSSDDIAGABISTDONE = CELL_S[1].OUT_SEC_BEL[9];
				output C405LSSDDIAGOUT = CELL_S[1].OUT_SEC_BEL[8];
				output C405LSSDSCANOUT[9] = CELL_S[6].OUT_TEST[2];
				output C405LSSDSCANOUT[8] = CELL_S[6].OUT_TEST[0];
				output C405LSSDSCANOUT[7] = CELL_S[5].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[6] = CELL_S[5].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[5] = CELL_S[4].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[4] = CELL_S[4].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[3] = CELL_S[3].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[2] = CELL_S[3].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[1] = CELL_S[2].OUT_TEST[0];
				output C405LSSDSCANOUT[0] = CELL_S[2].OUT_SEC_BEL[8];
				output TSTCLKINACTO = CELL_E[1].OUT_TEST[0];
				output TSTCPUCLKENO = CELL_E[1].OUT_SEC_BEL[9];
				output TSTCPUCLKO = CELL_E[1].OUT_SEC_BEL[8];
				output TSTDCRACKO = CELL_W[0].OUT_SEC_BEL[10];
				output TSTDCRBUSO[31] = CELL_W[8].OUT_SEC_BEL[10];
				output TSTDCRBUSO[30] = CELL_W[7].OUT_TEST[0];
				output TSTDCRBUSO[29] = CELL_W[7].OUT_SEC_BEL[8];
				output TSTDCRBUSO[28] = CELL_W[7].OUT_SEC_BEL[9];
				output TSTDCRBUSO[27] = CELL_W[7].OUT_SEC_BEL[10];
				output TSTDCRBUSO[26] = CELL_W[6].OUT_TEST[0];
				output TSTDCRBUSO[25] = CELL_W[6].OUT_SEC_BEL[8];
				output TSTDCRBUSO[24] = CELL_W[6].OUT_SEC_BEL[9];
				output TSTDCRBUSO[23] = CELL_W[6].OUT_SEC_BEL[10];
				output TSTDCRBUSO[22] = CELL_W[5].OUT_TEST[0];
				output TSTDCRBUSO[21] = CELL_W[5].OUT_SEC_BEL[8];
				output TSTDCRBUSO[20] = CELL_W[5].OUT_SEC_BEL[9];
				output TSTDCRBUSO[19] = CELL_W[5].OUT_SEC_BEL[10];
				output TSTDCRBUSO[18] = CELL_W[4].OUT_TEST[0];
				output TSTDCRBUSO[17] = CELL_W[4].OUT_SEC_BEL[8];
				output TSTDCRBUSO[16] = CELL_W[4].OUT_SEC_BEL[9];
				output TSTDCRBUSO[15] = CELL_W[4].OUT_SEC_BEL[10];
				output TSTDCRBUSO[14] = CELL_W[3].OUT_TEST[0];
				output TSTDCRBUSO[13] = CELL_W[3].OUT_SEC_BEL[8];
				output TSTDCRBUSO[12] = CELL_W[3].OUT_SEC_BEL[9];
				output TSTDCRBUSO[11] = CELL_W[3].OUT_SEC_BEL[10];
				output TSTDCRBUSO[10] = CELL_W[2].OUT_TEST[0];
				output TSTDCRBUSO[9] = CELL_W[2].OUT_SEC_BEL[8];
				output TSTDCRBUSO[8] = CELL_W[2].OUT_SEC_BEL[9];
				output TSTDCRBUSO[7] = CELL_W[2].OUT_SEC_BEL[10];
				output TSTDCRBUSO[6] = CELL_W[1].OUT_TEST[0];
				output TSTDCRBUSO[5] = CELL_W[1].OUT_SEC_BEL[8];
				output TSTDCRBUSO[4] = CELL_W[1].OUT_SEC_BEL[9];
				output TSTDCRBUSO[3] = CELL_W[1].OUT_SEC_BEL[10];
				output TSTDCRBUSO[2] = CELL_W[0].OUT_TEST[0];
				output TSTDCRBUSO[1] = CELL_W[0].OUT_SEC_BEL[8];
				output TSTDCRBUSO[0] = CELL_W[0].OUT_SEC_BEL[9];
				output TSTDSOCMABORTOPO = CELL_W[13].OUT_SEC_BEL[12];
				output TSTDSOCMABORTREQO = CELL_W[14].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[29] = CELL_W[4].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[28] = CELL_W[3].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[27] = CELL_W[2].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[26] = CELL_W[1].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[25] = CELL_W[0].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[24] = CELL_W[15].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[23] = CELL_N[6].OUT_TEST[0];
				output TSTDSOCMABUSO[22] = CELL_N[5].OUT_TEST[2];
				output TSTDSOCMABUSO[21] = CELL_N[5].OUT_TEST[0];
				output TSTDSOCMABUSO[20] = CELL_N[4].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[19] = CELL_N[4].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[18] = CELL_N[3].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[17] = CELL_N[3].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[16] = CELL_N[2].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[15] = CELL_N[2].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[14] = CELL_N[1].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[13] = CELL_N[1].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[12] = CELL_N[6].OUT_SEC_BEL[8];
				output TSTDSOCMABUSO[11] = CELL_N[6].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[10] = CELL_N[6].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[9] = CELL_N[6].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[8] = CELL_N[5].OUT_SEC_BEL[8];
				output TSTDSOCMABUSO[7] = CELL_N[5].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[6] = CELL_N[5].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[5] = CELL_N[5].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[4] = CELL_N[4].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[3] = CELL_N[4].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[2] = CELL_N[3].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[1] = CELL_N[2].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[0] = CELL_N[1].OUT_SEC_BEL[12];
				output TSTDSOCMBYTEENO[3] = CELL_W[8].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[2] = CELL_W[7].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[1] = CELL_W[6].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[0] = CELL_W[5].OUT_SEC_BEL[11];
				output TSTDSOCMDBUSO[7] = CELL_W[10].OUT_SEC_BEL[10];
				output TSTDSOCMDBUSO[6] = CELL_W[9].OUT_TEST[0];
				output TSTDSOCMDBUSO[5] = CELL_W[9].OUT_SEC_BEL[8];
				output TSTDSOCMDBUSO[4] = CELL_W[9].OUT_SEC_BEL[9];
				output TSTDSOCMDBUSO[3] = CELL_W[9].OUT_SEC_BEL[10];
				output TSTDSOCMDBUSO[2] = CELL_W[8].OUT_TEST[0];
				output TSTDSOCMDBUSO[1] = CELL_W[8].OUT_SEC_BEL[8];
				output TSTDSOCMDBUSO[0] = CELL_W[8].OUT_SEC_BEL[9];
				output TSTDSOCMDCRACKO = CELL_W[10].OUT_SEC_BEL[9];
				output TSTDSOCMHOLDO = CELL_W[5].OUT_TEST[2];
				output TSTDSOCMLOADREQO = CELL_W[9].OUT_SEC_BEL[11];
				output TSTDSOCMSTOREREQO = CELL_W[10].OUT_SEC_BEL[11];
				output TSTDSOCMWAITO = CELL_W[11].OUT_SEC_BEL[11];
				output TSTDSOCMWRDBUSO[31] = CELL_N[3].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[30] = CELL_N[2].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[29] = CELL_N[1].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[28] = CELL_N[0].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[27] = CELL_N[6].OUT_TEST[10];
				output TSTDSOCMWRDBUSO[26] = CELL_N[6].OUT_TEST[8];
				output TSTDSOCMWRDBUSO[25] = CELL_N[5].OUT_TEST[10];
				output TSTDSOCMWRDBUSO[24] = CELL_N[5].OUT_TEST[8];
				output TSTDSOCMWRDBUSO[23] = CELL_N[4].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[22] = CELL_N[4].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[21] = CELL_N[3].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[20] = CELL_N[3].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[19] = CELL_N[2].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[18] = CELL_N[2].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[17] = CELL_N[1].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[16] = CELL_N[1].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[15] = CELL_N[0].OUT_SEC_BEL[10];
				output TSTDSOCMWRDBUSO[14] = CELL_N[0].OUT_SEC_BEL[11];
				output TSTDSOCMWRDBUSO[13] = CELL_N[6].OUT_TEST[6];
				output TSTDSOCMWRDBUSO[12] = CELL_N[6].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[11] = CELL_N[5].OUT_TEST[6];
				output TSTDSOCMWRDBUSO[10] = CELL_N[5].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[9] = CELL_N[4].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[8] = CELL_N[4].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[7] = CELL_N[3].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[6] = CELL_N[3].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[5] = CELL_N[2].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[4] = CELL_N[2].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[3] = CELL_N[1].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[2] = CELL_N[1].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[1] = CELL_N[0].OUT_SEC_BEL[12];
				output TSTDSOCMWRDBUSO[0] = CELL_N[6].OUT_TEST[2];
				output TSTDSOCMXLATEVALIDO = CELL_W[12].OUT_SEC_BEL[11];
				output TSTISOCMABORTO = CELL_S[0].OUT_TEST[2];
				output TSTISOCMABUSO[29] = CELL_S[0].OUT_TEST[0];
				output TSTISOCMABUSO[28] = CELL_S[7].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[27] = CELL_S[7].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[26] = CELL_S[7].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[25] = CELL_S[7].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[24] = CELL_S[6].OUT_SEC_BEL[8];
				output TSTISOCMABUSO[23] = CELL_S[6].OUT_SEC_BEL[9];
				output TSTISOCMABUSO[22] = CELL_S[6].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[21] = CELL_S[6].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[20] = CELL_S[5].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[19] = CELL_S[5].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[18] = CELL_S[5].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[17] = CELL_S[5].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[16] = CELL_S[4].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[15] = CELL_S[4].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[14] = CELL_S[4].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[13] = CELL_S[4].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[12] = CELL_S[3].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[11] = CELL_S[3].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[10] = CELL_S[3].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[9] = CELL_S[3].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[8] = CELL_S[2].OUT_SEC_BEL[9];
				output TSTISOCMABUSO[7] = CELL_S[2].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[6] = CELL_S[2].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[5] = CELL_S[2].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[4] = CELL_S[1].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[3] = CELL_S[1].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[2] = CELL_S[1].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[1] = CELL_S[1].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[0] = CELL_S[0].OUT_SEC_BEL[8];
				output TSTISOCMHOLDO = CELL_E[2].OUT_SEC_BEL[10];
				output TSTISOCMICUREADYO = CELL_S[0].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[63] = CELL_E[5].OUT_TEST[0];
				output TSTISOCMRDATAO[62] = CELL_E[4].OUT_TEST[2];
				output TSTISOCMRDATAO[61] = CELL_E[4].OUT_TEST[0];
				output TSTISOCMRDATAO[60] = CELL_E[3].OUT_TEST[4];
				output TSTISOCMRDATAO[59] = CELL_E[3].OUT_TEST[2];
				output TSTISOCMRDATAO[58] = CELL_E[2].OUT_TEST[4];
				output TSTISOCMRDATAO[57] = CELL_E[2].OUT_TEST[2];
				output TSTISOCMRDATAO[56] = CELL_E[1].OUT_TEST[4];
				output TSTISOCMRDATAO[55] = CELL_E[1].OUT_TEST[2];
				output TSTISOCMRDATAO[54] = CELL_E[0].OUT_TEST[4];
				output TSTISOCMRDATAO[53] = CELL_E[0].OUT_TEST[2];
				output TSTISOCMRDATAO[52] = CELL_E[15].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[51] = CELL_E[15].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[50] = CELL_E[15].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[49] = CELL_E[15].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[48] = CELL_E[14].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[47] = CELL_E[14].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[46] = CELL_E[14].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[45] = CELL_E[14].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[44] = CELL_E[13].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[43] = CELL_E[13].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[42] = CELL_E[13].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[41] = CELL_E[13].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[40] = CELL_E[12].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[39] = CELL_E[12].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[38] = CELL_E[12].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[37] = CELL_E[12].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[36] = CELL_E[11].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[35] = CELL_E[11].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[34] = CELL_E[11].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[33] = CELL_E[11].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[32] = CELL_E[10].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[31] = CELL_E[10].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[30] = CELL_E[10].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[29] = CELL_E[10].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[28] = CELL_E[9].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[27] = CELL_E[9].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[26] = CELL_E[9].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[25] = CELL_E[9].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[24] = CELL_E[8].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[23] = CELL_E[8].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[22] = CELL_E[8].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[21] = CELL_E[8].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[20] = CELL_E[7].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[19] = CELL_E[7].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[18] = CELL_E[7].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[17] = CELL_E[7].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[16] = CELL_E[6].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[15] = CELL_E[6].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[14] = CELL_E[6].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[13] = CELL_E[6].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[12] = CELL_E[5].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[11] = CELL_E[5].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[10] = CELL_E[5].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[9] = CELL_E[5].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[8] = CELL_E[4].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[7] = CELL_E[4].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[6] = CELL_E[4].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[5] = CELL_E[4].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[4] = CELL_E[3].OUT_TEST[0];
				output TSTISOCMRDATAO[3] = CELL_E[3].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[2] = CELL_E[3].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[1] = CELL_E[3].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[0] = CELL_E[2].OUT_TEST[0];
				output TSTISOCMRDDVALIDO[1] = CELL_E[2].OUT_SEC_BEL[8];
				output TSTISOCMRDDVALIDO[0] = CELL_E[2].OUT_SEC_BEL[9];
				output TSTISOCMREQPENDO = CELL_S[0].OUT_SEC_BEL[10];
				output TSTISOCMXLATEVALIDO = CELL_S[0].OUT_SEC_BEL[11];
				output TSTISOPFWDO = CELL_W[5].OUT_TEST[4];
				output TSTJTAGENO = CELL_E[0].OUT_TEST[0];
				output TSTOCMCOMPLETEO = CELL_W[6].OUT_TEST[2];
				output TSTPLBSAMPLECYCLEO = CELL_E[5].OUT_TEST[2];
				output TSTRDDBUSO[31] = CELL_W[4].OUT_TEST[4];
				output TSTRDDBUSO[30] = CELL_W[4].OUT_TEST[2];
				output TSTRDDBUSO[29] = CELL_W[3].OUT_TEST[4];
				output TSTRDDBUSO[28] = CELL_W[3].OUT_TEST[2];
				output TSTRDDBUSO[27] = CELL_W[2].OUT_TEST[4];
				output TSTRDDBUSO[26] = CELL_W[2].OUT_TEST[2];
				output TSTRDDBUSO[25] = CELL_W[1].OUT_TEST[4];
				output TSTRDDBUSO[24] = CELL_W[1].OUT_TEST[2];
				output TSTRDDBUSO[23] = CELL_W[0].OUT_TEST[4];
				output TSTRDDBUSO[22] = CELL_W[0].OUT_TEST[2];
				output TSTRDDBUSO[21] = CELL_W[15].OUT_SEC_BEL[8];
				output TSTRDDBUSO[20] = CELL_W[15].OUT_SEC_BEL[9];
				output TSTRDDBUSO[19] = CELL_W[15].OUT_SEC_BEL[10];
				output TSTRDDBUSO[18] = CELL_W[15].OUT_SEC_BEL[11];
				output TSTRDDBUSO[17] = CELL_W[14].OUT_SEC_BEL[8];
				output TSTRDDBUSO[16] = CELL_W[14].OUT_SEC_BEL[9];
				output TSTRDDBUSO[15] = CELL_W[14].OUT_SEC_BEL[10];
				output TSTRDDBUSO[14] = CELL_W[14].OUT_SEC_BEL[11];
				output TSTRDDBUSO[13] = CELL_W[13].OUT_SEC_BEL[8];
				output TSTRDDBUSO[12] = CELL_W[13].OUT_SEC_BEL[9];
				output TSTRDDBUSO[11] = CELL_W[13].OUT_SEC_BEL[10];
				output TSTRDDBUSO[10] = CELL_W[13].OUT_SEC_BEL[11];
				output TSTRDDBUSO[9] = CELL_W[12].OUT_TEST[0];
				output TSTRDDBUSO[8] = CELL_W[12].OUT_SEC_BEL[8];
				output TSTRDDBUSO[7] = CELL_W[12].OUT_SEC_BEL[9];
				output TSTRDDBUSO[6] = CELL_W[12].OUT_SEC_BEL[10];
				output TSTRDDBUSO[5] = CELL_W[11].OUT_TEST[0];
				output TSTRDDBUSO[4] = CELL_W[11].OUT_SEC_BEL[8];
				output TSTRDDBUSO[3] = CELL_W[11].OUT_SEC_BEL[9];
				output TSTRDDBUSO[2] = CELL_W[11].OUT_SEC_BEL[10];
				output TSTRDDBUSO[1] = CELL_W[10].OUT_TEST[0];
				output TSTRDDBUSO[0] = CELL_W[10].OUT_SEC_BEL[8];
				output TSTRESETCHIPO = CELL_E[0].OUT_SEC_BEL[10];
				output TSTRESETCOREO = CELL_E[0].OUT_SEC_BEL[9];
				output TSTRESETSYSO = CELL_E[0].OUT_SEC_BEL[8];
				output TSTTIMERENO = CELL_E[1].OUT_SEC_BEL[10];
				output TSTTRSTNEGO = CELL_E[12].OUT_TEST[0];
			}

			// wire CELL_W[0].IMUX_G0_DATA[0]      PPC405.APUC405DCDAPUOP
			// wire CELL_W[0].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[21]
			// wire CELL_W[0].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[14]
			// wire CELL_W[0].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[0]
			// wire CELL_W[0].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[8]
			// wire CELL_W[0].IMUX_G1_DATA[0]      PPC405.APUC405DCDCREN
			// wire CELL_W[0].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[22]
			// wire CELL_W[0].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[15]
			// wire CELL_W[0].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[1]
			// wire CELL_W[0].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[9]
			// wire CELL_W[0].IMUX_G2_DATA[0]      PPC405.APUC405DCDFORCEALGN
			// wire CELL_W[0].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[14]
			// wire CELL_W[0].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[11]
			// wire CELL_W[0].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[21]
			// wire CELL_W[0].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[3]
			// wire CELL_W[0].IMUX_G3_DATA[0]      PPC405.APUC405DCDFORCEBESTEERING
			// wire CELL_W[0].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[15]
			// wire CELL_W[0].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[12]
			// wire CELL_W[0].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[22]
			// wire CELL_W[0].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[4]
			// wire CELL_W[0].OUT_FAN_BEL[0]       PPC405.C405APUDCDFULL
			// wire CELL_W[0].OUT_FAN_BEL[1]       PPC405.C405APUDCDHOLD
			// wire CELL_W[0].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[0]
			// wire CELL_W[0].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[1]
			// wire CELL_W[0].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDBUS[28]
			// wire CELL_W[0].OUT_FAN_BEL[5]       PPC405.C405APUEXELOADDBUS[29]
			// wire CELL_W[0].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[27]
			// wire CELL_W[0].OUT_FAN_BEL[7]       PPC405.C405APUEXERADATA[28]
			// wire CELL_W[0].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[1]
			// wire CELL_W[0].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[0]
			// wire CELL_W[0].OUT_SEC_BEL[10]      PPC405.TSTDCRACKO
			// wire CELL_W[0].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[25]
			// wire CELL_W[0].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[21]
			// wire CELL_W[0].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[5]
			// wire CELL_W[0].OUT_SEC_BEL[14]      PPC405.C405APUEXERBDATA[28]
			// wire CELL_W[0].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[27]
			// wire CELL_W[0].OUT_TEST[0]          PPC405.TSTDCRBUSO[2]
			// wire CELL_W[0].OUT_TEST[2]          PPC405.TSTRDDBUSO[22]
			// wire CELL_W[0].OUT_TEST[4]          PPC405.TSTRDDBUSO[23]
			// wire CELL_W[1].IMUX_G0_DATA[0]      PPC405.APUC405DCDFPUOP
			// wire CELL_W[1].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[23]
			// wire CELL_W[1].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[16]
			// wire CELL_W[1].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[2]
			// wire CELL_W[1].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[10]
			// wire CELL_W[1].IMUX_G1_DATA[0]      PPC405.APUC405DCDGPRWRITE
			// wire CELL_W[1].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[24]
			// wire CELL_W[1].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[17]
			// wire CELL_W[1].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[3]
			// wire CELL_W[1].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[11]
			// wire CELL_W[1].IMUX_G2_DATA[0]      PPC405.APUC405DCDLDSTBYTE
			// wire CELL_W[1].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[16]
			// wire CELL_W[1].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[13]
			// wire CELL_W[1].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[23]
			// wire CELL_W[1].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[5]
			// wire CELL_W[1].IMUX_G3_DATA[0]      PPC405.APUC405DCDLDSTDW
			// wire CELL_W[1].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[17]
			// wire CELL_W[1].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[14]
			// wire CELL_W[1].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[24]
			// wire CELL_W[1].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[6]
			// wire CELL_W[1].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[2]
			// wire CELL_W[1].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[3]
			// wire CELL_W[1].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[4]
			// wire CELL_W[1].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[5]
			// wire CELL_W[1].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDBUS[30]
			// wire CELL_W[1].OUT_FAN_BEL[5]       PPC405.C405APUEXELOADDBUS[31]
			// wire CELL_W[1].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[29]
			// wire CELL_W[1].OUT_FAN_BEL[7]       PPC405.C405APUEXERADATA[30]
			// wire CELL_W[1].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[5]
			// wire CELL_W[1].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[4]
			// wire CELL_W[1].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[3]
			// wire CELL_W[1].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[26]
			// wire CELL_W[1].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[22]
			// wire CELL_W[1].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[6]
			// wire CELL_W[1].OUT_SEC_BEL[14]      PPC405.C405APUEXERBDATA[30]
			// wire CELL_W[1].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[29]
			// wire CELL_W[1].OUT_TEST[0]          PPC405.TSTDCRBUSO[6]
			// wire CELL_W[1].OUT_TEST[2]          PPC405.TSTRDDBUSO[24]
			// wire CELL_W[1].OUT_TEST[4]          PPC405.TSTRDDBUSO[25]
			// wire CELL_W[2].IMUX_G0_DATA[0]      PPC405.APUC405DCDLDSTHW
			// wire CELL_W[2].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[25]
			// wire CELL_W[2].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[18]
			// wire CELL_W[2].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[4]
			// wire CELL_W[2].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[12]
			// wire CELL_W[2].IMUX_G1_DATA[0]      PPC405.APUC405DCDLDSTQW
			// wire CELL_W[2].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[26]
			// wire CELL_W[2].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[19]
			// wire CELL_W[2].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[5]
			// wire CELL_W[2].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[13]
			// wire CELL_W[2].IMUX_G2_DATA[0]      PPC405.APUC405DCDLDSTWD
			// wire CELL_W[2].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[18]
			// wire CELL_W[2].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[15]
			// wire CELL_W[2].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[25]
			// wire CELL_W[2].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[7]
			// wire CELL_W[2].IMUX_G3_DATA[0]      PPC405.APUC405DCDLOAD
			// wire CELL_W[2].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[19]
			// wire CELL_W[2].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[16]
			// wire CELL_W[2].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[26]
			// wire CELL_W[2].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[8]
			// wire CELL_W[2].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[6]
			// wire CELL_W[2].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[7]
			// wire CELL_W[2].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[8]
			// wire CELL_W[2].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[9]
			// wire CELL_W[2].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDVALID
			// wire CELL_W[2].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[0]
			// wire CELL_W[2].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[31]
			// wire CELL_W[2].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[0]
			// wire CELL_W[2].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[9]
			// wire CELL_W[2].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[8]
			// wire CELL_W[2].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[7]
			// wire CELL_W[2].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[27]
			// wire CELL_W[2].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[23]
			// wire CELL_W[2].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[7]
			// wire CELL_W[2].OUT_SEC_BEL[14]      PPC405.C405APUEXEWDCNT[0]
			// wire CELL_W[2].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[31]
			// wire CELL_W[2].OUT_TEST[0]          PPC405.TSTDCRBUSO[10]
			// wire CELL_W[2].OUT_TEST[2]          PPC405.TSTRDDBUSO[26]
			// wire CELL_W[2].OUT_TEST[4]          PPC405.TSTRDDBUSO[27]
			// wire CELL_W[3].IMUX_G0_DATA[0]      PPC405.APUC405DCDPRIVOP
			// wire CELL_W[3].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[27]
			// wire CELL_W[3].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[20]
			// wire CELL_W[3].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[6]
			// wire CELL_W[3].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[14]
			// wire CELL_W[3].IMUX_G1_DATA[0]      PPC405.APUC405DCDRAEN
			// wire CELL_W[3].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[28]
			// wire CELL_W[3].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[21]
			// wire CELL_W[3].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[7]
			// wire CELL_W[3].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[15]
			// wire CELL_W[3].IMUX_G2_DATA[0]      PPC405.APUC405DCDRBEN
			// wire CELL_W[3].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[20]
			// wire CELL_W[3].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[17]
			// wire CELL_W[3].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[27]
			// wire CELL_W[3].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[9]
			// wire CELL_W[3].IMUX_G3_DATA[0]      PPC405.APUC405DCDSTORE
			// wire CELL_W[3].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[21]
			// wire CELL_W[3].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[18]
			// wire CELL_W[3].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[28]
			// wire CELL_W[3].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[10]
			// wire CELL_W[3].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[10]
			// wire CELL_W[3].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[11]
			// wire CELL_W[3].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[12]
			// wire CELL_W[3].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[13]
			// wire CELL_W[3].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[1]
			// wire CELL_W[3].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[2]
			// wire CELL_W[3].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[1]
			// wire CELL_W[3].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[2]
			// wire CELL_W[3].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[13]
			// wire CELL_W[3].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[12]
			// wire CELL_W[3].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[11]
			// wire CELL_W[3].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[28]
			// wire CELL_W[3].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[24]
			// wire CELL_W[3].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[8]
			// wire CELL_W[3].OUT_SEC_BEL[14]      PPC405.C405APUMSRFE[0]
			// wire CELL_W[3].OUT_SEC_BEL[15]      PPC405.C405APUEXEWDCNT[1]
			// wire CELL_W[3].OUT_TEST[0]          PPC405.TSTDCRBUSO[14]
			// wire CELL_W[3].OUT_TEST[2]          PPC405.TSTRDDBUSO[28]
			// wire CELL_W[3].OUT_TEST[4]          PPC405.TSTRDDBUSO[29]
			// wire CELL_W[4].IMUX_TI_OPTINV[0]    PPC405.TIEC405APUDIVEN
			// wire CELL_W[4].IMUX_TI_OPTINV[1]    PPC405.TIEC405APUPRESENT
			// wire CELL_W[4].IMUX_G0_DATA[0]      PPC405.APUC405DCDTRAPBE
			// wire CELL_W[4].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[22]
			// wire CELL_W[4].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[19]
			// wire CELL_W[4].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[29]
			// wire CELL_W[4].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[11]
			// wire CELL_W[4].IMUX_G1_DATA[0]      PPC405.APUC405DCDTRAPLE
			// wire CELL_W[4].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[23]
			// wire CELL_W[4].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[20]
			// wire CELL_W[4].IMUX_G1_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[30]
			// wire CELL_W[4].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[12]
			// wire CELL_W[4].IMUX_G2_DATA[0]      PPC405.APUC405EXERESULT[29]
			// wire CELL_W[4].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[22]
			// wire CELL_W[4].IMUX_G2_DATA[2]      PPC405.TSTC405DCRABUSI[8]
			// wire CELL_W[4].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[16]
			// wire CELL_W[4].IMUX_G3_DATA[0]      PPC405.APUC405EXERESULT[30]
			// wire CELL_W[4].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[23]
			// wire CELL_W[4].IMUX_G3_DATA[2]      PPC405.TSTC405DCRABUSI[9]
			// wire CELL_W[4].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[17]
			// wire CELL_W[4].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[14]
			// wire CELL_W[4].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[15]
			// wire CELL_W[4].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[16]
			// wire CELL_W[4].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[17]
			// wire CELL_W[4].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[3]
			// wire CELL_W[4].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[4]
			// wire CELL_W[4].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[3]
			// wire CELL_W[4].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[4]
			// wire CELL_W[4].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[17]
			// wire CELL_W[4].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[16]
			// wire CELL_W[4].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[15]
			// wire CELL_W[4].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[29]
			// wire CELL_W[4].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[25]
			// wire CELL_W[4].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[9]
			// wire CELL_W[4].OUT_SEC_BEL[14]      PPC405.C405APUWBBYTEEN[0]
			// wire CELL_W[4].OUT_SEC_BEL[15]      PPC405.C405APUMSRFE[1]
			// wire CELL_W[4].OUT_TEST[0]          PPC405.TSTDCRBUSO[18]
			// wire CELL_W[4].OUT_TEST[2]          PPC405.TSTRDDBUSO[30]
			// wire CELL_W[4].OUT_TEST[4]          PPC405.TSTRDDBUSO[31]
			// wire CELL_W[5].IMUX_TI_OPTINV[0]    PPC405.TIEUTLBTAP1
			// wire CELL_W[5].IMUX_TI_OPTINV[1]    PPC405.TIEUTLBTAP2
			// wire CELL_W[5].IMUX_G0_DATA[0]      PPC405.APUC405DCDUPDATE
			// wire CELL_W[5].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[24]
			// wire CELL_W[5].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[21]
			// wire CELL_W[5].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[31]
			// wire CELL_W[5].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[13]
			// wire CELL_W[5].IMUX_G1_DATA[0]      PPC405.APUC405DCDVALIDOP
			// wire CELL_W[5].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[25]
			// wire CELL_W[5].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[22]
			// wire CELL_W[5].IMUX_G1_DATA[3]      PPC405.TSTC405DCRREADI
			// wire CELL_W[5].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[14]
			// wire CELL_W[5].IMUX_G2_DATA[0]      PPC405.APUC405EXERESULT[31]
			// wire CELL_W[5].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[24]
			// wire CELL_W[5].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[0]
			// wire CELL_W[5].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[18]
			// wire CELL_W[5].IMUX_G3_DATA[0]      PPC405.APUC405EXEXERCA
			// wire CELL_W[5].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[25]
			// wire CELL_W[5].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[1]
			// wire CELL_W[5].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[19]
			// wire CELL_W[5].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[18]
			// wire CELL_W[5].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[19]
			// wire CELL_W[5].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[20]
			// wire CELL_W[5].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[21]
			// wire CELL_W[5].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[5]
			// wire CELL_W[5].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[6]
			// wire CELL_W[5].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[5]
			// wire CELL_W[5].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[6]
			// wire CELL_W[5].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[21]
			// wire CELL_W[5].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[20]
			// wire CELL_W[5].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[19]
			// wire CELL_W[5].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[0]
			// wire CELL_W[5].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[26]
			// wire CELL_W[5].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[10]
			// wire CELL_W[5].OUT_SEC_BEL[14]      PPC405.C405APUWBBYTEEN[2]
			// wire CELL_W[5].OUT_SEC_BEL[15]      PPC405.C405APUWBBYTEEN[1]
			// wire CELL_W[5].OUT_TEST[0]          PPC405.TSTDCRBUSO[22]
			// wire CELL_W[5].OUT_TEST[2]          PPC405.TSTDSOCMHOLDO
			// wire CELL_W[5].OUT_TEST[4]          PPC405.TSTISOPFWDO
			// wire CELL_W[6].IMUX_TI_OPTINV[0]    PPC405.TIERAMTAP1
			// wire CELL_W[6].IMUX_TI_OPTINV[1]    PPC405.TIERAMTAP2
			// wire CELL_W[6].IMUX_G0_DATA[0]      PPC405.APUC405DCDXERCAEN
			// wire CELL_W[6].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[26]
			// wire CELL_W[6].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[23]
			// wire CELL_W[6].IMUX_G0_DATA[3]      PPC405.TSTC405DCRWRITEI
			// wire CELL_W[6].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[15]
			// wire CELL_W[6].IMUX_G1_DATA[0]      PPC405.APUC405DCDXEROVEN
			// wire CELL_W[6].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[27]
			// wire CELL_W[6].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[24]
			// wire CELL_W[6].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[0]
			// wire CELL_W[6].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[16]
			// wire CELL_W[6].IMUX_G2_DATA[0]      PPC405.APUC405EXEXEROV
			// wire CELL_W[6].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[26]
			// wire CELL_W[6].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[2]
			// wire CELL_W[6].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[20]
			// wire CELL_W[6].IMUX_G3_DATA[0]      PPC405.APUC405FPUEXCEPTION
			// wire CELL_W[6].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[27]
			// wire CELL_W[6].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[3]
			// wire CELL_W[6].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[21]
			// wire CELL_W[6].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[22]
			// wire CELL_W[6].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[23]
			// wire CELL_W[6].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[24]
			// wire CELL_W[6].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[25]
			// wire CELL_W[6].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[7]
			// wire CELL_W[6].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[8]
			// wire CELL_W[6].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[7]
			// wire CELL_W[6].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[8]
			// wire CELL_W[6].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[25]
			// wire CELL_W[6].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[24]
			// wire CELL_W[6].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[23]
			// wire CELL_W[6].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[1]
			// wire CELL_W[6].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[27]
			// wire CELL_W[6].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[11]
			// wire CELL_W[6].OUT_SEC_BEL[14]      PPC405.C405APUWBENDIAN
			// wire CELL_W[6].OUT_SEC_BEL[15]      PPC405.C405APUWBBYTEEN[3]
			// wire CELL_W[6].OUT_TEST[0]          PPC405.TSTDCRBUSO[26]
			// wire CELL_W[6].OUT_TEST[2]          PPC405.TSTOCMCOMPLETEO
			// wire CELL_W[7].IMUX_TI_OPTINV[0]    PPC405.TIETAGTAP1
			// wire CELL_W[7].IMUX_TI_OPTINV[1]    PPC405.TIETAGTAP2
			// wire CELL_W[7].IMUX_G0_DATA[0]      PPC405.APUC405EXCEPTION
			// wire CELL_W[7].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[28]
			// wire CELL_W[7].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[25]
			// wire CELL_W[7].IMUX_G0_DATA[3]      PPC405.TSTDSOCMDBUSI[1]
			// wire CELL_W[7].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[17]
			// wire CELL_W[7].IMUX_G1_DATA[0]      PPC405.APUC405EXEBLOCKINGMCO
			// wire CELL_W[7].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[29]
			// wire CELL_W[7].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[26]
			// wire CELL_W[7].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[2]
			// wire CELL_W[7].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[18]
			// wire CELL_W[7].IMUX_G2_DATA[0]      PPC405.APUC405LWBLDDEPEND
			// wire CELL_W[7].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[28]
			// wire CELL_W[7].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[4]
			// wire CELL_W[7].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[22]
			// wire CELL_W[7].IMUX_G3_DATA[0]      PPC405.APUC405SLEEPREQ
			// wire CELL_W[7].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[29]
			// wire CELL_W[7].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[5]
			// wire CELL_W[7].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[23]
			// wire CELL_W[7].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[26]
			// wire CELL_W[7].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[27]
			// wire CELL_W[7].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[28]
			// wire CELL_W[7].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[29]
			// wire CELL_W[7].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[9]
			// wire CELL_W[7].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[10]
			// wire CELL_W[7].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[9]
			// wire CELL_W[7].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[10]
			// wire CELL_W[7].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[29]
			// wire CELL_W[7].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[28]
			// wire CELL_W[7].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[27]
			// wire CELL_W[7].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[2]
			// wire CELL_W[7].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[28]
			// wire CELL_W[7].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[12]
			// wire CELL_W[7].OUT_SEC_BEL[14]      PPC405.C405APUWBHOLD
			// wire CELL_W[7].OUT_SEC_BEL[15]      PPC405.C405APUWBFLUSH
			// wire CELL_W[7].OUT_TEST[0]          PPC405.TSTDCRBUSO[30]
			// wire CELL_W[8].IMUX_TI_OPTINV[0]    PPC405.TESTSELI
			// wire CELL_W[8].IMUX_G0_DATA[0]      PPC405.APUC405EXEBUSY
			// wire CELL_W[8].IMUX_G0_DATA[1]      PPC405.DCRC405ACK
			// wire CELL_W[8].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[30]
			// wire CELL_W[8].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[6]
			// wire CELL_W[8].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[25]
			// wire CELL_W[8].IMUX_G1_DATA[0]      PPC405.APUC405EXECR[0]
			// wire CELL_W[8].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[30]
			// wire CELL_W[8].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[31]
			// wire CELL_W[8].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[3]
			// wire CELL_W[8].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[19]
			// wire CELL_W[8].IMUX_G2_DATA[0]      PPC405.APUC405EXECR[1]
			// wire CELL_W[8].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[31]
			// wire CELL_W[8].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[27]
			// wire CELL_W[8].IMUX_G2_DATA[3]      PPC405.TSTDSOCMDBUSI[4]
			// wire CELL_W[8].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[20]
			// wire CELL_W[8].IMUX_G3_DATA[0]      PPC405.APUC405WBLDDEPEND
			// wire CELL_W[8].IMUX_G3_DATA[1]      PPC405.TSTDCRACKI
			// wire CELL_W[8].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[28]
			// wire CELL_W[8].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[24]
			// wire CELL_W[8].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[30]
			// wire CELL_W[8].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[31]
			// wire CELL_W[8].OUT_FAN_BEL[2]       PPC405.C405APUEXEFLUSH
			// wire CELL_W[8].OUT_FAN_BEL[3]       PPC405.C405APUEXEHOLD
			// wire CELL_W[8].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[11]
			// wire CELL_W[8].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[12]
			// wire CELL_W[8].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[11]
			// wire CELL_W[8].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[12]
			// wire CELL_W[8].OUT_SEC_BEL[8]       PPC405.TSTDSOCMDBUSO[1]
			// wire CELL_W[8].OUT_SEC_BEL[9]       PPC405.TSTDSOCMDBUSO[0]
			// wire CELL_W[8].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[31]
			// wire CELL_W[8].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[3]
			// wire CELL_W[8].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[29]
			// wire CELL_W[8].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[13]
			// wire CELL_W[8].OUT_SEC_BEL[14]      PPC405.C405DCRABUS[0]
			// wire CELL_W[8].OUT_SEC_BEL[15]      PPC405.C405APUXERCA
			// wire CELL_W[8].OUT_TEST[0]          PPC405.TSTDSOCMDBUSO[2]
			// wire CELL_W[9].IMUX_G0_DATA[0]      PPC405.APUC405EXECR[2]
			// wire CELL_W[9].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[0]
			// wire CELL_W[9].IMUX_G0_DATA[2]      PPC405.TSTDSOCMCOMPLETEI
			// wire CELL_W[9].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[7]
			// wire CELL_W[9].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[26]
			// wire CELL_W[9].IMUX_G1_DATA[0]      PPC405.APUC405EXECR[3]
			// wire CELL_W[9].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[1]
			// wire CELL_W[9].IMUX_G1_DATA[2]      PPC405.TSTISOPFWDI
			// wire CELL_W[9].IMUX_G1_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[8]
			// wire CELL_W[9].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[27]
			// wire CELL_W[9].IMUX_G2_DATA[0]      PPC405.APUC405EXECRFIELD[0]
			// wire CELL_W[9].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[0]
			// wire CELL_W[9].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[29]
			// wire CELL_W[9].IMUX_G2_DATA[3]      PPC405.TSTDSOCMDBUSI[5]
			// wire CELL_W[9].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[21]
			// wire CELL_W[9].IMUX_G3_DATA[0]      PPC405.APUC405EXECRFIELD[1]
			// wire CELL_W[9].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[1]
			// wire CELL_W[9].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[30]
			// wire CELL_W[9].IMUX_G3_DATA[3]      PPC405.TSTDSOCMDBUSI[6]
			// wire CELL_W[9].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[22]
			// wire CELL_W[9].OUT_FAN_BEL[0]       PPC405.C405APUEXELOADDBUS[0]
			// wire CELL_W[9].OUT_FAN_BEL[1]       PPC405.C405APUEXELOADDBUS[1]
			// wire CELL_W[9].OUT_FAN_BEL[2]       PPC405.C405APUEXELOADDBUS[2]
			// wire CELL_W[9].OUT_FAN_BEL[3]       PPC405.C405APUEXELOADDBUS[3]
			// wire CELL_W[9].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[13]
			// wire CELL_W[9].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[14]
			// wire CELL_W[9].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[13]
			// wire CELL_W[9].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[14]
			// wire CELL_W[9].OUT_SEC_BEL[8]       PPC405.TSTDSOCMDBUSO[5]
			// wire CELL_W[9].OUT_SEC_BEL[9]       PPC405.TSTDSOCMDBUSO[4]
			// wire CELL_W[9].OUT_SEC_BEL[10]      PPC405.TSTDSOCMDBUSO[3]
			// wire CELL_W[9].OUT_SEC_BEL[11]      PPC405.TSTDSOCMLOADREQO
			// wire CELL_W[9].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[30]
			// wire CELL_W[9].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[14]
			// wire CELL_W[9].OUT_SEC_BEL[14]      PPC405.C405DCRABUS[2]
			// wire CELL_W[9].OUT_SEC_BEL[15]      PPC405.C405DCRABUS[1]
			// wire CELL_W[9].OUT_TEST[0]          PPC405.TSTDSOCMDBUSO[6]
			// wire CELL_W[10].IMUX_G0_DATA[0]     PPC405.APUC405EXECRFIELD[2]
			// wire CELL_W[10].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[2]
			// wire CELL_W[10].IMUX_G0_DATA[2]     PPC405.TSTDSOCMHOLDI
			// wire CELL_W[10].IMUX_G0_DATA[3]     PPC405.TSTC405DCRDBUSOUTI[10]
			// wire CELL_W[10].IMUX_G0_DATA[4]     PPC405.TSTDSOCMABUSI[29]
			// wire CELL_W[10].IMUX_G1_DATA[0]     PPC405.APUC405EXELDDEPEND
			// wire CELL_W[10].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[3]
			// wire CELL_W[10].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[0]
			// wire CELL_W[10].IMUX_G1_DATA[3]     PPC405.TSTDSOCMDBUSI[7]
			// wire CELL_W[10].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[23]
			// wire CELL_W[10].IMUX_G2_DATA[0]     PPC405.APUC405EXENONBLOCKINGMCO
			// wire CELL_W[10].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[2]
			// wire CELL_W[10].IMUX_G2_DATA[2]     PPC405.TSTRDDBUSI[31]
			// wire CELL_W[10].IMUX_G2_DATA[3]     PPC405.TSTDSOCMDCRACKI
			// wire CELL_W[10].IMUX_G2_DATA[4]     PPC405.TSTDSOCMWRDBUSI[24]
			// wire CELL_W[10].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[0]
			// wire CELL_W[10].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[3]
			// wire CELL_W[10].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[9]
			// wire CELL_W[10].IMUX_G3_DATA[3]     PPC405.TSTDSOCMABUSI[28]
			// wire CELL_W[10].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[4]
			// wire CELL_W[10].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[5]
			// wire CELL_W[10].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[6]
			// wire CELL_W[10].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[7]
			// wire CELL_W[10].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[15]
			// wire CELL_W[10].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[16]
			// wire CELL_W[10].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[15]
			// wire CELL_W[10].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[16]
			// wire CELL_W[10].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[0]
			// wire CELL_W[10].OUT_SEC_BEL[9]      PPC405.TSTDSOCMDCRACKO
			// wire CELL_W[10].OUT_SEC_BEL[10]     PPC405.TSTDSOCMDBUSO[7]
			// wire CELL_W[10].OUT_SEC_BEL[11]     PPC405.TSTDSOCMSTOREREQO
			// wire CELL_W[10].OUT_SEC_BEL[12]     PPC405.C405DCRDBUSOUT[31]
			// wire CELL_W[10].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[15]
			// wire CELL_W[10].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[4]
			// wire CELL_W[10].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[3]
			// wire CELL_W[10].OUT_TEST[0]         PPC405.TSTRDDBUSO[1]
			// wire CELL_W[11].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[1]
			// wire CELL_W[11].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[4]
			// wire CELL_W[11].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[1]
			// wire CELL_W[11].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABORTOPI
			// wire CELL_W[11].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[25]
			// wire CELL_W[11].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[2]
			// wire CELL_W[11].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[5]
			// wire CELL_W[11].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[2]
			// wire CELL_W[11].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABORTREQI
			// wire CELL_W[11].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[26]
			// wire CELL_W[11].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[3]
			// wire CELL_W[11].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[4]
			// wire CELL_W[11].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[11]
			// wire CELL_W[11].IMUX_G2_DATA[3]     PPC405.TSTDSOCMBYTEENI[0]
			// wire CELL_W[11].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[4]
			// wire CELL_W[11].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[5]
			// wire CELL_W[11].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[12]
			// wire CELL_W[11].IMUX_G3_DATA[3]     PPC405.TSTDSOCMBYTEENI[1]
			// wire CELL_W[11].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[8]
			// wire CELL_W[11].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[9]
			// wire CELL_W[11].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[10]
			// wire CELL_W[11].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[11]
			// wire CELL_W[11].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[17]
			// wire CELL_W[11].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[18]
			// wire CELL_W[11].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[17]
			// wire CELL_W[11].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[18]
			// wire CELL_W[11].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[4]
			// wire CELL_W[11].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[3]
			// wire CELL_W[11].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[2]
			// wire CELL_W[11].OUT_SEC_BEL[11]     PPC405.TSTDSOCMWAITO
			// wire CELL_W[11].OUT_SEC_BEL[12]     PPC405.C405DCRREAD
			// wire CELL_W[11].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[16]
			// wire CELL_W[11].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[6]
			// wire CELL_W[11].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[5]
			// wire CELL_W[11].OUT_TEST[0]         PPC405.TSTRDDBUSO[5]
			// wire CELL_W[12].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[5]
			// wire CELL_W[12].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[6]
			// wire CELL_W[12].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[3]
			// wire CELL_W[12].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[0]
			// wire CELL_W[12].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[27]
			// wire CELL_W[12].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[6]
			// wire CELL_W[12].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[7]
			// wire CELL_W[12].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[4]
			// wire CELL_W[12].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[1]
			// wire CELL_W[12].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[28]
			// wire CELL_W[12].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[7]
			// wire CELL_W[12].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[6]
			// wire CELL_W[12].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[13]
			// wire CELL_W[12].IMUX_G2_DATA[3]     PPC405.TSTDSOCMBYTEENI[2]
			// wire CELL_W[12].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[8]
			// wire CELL_W[12].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[7]
			// wire CELL_W[12].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[14]
			// wire CELL_W[12].IMUX_G3_DATA[3]     PPC405.TSTDSOCMBYTEENI[3]
			// wire CELL_W[12].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[12]
			// wire CELL_W[12].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[13]
			// wire CELL_W[12].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[14]
			// wire CELL_W[12].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[15]
			// wire CELL_W[12].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[19]
			// wire CELL_W[12].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[20]
			// wire CELL_W[12].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[19]
			// wire CELL_W[12].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[20]
			// wire CELL_W[12].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[8]
			// wire CELL_W[12].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[7]
			// wire CELL_W[12].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[6]
			// wire CELL_W[12].OUT_SEC_BEL[11]     PPC405.TSTDSOCMXLATEVALIDO
			// wire CELL_W[12].OUT_SEC_BEL[12]     PPC405.C405DCRWRITE
			// wire CELL_W[12].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[17]
			// wire CELL_W[12].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[8]
			// wire CELL_W[12].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[7]
			// wire CELL_W[12].OUT_TEST[0]         PPC405.TSTRDDBUSO[9]
			// wire CELL_W[13].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[9]
			// wire CELL_W[13].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[8]
			// wire CELL_W[13].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[5]
			// wire CELL_W[13].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[2]
			// wire CELL_W[13].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[29]
			// wire CELL_W[13].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[10]
			// wire CELL_W[13].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[9]
			// wire CELL_W[13].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[6]
			// wire CELL_W[13].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[3]
			// wire CELL_W[13].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[30]
			// wire CELL_W[13].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[11]
			// wire CELL_W[13].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[8]
			// wire CELL_W[13].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[15]
			// wire CELL_W[13].IMUX_G2_DATA[3]     PPC405.TSTDSOCMLOADREQI
			// wire CELL_W[13].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[12]
			// wire CELL_W[13].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[9]
			// wire CELL_W[13].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[16]
			// wire CELL_W[13].IMUX_G3_DATA[3]     PPC405.TSTDSOCMSTOREREQI
			// wire CELL_W[13].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[16]
			// wire CELL_W[13].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[17]
			// wire CELL_W[13].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[18]
			// wire CELL_W[13].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[19]
			// wire CELL_W[13].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[21]
			// wire CELL_W[13].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[22]
			// wire CELL_W[13].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[21]
			// wire CELL_W[13].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[22]
			// wire CELL_W[13].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[13]
			// wire CELL_W[13].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[12]
			// wire CELL_W[13].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[11]
			// wire CELL_W[13].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[10]
			// wire CELL_W[13].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABORTOPO
			// wire CELL_W[13].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[18]
			// wire CELL_W[13].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[0]
			// wire CELL_W[13].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[9]
			// wire CELL_W[14].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[13]
			// wire CELL_W[14].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[10]
			// wire CELL_W[14].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[7]
			// wire CELL_W[14].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[4]
			// wire CELL_W[14].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[31]
			// wire CELL_W[14].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[14]
			// wire CELL_W[14].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[11]
			// wire CELL_W[14].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[8]
			// wire CELL_W[14].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[5]
			// wire CELL_W[14].IMUX_G1_DATA[4]     PPC405.TSTDSOCMXLATEVALIDI
			// wire CELL_W[14].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[15]
			// wire CELL_W[14].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[10]
			// wire CELL_W[14].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[17]
			// wire CELL_W[14].IMUX_G2_DATA[3]     PPC405.TSTDSOCMWAITI
			// wire CELL_W[14].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[16]
			// wire CELL_W[14].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[11]
			// wire CELL_W[14].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[18]
			// wire CELL_W[14].IMUX_G3_DATA[3]     PPC405.TSTDSOCMWRDBUSI[0]
			// wire CELL_W[14].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[20]
			// wire CELL_W[14].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[21]
			// wire CELL_W[14].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[22]
			// wire CELL_W[14].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[23]
			// wire CELL_W[14].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[23]
			// wire CELL_W[14].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[24]
			// wire CELL_W[14].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[23]
			// wire CELL_W[14].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[24]
			// wire CELL_W[14].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[17]
			// wire CELL_W[14].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[16]
			// wire CELL_W[14].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[15]
			// wire CELL_W[14].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[14]
			// wire CELL_W[14].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABORTREQO
			// wire CELL_W[14].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[19]
			// wire CELL_W[14].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[2]
			// wire CELL_W[14].OUT_SEC_BEL[15]     PPC405.C405DCRDBUSOUT[1]
			// wire CELL_W[15].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[17]
			// wire CELL_W[15].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[12]
			// wire CELL_W[15].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[9]
			// wire CELL_W[15].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[6]
			// wire CELL_W[15].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[18]
			// wire CELL_W[15].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[13]
			// wire CELL_W[15].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[10]
			// wire CELL_W[15].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[7]
			// wire CELL_W[15].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[19]
			// wire CELL_W[15].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[12]
			// wire CELL_W[15].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[19]
			// wire CELL_W[15].IMUX_G2_DATA[3]     PPC405.TSTDSOCMWRDBUSI[1]
			// wire CELL_W[15].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[20]
			// wire CELL_W[15].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[13]
			// wire CELL_W[15].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[20]
			// wire CELL_W[15].IMUX_G3_DATA[3]     PPC405.TSTDSOCMWRDBUSI[2]
			// wire CELL_W[15].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[24]
			// wire CELL_W[15].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[25]
			// wire CELL_W[15].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[26]
			// wire CELL_W[15].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[27]
			// wire CELL_W[15].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[25]
			// wire CELL_W[15].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[26]
			// wire CELL_W[15].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[25]
			// wire CELL_W[15].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[26]
			// wire CELL_W[15].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[21]
			// wire CELL_W[15].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[20]
			// wire CELL_W[15].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[19]
			// wire CELL_W[15].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[18]
			// wire CELL_W[15].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABUSO[24]
			// wire CELL_W[15].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[20]
			// wire CELL_W[15].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[4]
			// wire CELL_W[15].OUT_SEC_BEL[15]     PPC405.C405DCRDBUSOUT[3]
			// wire CELL_E[0].IMUX_CLK_OPTINV[1]   PPC405.PLBCLK
			// wire CELL_E[0].IMUX_TI_OPTINV[0]    PPC405.TIEC405DETERMINISTICMULT
			// wire CELL_E[0].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[30]
			// wire CELL_E[0].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[31]
			// wire CELL_E[0].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[60]
			// wire CELL_E[0].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[60]
			// wire CELL_E[0].IMUX_G0_DATA[2]      PPC405.TSTRESETCHIPI
			// wire CELL_E[0].IMUX_G0_DATA[3]      PPC405.TSTISOCMREQPENDI
			// wire CELL_E[0].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[61]
			// wire CELL_E[0].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[61]
			// wire CELL_E[0].IMUX_G1_DATA[2]      PPC405.TSTCPUCLKI
			// wire CELL_E[0].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[62]
			// wire CELL_E[0].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[62]
			// wire CELL_E[0].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[11]
			// wire CELL_E[0].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[63]
			// wire CELL_E[0].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[63]
			// wire CELL_E[0].IMUX_G3_DATA[2]      PPC405.TSTISOCMXLATEVALIDI
			// wire CELL_E[0].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[60]
			// wire CELL_E[0].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[61]
			// wire CELL_E[0].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[62]
			// wire CELL_E[0].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[63]
			// wire CELL_E[0].OUT_FAN_BEL[4]       PPC405.C405RSTCHIPRESETREQ
			// wire CELL_E[0].OUT_FAN_BEL[5]       PPC405.C405RSTCORERESETREQ
			// wire CELL_E[0].OUT_FAN_BEL[6]       PPC405.C405CPMTIMERIRQ
			// wire CELL_E[0].OUT_FAN_BEL[7]       PPC405.C405CPMTIMERRESETREQ
			// wire CELL_E[0].OUT_SEC_BEL[8]       PPC405.TSTRESETSYSO
			// wire CELL_E[0].OUT_SEC_BEL[9]       PPC405.TSTRESETCOREO
			// wire CELL_E[0].OUT_SEC_BEL[10]      PPC405.TSTRESETCHIPO
			// wire CELL_E[0].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[26]
			// wire CELL_E[0].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[21]
			// wire CELL_E[0].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[7]
			// wire CELL_E[0].OUT_SEC_BEL[14]      PPC405.C405DBGWBFULL
			// wire CELL_E[0].OUT_SEC_BEL[15]      PPC405.C405DBGWBCOMPLETE
			// wire CELL_E[0].OUT_TEST[0]          PPC405.TSTJTAGENO
			// wire CELL_E[0].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[53]
			// wire CELL_E[0].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[54]
			// wire CELL_E[1].IMUX_CE_OPTINV[0]    PPC405.CPMC405CPUCLKEN
			// wire CELL_E[1].IMUX_TI_OPTINV[0]    PPC405.TIEC405DISOPERANDFWD
			// wire CELL_E[1].IMUX_TI_OPTINV[1]    PPC405.TIEC405MMUEN
			// wire CELL_E[1].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[29]
			// wire CELL_E[1].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[56]
			// wire CELL_E[1].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[56]
			// wire CELL_E[1].IMUX_G0_DATA[2]      PPC405.DBGC405DEBUGHALT
			// wire CELL_E[1].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[0]
			// wire CELL_E[1].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[57]
			// wire CELL_E[1].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[57]
			// wire CELL_E[1].IMUX_G1_DATA[2]      PPC405.TSTCLKINACTI
			// wire CELL_E[1].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[1]
			// wire CELL_E[1].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[58]
			// wire CELL_E[1].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[58]
			// wire CELL_E[1].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[12]
			// wire CELL_E[1].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[59]
			// wire CELL_E[1].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[59]
			// wire CELL_E[1].IMUX_G3_DATA[2]      PPC405.TSTISOCMICUREADYI
			// wire CELL_E[1].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[56]
			// wire CELL_E[1].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[57]
			// wire CELL_E[1].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[58]
			// wire CELL_E[1].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[59]
			// wire CELL_E[1].OUT_FAN_BEL[4]       PPC405.C405PLBDCUREQUEST
			// wire CELL_E[1].OUT_FAN_BEL[5]       PPC405.C405PLBDCUPRIORITY[0]
			// wire CELL_E[1].OUT_FAN_BEL[6]       PPC405.C405PLBDCUPRIORITY[1]
			// wire CELL_E[1].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABORT
			// wire CELL_E[1].OUT_SEC_BEL[8]       PPC405.TSTCPUCLKO
			// wire CELL_E[1].OUT_SEC_BEL[9]       PPC405.TSTCPUCLKENO
			// wire CELL_E[1].OUT_SEC_BEL[10]      PPC405.TSTTIMERENO
			// wire CELL_E[1].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[27]
			// wire CELL_E[1].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[22]
			// wire CELL_E[1].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[8]
			// wire CELL_E[1].OUT_SEC_BEL[14]      PPC405.C405DBGWBIAR[0]
			// wire CELL_E[1].OUT_SEC_BEL[15]      PPC405.C405PLBDCURNW
			// wire CELL_E[1].OUT_TEST[0]          PPC405.TSTCLKINACTO
			// wire CELL_E[1].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[55]
			// wire CELL_E[1].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[56]
			// wire CELL_E[2].IMUX_CE_OPTINV[0]    PPC405.CPMC405TIMERCLKEN
			// wire CELL_E[2].IMUX_TI_OPTINV[0]    PPC405.TIEC405PVR[26]
			// wire CELL_E[2].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[27]
			// wire CELL_E[2].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[28]
			// wire CELL_E[2].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[52]
			// wire CELL_E[2].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[52]
			// wire CELL_E[2].IMUX_G0_DATA[2]      PPC405.DBGC405UNCONDDEBUGEVENT
			// wire CELL_E[2].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[3]
			// wire CELL_E[2].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[53]
			// wire CELL_E[2].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[53]
			// wire CELL_E[2].IMUX_G1_DATA[2]      PPC405.TSTISOCMHOLDI
			// wire CELL_E[2].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[4]
			// wire CELL_E[2].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[54]
			// wire CELL_E[2].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[54]
			// wire CELL_E[2].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[13]
			// wire CELL_E[2].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[55]
			// wire CELL_E[2].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[55]
			// wire CELL_E[2].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[2]
			// wire CELL_E[2].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[52]
			// wire CELL_E[2].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[53]
			// wire CELL_E[2].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[54]
			// wire CELL_E[2].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[55]
			// wire CELL_E[2].OUT_FAN_BEL[4]       PPC405.C405PLBDCUGUARDED
			// wire CELL_E[2].OUT_FAN_BEL[5]       PPC405.C405PLBDCUWRITETHRU
			// wire CELL_E[2].OUT_FAN_BEL[6]       PPC405.C405DBGWBIAR[11]
			// wire CELL_E[2].OUT_FAN_BEL[7]       PPC405.C405DBGWBIAR[12]
			// wire CELL_E[2].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDDVALIDO[1]
			// wire CELL_E[2].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDDVALIDO[0]
			// wire CELL_E[2].OUT_SEC_BEL[10]      PPC405.TSTISOCMHOLDO
			// wire CELL_E[2].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[28]
			// wire CELL_E[2].OUT_SEC_BEL[12]      PPC405.C405PLBICUABORT
			// wire CELL_E[2].OUT_SEC_BEL[13]      PPC405.C405PLBICUPRIORITY[1]
			// wire CELL_E[2].OUT_SEC_BEL[14]      PPC405.C405PLBICUPRIORITY[0]
			// wire CELL_E[2].OUT_SEC_BEL[15]      PPC405.C405PLBICUREQUEST
			// wire CELL_E[2].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[0]
			// wire CELL_E[2].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[57]
			// wire CELL_E[2].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[58]
			// wire CELL_E[3].IMUX_CLK_OPTINV[0]   PPC405.CPMC405TIMERTICK
			// wire CELL_E[3].IMUX_CE_OPTINV[0]    PPC405.CPMC405JTAGCLKEN
			// wire CELL_E[3].IMUX_TI_OPTINV[0]    PPC405.TIEC405PVR[23]
			// wire CELL_E[3].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[24]
			// wire CELL_E[3].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[25]
			// wire CELL_E[3].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[48]
			// wire CELL_E[3].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[48]
			// wire CELL_E[3].IMUX_G0_DATA[2]      PPC405.TSTISOCMRDDVALIDI[0]
			// wire CELL_E[3].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[7]
			// wire CELL_E[3].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[49]
			// wire CELL_E[3].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[49]
			// wire CELL_E[3].IMUX_G1_DATA[2]      PPC405.TSTISOCMRDATAI[14]
			// wire CELL_E[3].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[50]
			// wire CELL_E[3].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[50]
			// wire CELL_E[3].IMUX_G2_DATA[2]      PPC405.TSTISOCMABUSI[5]
			// wire CELL_E[3].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[51]
			// wire CELL_E[3].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[51]
			// wire CELL_E[3].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[6]
			// wire CELL_E[3].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[48]
			// wire CELL_E[3].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[49]
			// wire CELL_E[3].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[50]
			// wire CELL_E[3].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[51]
			// wire CELL_E[3].OUT_FAN_BEL[4]       PPC405.C405PLBDCUBE[4]
			// wire CELL_E[3].OUT_FAN_BEL[5]       PPC405.C405PLBDCUBE[5]
			// wire CELL_E[3].OUT_FAN_BEL[6]       PPC405.C405PLBDCUBE[6]
			// wire CELL_E[3].OUT_FAN_BEL[7]       PPC405.C405PLBDCUBE[7]
			// wire CELL_E[3].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[3]
			// wire CELL_E[3].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[2]
			// wire CELL_E[3].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[1]
			// wire CELL_E[3].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[29]
			// wire CELL_E[3].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[16]
			// wire CELL_E[3].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[15]
			// wire CELL_E[3].OUT_SEC_BEL[14]      PPC405.C405DBGWBIAR[14]
			// wire CELL_E[3].OUT_SEC_BEL[15]      PPC405.C405DBGWBIAR[13]
			// wire CELL_E[3].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[4]
			// wire CELL_E[3].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[59]
			// wire CELL_E[3].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[60]
			// wire CELL_E[4].IMUX_TI_OPTINV[0]    PPC405.MCBCPUCLKEN
			// wire CELL_E[4].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[20]
			// wire CELL_E[4].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[21]
			// wire CELL_E[4].IMUX_TS_OPTINV[1]    PPC405.TIEC405PVR[22]
			// wire CELL_E[4].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[44]
			// wire CELL_E[4].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[44]
			// wire CELL_E[4].IMUX_G0_DATA[2]      PPC405.DBGC405EXTBUSHOLDACK
			// wire CELL_E[4].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[9]
			// wire CELL_E[4].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[45]
			// wire CELL_E[4].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[45]
			// wire CELL_E[4].IMUX_G1_DATA[2]      PPC405.TSTISOCMRDDVALIDI[1]
			// wire CELL_E[4].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[10]
			// wire CELL_E[4].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[46]
			// wire CELL_E[4].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[46]
			// wire CELL_E[4].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[15]
			// wire CELL_E[4].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[47]
			// wire CELL_E[4].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[47]
			// wire CELL_E[4].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[8]
			// wire CELL_E[4].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[44]
			// wire CELL_E[4].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[45]
			// wire CELL_E[4].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[46]
			// wire CELL_E[4].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[47]
			// wire CELL_E[4].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[28]
			// wire CELL_E[4].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[29]
			// wire CELL_E[4].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[30]
			// wire CELL_E[4].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[31]
			// wire CELL_E[4].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[8]
			// wire CELL_E[4].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[7]
			// wire CELL_E[4].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[6]
			// wire CELL_E[4].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[5]
			// wire CELL_E[4].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[18]
			// wire CELL_E[4].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[17]
			// wire CELL_E[4].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[29]
			// wire CELL_E[4].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[28]
			// wire CELL_E[4].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[61]
			// wire CELL_E[4].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[62]
			// wire CELL_E[5].IMUX_TI_OPTINV[0]    PPC405.MCBJTAGEN
			// wire CELL_E[5].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[18]
			// wire CELL_E[5].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[19]
			// wire CELL_E[5].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[40]
			// wire CELL_E[5].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[40]
			// wire CELL_E[5].IMUX_G0_DATA[2]      PPC405.PLBC405DCUWRDACK
			// wire CELL_E[5].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[16]
			// wire CELL_E[5].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[41]
			// wire CELL_E[5].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[41]
			// wire CELL_E[5].IMUX_G1_DATA[2]      PPC405.CPMC405CORECLKINACTIVE
			// wire CELL_E[5].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[11]
			// wire CELL_E[5].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[42]
			// wire CELL_E[5].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[42]
			// wire CELL_E[5].IMUX_G2_DATA[2]      PPC405.TSTRESETCOREI
			// wire CELL_E[5].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[12]
			// wire CELL_E[5].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[43]
			// wire CELL_E[5].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[43]
			// wire CELL_E[5].IMUX_G3_DATA[2]      PPC405.TSTISOCMRDATAI[0]
			// wire CELL_E[5].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[40]
			// wire CELL_E[5].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[41]
			// wire CELL_E[5].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[42]
			// wire CELL_E[5].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[43]
			// wire CELL_E[5].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[24]
			// wire CELL_E[5].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[25]
			// wire CELL_E[5].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[26]
			// wire CELL_E[5].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[27]
			// wire CELL_E[5].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[12]
			// wire CELL_E[5].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[11]
			// wire CELL_E[5].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[10]
			// wire CELL_E[5].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[9]
			// wire CELL_E[5].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[27]
			// wire CELL_E[5].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[26]
			// wire CELL_E[5].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[25]
			// wire CELL_E[5].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[24]
			// wire CELL_E[5].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[63]
			// wire CELL_E[5].OUT_TEST[2]          PPC405.TSTPLBSAMPLECYCLEO
			// wire CELL_E[6].IMUX_TI_OPTINV[0]    PPC405.MCBTIMEREN
			// wire CELL_E[6].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[36]
			// wire CELL_E[6].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[36]
			// wire CELL_E[6].IMUX_G0_DATA[2]      PPC405.PLBC405DCURDWDADDR[1]
			// wire CELL_E[6].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[1]
			// wire CELL_E[6].IMUX_G0_DATA[4]      PPC405.TSTISOCMABUSI[15]
			// wire CELL_E[6].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[37]
			// wire CELL_E[6].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[37]
			// wire CELL_E[6].IMUX_G1_DATA[2]      PPC405.PLBC405DCURDWDADDR[2]
			// wire CELL_E[6].IMUX_G1_DATA[3]      PPC405.TSTPLBSAMPLECYCLEI
			// wire CELL_E[6].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[38]
			// wire CELL_E[6].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[38]
			// wire CELL_E[6].IMUX_G2_DATA[2]      PPC405.PLBC405DCURDWDADDR[3]
			// wire CELL_E[6].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[13]
			// wire CELL_E[6].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[39]
			// wire CELL_E[6].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[39]
			// wire CELL_E[6].IMUX_G3_DATA[2]      PPC405.PLBC405DCURDDACK
			// wire CELL_E[6].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[14]
			// wire CELL_E[6].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[36]
			// wire CELL_E[6].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[37]
			// wire CELL_E[6].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[38]
			// wire CELL_E[6].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[39]
			// wire CELL_E[6].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[20]
			// wire CELL_E[6].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[21]
			// wire CELL_E[6].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[22]
			// wire CELL_E[6].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[23]
			// wire CELL_E[6].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[16]
			// wire CELL_E[6].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[15]
			// wire CELL_E[6].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[14]
			// wire CELL_E[6].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[13]
			// wire CELL_E[6].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[23]
			// wire CELL_E[6].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[22]
			// wire CELL_E[6].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[21]
			// wire CELL_E[6].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[20]
			// wire CELL_E[7].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[32]
			// wire CELL_E[7].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[32]
			// wire CELL_E[7].IMUX_G0_DATA[2]      PPC405.PLBC405DCUADDRACK
			// wire CELL_E[7].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[2]
			// wire CELL_E[7].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[33]
			// wire CELL_E[7].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[33]
			// wire CELL_E[7].IMUX_G1_DATA[2]      PPC405.PLBC405DCUSSIZE1
			// wire CELL_E[7].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[16]
			// wire CELL_E[7].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[34]
			// wire CELL_E[7].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[34]
			// wire CELL_E[7].IMUX_G2_DATA[2]      PPC405.PLBC405DCUBUSY
			// wire CELL_E[7].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[17]
			// wire CELL_E[7].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[35]
			// wire CELL_E[7].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[35]
			// wire CELL_E[7].IMUX_G3_DATA[2]      PPC405.PLBC405DCUERR
			// wire CELL_E[7].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[18]
			// wire CELL_E[7].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[32]
			// wire CELL_E[7].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[33]
			// wire CELL_E[7].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[34]
			// wire CELL_E[7].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[35]
			// wire CELL_E[7].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[16]
			// wire CELL_E[7].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[17]
			// wire CELL_E[7].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[18]
			// wire CELL_E[7].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[19]
			// wire CELL_E[7].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[20]
			// wire CELL_E[7].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[19]
			// wire CELL_E[7].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[18]
			// wire CELL_E[7].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[17]
			// wire CELL_E[7].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[19]
			// wire CELL_E[7].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[18]
			// wire CELL_E[7].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[17]
			// wire CELL_E[7].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[16]
			// wire CELL_E[8].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[28]
			// wire CELL_E[8].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[28]
			// wire CELL_E[8].IMUX_G0_DATA[2]      PPC405.PLBC405ICUADDRACK
			// wire CELL_E[8].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[3]
			// wire CELL_E[8].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[29]
			// wire CELL_E[8].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[29]
			// wire CELL_E[8].IMUX_G1_DATA[2]      PPC405.PLBC405ICUSSIZE1
			// wire CELL_E[8].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[19]
			// wire CELL_E[8].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[30]
			// wire CELL_E[8].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[30]
			// wire CELL_E[8].IMUX_G2_DATA[2]      PPC405.PLBC405ICUBUSY
			// wire CELL_E[8].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[20]
			// wire CELL_E[8].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[31]
			// wire CELL_E[8].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[31]
			// wire CELL_E[8].IMUX_G3_DATA[2]      PPC405.PLBC405ICUERR
			// wire CELL_E[8].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[21]
			// wire CELL_E[8].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[28]
			// wire CELL_E[8].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[29]
			// wire CELL_E[8].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[30]
			// wire CELL_E[8].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[31]
			// wire CELL_E[8].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[12]
			// wire CELL_E[8].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[13]
			// wire CELL_E[8].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[14]
			// wire CELL_E[8].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[15]
			// wire CELL_E[8].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[24]
			// wire CELL_E[8].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[23]
			// wire CELL_E[8].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[22]
			// wire CELL_E[8].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[21]
			// wire CELL_E[8].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[15]
			// wire CELL_E[8].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[14]
			// wire CELL_E[8].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[13]
			// wire CELL_E[8].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[12]
			// wire CELL_E[9].IMUX_CLK_OPTINV[0]   PPC405.CPMC405CLOCK
			// wire CELL_E[9].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[24]
			// wire CELL_E[9].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[24]
			// wire CELL_E[9].IMUX_G0_DATA[2]      PPC405.PLBC405ICURDWDADDR[1]
			// wire CELL_E[9].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[4]
			// wire CELL_E[9].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[25]
			// wire CELL_E[9].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[25]
			// wire CELL_E[9].IMUX_G1_DATA[2]      PPC405.PLBC405ICURDWDADDR[2]
			// wire CELL_E[9].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[22]
			// wire CELL_E[9].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[26]
			// wire CELL_E[9].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[26]
			// wire CELL_E[9].IMUX_G2_DATA[2]      PPC405.PLBC405ICURDWDADDR[3]
			// wire CELL_E[9].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[23]
			// wire CELL_E[9].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[27]
			// wire CELL_E[9].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[27]
			// wire CELL_E[9].IMUX_G3_DATA[2]      PPC405.PLBC405ICURDDACK
			// wire CELL_E[9].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[24]
			// wire CELL_E[9].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[24]
			// wire CELL_E[9].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[25]
			// wire CELL_E[9].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[26]
			// wire CELL_E[9].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[27]
			// wire CELL_E[9].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[8]
			// wire CELL_E[9].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[9]
			// wire CELL_E[9].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[10]
			// wire CELL_E[9].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[11]
			// wire CELL_E[9].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[28]
			// wire CELL_E[9].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[27]
			// wire CELL_E[9].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[26]
			// wire CELL_E[9].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[25]
			// wire CELL_E[9].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[11]
			// wire CELL_E[9].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[10]
			// wire CELL_E[9].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[9]
			// wire CELL_E[9].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[8]
			// wire CELL_E[10].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[15]
			// wire CELL_E[10].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[16]
			// wire CELL_E[10].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[17]
			// wire CELL_E[10].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[20]
			// wire CELL_E[10].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[20]
			// wire CELL_E[10].IMUX_G0_DATA[2]     PPC405.EICC405CRITINPUTIRQ
			// wire CELL_E[10].IMUX_G0_DATA[3]     PPC405.TSTISOCMABUSI[27]
			// wire CELL_E[10].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[21]
			// wire CELL_E[10].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[21]
			// wire CELL_E[10].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[5]
			// wire CELL_E[10].IMUX_G1_DATA[3]     PPC405.TSTISOCMABUSI[28]
			// wire CELL_E[10].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[22]
			// wire CELL_E[10].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[22]
			// wire CELL_E[10].IMUX_G2_DATA[2]     PPC405.TSTISOCMABUSI[25]
			// wire CELL_E[10].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[23]
			// wire CELL_E[10].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[23]
			// wire CELL_E[10].IMUX_G3_DATA[2]     PPC405.TSTISOCMABUSI[26]
			// wire CELL_E[10].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[20]
			// wire CELL_E[10].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[21]
			// wire CELL_E[10].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[22]
			// wire CELL_E[10].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[23]
			// wire CELL_E[10].OUT_FAN_BEL[4]      PPC405.C405PLBDCUABUS[4]
			// wire CELL_E[10].OUT_FAN_BEL[5]      PPC405.C405PLBDCUABUS[5]
			// wire CELL_E[10].OUT_FAN_BEL[6]      PPC405.C405PLBDCUABUS[6]
			// wire CELL_E[10].OUT_FAN_BEL[7]      PPC405.C405PLBDCUABUS[7]
			// wire CELL_E[10].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[32]
			// wire CELL_E[10].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[31]
			// wire CELL_E[10].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[30]
			// wire CELL_E[10].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[29]
			// wire CELL_E[10].OUT_SEC_BEL[12]     PPC405.C405PLBICUABUS[7]
			// wire CELL_E[10].OUT_SEC_BEL[13]     PPC405.C405PLBICUABUS[6]
			// wire CELL_E[10].OUT_SEC_BEL[14]     PPC405.C405PLBICUABUS[5]
			// wire CELL_E[10].OUT_SEC_BEL[15]     PPC405.C405PLBICUABUS[4]
			// wire CELL_E[11].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETCHIP
			// wire CELL_E[11].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[12]
			// wire CELL_E[11].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[13]
			// wire CELL_E[11].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[14]
			// wire CELL_E[11].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[16]
			// wire CELL_E[11].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[16]
			// wire CELL_E[11].IMUX_G0_DATA[2]     PPC405.TSTRESETSYSI
			// wire CELL_E[11].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[17]
			// wire CELL_E[11].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[17]
			// wire CELL_E[11].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[6]
			// wire CELL_E[11].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[18]
			// wire CELL_E[11].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[18]
			// wire CELL_E[11].IMUX_G2_DATA[2]     PPC405.TSTISOCMABUSI[29]
			// wire CELL_E[11].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[19]
			// wire CELL_E[11].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[19]
			// wire CELL_E[11].IMUX_G3_DATA[2]     PPC405.TSTISOCMABORTI
			// wire CELL_E[11].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[16]
			// wire CELL_E[11].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[17]
			// wire CELL_E[11].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[18]
			// wire CELL_E[11].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[19]
			// wire CELL_E[11].OUT_FAN_BEL[4]      PPC405.C405PLBDCUABUS[0]
			// wire CELL_E[11].OUT_FAN_BEL[5]      PPC405.C405PLBDCUABUS[1]
			// wire CELL_E[11].OUT_FAN_BEL[6]      PPC405.C405PLBDCUABUS[2]
			// wire CELL_E[11].OUT_FAN_BEL[7]      PPC405.C405PLBDCUABUS[3]
			// wire CELL_E[11].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[36]
			// wire CELL_E[11].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[35]
			// wire CELL_E[11].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[34]
			// wire CELL_E[11].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[33]
			// wire CELL_E[11].OUT_SEC_BEL[12]     PPC405.C405PLBICUABUS[3]
			// wire CELL_E[11].OUT_SEC_BEL[13]     PPC405.C405PLBICUABUS[2]
			// wire CELL_E[11].OUT_SEC_BEL[14]     PPC405.C405PLBICUABUS[1]
			// wire CELL_E[11].OUT_SEC_BEL[15]     PPC405.C405PLBICUABUS[0]
			// wire CELL_E[12].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETCORE
			// wire CELL_E[12].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[9]
			// wire CELL_E[12].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[10]
			// wire CELL_E[12].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[11]
			// wire CELL_E[12].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[12]
			// wire CELL_E[12].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[12]
			// wire CELL_E[12].IMUX_G0_DATA[2]     PPC405.TSTJTAGENI
			// wire CELL_E[12].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[13]
			// wire CELL_E[12].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[13]
			// wire CELL_E[12].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[7]
			// wire CELL_E[12].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[14]
			// wire CELL_E[12].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[14]
			// wire CELL_E[12].IMUX_G2_DATA[2]     PPC405.JTGC405TRSTNEG
			// wire CELL_E[12].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[15]
			// wire CELL_E[12].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[15]
			// wire CELL_E[12].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[12]
			// wire CELL_E[12].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[13]
			// wire CELL_E[12].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[14]
			// wire CELL_E[12].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[15]
			// wire CELL_E[12].OUT_FAN_BEL[4]      PPC405.C405PLBDCUSIZE2
			// wire CELL_E[12].OUT_FAN_BEL[5]      PPC405.C405PLBDCUU0ATTR
			// wire CELL_E[12].OUT_FAN_BEL[6]      PPC405.C405PLBDCUCACHEABLE
			// wire CELL_E[12].OUT_FAN_BEL[7]      PPC405.C405DBGWBIAR[19]
			// wire CELL_E[12].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[40]
			// wire CELL_E[12].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[39]
			// wire CELL_E[12].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[38]
			// wire CELL_E[12].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[37]
			// wire CELL_E[12].OUT_SEC_BEL[12]     PPC405.C405PLBICUCACHEABLE
			// wire CELL_E[12].OUT_SEC_BEL[13]     PPC405.C405PLBICUU0ATTR
			// wire CELL_E[12].OUT_SEC_BEL[14]     PPC405.C405PLBICUSIZE[3]
			// wire CELL_E[12].OUT_SEC_BEL[15]     PPC405.C405PLBICUSIZE[2]
			// wire CELL_E[12].OUT_TEST[0]         PPC405.TSTTRSTNEGO
			// wire CELL_E[13].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETSYS
			// wire CELL_E[13].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[6]
			// wire CELL_E[13].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[7]
			// wire CELL_E[13].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[8]
			// wire CELL_E[13].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[8]
			// wire CELL_E[13].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[8]
			// wire CELL_E[13].IMUX_G0_DATA[2]     PPC405.TSTTIMERENI
			// wire CELL_E[13].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[9]
			// wire CELL_E[13].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[9]
			// wire CELL_E[13].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[8]
			// wire CELL_E[13].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[10]
			// wire CELL_E[13].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[10]
			// wire CELL_E[13].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[11]
			// wire CELL_E[13].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[11]
			// wire CELL_E[13].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[8]
			// wire CELL_E[13].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[9]
			// wire CELL_E[13].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[10]
			// wire CELL_E[13].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[11]
			// wire CELL_E[13].OUT_FAN_BEL[4]      PPC405.C405PLBDCUBE[0]
			// wire CELL_E[13].OUT_FAN_BEL[5]      PPC405.C405PLBDCUBE[1]
			// wire CELL_E[13].OUT_FAN_BEL[6]      PPC405.C405PLBDCUBE[2]
			// wire CELL_E[13].OUT_FAN_BEL[7]      PPC405.C405PLBDCUBE[3]
			// wire CELL_E[13].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[44]
			// wire CELL_E[13].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[43]
			// wire CELL_E[13].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[42]
			// wire CELL_E[13].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[41]
			// wire CELL_E[13].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[23]
			// wire CELL_E[13].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[9]
			// wire CELL_E[13].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[2]
			// wire CELL_E[13].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[1]
			// wire CELL_E[14].IMUX_TI_OPTINV[0]   PPC405.MCPPCRST
			// wire CELL_E[14].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[3]
			// wire CELL_E[14].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[4]
			// wire CELL_E[14].IMUX_TS_OPTINV[1]   PPC405.TIEC405PVR[5]
			// wire CELL_E[14].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[4]
			// wire CELL_E[14].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[4]
			// wire CELL_E[14].IMUX_G0_DATA[2]     PPC405.TSTCPUCLKENI
			// wire CELL_E[14].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[5]
			// wire CELL_E[14].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[5]
			// wire CELL_E[14].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[9]
			// wire CELL_E[14].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[6]
			// wire CELL_E[14].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[6]
			// wire CELL_E[14].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[7]
			// wire CELL_E[14].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[7]
			// wire CELL_E[14].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[4]
			// wire CELL_E[14].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[5]
			// wire CELL_E[14].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[6]
			// wire CELL_E[14].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[7]
			// wire CELL_E[14].OUT_FAN_BEL[4]      PPC405.C405RSTSYSRESETREQ
			// wire CELL_E[14].OUT_FAN_BEL[5]      PPC405.C405CPMCORESLEEPREQ
			// wire CELL_E[14].OUT_FAN_BEL[6]      PPC405.C405XXXMACHINECHECK
			// wire CELL_E[14].OUT_FAN_BEL[7]      PPC405.C405DBGLOADDATAONAPUDBUS
			// wire CELL_E[14].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[48]
			// wire CELL_E[14].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[47]
			// wire CELL_E[14].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[46]
			// wire CELL_E[14].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[45]
			// wire CELL_E[14].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[24]
			// wire CELL_E[14].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[10]
			// wire CELL_E[14].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[4]
			// wire CELL_E[14].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[3]
			// wire CELL_E[15].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[0]
			// wire CELL_E[15].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[1]
			// wire CELL_E[15].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[2]
			// wire CELL_E[15].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[0]
			// wire CELL_E[15].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[0]
			// wire CELL_E[15].IMUX_G0_DATA[2]     PPC405.EICC405EXTINPUTIRQ
			// wire CELL_E[15].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[1]
			// wire CELL_E[15].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[1]
			// wire CELL_E[15].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[10]
			// wire CELL_E[15].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[2]
			// wire CELL_E[15].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[2]
			// wire CELL_E[15].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[3]
			// wire CELL_E[15].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[3]
			// wire CELL_E[15].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[0]
			// wire CELL_E[15].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[1]
			// wire CELL_E[15].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[2]
			// wire CELL_E[15].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[3]
			// wire CELL_E[15].OUT_FAN_BEL[4]      PPC405.C405CPMMSRCE
			// wire CELL_E[15].OUT_FAN_BEL[5]      PPC405.C405CPMMSREE
			// wire CELL_E[15].OUT_FAN_BEL[6]      PPC405.C405DBGMSRWE
			// wire CELL_E[15].OUT_FAN_BEL[7]      PPC405.C405DBGSTOPACK
			// wire CELL_E[15].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[52]
			// wire CELL_E[15].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[51]
			// wire CELL_E[15].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[50]
			// wire CELL_E[15].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[49]
			// wire CELL_E[15].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[25]
			// wire CELL_E[15].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[20]
			// wire CELL_E[15].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[6]
			// wire CELL_E[15].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[5]
			// wire CELL_S[0].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[0]
			// wire CELL_S[0].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[4]
			// wire CELL_S[0].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[8]
			// wire CELL_S[0].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[12]
			// wire CELL_S[0].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[17]
			// wire CELL_S[0].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[49]
			// wire CELL_S[0].IMUX_G0_DATA[6]      PPC405.LSSDC405SCANIN[8]
			// wire CELL_S[0].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[1]
			// wire CELL_S[0].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[5]
			// wire CELL_S[0].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[9]
			// wire CELL_S[0].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[13]
			// wire CELL_S[0].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[18]
			// wire CELL_S[0].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[50]
			// wire CELL_S[0].IMUX_G1_DATA[6]      PPC405.LSSDC405SCANIN[9]
			// wire CELL_S[0].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[2]
			// wire CELL_S[0].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[6]
			// wire CELL_S[0].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[10]
			// wire CELL_S[0].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[14]
			// wire CELL_S[0].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[19]
			// wire CELL_S[0].IMUX_G2_DATA[5]      PPC405.LSSDC405ARRAYCCLKNEG
			// wire CELL_S[0].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[3]
			// wire CELL_S[0].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[7]
			// wire CELL_S[0].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[11]
			// wire CELL_S[0].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[15]
			// wire CELL_S[0].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[20]
			// wire CELL_S[0].IMUX_G3_DATA[5]      PPC405.LSSDC405BCLK
			// wire CELL_S[0].IMUX_BRAM_ADDRA[0]   PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[1]   PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[2]   PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[3]   PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[0] PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[1] PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[2] PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[3] PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[0] PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[1] PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[2] PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[3] PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S3[0] PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S3[1] PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[0]   PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[1]   PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[2]   PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[3]   PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[0] PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[1] PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[2] PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[3] PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[0] PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[1] PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[2] PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[3] PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S3[0] PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S3[1] PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_S[0].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRABUS[8]
			// wire CELL_S[0].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRABUS[9]
			// wire CELL_S[0].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRABUS[10]
			// wire CELL_S[0].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRABUS[11]
			// wire CELL_S[0].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRABUS[12]
			// wire CELL_S[0].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRABUS[13]
			// wire CELL_S[0].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRABUS[14]
			// wire CELL_S[0].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[0].OUT_SEC_BEL[8]       PPC405.TSTISOCMABUSO[0]
			// wire CELL_S[0].OUT_SEC_BEL[9]       PPC405.TSTISOCMICUREADYO
			// wire CELL_S[0].OUT_SEC_BEL[10]      PPC405.TSTISOCMREQPENDO
			// wire CELL_S[0].OUT_SEC_BEL[11]      PPC405.TSTISOCMXLATEVALIDO
			// wire CELL_S[0].OUT_SEC_BEL[12]      PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[0].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[0].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[0].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[0].OUT_TEST[0]          PPC405.TSTISOCMABUSO[29]
			// wire CELL_S[0].OUT_TEST[2]          PPC405.TSTISOCMABORTO
			// wire CELL_S[0].OUT_TEST[4]          PPC405.C405ISOCMU0ATTR
			// wire CELL_S[0].OUT_TEST[6]          PPC405.C405DSOCMCACHEABLE
			// wire CELL_S[1].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[16]
			// wire CELL_S[1].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[20]
			// wire CELL_S[1].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[24]
			// wire CELL_S[1].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[28]
			// wire CELL_S[1].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[21]
			// wire CELL_S[1].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[51]
			// wire CELL_S[1].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[17]
			// wire CELL_S[1].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[21]
			// wire CELL_S[1].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[25]
			// wire CELL_S[1].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[29]
			// wire CELL_S[1].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[22]
			// wire CELL_S[1].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[52]
			// wire CELL_S[1].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[18]
			// wire CELL_S[1].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[22]
			// wire CELL_S[1].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[26]
			// wire CELL_S[1].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[30]
			// wire CELL_S[1].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[23]
			// wire CELL_S[1].IMUX_G2_DATA[5]      PPC405.LSSDC405BISTCCLK
			// wire CELL_S[1].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[19]
			// wire CELL_S[1].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[23]
			// wire CELL_S[1].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[27]
			// wire CELL_S[1].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[31]
			// wire CELL_S[1].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[24]
			// wire CELL_S[1].IMUX_G3_DATA[5]      PPC405.LSSDC405CNTLPOINT
			// wire CELL_S[1].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[1].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[1].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[1].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[1].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[1].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[1].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[1].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[1].OUT_SEC_BEL[8]       PPC405.C405LSSDDIAGOUT
			// wire CELL_S[1].OUT_SEC_BEL[9]       PPC405.C405LSSDDIAGABISTDONE
			// wire CELL_S[1].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[4]
			// wire CELL_S[1].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[3]
			// wire CELL_S[1].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[2]
			// wire CELL_S[1].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[1]
			// wire CELL_S[1].OUT_SEC_BEL[14]      PPC405.ISOCMRDADDRVALID
			// wire CELL_S[1].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[1].OUT_TEST[0]          PPC405.C405DSOCMGUARDED
			// wire CELL_S[1].OUT_TEST[2]          PPC405.C405DSOCMSTRINGMULTIPLE
			// wire CELL_S[2].IMUX_SR_OPTINV[0]    PPC405.ISCNTLVALUE[0]
			// wire CELL_S[2].IMUX_SR_OPTINV[1]    PPC405.ISCNTLVALUE[1]
			// wire CELL_S[2].IMUX_TI_OPTINV[0]    PPC405.TIEISOCMDCRADDR[0]
			// wire CELL_S[2].IMUX_TI_OPTINV[1]    PPC405.TIEISOCMDCRADDR[1]
			// wire CELL_S[2].IMUX_TS_OPTINV[0]    PPC405.TIEISOCMDCRADDR[2]
			// wire CELL_S[2].IMUX_TS_OPTINV[1]    PPC405.TIEISOCMDCRADDR[3]
			// wire CELL_S[2].IMUX_G0_DATA[0]      PPC405.ISCNTLVALUE[6]
			// wire CELL_S[2].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[27]
			// wire CELL_S[2].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANGATE
			// wire CELL_S[2].IMUX_G1_DATA[0]      PPC405.ISCNTLVALUE[7]
			// wire CELL_S[2].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[28]
			// wire CELL_S[2].IMUX_G1_DATA[2]      PPC405.LSSDC405TESTEVS
			// wire CELL_S[2].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[25]
			// wire CELL_S[2].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[53]
			// wire CELL_S[2].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[26]
			// wire CELL_S[2].IMUX_G3_DATA[1]      PPC405.TSTISOCMRDATAI[54]
			// wire CELL_S[2].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[0]
			// wire CELL_S[2].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[1]
			// wire CELL_S[2].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[2]
			// wire CELL_S[2].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[3]
			// wire CELL_S[2].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[4]
			// wire CELL_S[2].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[5]
			// wire CELL_S[2].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[6]
			// wire CELL_S[2].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[7]
			// wire CELL_S[2].OUT_SEC_BEL[8]       PPC405.C405LSSDSCANOUT[0]
			// wire CELL_S[2].OUT_SEC_BEL[9]       PPC405.TSTISOCMABUSO[8]
			// wire CELL_S[2].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[7]
			// wire CELL_S[2].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[6]
			// wire CELL_S[2].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[5]
			// wire CELL_S[2].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMEN
			// wire CELL_S[2].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMEVENWRITEEN
			// wire CELL_S[2].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMODDWRITEEN
			// wire CELL_S[2].OUT_TEST[0]          PPC405.C405LSSDSCANOUT[1]
			// wire CELL_S[2].OUT_TEST[2]          PPC405.C405DSOCMU0ATTR
			// wire CELL_S[3].IMUX_SR_OPTINV[0]    PPC405.ISCNTLVALUE[2]
			// wire CELL_S[3].IMUX_SR_OPTINV[1]    PPC405.ISCNTLVALUE[3]
			// wire CELL_S[3].IMUX_TI_OPTINV[0]    PPC405.TIEISOCMDCRADDR[4]
			// wire CELL_S[3].IMUX_TI_OPTINV[1]    PPC405.TIEISOCMDCRADDR[5]
			// wire CELL_S[3].IMUX_TS_OPTINV[0]    PPC405.TIEISOCMDCRADDR[6]
			// wire CELL_S[3].IMUX_TS_OPTINV[1]    PPC405.TIEISOCMDCRADDR[7]
			// wire CELL_S[3].IMUX_G0_DATA[0]      PPC405.TSTISOCMRDATAI[29]
			// wire CELL_S[3].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[55]
			// wire CELL_S[3].IMUX_G1_DATA[0]      PPC405.TSTISOCMRDATAI[30]
			// wire CELL_S[3].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[56]
			// wire CELL_S[3].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[31]
			// wire CELL_S[3].IMUX_G2_DATA[1]      PPC405.LSSDC405TESTM1
			// wire CELL_S[3].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[32]
			// wire CELL_S[3].IMUX_G3_DATA[1]      PPC405.LSSDC405TESTM3
			// wire CELL_S[3].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[8]
			// wire CELL_S[3].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[9]
			// wire CELL_S[3].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[10]
			// wire CELL_S[3].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[11]
			// wire CELL_S[3].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[12]
			// wire CELL_S[3].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[13]
			// wire CELL_S[3].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[14]
			// wire CELL_S[3].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[15]
			// wire CELL_S[3].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[3]
			// wire CELL_S[3].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[2]
			// wire CELL_S[3].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[12]
			// wire CELL_S[3].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[11]
			// wire CELL_S[3].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[10]
			// wire CELL_S[3].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[9]
			// wire CELL_S[4].IMUX_CLK_OPTINV[0]   PPC405.BRAMISOCMCLK
			// wire CELL_S[4].IMUX_TI_OPTINV[0]    PPC405.ISARCVALUE[0]
			// wire CELL_S[4].IMUX_TI_OPTINV[1]    PPC405.ISARCVALUE[1]
			// wire CELL_S[4].IMUX_TS_OPTINV[0]    PPC405.ISARCVALUE[2]
			// wire CELL_S[4].IMUX_TS_OPTINV[1]    PPC405.ISARCVALUE[3]
			// wire CELL_S[4].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDACK
			// wire CELL_S[4].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[36]
			// wire CELL_S[4].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANIN[1]
			// wire CELL_S[4].IMUX_G1_DATA[0]      PPC405.TSTISOCMRDATAI[33]
			// wire CELL_S[4].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[57]
			// wire CELL_S[4].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[34]
			// wire CELL_S[4].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[58]
			// wire CELL_S[4].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[35]
			// wire CELL_S[4].IMUX_G3_DATA[1]      PPC405.LSSDC405SCANIN[0]
			// wire CELL_S[4].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[16]
			// wire CELL_S[4].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[17]
			// wire CELL_S[4].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[18]
			// wire CELL_S[4].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[19]
			// wire CELL_S[4].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[20]
			// wire CELL_S[4].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[21]
			// wire CELL_S[4].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[22]
			// wire CELL_S[4].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[23]
			// wire CELL_S[4].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[5]
			// wire CELL_S[4].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[4]
			// wire CELL_S[4].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[16]
			// wire CELL_S[4].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[15]
			// wire CELL_S[4].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[14]
			// wire CELL_S[4].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[13]
			// wire CELL_S[5].IMUX_TI_OPTINV[0]    PPC405.ISARCVALUE[4]
			// wire CELL_S[5].IMUX_TI_OPTINV[1]    PPC405.ISARCVALUE[5]
			// wire CELL_S[5].IMUX_TS_OPTINV[0]    PPC405.ISARCVALUE[6]
			// wire CELL_S[5].IMUX_TS_OPTINV[1]    PPC405.ISARCVALUE[7]
			// wire CELL_S[5].IMUX_G0_DATA[0]      PPC405.ISCNTLVALUE[4]
			// wire CELL_S[5].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[39]
			// wire CELL_S[5].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANIN[2]
			// wire CELL_S[5].IMUX_G1_DATA[0]      PPC405.ISCNTLVALUE[5]
			// wire CELL_S[5].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[40]
			// wire CELL_S[5].IMUX_G1_DATA[2]      PPC405.LSSDC405SCANIN[3]
			// wire CELL_S[5].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[37]
			// wire CELL_S[5].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[59]
			// wire CELL_S[5].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[38]
			// wire CELL_S[5].IMUX_G3_DATA[1]      PPC405.TSTISOCMRDATAI[60]
			// wire CELL_S[5].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[24]
			// wire CELL_S[5].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[25]
			// wire CELL_S[5].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[26]
			// wire CELL_S[5].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[27]
			// wire CELL_S[5].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[28]
			// wire CELL_S[5].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[29]
			// wire CELL_S[5].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[30]
			// wire CELL_S[5].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[31]
			// wire CELL_S[5].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[7]
			// wire CELL_S[5].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[6]
			// wire CELL_S[5].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[20]
			// wire CELL_S[5].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[19]
			// wire CELL_S[5].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[18]
			// wire CELL_S[5].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[17]
			// wire CELL_S[6].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[32]
			// wire CELL_S[6].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[36]
			// wire CELL_S[6].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[40]
			// wire CELL_S[6].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[44]
			// wire CELL_S[6].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[41]
			// wire CELL_S[6].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[61]
			// wire CELL_S[6].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[33]
			// wire CELL_S[6].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[37]
			// wire CELL_S[6].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[41]
			// wire CELL_S[6].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[45]
			// wire CELL_S[6].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[42]
			// wire CELL_S[6].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[62]
			// wire CELL_S[6].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[34]
			// wire CELL_S[6].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[38]
			// wire CELL_S[6].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[42]
			// wire CELL_S[6].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[46]
			// wire CELL_S[6].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[43]
			// wire CELL_S[6].IMUX_G2_DATA[5]      PPC405.LSSDC405SCANIN[4]
			// wire CELL_S[6].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[35]
			// wire CELL_S[6].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[39]
			// wire CELL_S[6].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[43]
			// wire CELL_S[6].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[47]
			// wire CELL_S[6].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[44]
			// wire CELL_S[6].IMUX_G3_DATA[5]      PPC405.LSSDC405SCANIN[5]
			// wire CELL_S[6].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMRDABUS[8]
			// wire CELL_S[6].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMRDABUS[9]
			// wire CELL_S[6].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMRDABUS[10]
			// wire CELL_S[6].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMRDABUS[11]
			// wire CELL_S[6].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMRDABUS[12]
			// wire CELL_S[6].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMRDABUS[13]
			// wire CELL_S[6].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMRDABUS[14]
			// wire CELL_S[6].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[6].OUT_SEC_BEL[8]       PPC405.TSTISOCMABUSO[24]
			// wire CELL_S[6].OUT_SEC_BEL[9]       PPC405.TSTISOCMABUSO[23]
			// wire CELL_S[6].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[22]
			// wire CELL_S[6].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[21]
			// wire CELL_S[6].OUT_SEC_BEL[12]      PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[6].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[6].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[6].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[6].OUT_TEST[0]          PPC405.C405LSSDSCANOUT[8]
			// wire CELL_S[6].OUT_TEST[2]          PPC405.C405LSSDSCANOUT[9]
			// wire CELL_S[7].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[48]
			// wire CELL_S[7].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[52]
			// wire CELL_S[7].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[56]
			// wire CELL_S[7].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[60]
			// wire CELL_S[7].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[45]
			// wire CELL_S[7].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[63]
			// wire CELL_S[7].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[49]
			// wire CELL_S[7].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[53]
			// wire CELL_S[7].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[57]
			// wire CELL_S[7].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[61]
			// wire CELL_S[7].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[46]
			// wire CELL_S[7].IMUX_G1_DATA[5]      PPC405.LSSDC405ACLK
			// wire CELL_S[7].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[50]
			// wire CELL_S[7].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[54]
			// wire CELL_S[7].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[58]
			// wire CELL_S[7].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[62]
			// wire CELL_S[7].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[47]
			// wire CELL_S[7].IMUX_G2_DATA[5]      PPC405.LSSDC405SCANIN[6]
			// wire CELL_S[7].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[51]
			// wire CELL_S[7].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[55]
			// wire CELL_S[7].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[59]
			// wire CELL_S[7].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[63]
			// wire CELL_S[7].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[48]
			// wire CELL_S[7].IMUX_G3_DATA[5]      PPC405.LSSDC405SCANIN[7]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[0]   PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[1]   PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[2]   PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[3]   PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[0] PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[1] PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[2] PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[3] PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[0] PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[1] PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[2] PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[3] PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S3[0] PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S3[1] PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[0]   PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[1]   PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[2]   PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[3]   PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[0] PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[1] PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[2] PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[3] PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[0] PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[1] PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[2] PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[3] PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S3[0] PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S3[1] PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_S[7].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[7].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[7].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[7].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[7].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[7].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[7].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[7].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[7].OUT_SEC_BEL[9]       PPC405.C405ISOCMCONTEXTSYNC
			// wire CELL_S[7].OUT_SEC_BEL[10]      PPC405.C405ISOCMCACHEABLE
			// wire CELL_S[7].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[28]
			// wire CELL_S[7].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[27]
			// wire CELL_S[7].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[26]
			// wire CELL_S[7].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[25]
			// wire CELL_S[7].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_N[0].IMUX_G0_DATA[0]      PPC405.BRAMDSOCMRDDBUS[0]
			// wire CELL_N[0].IMUX_G0_DATA[1]      PPC405.BRAMDSOCMRDDBUS[4]
			// wire CELL_N[0].IMUX_G0_DATA[2]      PPC405.BRAMDSOCMRDDBUS[8]
			// wire CELL_N[0].IMUX_G0_DATA[3]      PPC405.BRAMDSOCMRDDBUS[12]
			// wire CELL_N[0].IMUX_G1_DATA[0]      PPC405.BRAMDSOCMRDDBUS[1]
			// wire CELL_N[0].IMUX_G1_DATA[1]      PPC405.BRAMDSOCMRDDBUS[5]
			// wire CELL_N[0].IMUX_G1_DATA[2]      PPC405.BRAMDSOCMRDDBUS[9]
			// wire CELL_N[0].IMUX_G1_DATA[3]      PPC405.BRAMDSOCMRDDBUS[13]
			// wire CELL_N[0].IMUX_G2_DATA[0]      PPC405.BRAMDSOCMRDDBUS[2]
			// wire CELL_N[0].IMUX_G2_DATA[1]      PPC405.BRAMDSOCMRDDBUS[6]
			// wire CELL_N[0].IMUX_G2_DATA[2]      PPC405.BRAMDSOCMRDDBUS[10]
			// wire CELL_N[0].IMUX_G2_DATA[3]      PPC405.BRAMDSOCMRDDBUS[14]
			// wire CELL_N[0].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDBUS[3]
			// wire CELL_N[0].IMUX_G3_DATA[1]      PPC405.BRAMDSOCMRDDBUS[7]
			// wire CELL_N[0].IMUX_G3_DATA[2]      PPC405.BRAMDSOCMRDDBUS[11]
			// wire CELL_N[0].IMUX_G3_DATA[3]      PPC405.BRAMDSOCMRDDBUS[15]
			// wire CELL_N[0].IMUX_BRAM_ADDRA[0]   PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[0].IMUX_BRAM_ADDRA[1]   PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[0] PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[1] PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[2] PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[3] PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[0] PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[1] PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[2] PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[3] PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[0] PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[1] PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[2] PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[3] PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[0].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMBYTEWRITE[0]
			// wire CELL_N[0].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMBYTEWRITE[1]
			// wire CELL_N[0].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMBYTEWRITE[2]
			// wire CELL_N[0].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMBYTEWRITE[3]
			// wire CELL_N[0].OUT_FAN_BEL[4]       PPC405.C405TRCODDEXECUTIONSTATUS[1]
			// wire CELL_N[0].OUT_FAN_BEL[5]       PPC405.C405TRCTRACESTATUS[0]
			// wire CELL_N[0].OUT_FAN_BEL[6]       PPC405.C405TRCTRACESTATUS[3]
			// wire CELL_N[0].OUT_FAN_BEL[7]       PPC405.C405TRCTRIGGEREVENTOUT
			// wire CELL_N[0].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[28]
			// wire CELL_N[0].OUT_SEC_BEL[10]      PPC405.TSTDSOCMWRDBUSO[15]
			// wire CELL_N[0].OUT_SEC_BEL[11]      PPC405.TSTDSOCMWRDBUSO[14]
			// wire CELL_N[0].OUT_SEC_BEL[12]      PPC405.TSTDSOCMWRDBUSO[1]
			// wire CELL_N[0].OUT_SEC_BEL[13]      PPC405.C405JTGSHIFTDR
			// wire CELL_N[0].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[3]
			// wire CELL_N[0].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[2]
			// wire CELL_N[1].IMUX_CLK_OPTINV[0]   PPC405.JTGC405TCK
			// wire CELL_N[1].IMUX_TI_OPTINV[0]    PPC405.DSCNTLVALUE[0]
			// wire CELL_N[1].IMUX_TI_OPTINV[1]    PPC405.DSCNTLVALUE[1]
			// wire CELL_N[1].IMUX_TS_OPTINV[0]    PPC405.DSCNTLVALUE[2]
			// wire CELL_N[1].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[3]
			// wire CELL_N[1].IMUX_G0_DATA[0]      PPC405.TRCC405TRACEDISABLE
			// wire CELL_N[1].IMUX_G1_DATA[0]      PPC405.JTGC405TDI
			// wire CELL_N[1].IMUX_G2_DATA[0]      PPC405.JTGC405TMS
			// wire CELL_N[1].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[0]
			// wire CELL_N[1].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[1]
			// wire CELL_N[1].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[2]
			// wire CELL_N[1].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[3]
			// wire CELL_N[1].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[4]
			// wire CELL_N[1].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[5]
			// wire CELL_N[1].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[6]
			// wire CELL_N[1].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[7]
			// wire CELL_N[1].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[3]
			// wire CELL_N[1].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[2]
			// wire CELL_N[1].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[14]
			// wire CELL_N[1].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[13]
			// wire CELL_N[1].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[0]
			// wire CELL_N[1].OUT_SEC_BEL[13]      PPC405.C405JTGTDO
			// wire CELL_N[1].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[5]
			// wire CELL_N[1].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[4]
			// wire CELL_N[1].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[16]
			// wire CELL_N[1].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[17]
			// wire CELL_N[1].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[29]
			// wire CELL_N[2].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[0]
			// wire CELL_N[2].IMUX_TI_OPTINV[1]    PPC405.DSCNTLVALUE[4]
			// wire CELL_N[2].IMUX_TS_OPTINV[0]    PPC405.DSCNTLVALUE[5]
			// wire CELL_N[2].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[6]
			// wire CELL_N[2].IMUX_G0_DATA[0]      PPC405.TRCC405TRIGGEREVENTIN
			// wire CELL_N[2].IMUX_G1_DATA[0]      PPC405.JTGC405BNDSCANTDO
			// wire CELL_N[2].IMUX_G2_DATA[0]      PPC405.TSTTRSTNEGI
			// wire CELL_N[2].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDACK
			// wire CELL_N[2].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[8]
			// wire CELL_N[2].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[9]
			// wire CELL_N[2].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[10]
			// wire CELL_N[2].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[11]
			// wire CELL_N[2].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[12]
			// wire CELL_N[2].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[13]
			// wire CELL_N[2].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[14]
			// wire CELL_N[2].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[15]
			// wire CELL_N[2].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[5]
			// wire CELL_N[2].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[4]
			// wire CELL_N[2].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[16]
			// wire CELL_N[2].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[15]
			// wire CELL_N[2].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[1]
			// wire CELL_N[2].OUT_SEC_BEL[13]      PPC405.C405JTGTDOEN
			// wire CELL_N[2].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[7]
			// wire CELL_N[2].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[6]
			// wire CELL_N[2].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[18]
			// wire CELL_N[2].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[19]
			// wire CELL_N[2].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[30]
			// wire CELL_N[3].IMUX_CLK_OPTINV[0]   PPC405.BRAMDSOCMCLK
			// wire CELL_N[3].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[1]
			// wire CELL_N[3].IMUX_TI_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[2]
			// wire CELL_N[3].IMUX_TS_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[3]
			// wire CELL_N[3].IMUX_TS_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[4]
			// wire CELL_N[3].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[16]
			// wire CELL_N[3].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[17]
			// wire CELL_N[3].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[18]
			// wire CELL_N[3].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[19]
			// wire CELL_N[3].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[20]
			// wire CELL_N[3].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[21]
			// wire CELL_N[3].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[22]
			// wire CELL_N[3].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[23]
			// wire CELL_N[3].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[7]
			// wire CELL_N[3].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[6]
			// wire CELL_N[3].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[18]
			// wire CELL_N[3].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[17]
			// wire CELL_N[3].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[2]
			// wire CELL_N[3].OUT_SEC_BEL[13]      PPC405.C405JTGUPDATEDR
			// wire CELL_N[3].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[9]
			// wire CELL_N[3].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[8]
			// wire CELL_N[3].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[20]
			// wire CELL_N[3].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[21]
			// wire CELL_N[3].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[31]
			// wire CELL_N[4].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[5]
			// wire CELL_N[4].IMUX_TI_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[6]
			// wire CELL_N[4].IMUX_TS_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[7]
			// wire CELL_N[4].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[7]
			// wire CELL_N[4].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[24]
			// wire CELL_N[4].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[25]
			// wire CELL_N[4].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[26]
			// wire CELL_N[4].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[27]
			// wire CELL_N[4].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[28]
			// wire CELL_N[4].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[29]
			// wire CELL_N[4].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[30]
			// wire CELL_N[4].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[31]
			// wire CELL_N[4].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[8]
			// wire CELL_N[4].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[20]
			// wire CELL_N[4].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[19]
			// wire CELL_N[4].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[4]
			// wire CELL_N[4].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[3]
			// wire CELL_N[4].OUT_SEC_BEL[13]      PPC405.DSOCMRDADDRVALID
			// wire CELL_N[4].OUT_SEC_BEL[14]      PPC405.C405JTGCAPTUREDR
			// wire CELL_N[4].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[10]
			// wire CELL_N[4].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[9]
			// wire CELL_N[4].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[22]
			// wire CELL_N[4].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[23]
			// wire CELL_N[5].IMUX_TI_OPTINV[0]    PPC405.DSARCVALUE[0]
			// wire CELL_N[5].IMUX_TI_OPTINV[1]    PPC405.DSARCVALUE[1]
			// wire CELL_N[5].IMUX_TS_OPTINV[0]    PPC405.DSARCVALUE[2]
			// wire CELL_N[5].IMUX_TS_OPTINV[1]    PPC405.DSARCVALUE[3]
			// wire CELL_N[5].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMABUS[8]
			// wire CELL_N[5].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMABUS[9]
			// wire CELL_N[5].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMABUS[10]
			// wire CELL_N[5].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMABUS[11]
			// wire CELL_N[5].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMABUS[12]
			// wire CELL_N[5].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMABUS[13]
			// wire CELL_N[5].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMABUS[14]
			// wire CELL_N[5].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMABUS[15]
			// wire CELL_N[5].OUT_SEC_BEL[8]       PPC405.TSTDSOCMABUSO[8]
			// wire CELL_N[5].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[7]
			// wire CELL_N[5].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[6]
			// wire CELL_N[5].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[5]
			// wire CELL_N[5].OUT_SEC_BEL[12]      PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[5].OUT_SEC_BEL[13]      PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[5].OUT_SEC_BEL[14]      PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[5].OUT_SEC_BEL[15]      PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[5].OUT_TEST[0]          PPC405.TSTDSOCMABUSO[21]
			// wire CELL_N[5].OUT_TEST[2]          PPC405.TSTDSOCMABUSO[22]
			// wire CELL_N[5].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[10]
			// wire CELL_N[5].OUT_TEST[6]          PPC405.TSTDSOCMWRDBUSO[11]
			// wire CELL_N[5].OUT_TEST[8]          PPC405.TSTDSOCMWRDBUSO[24]
			// wire CELL_N[5].OUT_TEST[10]         PPC405.TSTDSOCMWRDBUSO[25]
			// wire CELL_N[6].IMUX_TI_OPTINV[0]    PPC405.DSARCVALUE[4]
			// wire CELL_N[6].IMUX_TI_OPTINV[1]    PPC405.DSARCVALUE[5]
			// wire CELL_N[6].IMUX_TS_OPTINV[0]    PPC405.DSARCVALUE[6]
			// wire CELL_N[6].IMUX_TS_OPTINV[1]    PPC405.DSARCVALUE[7]
			// wire CELL_N[6].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[6].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[6].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[6].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[6].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[6].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[6].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[6].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[6].OUT_SEC_BEL[8]       PPC405.TSTDSOCMABUSO[12]
			// wire CELL_N[6].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[11]
			// wire CELL_N[6].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[10]
			// wire CELL_N[6].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[9]
			// wire CELL_N[6].OUT_SEC_BEL[12]      PPC405.DSOCMBUSY
			// wire CELL_N[6].OUT_SEC_BEL[13]      PPC405.DSOCMBRAMEN
			// wire CELL_N[6].OUT_SEC_BEL[14]      PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[6].OUT_SEC_BEL[15]      PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[6].OUT_TEST[0]          PPC405.TSTDSOCMABUSO[23]
			// wire CELL_N[6].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[0]
			// wire CELL_N[6].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[12]
			// wire CELL_N[6].OUT_TEST[6]          PPC405.TSTDSOCMWRDBUSO[13]
			// wire CELL_N[6].OUT_TEST[8]          PPC405.TSTDSOCMWRDBUSO[26]
			// wire CELL_N[6].OUT_TEST[10]         PPC405.TSTDSOCMWRDBUSO[27]
			// wire CELL_N[7].IMUX_G0_DATA[0]      PPC405.BRAMDSOCMRDDBUS[16]
			// wire CELL_N[7].IMUX_G0_DATA[1]      PPC405.BRAMDSOCMRDDBUS[20]
			// wire CELL_N[7].IMUX_G0_DATA[2]      PPC405.BRAMDSOCMRDDBUS[24]
			// wire CELL_N[7].IMUX_G0_DATA[3]      PPC405.BRAMDSOCMRDDBUS[28]
			// wire CELL_N[7].IMUX_G1_DATA[0]      PPC405.BRAMDSOCMRDDBUS[17]
			// wire CELL_N[7].IMUX_G1_DATA[1]      PPC405.BRAMDSOCMRDDBUS[21]
			// wire CELL_N[7].IMUX_G1_DATA[2]      PPC405.BRAMDSOCMRDDBUS[25]
			// wire CELL_N[7].IMUX_G1_DATA[3]      PPC405.BRAMDSOCMRDDBUS[29]
			// wire CELL_N[7].IMUX_G2_DATA[0]      PPC405.BRAMDSOCMRDDBUS[18]
			// wire CELL_N[7].IMUX_G2_DATA[1]      PPC405.BRAMDSOCMRDDBUS[22]
			// wire CELL_N[7].IMUX_G2_DATA[2]      PPC405.BRAMDSOCMRDDBUS[26]
			// wire CELL_N[7].IMUX_G2_DATA[3]      PPC405.BRAMDSOCMRDDBUS[30]
			// wire CELL_N[7].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDBUS[19]
			// wire CELL_N[7].IMUX_G3_DATA[1]      PPC405.BRAMDSOCMRDDBUS[23]
			// wire CELL_N[7].IMUX_G3_DATA[2]      PPC405.BRAMDSOCMRDDBUS[27]
			// wire CELL_N[7].IMUX_G3_DATA[3]      PPC405.BRAMDSOCMRDDBUS[31]
			// wire CELL_N[7].IMUX_BRAM_ADDRA[0]   PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[7].IMUX_BRAM_ADDRA[1]   PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[0] PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[1] PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[2] PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[3] PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[0] PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[1] PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[2] PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[3] PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[0] PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[1] PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[2] PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[3] PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[7].OUT_FAN_BEL[0]       PPC405.C405TRCCYCLE
			// wire CELL_N[7].OUT_FAN_BEL[1]       PPC405.C405TRCEVENEXECUTIONSTATUS[0]
			// wire CELL_N[7].OUT_FAN_BEL[2]       PPC405.C405TRCEVENEXECUTIONSTATUS[1]
			// wire CELL_N[7].OUT_FAN_BEL[3]       PPC405.C405TRCODDEXECUTIONSTATUS[0]
			// wire CELL_N[7].OUT_FAN_BEL[4]       PPC405.C405TRCTRACESTATUS[1]
			// wire CELL_N[7].OUT_FAN_BEL[5]       PPC405.C405TRCTRACESTATUS[2]
			// wire CELL_N[7].OUT_FAN_BEL[6]       PPC405.C405TRCTRIGGEREVENTTYPE[0]
			// wire CELL_N[7].OUT_FAN_BEL[7]       PPC405.C405TRCTRIGGEREVENTTYPE[1]
			// wire CELL_N[7].OUT_SEC_BEL[14]      PPC405.C405JTGPGMOUT
			// wire CELL_N[7].OUT_SEC_BEL[15]      PPC405.C405JTGEXTEST
		}

		tile_class PPC_E {
			cell CELL_W[0];
			cell CELL_W[1];
			cell CELL_W[2];
			cell CELL_W[3];
			cell CELL_W[4];
			cell CELL_W[5];
			cell CELL_W[6];
			cell CELL_W[7];
			cell CELL_W[8];
			cell CELL_W[9];
			cell CELL_W[10];
			cell CELL_W[11];
			cell CELL_W[12];
			cell CELL_W[13];
			cell CELL_W[14];
			cell CELL_W[15];
			cell CELL_E[0];
			cell CELL_E[1];
			cell CELL_E[2];
			cell CELL_E[3];
			cell CELL_E[4];
			cell CELL_E[5];
			cell CELL_E[6];
			cell CELL_E[7];
			cell CELL_E[8];
			cell CELL_E[9];
			cell CELL_E[10];
			cell CELL_E[11];
			cell CELL_E[12];
			cell CELL_E[13];
			cell CELL_E[14];
			cell CELL_E[15];
			cell CELL_S[0];
			cell CELL_S[1];
			cell CELL_S[2];
			cell CELL_S[3];
			cell CELL_S[4];
			cell CELL_S[5];
			cell CELL_S[6];
			cell CELL_S[7];
			cell CELL_N[0];
			cell CELL_N[1];
			cell CELL_N[2];
			cell CELL_N[3];
			cell CELL_N[4];
			cell CELL_N[5];
			cell CELL_N[6];
			cell CELL_N[7];

			bel PPC405 {
				input CPMC405CLOCK = CELL_W[9].IMUX_CLK_OPTINV[0];
				input CPMC405CORECLKINACTIVE = CELL_W[5].IMUX_G1_DATA[2];
				input CPMC405CPUCLKEN = ~CELL_W[1].IMUX_CE_OPTINV[0];
				input CPMC405JTAGCLKEN = ~CELL_W[3].IMUX_CE_OPTINV[0];
				input CPMC405TIMERCLKEN = ~CELL_W[2].IMUX_CE_OPTINV[0];
				input CPMC405TIMERTICK = CELL_W[3].IMUX_CLK_OPTINV[0];
				input RSTC405RESETCHIP = CELL_W[11].IMUX_SR_OPTINV[0];
				input RSTC405RESETCORE = CELL_W[12].IMUX_SR_OPTINV[0];
				input RSTC405RESETSYS = CELL_W[13].IMUX_SR_OPTINV[0];
				input MCBCPUCLKEN = ~CELL_W[4].IMUX_TI_OPTINV[0];
				input MCBJTAGEN = ~CELL_W[5].IMUX_TI_OPTINV[0];
				input MCBTIMEREN = ~CELL_W[6].IMUX_TI_OPTINV[0];
				input MCPPCRST = ~CELL_W[14].IMUX_TI_OPTINV[0];
				input PLBCLK = CELL_W[0].IMUX_CLK_OPTINV[1];
				input PLBC405DCUADDRACK = CELL_W[7].IMUX_G0_DATA[2];
				input PLBC405DCUBUSY = CELL_W[7].IMUX_G2_DATA[2];
				input PLBC405DCUERR = CELL_W[7].IMUX_G3_DATA[2];
				input PLBC405DCURDDACK = CELL_W[6].IMUX_G3_DATA[2];
				input PLBC405DCURDDBUS[63] = CELL_W[0].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[62] = CELL_W[0].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[61] = CELL_W[0].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[60] = CELL_W[0].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[59] = CELL_W[1].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[58] = CELL_W[1].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[57] = CELL_W[1].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[56] = CELL_W[1].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[55] = CELL_W[2].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[54] = CELL_W[2].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[53] = CELL_W[2].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[52] = CELL_W[2].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[51] = CELL_W[3].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[50] = CELL_W[3].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[49] = CELL_W[3].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[48] = CELL_W[3].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[47] = CELL_W[4].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[46] = CELL_W[4].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[45] = CELL_W[4].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[44] = CELL_W[4].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[43] = CELL_W[5].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[42] = CELL_W[5].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[41] = CELL_W[5].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[40] = CELL_W[5].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[39] = CELL_W[6].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[38] = CELL_W[6].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[37] = CELL_W[6].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[36] = CELL_W[6].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[35] = CELL_W[7].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[34] = CELL_W[7].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[33] = CELL_W[7].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[32] = CELL_W[7].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[31] = CELL_W[8].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[30] = CELL_W[8].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[29] = CELL_W[8].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[28] = CELL_W[8].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[27] = CELL_W[9].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[26] = CELL_W[9].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[25] = CELL_W[9].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[24] = CELL_W[9].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[23] = CELL_W[10].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[22] = CELL_W[10].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[21] = CELL_W[10].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[20] = CELL_W[10].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[19] = CELL_W[11].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[18] = CELL_W[11].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[17] = CELL_W[11].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[16] = CELL_W[11].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[15] = CELL_W[12].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[14] = CELL_W[12].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[13] = CELL_W[12].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[12] = CELL_W[12].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[11] = CELL_W[13].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[10] = CELL_W[13].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[9] = CELL_W[13].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[8] = CELL_W[13].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[7] = CELL_W[14].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[6] = CELL_W[14].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[5] = CELL_W[14].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[4] = CELL_W[14].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[3] = CELL_W[15].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[2] = CELL_W[15].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[1] = CELL_W[15].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[0] = CELL_W[15].IMUX_G0_DATA[0];
				input PLBC405DCURDWDADDR[3] = CELL_W[6].IMUX_G2_DATA[2];
				input PLBC405DCURDWDADDR[2] = CELL_W[6].IMUX_G1_DATA[2];
				input PLBC405DCURDWDADDR[1] = CELL_W[6].IMUX_G0_DATA[2];
				input PLBC405DCUSSIZE1 = CELL_W[7].IMUX_G1_DATA[2];
				input PLBC405DCUWRDACK = CELL_W[5].IMUX_G0_DATA[2];
				input PLBC405ICUADDRACK = CELL_W[8].IMUX_G0_DATA[2];
				input PLBC405ICUBUSY = CELL_W[8].IMUX_G2_DATA[2];
				input PLBC405ICUERR = CELL_W[8].IMUX_G3_DATA[2];
				input PLBC405ICURDDACK = CELL_W[9].IMUX_G3_DATA[2];
				input PLBC405ICURDDBUS[63] = CELL_W[0].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[62] = CELL_W[0].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[61] = CELL_W[0].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[60] = CELL_W[0].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[59] = CELL_W[1].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[58] = CELL_W[1].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[57] = CELL_W[1].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[56] = CELL_W[1].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[55] = CELL_W[2].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[54] = CELL_W[2].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[53] = CELL_W[2].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[52] = CELL_W[2].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[51] = CELL_W[3].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[50] = CELL_W[3].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[49] = CELL_W[3].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[48] = CELL_W[3].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[47] = CELL_W[4].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[46] = CELL_W[4].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[45] = CELL_W[4].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[44] = CELL_W[4].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[43] = CELL_W[5].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[42] = CELL_W[5].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[41] = CELL_W[5].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[40] = CELL_W[5].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[39] = CELL_W[6].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[38] = CELL_W[6].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[37] = CELL_W[6].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[36] = CELL_W[6].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[35] = CELL_W[7].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[34] = CELL_W[7].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[33] = CELL_W[7].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[32] = CELL_W[7].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[31] = CELL_W[8].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[30] = CELL_W[8].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[29] = CELL_W[8].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[28] = CELL_W[8].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[27] = CELL_W[9].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[26] = CELL_W[9].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[25] = CELL_W[9].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[24] = CELL_W[9].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[23] = CELL_W[10].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[22] = CELL_W[10].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[21] = CELL_W[10].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[20] = CELL_W[10].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[19] = CELL_W[11].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[18] = CELL_W[11].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[17] = CELL_W[11].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[16] = CELL_W[11].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[15] = CELL_W[12].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[14] = CELL_W[12].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[13] = CELL_W[12].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[12] = CELL_W[12].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[11] = CELL_W[13].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[10] = CELL_W[13].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[9] = CELL_W[13].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[8] = CELL_W[13].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[7] = CELL_W[14].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[6] = CELL_W[14].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[5] = CELL_W[14].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[4] = CELL_W[14].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[3] = CELL_W[15].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[2] = CELL_W[15].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[1] = CELL_W[15].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[0] = CELL_W[15].IMUX_G0_DATA[1];
				input PLBC405ICURDWDADDR[3] = CELL_W[9].IMUX_G2_DATA[2];
				input PLBC405ICURDWDADDR[2] = CELL_W[9].IMUX_G1_DATA[2];
				input PLBC405ICURDWDADDR[1] = CELL_W[9].IMUX_G0_DATA[2];
				input PLBC405ICUSSIZE1 = CELL_W[8].IMUX_G1_DATA[2];
				input DCRC405ACK = CELL_E[8].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[31] = CELL_E[8].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[30] = CELL_E[8].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[29] = CELL_E[7].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[28] = CELL_E[7].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[27] = CELL_E[6].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[26] = CELL_E[6].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[25] = CELL_E[5].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[24] = CELL_E[5].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[23] = CELL_E[4].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[22] = CELL_E[4].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[21] = CELL_E[3].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[20] = CELL_E[3].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[19] = CELL_E[2].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[18] = CELL_E[2].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[17] = CELL_E[1].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[16] = CELL_E[1].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[15] = CELL_E[0].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[14] = CELL_E[0].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[13] = CELL_E[15].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[12] = CELL_E[15].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[11] = CELL_E[14].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[10] = CELL_E[14].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[9] = CELL_E[13].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[8] = CELL_E[13].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[7] = CELL_E[12].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[6] = CELL_E[12].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[5] = CELL_E[11].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[4] = CELL_E[11].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[3] = CELL_E[10].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[2] = CELL_E[10].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[1] = CELL_E[9].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[0] = CELL_E[9].IMUX_G0_DATA[1];
				input EICC405CRITINPUTIRQ = CELL_W[10].IMUX_G0_DATA[2];
				input EICC405EXTINPUTIRQ = CELL_W[15].IMUX_G0_DATA[2];
				input DBGC405DEBUGHALT = CELL_W[1].IMUX_G0_DATA[2];
				input DBGC405EXTBUSHOLDACK = CELL_W[4].IMUX_G0_DATA[2];
				input DBGC405UNCONDDEBUGEVENT = CELL_W[2].IMUX_G0_DATA[2];
				input JTGC405BNDSCANTDO = CELL_N[2].IMUX_G1_DATA[0];
				input JTGC405TCK = CELL_N[1].IMUX_CLK_OPTINV[0];
				input JTGC405TDI = CELL_N[1].IMUX_G1_DATA[0];
				input JTGC405TMS = CELL_N[1].IMUX_G2_DATA[0];
				input JTGC405TRSTNEG = CELL_W[12].IMUX_G2_DATA[2];
				input TRCC405TRACEDISABLE = CELL_N[1].IMUX_G0_DATA[0];
				input TRCC405TRIGGEREVENTIN = CELL_N[2].IMUX_G0_DATA[0];
				input BRAMDSOCMCLK = CELL_N[3].IMUX_CLK_OPTINV[0];
				input BRAMDSOCMRDDACK = CELL_N[2].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[31] = CELL_N[7].IMUX_G3_DATA[3];
				input BRAMDSOCMRDDBUS[30] = CELL_N[7].IMUX_G2_DATA[3];
				input BRAMDSOCMRDDBUS[29] = CELL_N[7].IMUX_G1_DATA[3];
				input BRAMDSOCMRDDBUS[28] = CELL_N[7].IMUX_G0_DATA[3];
				input BRAMDSOCMRDDBUS[27] = CELL_N[7].IMUX_G3_DATA[2];
				input BRAMDSOCMRDDBUS[26] = CELL_N[7].IMUX_G2_DATA[2];
				input BRAMDSOCMRDDBUS[25] = CELL_N[7].IMUX_G1_DATA[2];
				input BRAMDSOCMRDDBUS[24] = CELL_N[7].IMUX_G0_DATA[2];
				input BRAMDSOCMRDDBUS[23] = CELL_N[7].IMUX_G3_DATA[1];
				input BRAMDSOCMRDDBUS[22] = CELL_N[7].IMUX_G2_DATA[1];
				input BRAMDSOCMRDDBUS[21] = CELL_N[7].IMUX_G1_DATA[1];
				input BRAMDSOCMRDDBUS[20] = CELL_N[7].IMUX_G0_DATA[1];
				input BRAMDSOCMRDDBUS[19] = CELL_N[7].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[18] = CELL_N[7].IMUX_G2_DATA[0];
				input BRAMDSOCMRDDBUS[17] = CELL_N[7].IMUX_G1_DATA[0];
				input BRAMDSOCMRDDBUS[16] = CELL_N[7].IMUX_G0_DATA[0];
				input BRAMDSOCMRDDBUS[15] = CELL_N[0].IMUX_G3_DATA[3];
				input BRAMDSOCMRDDBUS[14] = CELL_N[0].IMUX_G2_DATA[3];
				input BRAMDSOCMRDDBUS[13] = CELL_N[0].IMUX_G1_DATA[3];
				input BRAMDSOCMRDDBUS[12] = CELL_N[0].IMUX_G0_DATA[3];
				input BRAMDSOCMRDDBUS[11] = CELL_N[0].IMUX_G3_DATA[2];
				input BRAMDSOCMRDDBUS[10] = CELL_N[0].IMUX_G2_DATA[2];
				input BRAMDSOCMRDDBUS[9] = CELL_N[0].IMUX_G1_DATA[2];
				input BRAMDSOCMRDDBUS[8] = CELL_N[0].IMUX_G0_DATA[2];
				input BRAMDSOCMRDDBUS[7] = CELL_N[0].IMUX_G3_DATA[1];
				input BRAMDSOCMRDDBUS[6] = CELL_N[0].IMUX_G2_DATA[1];
				input BRAMDSOCMRDDBUS[5] = CELL_N[0].IMUX_G1_DATA[1];
				input BRAMDSOCMRDDBUS[4] = CELL_N[0].IMUX_G0_DATA[1];
				input BRAMDSOCMRDDBUS[3] = CELL_N[0].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[2] = CELL_N[0].IMUX_G2_DATA[0];
				input BRAMDSOCMRDDBUS[1] = CELL_N[0].IMUX_G1_DATA[0];
				input BRAMDSOCMRDDBUS[0] = CELL_N[0].IMUX_G0_DATA[0];
				input TIEDSOCMDCRADDR[7] = CELL_N[4].IMUX_TS_OPTINV[0];
				input TIEDSOCMDCRADDR[6] = ~CELL_N[4].IMUX_TI_OPTINV[1];
				input TIEDSOCMDCRADDR[5] = ~CELL_N[4].IMUX_TI_OPTINV[0];
				input TIEDSOCMDCRADDR[4] = CELL_N[3].IMUX_TS_OPTINV[1];
				input TIEDSOCMDCRADDR[3] = CELL_N[3].IMUX_TS_OPTINV[0];
				input TIEDSOCMDCRADDR[2] = ~CELL_N[3].IMUX_TI_OPTINV[1];
				input TIEDSOCMDCRADDR[1] = ~CELL_N[3].IMUX_TI_OPTINV[0];
				input TIEDSOCMDCRADDR[0] = ~CELL_N[2].IMUX_TI_OPTINV[0];
				input DSARCVALUE[7] = CELL_N[6].IMUX_TS_OPTINV[1];
				input DSARCVALUE[6] = CELL_N[6].IMUX_TS_OPTINV[0];
				input DSARCVALUE[5] = ~CELL_N[6].IMUX_TI_OPTINV[1];
				input DSARCVALUE[4] = ~CELL_N[6].IMUX_TI_OPTINV[0];
				input DSARCVALUE[3] = CELL_N[5].IMUX_TS_OPTINV[1];
				input DSARCVALUE[2] = CELL_N[5].IMUX_TS_OPTINV[0];
				input DSARCVALUE[1] = ~CELL_N[5].IMUX_TI_OPTINV[1];
				input DSARCVALUE[0] = ~CELL_N[5].IMUX_TI_OPTINV[0];
				input DSCNTLVALUE[7] = CELL_N[4].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[6] = CELL_N[2].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[5] = CELL_N[2].IMUX_TS_OPTINV[0];
				input DSCNTLVALUE[4] = ~CELL_N[2].IMUX_TI_OPTINV[1];
				input DSCNTLVALUE[3] = CELL_N[1].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[2] = CELL_N[1].IMUX_TS_OPTINV[0];
				input DSCNTLVALUE[1] = ~CELL_N[1].IMUX_TI_OPTINV[1];
				input DSCNTLVALUE[0] = ~CELL_N[1].IMUX_TI_OPTINV[0];
				input BRAMISOCMCLK = CELL_S[4].IMUX_CLK_OPTINV[0];
				input BRAMISOCMRDDACK = CELL_S[4].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[63] = CELL_S[7].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[62] = CELL_S[7].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[61] = CELL_S[7].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[60] = CELL_S[7].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[59] = CELL_S[7].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[58] = CELL_S[7].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[57] = CELL_S[7].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[56] = CELL_S[7].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[55] = CELL_S[7].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[54] = CELL_S[7].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[53] = CELL_S[7].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[52] = CELL_S[7].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[51] = CELL_S[7].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[50] = CELL_S[7].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[49] = CELL_S[7].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[48] = CELL_S[7].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[47] = CELL_S[6].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[46] = CELL_S[6].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[45] = CELL_S[6].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[44] = CELL_S[6].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[43] = CELL_S[6].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[42] = CELL_S[6].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[41] = CELL_S[6].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[40] = CELL_S[6].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[39] = CELL_S[6].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[38] = CELL_S[6].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[37] = CELL_S[6].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[36] = CELL_S[6].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[35] = CELL_S[6].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[34] = CELL_S[6].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[33] = CELL_S[6].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[32] = CELL_S[6].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[31] = CELL_S[1].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[30] = CELL_S[1].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[29] = CELL_S[1].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[28] = CELL_S[1].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[27] = CELL_S[1].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[26] = CELL_S[1].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[25] = CELL_S[1].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[24] = CELL_S[1].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[23] = CELL_S[1].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[22] = CELL_S[1].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[21] = CELL_S[1].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[20] = CELL_S[1].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[19] = CELL_S[1].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[18] = CELL_S[1].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[17] = CELL_S[1].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[16] = CELL_S[1].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[15] = CELL_S[0].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[14] = CELL_S[0].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[13] = CELL_S[0].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[12] = CELL_S[0].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[11] = CELL_S[0].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[10] = CELL_S[0].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[9] = CELL_S[0].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[8] = CELL_S[0].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[7] = CELL_S[0].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[6] = CELL_S[0].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[5] = CELL_S[0].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[4] = CELL_S[0].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[3] = CELL_S[0].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[2] = CELL_S[0].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[1] = CELL_S[0].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[0] = CELL_S[0].IMUX_G0_DATA[0];
				input TIEISOCMDCRADDR[7] = CELL_S[3].IMUX_TS_OPTINV[1];
				input TIEISOCMDCRADDR[6] = CELL_S[3].IMUX_TS_OPTINV[0];
				input TIEISOCMDCRADDR[5] = ~CELL_S[3].IMUX_TI_OPTINV[1];
				input TIEISOCMDCRADDR[4] = ~CELL_S[3].IMUX_TI_OPTINV[0];
				input TIEISOCMDCRADDR[3] = CELL_S[2].IMUX_TS_OPTINV[1];
				input TIEISOCMDCRADDR[2] = CELL_S[2].IMUX_TS_OPTINV[0];
				input TIEISOCMDCRADDR[1] = ~CELL_S[2].IMUX_TI_OPTINV[1];
				input TIEISOCMDCRADDR[0] = ~CELL_S[2].IMUX_TI_OPTINV[0];
				input ISARCVALUE[7] = CELL_S[5].IMUX_TS_OPTINV[1];
				input ISARCVALUE[6] = CELL_S[5].IMUX_TS_OPTINV[0];
				input ISARCVALUE[5] = ~CELL_S[5].IMUX_TI_OPTINV[1];
				input ISARCVALUE[4] = ~CELL_S[5].IMUX_TI_OPTINV[0];
				input ISARCVALUE[3] = CELL_S[4].IMUX_TS_OPTINV[1];
				input ISARCVALUE[2] = CELL_S[4].IMUX_TS_OPTINV[0];
				input ISARCVALUE[1] = ~CELL_S[4].IMUX_TI_OPTINV[1];
				input ISARCVALUE[0] = ~CELL_S[4].IMUX_TI_OPTINV[0];
				input ISCNTLVALUE[7] = CELL_S[2].IMUX_G1_DATA[0];
				input ISCNTLVALUE[6] = CELL_S[2].IMUX_G0_DATA[0];
				input ISCNTLVALUE[5] = CELL_S[5].IMUX_G1_DATA[0];
				input ISCNTLVALUE[4] = CELL_S[5].IMUX_G0_DATA[0];
				input ISCNTLVALUE[3] = CELL_S[3].IMUX_SR_OPTINV[1];
				input ISCNTLVALUE[2] = CELL_S[3].IMUX_SR_OPTINV[0];
				input ISCNTLVALUE[1] = CELL_S[2].IMUX_SR_OPTINV[1];
				input ISCNTLVALUE[0] = CELL_S[2].IMUX_SR_OPTINV[0];
				input APUC405DCDAPUOP = CELL_E[0].IMUX_G0_DATA[0];
				input APUC405DCDCREN = CELL_E[0].IMUX_G1_DATA[0];
				input APUC405DCDFORCEALGN = CELL_E[0].IMUX_G2_DATA[0];
				input APUC405DCDFORCEBESTEERING = CELL_E[0].IMUX_G3_DATA[0];
				input APUC405DCDFPUOP = CELL_E[1].IMUX_G0_DATA[0];
				input APUC405DCDGPRWRITE = CELL_E[1].IMUX_G1_DATA[0];
				input APUC405DCDLDSTBYTE = CELL_E[1].IMUX_G2_DATA[0];
				input APUC405DCDLDSTDW = CELL_E[1].IMUX_G3_DATA[0];
				input APUC405DCDLDSTHW = CELL_E[2].IMUX_G0_DATA[0];
				input APUC405DCDLDSTQW = CELL_E[2].IMUX_G1_DATA[0];
				input APUC405DCDLDSTWD = CELL_E[2].IMUX_G2_DATA[0];
				input APUC405DCDLOAD = CELL_E[2].IMUX_G3_DATA[0];
				input APUC405DCDPRIVOP = CELL_E[3].IMUX_G0_DATA[0];
				input APUC405DCDRAEN = CELL_E[3].IMUX_G1_DATA[0];
				input APUC405DCDRBEN = CELL_E[3].IMUX_G2_DATA[0];
				input APUC405DCDSTORE = CELL_E[3].IMUX_G3_DATA[0];
				input APUC405DCDTRAPBE = CELL_E[4].IMUX_G0_DATA[0];
				input APUC405DCDTRAPLE = CELL_E[4].IMUX_G1_DATA[0];
				input APUC405DCDUPDATE = CELL_E[5].IMUX_G0_DATA[0];
				input APUC405DCDVALIDOP = CELL_E[5].IMUX_G1_DATA[0];
				input APUC405DCDXERCAEN = CELL_E[6].IMUX_G0_DATA[0];
				input APUC405DCDXEROVEN = CELL_E[6].IMUX_G1_DATA[0];
				input APUC405EXCEPTION = CELL_E[7].IMUX_G0_DATA[0];
				input APUC405EXEBLOCKINGMCO = CELL_E[7].IMUX_G1_DATA[0];
				input APUC405EXEBUSY = CELL_E[8].IMUX_G0_DATA[0];
				input APUC405EXECR[3] = CELL_E[9].IMUX_G1_DATA[0];
				input APUC405EXECR[2] = CELL_E[9].IMUX_G0_DATA[0];
				input APUC405EXECR[1] = CELL_E[8].IMUX_G2_DATA[0];
				input APUC405EXECR[0] = CELL_E[8].IMUX_G1_DATA[0];
				input APUC405EXECRFIELD[2] = CELL_E[10].IMUX_G0_DATA[0];
				input APUC405EXECRFIELD[1] = CELL_E[9].IMUX_G3_DATA[0];
				input APUC405EXECRFIELD[0] = CELL_E[9].IMUX_G2_DATA[0];
				input APUC405EXELDDEPEND = CELL_E[10].IMUX_G1_DATA[0];
				input APUC405EXENONBLOCKINGMCO = CELL_E[10].IMUX_G2_DATA[0];
				input APUC405EXERESULT[31] = CELL_E[5].IMUX_G2_DATA[0];
				input APUC405EXERESULT[30] = CELL_E[4].IMUX_G3_DATA[0];
				input APUC405EXERESULT[29] = CELL_E[4].IMUX_G2_DATA[0];
				input APUC405EXERESULT[28] = CELL_E[3].IMUX_G1_DATA[1];
				input APUC405EXERESULT[27] = CELL_E[3].IMUX_G0_DATA[1];
				input APUC405EXERESULT[26] = CELL_E[2].IMUX_G1_DATA[1];
				input APUC405EXERESULT[25] = CELL_E[2].IMUX_G0_DATA[1];
				input APUC405EXERESULT[24] = CELL_E[1].IMUX_G1_DATA[1];
				input APUC405EXERESULT[23] = CELL_E[1].IMUX_G0_DATA[1];
				input APUC405EXERESULT[22] = CELL_E[0].IMUX_G1_DATA[1];
				input APUC405EXERESULT[21] = CELL_E[0].IMUX_G0_DATA[1];
				input APUC405EXERESULT[20] = CELL_E[15].IMUX_G3_DATA[0];
				input APUC405EXERESULT[19] = CELL_E[15].IMUX_G2_DATA[0];
				input APUC405EXERESULT[18] = CELL_E[15].IMUX_G1_DATA[0];
				input APUC405EXERESULT[17] = CELL_E[15].IMUX_G0_DATA[0];
				input APUC405EXERESULT[16] = CELL_E[14].IMUX_G3_DATA[0];
				input APUC405EXERESULT[15] = CELL_E[14].IMUX_G2_DATA[0];
				input APUC405EXERESULT[14] = CELL_E[14].IMUX_G1_DATA[0];
				input APUC405EXERESULT[13] = CELL_E[14].IMUX_G0_DATA[0];
				input APUC405EXERESULT[12] = CELL_E[13].IMUX_G3_DATA[0];
				input APUC405EXERESULT[11] = CELL_E[13].IMUX_G2_DATA[0];
				input APUC405EXERESULT[10] = CELL_E[13].IMUX_G1_DATA[0];
				input APUC405EXERESULT[9] = CELL_E[13].IMUX_G0_DATA[0];
				input APUC405EXERESULT[8] = CELL_E[12].IMUX_G3_DATA[0];
				input APUC405EXERESULT[7] = CELL_E[12].IMUX_G2_DATA[0];
				input APUC405EXERESULT[6] = CELL_E[12].IMUX_G1_DATA[0];
				input APUC405EXERESULT[5] = CELL_E[12].IMUX_G0_DATA[0];
				input APUC405EXERESULT[4] = CELL_E[11].IMUX_G3_DATA[0];
				input APUC405EXERESULT[3] = CELL_E[11].IMUX_G2_DATA[0];
				input APUC405EXERESULT[2] = CELL_E[11].IMUX_G1_DATA[0];
				input APUC405EXERESULT[1] = CELL_E[11].IMUX_G0_DATA[0];
				input APUC405EXERESULT[0] = CELL_E[10].IMUX_G3_DATA[0];
				input APUC405EXEXERCA = CELL_E[5].IMUX_G3_DATA[0];
				input APUC405EXEXEROV = CELL_E[6].IMUX_G2_DATA[0];
				input APUC405FPUEXCEPTION = CELL_E[6].IMUX_G3_DATA[0];
				input APUC405LWBLDDEPEND = CELL_E[7].IMUX_G2_DATA[0];
				input APUC405SLEEPREQ = CELL_E[7].IMUX_G3_DATA[0];
				input APUC405WBLDDEPEND = CELL_E[8].IMUX_G3_DATA[0];
				input LSSDC405ACLK = CELL_S[7].IMUX_G1_DATA[5];
				input LSSDC405ARRAYCCLKNEG = CELL_S[0].IMUX_G2_DATA[5];
				input LSSDC405BCLK = CELL_S[0].IMUX_G3_DATA[5];
				input LSSDC405BISTCCLK = CELL_S[1].IMUX_G2_DATA[5];
				input LSSDC405CNTLPOINT = CELL_S[1].IMUX_G3_DATA[5];
				input LSSDC405SCANGATE = CELL_S[2].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[9] = CELL_S[0].IMUX_G1_DATA[6];
				input LSSDC405SCANIN[8] = CELL_S[0].IMUX_G0_DATA[6];
				input LSSDC405SCANIN[7] = CELL_S[7].IMUX_G3_DATA[5];
				input LSSDC405SCANIN[6] = CELL_S[7].IMUX_G2_DATA[5];
				input LSSDC405SCANIN[5] = CELL_S[6].IMUX_G3_DATA[5];
				input LSSDC405SCANIN[4] = CELL_S[6].IMUX_G2_DATA[5];
				input LSSDC405SCANIN[3] = CELL_S[5].IMUX_G1_DATA[2];
				input LSSDC405SCANIN[2] = CELL_S[5].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[1] = CELL_S[4].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[0] = CELL_S[4].IMUX_G3_DATA[1];
				input LSSDC405TESTEVS = CELL_S[2].IMUX_G1_DATA[2];
				input LSSDC405TESTM1 = CELL_S[3].IMUX_G2_DATA[1];
				input LSSDC405TESTM3 = CELL_S[3].IMUX_G3_DATA[1];
				input TESTSELI = ~CELL_E[8].IMUX_TI_OPTINV[0];
				input TIEC405APUDIVEN = ~CELL_E[4].IMUX_TI_OPTINV[0];
				input TIEC405APUPRESENT = ~CELL_E[4].IMUX_TI_OPTINV[1];
				input TIEC405DETERMINISTICMULT = ~CELL_W[0].IMUX_TI_OPTINV[0];
				input TIEC405DISOPERANDFWD = ~CELL_W[1].IMUX_TI_OPTINV[0];
				input TIEC405MMUEN = ~CELL_W[1].IMUX_TI_OPTINV[1];
				input TIEC405PVR[31] = CELL_W[0].IMUX_TS_OPTINV[0];
				input TIEC405PVR[30] = ~CELL_W[0].IMUX_TI_OPTINV[1];
				input TIEC405PVR[29] = CELL_W[1].IMUX_TS_OPTINV[0];
				input TIEC405PVR[28] = CELL_W[2].IMUX_TS_OPTINV[0];
				input TIEC405PVR[27] = ~CELL_W[2].IMUX_TI_OPTINV[1];
				input TIEC405PVR[26] = ~CELL_W[2].IMUX_TI_OPTINV[0];
				input TIEC405PVR[25] = CELL_W[3].IMUX_TS_OPTINV[0];
				input TIEC405PVR[24] = ~CELL_W[3].IMUX_TI_OPTINV[1];
				input TIEC405PVR[23] = ~CELL_W[3].IMUX_TI_OPTINV[0];
				input TIEC405PVR[22] = CELL_W[4].IMUX_TS_OPTINV[1];
				input TIEC405PVR[21] = CELL_W[4].IMUX_TS_OPTINV[0];
				input TIEC405PVR[20] = ~CELL_W[4].IMUX_TI_OPTINV[1];
				input TIEC405PVR[19] = CELL_W[5].IMUX_TS_OPTINV[0];
				input TIEC405PVR[18] = ~CELL_W[5].IMUX_TI_OPTINV[1];
				input TIEC405PVR[17] = CELL_W[10].IMUX_TS_OPTINV[0];
				input TIEC405PVR[16] = ~CELL_W[10].IMUX_TI_OPTINV[1];
				input TIEC405PVR[15] = ~CELL_W[10].IMUX_TI_OPTINV[0];
				input TIEC405PVR[14] = CELL_W[11].IMUX_TS_OPTINV[0];
				input TIEC405PVR[13] = ~CELL_W[11].IMUX_TI_OPTINV[1];
				input TIEC405PVR[12] = ~CELL_W[11].IMUX_TI_OPTINV[0];
				input TIEC405PVR[11] = CELL_W[12].IMUX_TS_OPTINV[0];
				input TIEC405PVR[10] = ~CELL_W[12].IMUX_TI_OPTINV[1];
				input TIEC405PVR[9] = ~CELL_W[12].IMUX_TI_OPTINV[0];
				input TIEC405PVR[8] = CELL_W[13].IMUX_TS_OPTINV[0];
				input TIEC405PVR[7] = ~CELL_W[13].IMUX_TI_OPTINV[1];
				input TIEC405PVR[6] = ~CELL_W[13].IMUX_TI_OPTINV[0];
				input TIEC405PVR[5] = CELL_W[14].IMUX_TS_OPTINV[1];
				input TIEC405PVR[4] = CELL_W[14].IMUX_TS_OPTINV[0];
				input TIEC405PVR[3] = ~CELL_W[14].IMUX_TI_OPTINV[1];
				input TIEC405PVR[2] = CELL_W[15].IMUX_TS_OPTINV[0];
				input TIEC405PVR[1] = ~CELL_W[15].IMUX_TI_OPTINV[1];
				input TIEC405PVR[0] = ~CELL_W[15].IMUX_TI_OPTINV[0];
				input TIERAMTAP1 = ~CELL_E[6].IMUX_TI_OPTINV[0];
				input TIERAMTAP2 = ~CELL_E[6].IMUX_TI_OPTINV[1];
				input TIETAGTAP1 = ~CELL_E[7].IMUX_TI_OPTINV[0];
				input TIETAGTAP2 = ~CELL_E[7].IMUX_TI_OPTINV[1];
				input TIEUTLBTAP1 = ~CELL_E[5].IMUX_TI_OPTINV[0];
				input TIEUTLBTAP2 = ~CELL_E[5].IMUX_TI_OPTINV[1];
				input TSTC405DCRABUSI[9] = CELL_E[4].IMUX_G3_DATA[2];
				input TSTC405DCRABUSI[8] = CELL_E[4].IMUX_G2_DATA[2];
				input TSTC405DCRABUSI[7] = CELL_E[3].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[6] = CELL_E[3].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[5] = CELL_E[2].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[4] = CELL_E[2].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[3] = CELL_E[1].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[2] = CELL_E[1].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[1] = CELL_E[0].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[0] = CELL_E[0].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[31] = CELL_E[5].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[30] = CELL_E[4].IMUX_G1_DATA[3];
				input TSTC405DCRDBUSOUTI[29] = CELL_E[4].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[28] = CELL_E[3].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[27] = CELL_E[3].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[26] = CELL_E[2].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[25] = CELL_E[2].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[24] = CELL_E[1].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[23] = CELL_E[1].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[22] = CELL_E[0].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[21] = CELL_E[0].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[20] = CELL_E[15].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[19] = CELL_E[15].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[18] = CELL_E[14].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[17] = CELL_E[14].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[16] = CELL_E[13].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[15] = CELL_E[13].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[14] = CELL_E[12].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[13] = CELL_E[12].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[12] = CELL_E[11].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[11] = CELL_E[11].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[10] = CELL_E[10].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[9] = CELL_E[10].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[8] = CELL_E[9].IMUX_G1_DATA[3];
				input TSTC405DCRDBUSOUTI[7] = CELL_E[9].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[6] = CELL_E[8].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[5] = CELL_E[7].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[4] = CELL_E[7].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[3] = CELL_E[6].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[2] = CELL_E[6].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[1] = CELL_E[5].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[0] = CELL_E[5].IMUX_G2_DATA[2];
				input TSTC405DCRREADI = CELL_E[5].IMUX_G1_DATA[3];
				input TSTC405DCRWRITEI = CELL_E[6].IMUX_G0_DATA[3];
				input TSTCLKINACTI = CELL_W[1].IMUX_G1_DATA[2];
				input TSTCPUCLKENI = CELL_W[14].IMUX_G0_DATA[2];
				input TSTCPUCLKI = CELL_W[0].IMUX_G1_DATA[2];
				input TSTDCRACKI = CELL_E[8].IMUX_G3_DATA[1];
				input TSTDCRBUSI[31] = CELL_E[8].IMUX_G1_DATA[2];
				input TSTDCRBUSI[30] = CELL_E[8].IMUX_G0_DATA[2];
				input TSTDCRBUSI[29] = CELL_E[7].IMUX_G3_DATA[1];
				input TSTDCRBUSI[28] = CELL_E[7].IMUX_G2_DATA[1];
				input TSTDCRBUSI[27] = CELL_E[6].IMUX_G3_DATA[1];
				input TSTDCRBUSI[26] = CELL_E[6].IMUX_G2_DATA[1];
				input TSTDCRBUSI[25] = CELL_E[5].IMUX_G3_DATA[1];
				input TSTDCRBUSI[24] = CELL_E[5].IMUX_G2_DATA[1];
				input TSTDCRBUSI[23] = CELL_E[4].IMUX_G3_DATA[1];
				input TSTDCRBUSI[22] = CELL_E[4].IMUX_G2_DATA[1];
				input TSTDCRBUSI[21] = CELL_E[3].IMUX_G1_DATA[2];
				input TSTDCRBUSI[20] = CELL_E[3].IMUX_G0_DATA[2];
				input TSTDCRBUSI[19] = CELL_E[2].IMUX_G1_DATA[2];
				input TSTDCRBUSI[18] = CELL_E[2].IMUX_G0_DATA[2];
				input TSTDCRBUSI[17] = CELL_E[1].IMUX_G1_DATA[2];
				input TSTDCRBUSI[16] = CELL_E[1].IMUX_G0_DATA[2];
				input TSTDCRBUSI[15] = CELL_E[0].IMUX_G1_DATA[2];
				input TSTDCRBUSI[14] = CELL_E[0].IMUX_G0_DATA[2];
				input TSTDCRBUSI[13] = CELL_E[15].IMUX_G3_DATA[1];
				input TSTDCRBUSI[12] = CELL_E[15].IMUX_G2_DATA[1];
				input TSTDCRBUSI[11] = CELL_E[14].IMUX_G3_DATA[1];
				input TSTDCRBUSI[10] = CELL_E[14].IMUX_G2_DATA[1];
				input TSTDCRBUSI[9] = CELL_E[13].IMUX_G3_DATA[1];
				input TSTDCRBUSI[8] = CELL_E[13].IMUX_G2_DATA[1];
				input TSTDCRBUSI[7] = CELL_E[12].IMUX_G3_DATA[1];
				input TSTDCRBUSI[6] = CELL_E[12].IMUX_G2_DATA[1];
				input TSTDCRBUSI[5] = CELL_E[11].IMUX_G3_DATA[1];
				input TSTDCRBUSI[4] = CELL_E[11].IMUX_G2_DATA[1];
				input TSTDCRBUSI[3] = CELL_E[10].IMUX_G3_DATA[1];
				input TSTDCRBUSI[2] = CELL_E[10].IMUX_G2_DATA[1];
				input TSTDCRBUSI[1] = CELL_E[9].IMUX_G3_DATA[1];
				input TSTDCRBUSI[0] = CELL_E[9].IMUX_G2_DATA[1];
				input TSTDSOCMABORTOPI = CELL_E[11].IMUX_G0_DATA[3];
				input TSTDSOCMABORTREQI = CELL_E[11].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[29] = CELL_E[10].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[28] = CELL_E[10].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[27] = CELL_E[9].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[26] = CELL_E[9].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[25] = CELL_E[8].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[24] = CELL_E[8].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[23] = CELL_E[7].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[22] = CELL_E[7].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[21] = CELL_E[6].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[20] = CELL_E[6].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[19] = CELL_E[5].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[18] = CELL_E[5].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[17] = CELL_E[4].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[16] = CELL_E[4].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[15] = CELL_E[3].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[14] = CELL_E[3].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[13] = CELL_E[2].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[12] = CELL_E[2].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[11] = CELL_E[1].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[10] = CELL_E[1].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[9] = CELL_E[0].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[8] = CELL_E[0].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[7] = CELL_E[15].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[6] = CELL_E[15].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[5] = CELL_E[14].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[4] = CELL_E[14].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[3] = CELL_E[13].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[2] = CELL_E[13].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[1] = CELL_E[12].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[0] = CELL_E[12].IMUX_G0_DATA[3];
				input TSTDSOCMBYTEENI[3] = CELL_E[12].IMUX_G3_DATA[3];
				input TSTDSOCMBYTEENI[2] = CELL_E[12].IMUX_G2_DATA[3];
				input TSTDSOCMBYTEENI[1] = CELL_E[11].IMUX_G3_DATA[3];
				input TSTDSOCMBYTEENI[0] = CELL_E[11].IMUX_G2_DATA[3];
				input TSTDSOCMCOMPLETEI = CELL_E[9].IMUX_G0_DATA[2];
				input TSTDSOCMDBUSI[7] = CELL_E[10].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[6] = CELL_E[9].IMUX_G3_DATA[3];
				input TSTDSOCMDBUSI[5] = CELL_E[9].IMUX_G2_DATA[3];
				input TSTDSOCMDBUSI[4] = CELL_E[8].IMUX_G2_DATA[3];
				input TSTDSOCMDBUSI[3] = CELL_E[8].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[2] = CELL_E[7].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[1] = CELL_E[7].IMUX_G0_DATA[3];
				input TSTDSOCMDBUSI[0] = CELL_E[6].IMUX_G1_DATA[3];
				input TSTDSOCMDCRACKI = CELL_E[10].IMUX_G2_DATA[3];
				input TSTDSOCMHOLDI = CELL_E[10].IMUX_G0_DATA[2];
				input TSTDSOCMLOADREQI = CELL_E[13].IMUX_G2_DATA[3];
				input TSTDSOCMSTOREREQI = CELL_E[13].IMUX_G3_DATA[3];
				input TSTDSOCMWAITI = CELL_E[14].IMUX_G2_DATA[3];
				input TSTDSOCMWRDBUSI[31] = CELL_E[14].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[30] = CELL_E[13].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[29] = CELL_E[13].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[28] = CELL_E[12].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[27] = CELL_E[12].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[26] = CELL_E[11].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[25] = CELL_E[11].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[24] = CELL_E[10].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[23] = CELL_E[10].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[22] = CELL_E[9].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[21] = CELL_E[9].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[20] = CELL_E[8].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[19] = CELL_E[8].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[18] = CELL_E[7].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[17] = CELL_E[7].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[16] = CELL_E[6].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[15] = CELL_E[6].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[14] = CELL_E[5].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[13] = CELL_E[5].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[12] = CELL_E[4].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[11] = CELL_E[4].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[10] = CELL_E[3].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[9] = CELL_E[3].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[8] = CELL_E[2].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[7] = CELL_E[2].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[6] = CELL_E[1].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[5] = CELL_E[1].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[4] = CELL_E[0].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[3] = CELL_E[0].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[2] = CELL_E[15].IMUX_G3_DATA[3];
				input TSTDSOCMWRDBUSI[1] = CELL_E[15].IMUX_G2_DATA[3];
				input TSTDSOCMWRDBUSI[0] = CELL_E[14].IMUX_G3_DATA[3];
				input TSTDSOCMXLATEVALIDI = CELL_E[14].IMUX_G1_DATA[4];
				input TSTISOCMABORTI = CELL_W[11].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[29] = CELL_W[11].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[28] = CELL_W[10].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[27] = CELL_W[10].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[26] = CELL_W[10].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[25] = CELL_W[10].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[24] = CELL_W[9].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[23] = CELL_W[9].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[22] = CELL_W[9].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[21] = CELL_W[8].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[20] = CELL_W[8].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[19] = CELL_W[8].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[18] = CELL_W[7].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[17] = CELL_W[7].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[16] = CELL_W[7].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[15] = CELL_W[6].IMUX_G0_DATA[4];
				input TSTISOCMABUSI[14] = CELL_W[6].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[13] = CELL_W[6].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[12] = CELL_W[5].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[11] = CELL_W[5].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[10] = CELL_W[4].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[9] = CELL_W[4].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[8] = CELL_W[4].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[7] = CELL_W[3].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[6] = CELL_W[3].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[5] = CELL_W[3].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[4] = CELL_W[2].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[3] = CELL_W[2].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[2] = CELL_W[2].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[1] = CELL_W[1].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[0] = CELL_W[1].IMUX_G0_DATA[3];
				input TSTISOCMHOLDI = CELL_W[2].IMUX_G1_DATA[2];
				input TSTISOCMICUREADYI = CELL_W[1].IMUX_G3_DATA[2];
				input TSTISOCMRDATAI[63] = CELL_S[7].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[62] = CELL_S[6].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[61] = CELL_S[6].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[60] = CELL_S[5].IMUX_G3_DATA[1];
				input TSTISOCMRDATAI[59] = CELL_S[5].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[58] = CELL_S[4].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[57] = CELL_S[4].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[56] = CELL_S[3].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[55] = CELL_S[3].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[54] = CELL_S[2].IMUX_G3_DATA[1];
				input TSTISOCMRDATAI[53] = CELL_S[2].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[52] = CELL_S[1].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[51] = CELL_S[1].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[50] = CELL_S[0].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[49] = CELL_S[0].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[48] = CELL_S[7].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[47] = CELL_S[7].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[46] = CELL_S[7].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[45] = CELL_S[7].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[44] = CELL_S[6].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[43] = CELL_S[6].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[42] = CELL_S[6].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[41] = CELL_S[6].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[40] = CELL_S[5].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[39] = CELL_S[5].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[38] = CELL_S[5].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[37] = CELL_S[5].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[36] = CELL_S[4].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[35] = CELL_S[4].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[34] = CELL_S[4].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[33] = CELL_S[4].IMUX_G1_DATA[0];
				input TSTISOCMRDATAI[32] = CELL_S[3].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[31] = CELL_S[3].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[30] = CELL_S[3].IMUX_G1_DATA[0];
				input TSTISOCMRDATAI[29] = CELL_S[3].IMUX_G0_DATA[0];
				input TSTISOCMRDATAI[28] = CELL_S[2].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[27] = CELL_S[2].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[26] = CELL_S[2].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[25] = CELL_S[2].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[24] = CELL_S[1].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[23] = CELL_S[1].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[22] = CELL_S[1].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[21] = CELL_S[1].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[20] = CELL_S[0].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[19] = CELL_S[0].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[18] = CELL_S[0].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[17] = CELL_S[0].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[16] = CELL_W[5].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[15] = CELL_W[4].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[14] = CELL_W[3].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[13] = CELL_W[2].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[12] = CELL_W[1].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[11] = CELL_W[0].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[10] = CELL_W[15].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[9] = CELL_W[14].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[8] = CELL_W[13].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[7] = CELL_W[12].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[6] = CELL_W[11].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[5] = CELL_W[10].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[4] = CELL_W[9].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[3] = CELL_W[8].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[2] = CELL_W[7].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[1] = CELL_W[6].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[0] = CELL_W[5].IMUX_G3_DATA[2];
				input TSTISOCMRDDVALIDI[1] = CELL_W[4].IMUX_G1_DATA[2];
				input TSTISOCMRDDVALIDI[0] = CELL_W[3].IMUX_G0_DATA[2];
				input TSTISOCMREQPENDI = CELL_W[0].IMUX_G0_DATA[3];
				input TSTISOCMXLATEVALIDI = CELL_W[0].IMUX_G3_DATA[2];
				input TSTISOPFWDI = CELL_E[9].IMUX_G1_DATA[2];
				input TSTJTAGENI = CELL_W[12].IMUX_G0_DATA[2];
				input TSTPLBSAMPLECYCLEI = CELL_W[6].IMUX_G1_DATA[3];
				input TSTRDDBUSI[31] = CELL_E[10].IMUX_G2_DATA[2];
				input TSTRDDBUSI[30] = CELL_E[9].IMUX_G3_DATA[2];
				input TSTRDDBUSI[29] = CELL_E[9].IMUX_G2_DATA[2];
				input TSTRDDBUSI[28] = CELL_E[8].IMUX_G3_DATA[2];
				input TSTRDDBUSI[27] = CELL_E[8].IMUX_G2_DATA[2];
				input TSTRDDBUSI[26] = CELL_E[7].IMUX_G1_DATA[2];
				input TSTRDDBUSI[25] = CELL_E[7].IMUX_G0_DATA[2];
				input TSTRDDBUSI[24] = CELL_E[6].IMUX_G1_DATA[2];
				input TSTRDDBUSI[23] = CELL_E[6].IMUX_G0_DATA[2];
				input TSTRDDBUSI[22] = CELL_E[5].IMUX_G1_DATA[2];
				input TSTRDDBUSI[21] = CELL_E[5].IMUX_G0_DATA[2];
				input TSTRDDBUSI[20] = CELL_E[4].IMUX_G1_DATA[2];
				input TSTRDDBUSI[19] = CELL_E[4].IMUX_G0_DATA[2];
				input TSTRDDBUSI[18] = CELL_E[3].IMUX_G3_DATA[2];
				input TSTRDDBUSI[17] = CELL_E[3].IMUX_G2_DATA[2];
				input TSTRDDBUSI[16] = CELL_E[2].IMUX_G3_DATA[2];
				input TSTRDDBUSI[15] = CELL_E[2].IMUX_G2_DATA[2];
				input TSTRDDBUSI[14] = CELL_E[1].IMUX_G3_DATA[2];
				input TSTRDDBUSI[13] = CELL_E[1].IMUX_G2_DATA[2];
				input TSTRDDBUSI[12] = CELL_E[0].IMUX_G3_DATA[2];
				input TSTRDDBUSI[11] = CELL_E[0].IMUX_G2_DATA[2];
				input TSTRDDBUSI[10] = CELL_E[15].IMUX_G1_DATA[2];
				input TSTRDDBUSI[9] = CELL_E[15].IMUX_G0_DATA[2];
				input TSTRDDBUSI[8] = CELL_E[14].IMUX_G1_DATA[2];
				input TSTRDDBUSI[7] = CELL_E[14].IMUX_G0_DATA[2];
				input TSTRDDBUSI[6] = CELL_E[13].IMUX_G1_DATA[2];
				input TSTRDDBUSI[5] = CELL_E[13].IMUX_G0_DATA[2];
				input TSTRDDBUSI[4] = CELL_E[12].IMUX_G1_DATA[2];
				input TSTRDDBUSI[3] = CELL_E[12].IMUX_G0_DATA[2];
				input TSTRDDBUSI[2] = CELL_E[11].IMUX_G1_DATA[2];
				input TSTRDDBUSI[1] = CELL_E[11].IMUX_G0_DATA[2];
				input TSTRDDBUSI[0] = CELL_E[10].IMUX_G1_DATA[2];
				input TSTRESETCHIPI = CELL_W[0].IMUX_G0_DATA[2];
				input TSTRESETCOREI = CELL_W[5].IMUX_G2_DATA[2];
				input TSTRESETSYSI = CELL_W[11].IMUX_G0_DATA[2];
				input TSTTIMERENI = CELL_W[13].IMUX_G0_DATA[2];
				input TSTTRSTNEGI = CELL_N[2].IMUX_G2_DATA[0];
				output C405CPMCORESLEEPREQ = CELL_W[14].OUT_FAN_BEL[5];
				output C405CPMMSRCE = CELL_W[15].OUT_FAN_BEL[4];
				output C405CPMMSREE = CELL_W[15].OUT_FAN_BEL[5];
				output C405CPMTIMERIRQ = CELL_W[0].OUT_FAN_BEL[6];
				output C405CPMTIMERRESETREQ = CELL_W[0].OUT_FAN_BEL[7];
				output C405RSTCHIPRESETREQ = CELL_W[0].OUT_FAN_BEL[4];
				output C405RSTCORERESETREQ = CELL_W[0].OUT_FAN_BEL[5];
				output C405RSTSYSRESETREQ = CELL_W[14].OUT_FAN_BEL[4];
				output C405PLBDCUABORT = CELL_W[1].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[31] = CELL_W[4].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[30] = CELL_W[4].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[29] = CELL_W[4].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[28] = CELL_W[4].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[27] = CELL_W[5].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[26] = CELL_W[5].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[25] = CELL_W[5].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[24] = CELL_W[5].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[23] = CELL_W[6].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[22] = CELL_W[6].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[21] = CELL_W[6].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[20] = CELL_W[6].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[19] = CELL_W[7].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[18] = CELL_W[7].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[17] = CELL_W[7].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[16] = CELL_W[7].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[15] = CELL_W[8].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[14] = CELL_W[8].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[13] = CELL_W[8].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[12] = CELL_W[8].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[11] = CELL_W[9].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[10] = CELL_W[9].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[9] = CELL_W[9].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[8] = CELL_W[9].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[7] = CELL_W[10].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[6] = CELL_W[10].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[5] = CELL_W[10].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[4] = CELL_W[10].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[3] = CELL_W[11].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[2] = CELL_W[11].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[1] = CELL_W[11].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[0] = CELL_W[11].OUT_FAN_BEL[4];
				output C405PLBDCUBE[7] = CELL_W[3].OUT_FAN_BEL[7];
				output C405PLBDCUBE[6] = CELL_W[3].OUT_FAN_BEL[6];
				output C405PLBDCUBE[5] = CELL_W[3].OUT_FAN_BEL[5];
				output C405PLBDCUBE[4] = CELL_W[3].OUT_FAN_BEL[4];
				output C405PLBDCUBE[3] = CELL_W[13].OUT_FAN_BEL[7];
				output C405PLBDCUBE[2] = CELL_W[13].OUT_FAN_BEL[6];
				output C405PLBDCUBE[1] = CELL_W[13].OUT_FAN_BEL[5];
				output C405PLBDCUBE[0] = CELL_W[13].OUT_FAN_BEL[4];
				output C405PLBDCUCACHEABLE = CELL_W[12].OUT_FAN_BEL[6];
				output C405PLBDCUGUARDED = CELL_W[2].OUT_FAN_BEL[4];
				output C405PLBDCUPRIORITY[1] = CELL_W[1].OUT_FAN_BEL[6];
				output C405PLBDCUPRIORITY[0] = CELL_W[1].OUT_FAN_BEL[5];
				output C405PLBDCUREQUEST = CELL_W[1].OUT_FAN_BEL[4];
				output C405PLBDCURNW = CELL_W[1].OUT_SEC_BEL[15];
				output C405PLBDCUSIZE2 = CELL_W[12].OUT_FAN_BEL[4];
				output C405PLBDCUU0ATTR = CELL_W[12].OUT_FAN_BEL[5];
				output C405PLBDCUWRDBUS[63] = CELL_W[0].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[62] = CELL_W[0].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[61] = CELL_W[0].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[60] = CELL_W[0].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[59] = CELL_W[1].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[58] = CELL_W[1].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[57] = CELL_W[1].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[56] = CELL_W[1].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[55] = CELL_W[2].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[54] = CELL_W[2].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[53] = CELL_W[2].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[52] = CELL_W[2].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[51] = CELL_W[3].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[50] = CELL_W[3].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[49] = CELL_W[3].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[48] = CELL_W[3].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[47] = CELL_W[4].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[46] = CELL_W[4].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[45] = CELL_W[4].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[44] = CELL_W[4].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[43] = CELL_W[5].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[42] = CELL_W[5].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[41] = CELL_W[5].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[40] = CELL_W[5].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[39] = CELL_W[6].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[38] = CELL_W[6].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[37] = CELL_W[6].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[36] = CELL_W[6].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[35] = CELL_W[7].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[34] = CELL_W[7].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[33] = CELL_W[7].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[32] = CELL_W[7].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[31] = CELL_W[8].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[30] = CELL_W[8].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[29] = CELL_W[8].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[28] = CELL_W[8].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[27] = CELL_W[9].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[26] = CELL_W[9].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[25] = CELL_W[9].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[24] = CELL_W[9].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[23] = CELL_W[10].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[22] = CELL_W[10].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[21] = CELL_W[10].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[20] = CELL_W[10].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[19] = CELL_W[11].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[18] = CELL_W[11].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[17] = CELL_W[11].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[16] = CELL_W[11].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[15] = CELL_W[12].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[14] = CELL_W[12].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[13] = CELL_W[12].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[12] = CELL_W[12].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[11] = CELL_W[13].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[10] = CELL_W[13].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[9] = CELL_W[13].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[8] = CELL_W[13].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[7] = CELL_W[14].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[6] = CELL_W[14].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[5] = CELL_W[14].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[4] = CELL_W[14].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[3] = CELL_W[15].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[2] = CELL_W[15].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[1] = CELL_W[15].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[0] = CELL_W[15].OUT_FAN_BEL[0];
				output C405PLBDCUWRITETHRU = CELL_W[2].OUT_FAN_BEL[5];
				output C405PLBICUABORT = CELL_W[2].OUT_SEC_BEL[12];
				output C405PLBICUABUS[29] = CELL_W[4].OUT_SEC_BEL[14];
				output C405PLBICUABUS[28] = CELL_W[4].OUT_SEC_BEL[15];
				output C405PLBICUABUS[27] = CELL_W[5].OUT_SEC_BEL[12];
				output C405PLBICUABUS[26] = CELL_W[5].OUT_SEC_BEL[13];
				output C405PLBICUABUS[25] = CELL_W[5].OUT_SEC_BEL[14];
				output C405PLBICUABUS[24] = CELL_W[5].OUT_SEC_BEL[15];
				output C405PLBICUABUS[23] = CELL_W[6].OUT_SEC_BEL[12];
				output C405PLBICUABUS[22] = CELL_W[6].OUT_SEC_BEL[13];
				output C405PLBICUABUS[21] = CELL_W[6].OUT_SEC_BEL[14];
				output C405PLBICUABUS[20] = CELL_W[6].OUT_SEC_BEL[15];
				output C405PLBICUABUS[19] = CELL_W[7].OUT_SEC_BEL[12];
				output C405PLBICUABUS[18] = CELL_W[7].OUT_SEC_BEL[13];
				output C405PLBICUABUS[17] = CELL_W[7].OUT_SEC_BEL[14];
				output C405PLBICUABUS[16] = CELL_W[7].OUT_SEC_BEL[15];
				output C405PLBICUABUS[15] = CELL_W[8].OUT_SEC_BEL[12];
				output C405PLBICUABUS[14] = CELL_W[8].OUT_SEC_BEL[13];
				output C405PLBICUABUS[13] = CELL_W[8].OUT_SEC_BEL[14];
				output C405PLBICUABUS[12] = CELL_W[8].OUT_SEC_BEL[15];
				output C405PLBICUABUS[11] = CELL_W[9].OUT_SEC_BEL[12];
				output C405PLBICUABUS[10] = CELL_W[9].OUT_SEC_BEL[13];
				output C405PLBICUABUS[9] = CELL_W[9].OUT_SEC_BEL[14];
				output C405PLBICUABUS[8] = CELL_W[9].OUT_SEC_BEL[15];
				output C405PLBICUABUS[7] = CELL_W[10].OUT_SEC_BEL[12];
				output C405PLBICUABUS[6] = CELL_W[10].OUT_SEC_BEL[13];
				output C405PLBICUABUS[5] = CELL_W[10].OUT_SEC_BEL[14];
				output C405PLBICUABUS[4] = CELL_W[10].OUT_SEC_BEL[15];
				output C405PLBICUABUS[3] = CELL_W[11].OUT_SEC_BEL[12];
				output C405PLBICUABUS[2] = CELL_W[11].OUT_SEC_BEL[13];
				output C405PLBICUABUS[1] = CELL_W[11].OUT_SEC_BEL[14];
				output C405PLBICUABUS[0] = CELL_W[11].OUT_SEC_BEL[15];
				output C405PLBICUCACHEABLE = CELL_W[12].OUT_SEC_BEL[12];
				output C405PLBICUPRIORITY[1] = CELL_W[2].OUT_SEC_BEL[13];
				output C405PLBICUPRIORITY[0] = CELL_W[2].OUT_SEC_BEL[14];
				output C405PLBICUREQUEST = CELL_W[2].OUT_SEC_BEL[15];
				output C405PLBICUSIZE[3] = CELL_W[12].OUT_SEC_BEL[14];
				output C405PLBICUSIZE[2] = CELL_W[12].OUT_SEC_BEL[15];
				output C405PLBICUU0ATTR = CELL_W[12].OUT_SEC_BEL[13];
				output C405DCRABUS[9] = CELL_E[13].OUT_SEC_BEL[15];
				output C405DCRABUS[8] = CELL_E[12].OUT_SEC_BEL[14];
				output C405DCRABUS[7] = CELL_E[12].OUT_SEC_BEL[15];
				output C405DCRABUS[6] = CELL_E[11].OUT_SEC_BEL[14];
				output C405DCRABUS[5] = CELL_E[11].OUT_SEC_BEL[15];
				output C405DCRABUS[4] = CELL_E[10].OUT_SEC_BEL[14];
				output C405DCRABUS[3] = CELL_E[10].OUT_SEC_BEL[15];
				output C405DCRABUS[2] = CELL_E[9].OUT_SEC_BEL[14];
				output C405DCRABUS[1] = CELL_E[9].OUT_SEC_BEL[15];
				output C405DCRABUS[0] = CELL_E[8].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[31] = CELL_E[10].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[30] = CELL_E[9].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[29] = CELL_E[8].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[28] = CELL_E[7].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[27] = CELL_E[6].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[26] = CELL_E[5].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[25] = CELL_E[4].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[24] = CELL_E[3].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[23] = CELL_E[2].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[22] = CELL_E[1].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[21] = CELL_E[0].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[20] = CELL_E[15].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[19] = CELL_E[14].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[18] = CELL_E[13].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[17] = CELL_E[12].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[16] = CELL_E[11].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[15] = CELL_E[10].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[14] = CELL_E[9].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[13] = CELL_E[8].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[12] = CELL_E[7].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[11] = CELL_E[6].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[10] = CELL_E[5].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[9] = CELL_E[4].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[8] = CELL_E[3].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[7] = CELL_E[2].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[6] = CELL_E[1].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[5] = CELL_E[0].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[4] = CELL_E[15].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[3] = CELL_E[15].OUT_SEC_BEL[15];
				output C405DCRDBUSOUT[2] = CELL_E[14].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[1] = CELL_E[14].OUT_SEC_BEL[15];
				output C405DCRDBUSOUT[0] = CELL_E[13].OUT_SEC_BEL[14];
				output C405DCRREAD = CELL_E[11].OUT_SEC_BEL[12];
				output C405DCRWRITE = CELL_E[12].OUT_SEC_BEL[12];
				output C405DBGLOADDATAONAPUDBUS = CELL_W[14].OUT_FAN_BEL[7];
				output C405DBGMSRWE = CELL_W[15].OUT_FAN_BEL[6];
				output C405DBGSTOPACK = CELL_W[15].OUT_FAN_BEL[7];
				output C405DBGWBCOMPLETE = CELL_W[0].OUT_SEC_BEL[15];
				output C405DBGWBFULL = CELL_W[0].OUT_SEC_BEL[14];
				output C405DBGWBIAR[29] = CELL_W[3].OUT_SEC_BEL[11];
				output C405DBGWBIAR[28] = CELL_W[2].OUT_SEC_BEL[11];
				output C405DBGWBIAR[27] = CELL_W[1].OUT_SEC_BEL[11];
				output C405DBGWBIAR[26] = CELL_W[0].OUT_SEC_BEL[11];
				output C405DBGWBIAR[25] = CELL_W[15].OUT_SEC_BEL[12];
				output C405DBGWBIAR[24] = CELL_W[14].OUT_SEC_BEL[12];
				output C405DBGWBIAR[23] = CELL_W[13].OUT_SEC_BEL[12];
				output C405DBGWBIAR[22] = CELL_W[1].OUT_SEC_BEL[12];
				output C405DBGWBIAR[21] = CELL_W[0].OUT_SEC_BEL[12];
				output C405DBGWBIAR[20] = CELL_W[15].OUT_SEC_BEL[13];
				output C405DBGWBIAR[19] = CELL_W[12].OUT_FAN_BEL[7];
				output C405DBGWBIAR[18] = CELL_W[4].OUT_SEC_BEL[12];
				output C405DBGWBIAR[17] = CELL_W[4].OUT_SEC_BEL[13];
				output C405DBGWBIAR[16] = CELL_W[3].OUT_SEC_BEL[12];
				output C405DBGWBIAR[15] = CELL_W[3].OUT_SEC_BEL[13];
				output C405DBGWBIAR[14] = CELL_W[3].OUT_SEC_BEL[14];
				output C405DBGWBIAR[13] = CELL_W[3].OUT_SEC_BEL[15];
				output C405DBGWBIAR[12] = CELL_W[2].OUT_FAN_BEL[7];
				output C405DBGWBIAR[11] = CELL_W[2].OUT_FAN_BEL[6];
				output C405DBGWBIAR[10] = CELL_W[14].OUT_SEC_BEL[13];
				output C405DBGWBIAR[9] = CELL_W[13].OUT_SEC_BEL[13];
				output C405DBGWBIAR[8] = CELL_W[1].OUT_SEC_BEL[13];
				output C405DBGWBIAR[7] = CELL_W[0].OUT_SEC_BEL[13];
				output C405DBGWBIAR[6] = CELL_W[15].OUT_SEC_BEL[14];
				output C405DBGWBIAR[5] = CELL_W[15].OUT_SEC_BEL[15];
				output C405DBGWBIAR[4] = CELL_W[14].OUT_SEC_BEL[14];
				output C405DBGWBIAR[3] = CELL_W[14].OUT_SEC_BEL[15];
				output C405DBGWBIAR[2] = CELL_W[13].OUT_SEC_BEL[14];
				output C405DBGWBIAR[1] = CELL_W[13].OUT_SEC_BEL[15];
				output C405DBGWBIAR[0] = CELL_W[1].OUT_SEC_BEL[14];
				output C405JTGCAPTUREDR = CELL_N[4].OUT_SEC_BEL[14];
				output C405JTGEXTEST = CELL_N[7].OUT_SEC_BEL[15];
				output C405JTGPGMOUT = CELL_N[7].OUT_SEC_BEL[14];
				output C405JTGSHIFTDR = CELL_N[0].OUT_SEC_BEL[13];
				output C405JTGTDO = CELL_N[1].OUT_SEC_BEL[13];
				output C405JTGTDOEN = CELL_N[2].OUT_SEC_BEL[13];
				output C405JTGUPDATEDR = CELL_N[3].OUT_SEC_BEL[13];
				output C405TRCCYCLE = CELL_N[7].OUT_FAN_BEL[0];
				output C405TRCEVENEXECUTIONSTATUS[1] = CELL_N[7].OUT_FAN_BEL[2];
				output C405TRCEVENEXECUTIONSTATUS[0] = CELL_N[7].OUT_FAN_BEL[1];
				output C405TRCODDEXECUTIONSTATUS[1] = CELL_N[0].OUT_FAN_BEL[4];
				output C405TRCODDEXECUTIONSTATUS[0] = CELL_N[7].OUT_FAN_BEL[3];
				output C405TRCTRACESTATUS[3] = CELL_N[0].OUT_FAN_BEL[6];
				output C405TRCTRACESTATUS[2] = CELL_N[7].OUT_FAN_BEL[5];
				output C405TRCTRACESTATUS[1] = CELL_N[7].OUT_FAN_BEL[4];
				output C405TRCTRACESTATUS[0] = CELL_N[0].OUT_FAN_BEL[5];
				output C405TRCTRIGGEREVENTOUT = CELL_N[0].OUT_FAN_BEL[7];
				output C405TRCTRIGGEREVENTTYPE[10] = CELL_N[4].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[9] = CELL_N[3].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[8] = CELL_N[3].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[7] = CELL_N[2].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[6] = CELL_N[2].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[5] = CELL_N[1].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[4] = CELL_N[1].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[3] = CELL_N[0].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[2] = CELL_N[0].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[1] = CELL_N[7].OUT_FAN_BEL[7];
				output C405TRCTRIGGEREVENTTYPE[0] = CELL_N[7].OUT_FAN_BEL[6];
				output C405XXXMACHINECHECK = CELL_W[14].OUT_FAN_BEL[6];
				output DSOCMBRAMABUS[29] = CELL_N[0].IMUX_BRAM_ADDRA[1], CELL_N[6].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA[1];
				output DSOCMBRAMABUS[28] = CELL_N[0].IMUX_BRAM_ADDRA[0], CELL_N[6].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA[0];
				output DSOCMBRAMABUS[27] = CELL_N[0].IMUX_BRAM_ADDRA_N1[3], CELL_N[6].OUT_FAN_BEL[7], CELL_N[7].IMUX_BRAM_ADDRA_N1[3];
				output DSOCMBRAMABUS[26] = CELL_N[0].IMUX_BRAM_ADDRA_N1[2], CELL_N[6].OUT_FAN_BEL[6], CELL_N[7].IMUX_BRAM_ADDRA_N1[2];
				output DSOCMBRAMABUS[25] = CELL_N[0].IMUX_BRAM_ADDRA_N1[1], CELL_N[6].OUT_FAN_BEL[5], CELL_N[7].IMUX_BRAM_ADDRA_N1[1];
				output DSOCMBRAMABUS[24] = CELL_N[0].IMUX_BRAM_ADDRA_N1[0], CELL_N[6].OUT_FAN_BEL[4], CELL_N[7].IMUX_BRAM_ADDRA_N1[0];
				output DSOCMBRAMABUS[23] = CELL_N[0].IMUX_BRAM_ADDRA_N2[3], CELL_N[6].OUT_FAN_BEL[3], CELL_N[7].IMUX_BRAM_ADDRA_N2[3];
				output DSOCMBRAMABUS[22] = CELL_N[0].IMUX_BRAM_ADDRA_N2[2], CELL_N[6].OUT_FAN_BEL[2], CELL_N[7].IMUX_BRAM_ADDRA_N2[2];
				output DSOCMBRAMABUS[21] = CELL_N[0].IMUX_BRAM_ADDRA_N2[1], CELL_N[6].OUT_FAN_BEL[1], CELL_N[7].IMUX_BRAM_ADDRA_N2[1];
				output DSOCMBRAMABUS[20] = CELL_N[0].IMUX_BRAM_ADDRA_N2[0], CELL_N[6].OUT_FAN_BEL[0], CELL_N[7].IMUX_BRAM_ADDRA_N2[0];
				output DSOCMBRAMABUS[19] = CELL_N[0].IMUX_BRAM_ADDRA_N3[3], CELL_N[5].OUT_SEC_BEL[12], CELL_N[7].IMUX_BRAM_ADDRA_N3[3];
				output DSOCMBRAMABUS[18] = CELL_N[0].IMUX_BRAM_ADDRA_N3[2], CELL_N[5].OUT_SEC_BEL[13], CELL_N[7].IMUX_BRAM_ADDRA_N3[2];
				output DSOCMBRAMABUS[17] = CELL_N[0].IMUX_BRAM_ADDRA_N3[1], CELL_N[5].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA_N3[1];
				output DSOCMBRAMABUS[16] = CELL_N[0].IMUX_BRAM_ADDRA_N3[0], CELL_N[5].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA_N3[0];
				output DSOCMBRAMABUS[15] = CELL_N[5].OUT_FAN_BEL[7];
				output DSOCMBRAMABUS[14] = CELL_N[5].OUT_FAN_BEL[6];
				output DSOCMBRAMABUS[13] = CELL_N[5].OUT_FAN_BEL[5];
				output DSOCMBRAMABUS[12] = CELL_N[5].OUT_FAN_BEL[4];
				output DSOCMBRAMABUS[11] = CELL_N[5].OUT_FAN_BEL[3];
				output DSOCMBRAMABUS[10] = CELL_N[5].OUT_FAN_BEL[2];
				output DSOCMBRAMABUS[9] = CELL_N[5].OUT_FAN_BEL[1];
				output DSOCMBRAMABUS[8] = CELL_N[5].OUT_FAN_BEL[0];
				output DSOCMBRAMBYTEWRITE[3] = CELL_N[0].OUT_FAN_BEL[3];
				output DSOCMBRAMBYTEWRITE[2] = CELL_N[0].OUT_FAN_BEL[2];
				output DSOCMBRAMBYTEWRITE[1] = CELL_N[0].OUT_FAN_BEL[1];
				output DSOCMBRAMBYTEWRITE[0] = CELL_N[0].OUT_FAN_BEL[0];
				output DSOCMBRAMEN = CELL_N[6].OUT_SEC_BEL[13];
				output DSOCMBRAMWRDBUS[31] = CELL_N[4].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[30] = CELL_N[4].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[29] = CELL_N[4].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[28] = CELL_N[4].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[27] = CELL_N[4].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[26] = CELL_N[4].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[25] = CELL_N[4].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[24] = CELL_N[4].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[23] = CELL_N[3].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[22] = CELL_N[3].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[21] = CELL_N[3].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[20] = CELL_N[3].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[19] = CELL_N[3].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[18] = CELL_N[3].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[17] = CELL_N[3].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[16] = CELL_N[3].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[15] = CELL_N[2].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[14] = CELL_N[2].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[13] = CELL_N[2].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[12] = CELL_N[2].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[11] = CELL_N[2].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[10] = CELL_N[2].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[9] = CELL_N[2].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[8] = CELL_N[2].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[7] = CELL_N[1].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[6] = CELL_N[1].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[5] = CELL_N[1].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[4] = CELL_N[1].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[3] = CELL_N[1].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[2] = CELL_N[1].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[1] = CELL_N[1].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[0] = CELL_N[1].OUT_FAN_BEL[0];
				output DSOCMBUSY = CELL_N[6].OUT_SEC_BEL[12];
				output DSOCMRDADDRVALID = CELL_N[4].OUT_SEC_BEL[13];
				output C405DSOCMCACHEABLE = CELL_S[0].OUT_TEST[6];
				output C405DSOCMGUARDED = CELL_S[1].OUT_TEST[0];
				output C405DSOCMSTRINGMULTIPLE = CELL_S[1].OUT_TEST[2];
				output C405DSOCMU0ATTR = CELL_S[2].OUT_TEST[2];
				output ISOCMBRAMEN = CELL_S[2].OUT_SEC_BEL[13];
				output ISOCMBRAMEVENWRITEEN = CELL_S[2].OUT_SEC_BEL[14];
				output ISOCMBRAMODDWRITEEN = CELL_S[2].OUT_SEC_BEL[15];
				output ISOCMBRAMRDABUS[28] = CELL_S[0].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].OUT_SEC_BEL[15];
				output ISOCMBRAMRDABUS[27] = CELL_S[0].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].OUT_FAN_BEL[7];
				output ISOCMBRAMRDABUS[26] = CELL_S[0].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].OUT_FAN_BEL[6];
				output ISOCMBRAMRDABUS[25] = CELL_S[0].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].OUT_FAN_BEL[5];
				output ISOCMBRAMRDABUS[24] = CELL_S[0].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].OUT_FAN_BEL[4];
				output ISOCMBRAMRDABUS[23] = CELL_S[0].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].OUT_FAN_BEL[3];
				output ISOCMBRAMRDABUS[22] = CELL_S[0].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].OUT_FAN_BEL[2];
				output ISOCMBRAMRDABUS[21] = CELL_S[0].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].OUT_FAN_BEL[1];
				output ISOCMBRAMRDABUS[20] = CELL_S[0].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].OUT_FAN_BEL[0];
				output ISOCMBRAMRDABUS[19] = CELL_S[0].IMUX_BRAM_ADDRB_S1[0], CELL_S[6].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRB_S1[0];
				output ISOCMBRAMRDABUS[18] = CELL_S[0].IMUX_BRAM_ADDRB[3], CELL_S[6].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRB[3];
				output ISOCMBRAMRDABUS[17] = CELL_S[0].IMUX_BRAM_ADDRB[2], CELL_S[6].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRB[2];
				output ISOCMBRAMRDABUS[16] = CELL_S[0].IMUX_BRAM_ADDRB[1], CELL_S[6].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRB[1];
				output ISOCMBRAMRDABUS[15] = CELL_S[0].IMUX_BRAM_ADDRB[0], CELL_S[6].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRB[0];
				output ISOCMBRAMRDABUS[14] = CELL_S[6].OUT_FAN_BEL[6];
				output ISOCMBRAMRDABUS[13] = CELL_S[6].OUT_FAN_BEL[5];
				output ISOCMBRAMRDABUS[12] = CELL_S[6].OUT_FAN_BEL[4];
				output ISOCMBRAMRDABUS[11] = CELL_S[6].OUT_FAN_BEL[3];
				output ISOCMBRAMRDABUS[10] = CELL_S[6].OUT_FAN_BEL[2];
				output ISOCMBRAMRDABUS[9] = CELL_S[6].OUT_FAN_BEL[1];
				output ISOCMBRAMRDABUS[8] = CELL_S[6].OUT_FAN_BEL[0];
				output ISOCMBRAMWRABUS[28] = CELL_S[0].IMUX_BRAM_ADDRA_S3[1], CELL_S[1].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA_S3[1];
				output ISOCMBRAMWRABUS[27] = CELL_S[0].IMUX_BRAM_ADDRA_S3[0], CELL_S[1].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA_S3[0];
				output ISOCMBRAMWRABUS[26] = CELL_S[0].IMUX_BRAM_ADDRA_S2[3], CELL_S[1].OUT_FAN_BEL[6], CELL_S[7].IMUX_BRAM_ADDRA_S2[3];
				output ISOCMBRAMWRABUS[25] = CELL_S[0].IMUX_BRAM_ADDRA_S2[2], CELL_S[1].OUT_FAN_BEL[5], CELL_S[7].IMUX_BRAM_ADDRA_S2[2];
				output ISOCMBRAMWRABUS[24] = CELL_S[0].IMUX_BRAM_ADDRA_S2[1], CELL_S[1].OUT_FAN_BEL[4], CELL_S[7].IMUX_BRAM_ADDRA_S2[1];
				output ISOCMBRAMWRABUS[23] = CELL_S[0].IMUX_BRAM_ADDRA_S2[0], CELL_S[1].OUT_FAN_BEL[3], CELL_S[7].IMUX_BRAM_ADDRA_S2[0];
				output ISOCMBRAMWRABUS[22] = CELL_S[0].IMUX_BRAM_ADDRA_S1[3], CELL_S[1].OUT_FAN_BEL[2], CELL_S[7].IMUX_BRAM_ADDRA_S1[3];
				output ISOCMBRAMWRABUS[21] = CELL_S[0].IMUX_BRAM_ADDRA_S1[2], CELL_S[1].OUT_FAN_BEL[1], CELL_S[7].IMUX_BRAM_ADDRA_S1[2];
				output ISOCMBRAMWRABUS[20] = CELL_S[0].IMUX_BRAM_ADDRA_S1[1], CELL_S[1].OUT_FAN_BEL[0], CELL_S[7].IMUX_BRAM_ADDRA_S1[1];
				output ISOCMBRAMWRABUS[19] = CELL_S[0].IMUX_BRAM_ADDRA_S1[0], CELL_S[0].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRA_S1[0];
				output ISOCMBRAMWRABUS[18] = CELL_S[0].IMUX_BRAM_ADDRA[3], CELL_S[0].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRA[3];
				output ISOCMBRAMWRABUS[17] = CELL_S[0].IMUX_BRAM_ADDRA[2], CELL_S[0].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRA[2];
				output ISOCMBRAMWRABUS[16] = CELL_S[0].IMUX_BRAM_ADDRA[1], CELL_S[0].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA[1];
				output ISOCMBRAMWRABUS[15] = CELL_S[0].IMUX_BRAM_ADDRA[0], CELL_S[0].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA[0];
				output ISOCMBRAMWRABUS[14] = CELL_S[0].OUT_FAN_BEL[6];
				output ISOCMBRAMWRABUS[13] = CELL_S[0].OUT_FAN_BEL[5];
				output ISOCMBRAMWRABUS[12] = CELL_S[0].OUT_FAN_BEL[4];
				output ISOCMBRAMWRABUS[11] = CELL_S[0].OUT_FAN_BEL[3];
				output ISOCMBRAMWRABUS[10] = CELL_S[0].OUT_FAN_BEL[2];
				output ISOCMBRAMWRABUS[9] = CELL_S[0].OUT_FAN_BEL[1];
				output ISOCMBRAMWRABUS[8] = CELL_S[0].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[31] = CELL_S[5].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[30] = CELL_S[5].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[29] = CELL_S[5].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[28] = CELL_S[5].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[27] = CELL_S[5].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[26] = CELL_S[5].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[25] = CELL_S[5].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[24] = CELL_S[5].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[23] = CELL_S[4].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[22] = CELL_S[4].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[21] = CELL_S[4].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[20] = CELL_S[4].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[19] = CELL_S[4].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[18] = CELL_S[4].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[17] = CELL_S[4].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[16] = CELL_S[4].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[15] = CELL_S[3].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[14] = CELL_S[3].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[13] = CELL_S[3].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[12] = CELL_S[3].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[11] = CELL_S[3].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[10] = CELL_S[3].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[9] = CELL_S[3].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[8] = CELL_S[3].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[7] = CELL_S[2].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[6] = CELL_S[2].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[5] = CELL_S[2].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[4] = CELL_S[2].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[3] = CELL_S[2].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[2] = CELL_S[2].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[1] = CELL_S[2].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[0] = CELL_S[2].OUT_FAN_BEL[0];
				output ISOCMRDADDRVALID = CELL_S[1].OUT_SEC_BEL[14];
				output C405ISOCMCACHEABLE = CELL_S[7].OUT_SEC_BEL[10];
				output C405ISOCMCONTEXTSYNC = CELL_S[7].OUT_SEC_BEL[9];
				output C405ISOCMU0ATTR = CELL_S[0].OUT_TEST[4];
				output C405APUDCDFULL = CELL_E[0].OUT_FAN_BEL[0];
				output C405APUDCDHOLD = CELL_E[0].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[31] = CELL_E[8].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[30] = CELL_E[8].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[29] = CELL_E[7].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[28] = CELL_E[7].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[27] = CELL_E[7].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[26] = CELL_E[7].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[25] = CELL_E[6].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[24] = CELL_E[6].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[23] = CELL_E[6].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[22] = CELL_E[6].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[21] = CELL_E[5].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[20] = CELL_E[5].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[19] = CELL_E[5].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[18] = CELL_E[5].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[17] = CELL_E[4].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[16] = CELL_E[4].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[15] = CELL_E[4].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[14] = CELL_E[4].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[13] = CELL_E[3].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[12] = CELL_E[3].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[11] = CELL_E[3].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[10] = CELL_E[3].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[9] = CELL_E[2].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[8] = CELL_E[2].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[7] = CELL_E[2].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[6] = CELL_E[2].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[5] = CELL_E[1].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[4] = CELL_E[1].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[3] = CELL_E[1].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[2] = CELL_E[1].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[1] = CELL_E[0].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[0] = CELL_E[0].OUT_FAN_BEL[2];
				output C405APUEXEFLUSH = CELL_E[8].OUT_FAN_BEL[2];
				output C405APUEXEHOLD = CELL_E[8].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[31] = CELL_E[1].OUT_FAN_BEL[5];
				output C405APUEXELOADDBUS[30] = CELL_E[1].OUT_FAN_BEL[4];
				output C405APUEXELOADDBUS[29] = CELL_E[0].OUT_FAN_BEL[5];
				output C405APUEXELOADDBUS[28] = CELL_E[0].OUT_FAN_BEL[4];
				output C405APUEXELOADDBUS[27] = CELL_E[15].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[26] = CELL_E[15].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[25] = CELL_E[15].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[24] = CELL_E[15].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[23] = CELL_E[14].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[22] = CELL_E[14].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[21] = CELL_E[14].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[20] = CELL_E[14].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[19] = CELL_E[13].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[18] = CELL_E[13].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[17] = CELL_E[13].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[16] = CELL_E[13].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[15] = CELL_E[12].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[14] = CELL_E[12].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[13] = CELL_E[12].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[12] = CELL_E[12].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[11] = CELL_E[11].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[10] = CELL_E[11].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[9] = CELL_E[11].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[8] = CELL_E[11].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[7] = CELL_E[10].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[6] = CELL_E[10].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[5] = CELL_E[10].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[4] = CELL_E[10].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[3] = CELL_E[9].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[2] = CELL_E[9].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[1] = CELL_E[9].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[0] = CELL_E[9].OUT_FAN_BEL[0];
				output C405APUEXELOADDVALID = CELL_E[2].OUT_FAN_BEL[4];
				output C405APUEXERADATA[31] = CELL_E[2].OUT_FAN_BEL[6];
				output C405APUEXERADATA[30] = CELL_E[1].OUT_FAN_BEL[7];
				output C405APUEXERADATA[29] = CELL_E[1].OUT_FAN_BEL[6];
				output C405APUEXERADATA[28] = CELL_E[0].OUT_FAN_BEL[7];
				output C405APUEXERADATA[27] = CELL_E[0].OUT_FAN_BEL[6];
				output C405APUEXERADATA[26] = CELL_E[15].OUT_FAN_BEL[5];
				output C405APUEXERADATA[25] = CELL_E[15].OUT_FAN_BEL[4];
				output C405APUEXERADATA[24] = CELL_E[14].OUT_FAN_BEL[5];
				output C405APUEXERADATA[23] = CELL_E[14].OUT_FAN_BEL[4];
				output C405APUEXERADATA[22] = CELL_E[13].OUT_FAN_BEL[5];
				output C405APUEXERADATA[21] = CELL_E[13].OUT_FAN_BEL[4];
				output C405APUEXERADATA[20] = CELL_E[12].OUT_FAN_BEL[5];
				output C405APUEXERADATA[19] = CELL_E[12].OUT_FAN_BEL[4];
				output C405APUEXERADATA[18] = CELL_E[11].OUT_FAN_BEL[5];
				output C405APUEXERADATA[17] = CELL_E[11].OUT_FAN_BEL[4];
				output C405APUEXERADATA[16] = CELL_E[10].OUT_FAN_BEL[5];
				output C405APUEXERADATA[15] = CELL_E[10].OUT_FAN_BEL[4];
				output C405APUEXERADATA[14] = CELL_E[9].OUT_FAN_BEL[5];
				output C405APUEXERADATA[13] = CELL_E[9].OUT_FAN_BEL[4];
				output C405APUEXERADATA[12] = CELL_E[8].OUT_FAN_BEL[5];
				output C405APUEXERADATA[11] = CELL_E[8].OUT_FAN_BEL[4];
				output C405APUEXERADATA[10] = CELL_E[7].OUT_FAN_BEL[5];
				output C405APUEXERADATA[9] = CELL_E[7].OUT_FAN_BEL[4];
				output C405APUEXERADATA[8] = CELL_E[6].OUT_FAN_BEL[5];
				output C405APUEXERADATA[7] = CELL_E[6].OUT_FAN_BEL[4];
				output C405APUEXERADATA[6] = CELL_E[5].OUT_FAN_BEL[5];
				output C405APUEXERADATA[5] = CELL_E[5].OUT_FAN_BEL[4];
				output C405APUEXERADATA[4] = CELL_E[4].OUT_FAN_BEL[5];
				output C405APUEXERADATA[3] = CELL_E[4].OUT_FAN_BEL[4];
				output C405APUEXERADATA[2] = CELL_E[3].OUT_FAN_BEL[5];
				output C405APUEXERADATA[1] = CELL_E[3].OUT_FAN_BEL[4];
				output C405APUEXERADATA[0] = CELL_E[2].OUT_FAN_BEL[5];
				output C405APUEXERBDATA[31] = CELL_E[2].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[30] = CELL_E[1].OUT_SEC_BEL[14];
				output C405APUEXERBDATA[29] = CELL_E[1].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[28] = CELL_E[0].OUT_SEC_BEL[14];
				output C405APUEXERBDATA[27] = CELL_E[0].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[26] = CELL_E[15].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[25] = CELL_E[15].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[24] = CELL_E[14].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[23] = CELL_E[14].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[22] = CELL_E[13].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[21] = CELL_E[13].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[20] = CELL_E[12].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[19] = CELL_E[12].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[18] = CELL_E[11].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[17] = CELL_E[11].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[16] = CELL_E[10].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[15] = CELL_E[10].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[14] = CELL_E[9].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[13] = CELL_E[9].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[12] = CELL_E[8].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[11] = CELL_E[8].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[10] = CELL_E[7].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[9] = CELL_E[7].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[8] = CELL_E[6].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[7] = CELL_E[6].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[6] = CELL_E[5].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[5] = CELL_E[5].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[4] = CELL_E[4].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[3] = CELL_E[4].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[2] = CELL_E[3].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[1] = CELL_E[3].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[0] = CELL_E[2].OUT_FAN_BEL[7];
				output C405APUEXEWDCNT[1] = CELL_E[3].OUT_SEC_BEL[15];
				output C405APUEXEWDCNT[0] = CELL_E[2].OUT_SEC_BEL[14];
				output C405APUMSRFE[1] = CELL_E[4].OUT_SEC_BEL[15];
				output C405APUMSRFE[0] = CELL_E[3].OUT_SEC_BEL[14];
				output C405APUWBBYTEEN[3] = CELL_E[6].OUT_SEC_BEL[15];
				output C405APUWBBYTEEN[2] = CELL_E[5].OUT_SEC_BEL[14];
				output C405APUWBBYTEEN[1] = CELL_E[5].OUT_SEC_BEL[15];
				output C405APUWBBYTEEN[0] = CELL_E[4].OUT_SEC_BEL[14];
				output C405APUWBENDIAN = CELL_E[6].OUT_SEC_BEL[14];
				output C405APUWBFLUSH = CELL_E[7].OUT_SEC_BEL[15];
				output C405APUWBHOLD = CELL_E[7].OUT_SEC_BEL[14];
				output C405APUXERCA = CELL_E[8].OUT_SEC_BEL[15];
				output C405LSSDDIAGABISTDONE = CELL_S[1].OUT_SEC_BEL[9];
				output C405LSSDDIAGOUT = CELL_S[1].OUT_SEC_BEL[8];
				output C405LSSDSCANOUT[9] = CELL_S[6].OUT_TEST[2];
				output C405LSSDSCANOUT[8] = CELL_S[6].OUT_TEST[0];
				output C405LSSDSCANOUT[7] = CELL_S[5].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[6] = CELL_S[5].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[5] = CELL_S[4].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[4] = CELL_S[4].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[3] = CELL_S[3].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[2] = CELL_S[3].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[1] = CELL_S[2].OUT_TEST[0];
				output C405LSSDSCANOUT[0] = CELL_S[2].OUT_SEC_BEL[8];
				output TSTCLKINACTO = CELL_W[1].OUT_TEST[0];
				output TSTCPUCLKENO = CELL_W[1].OUT_SEC_BEL[9];
				output TSTCPUCLKO = CELL_W[1].OUT_SEC_BEL[8];
				output TSTDCRACKO = CELL_E[0].OUT_SEC_BEL[10];
				output TSTDCRBUSO[31] = CELL_E[8].OUT_SEC_BEL[10];
				output TSTDCRBUSO[30] = CELL_E[7].OUT_TEST[0];
				output TSTDCRBUSO[29] = CELL_E[7].OUT_SEC_BEL[8];
				output TSTDCRBUSO[28] = CELL_E[7].OUT_SEC_BEL[9];
				output TSTDCRBUSO[27] = CELL_E[7].OUT_SEC_BEL[10];
				output TSTDCRBUSO[26] = CELL_E[6].OUT_TEST[0];
				output TSTDCRBUSO[25] = CELL_E[6].OUT_SEC_BEL[8];
				output TSTDCRBUSO[24] = CELL_E[6].OUT_SEC_BEL[9];
				output TSTDCRBUSO[23] = CELL_E[6].OUT_SEC_BEL[10];
				output TSTDCRBUSO[22] = CELL_E[5].OUT_TEST[0];
				output TSTDCRBUSO[21] = CELL_E[5].OUT_SEC_BEL[8];
				output TSTDCRBUSO[20] = CELL_E[5].OUT_SEC_BEL[9];
				output TSTDCRBUSO[19] = CELL_E[5].OUT_SEC_BEL[10];
				output TSTDCRBUSO[18] = CELL_E[4].OUT_TEST[0];
				output TSTDCRBUSO[17] = CELL_E[4].OUT_SEC_BEL[8];
				output TSTDCRBUSO[16] = CELL_E[4].OUT_SEC_BEL[9];
				output TSTDCRBUSO[15] = CELL_E[4].OUT_SEC_BEL[10];
				output TSTDCRBUSO[14] = CELL_E[3].OUT_TEST[0];
				output TSTDCRBUSO[13] = CELL_E[3].OUT_SEC_BEL[8];
				output TSTDCRBUSO[12] = CELL_E[3].OUT_SEC_BEL[9];
				output TSTDCRBUSO[11] = CELL_E[3].OUT_SEC_BEL[10];
				output TSTDCRBUSO[10] = CELL_E[2].OUT_TEST[0];
				output TSTDCRBUSO[9] = CELL_E[2].OUT_SEC_BEL[8];
				output TSTDCRBUSO[8] = CELL_E[2].OUT_SEC_BEL[9];
				output TSTDCRBUSO[7] = CELL_E[2].OUT_SEC_BEL[10];
				output TSTDCRBUSO[6] = CELL_E[1].OUT_TEST[0];
				output TSTDCRBUSO[5] = CELL_E[1].OUT_SEC_BEL[8];
				output TSTDCRBUSO[4] = CELL_E[1].OUT_SEC_BEL[9];
				output TSTDCRBUSO[3] = CELL_E[1].OUT_SEC_BEL[10];
				output TSTDCRBUSO[2] = CELL_E[0].OUT_TEST[0];
				output TSTDCRBUSO[1] = CELL_E[0].OUT_SEC_BEL[8];
				output TSTDCRBUSO[0] = CELL_E[0].OUT_SEC_BEL[9];
				output TSTDSOCMABORTOPO = CELL_E[13].OUT_SEC_BEL[12];
				output TSTDSOCMABORTREQO = CELL_E[14].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[29] = CELL_E[4].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[28] = CELL_E[3].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[27] = CELL_E[2].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[26] = CELL_E[1].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[25] = CELL_E[0].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[24] = CELL_E[15].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[23] = CELL_N[6].OUT_TEST[0];
				output TSTDSOCMABUSO[22] = CELL_N[5].OUT_TEST[2];
				output TSTDSOCMABUSO[21] = CELL_N[5].OUT_TEST[0];
				output TSTDSOCMABUSO[20] = CELL_N[4].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[19] = CELL_N[4].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[18] = CELL_N[3].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[17] = CELL_N[3].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[16] = CELL_N[2].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[15] = CELL_N[2].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[14] = CELL_N[1].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[13] = CELL_N[1].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[12] = CELL_N[6].OUT_SEC_BEL[8];
				output TSTDSOCMABUSO[11] = CELL_N[6].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[10] = CELL_N[6].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[9] = CELL_N[6].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[8] = CELL_N[5].OUT_SEC_BEL[8];
				output TSTDSOCMABUSO[7] = CELL_N[5].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[6] = CELL_N[5].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[5] = CELL_N[5].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[4] = CELL_N[4].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[3] = CELL_N[4].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[2] = CELL_N[3].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[1] = CELL_N[2].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[0] = CELL_N[1].OUT_SEC_BEL[12];
				output TSTDSOCMBYTEENO[3] = CELL_E[8].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[2] = CELL_E[7].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[1] = CELL_E[6].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[0] = CELL_E[5].OUT_SEC_BEL[11];
				output TSTDSOCMDBUSO[7] = CELL_E[10].OUT_SEC_BEL[10];
				output TSTDSOCMDBUSO[6] = CELL_E[9].OUT_TEST[0];
				output TSTDSOCMDBUSO[5] = CELL_E[9].OUT_SEC_BEL[8];
				output TSTDSOCMDBUSO[4] = CELL_E[9].OUT_SEC_BEL[9];
				output TSTDSOCMDBUSO[3] = CELL_E[9].OUT_SEC_BEL[10];
				output TSTDSOCMDBUSO[2] = CELL_E[8].OUT_TEST[0];
				output TSTDSOCMDBUSO[1] = CELL_E[8].OUT_SEC_BEL[8];
				output TSTDSOCMDBUSO[0] = CELL_E[8].OUT_SEC_BEL[9];
				output TSTDSOCMDCRACKO = CELL_E[10].OUT_SEC_BEL[9];
				output TSTDSOCMHOLDO = CELL_E[5].OUT_TEST[2];
				output TSTDSOCMLOADREQO = CELL_E[9].OUT_SEC_BEL[11];
				output TSTDSOCMSTOREREQO = CELL_E[10].OUT_SEC_BEL[11];
				output TSTDSOCMWAITO = CELL_E[11].OUT_SEC_BEL[11];
				output TSTDSOCMWRDBUSO[31] = CELL_N[3].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[30] = CELL_N[2].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[29] = CELL_N[1].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[28] = CELL_N[0].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[27] = CELL_N[6].OUT_TEST[10];
				output TSTDSOCMWRDBUSO[26] = CELL_N[6].OUT_TEST[8];
				output TSTDSOCMWRDBUSO[25] = CELL_N[5].OUT_TEST[10];
				output TSTDSOCMWRDBUSO[24] = CELL_N[5].OUT_TEST[8];
				output TSTDSOCMWRDBUSO[23] = CELL_N[4].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[22] = CELL_N[4].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[21] = CELL_N[3].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[20] = CELL_N[3].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[19] = CELL_N[2].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[18] = CELL_N[2].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[17] = CELL_N[1].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[16] = CELL_N[1].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[15] = CELL_N[0].OUT_SEC_BEL[10];
				output TSTDSOCMWRDBUSO[14] = CELL_N[0].OUT_SEC_BEL[11];
				output TSTDSOCMWRDBUSO[13] = CELL_N[6].OUT_TEST[6];
				output TSTDSOCMWRDBUSO[12] = CELL_N[6].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[11] = CELL_N[5].OUT_TEST[6];
				output TSTDSOCMWRDBUSO[10] = CELL_N[5].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[9] = CELL_N[4].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[8] = CELL_N[4].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[7] = CELL_N[3].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[6] = CELL_N[3].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[5] = CELL_N[2].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[4] = CELL_N[2].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[3] = CELL_N[1].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[2] = CELL_N[1].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[1] = CELL_N[0].OUT_SEC_BEL[12];
				output TSTDSOCMWRDBUSO[0] = CELL_N[6].OUT_TEST[2];
				output TSTDSOCMXLATEVALIDO = CELL_E[12].OUT_SEC_BEL[11];
				output TSTISOCMABORTO = CELL_S[0].OUT_TEST[2];
				output TSTISOCMABUSO[29] = CELL_S[0].OUT_TEST[0];
				output TSTISOCMABUSO[28] = CELL_S[7].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[27] = CELL_S[7].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[26] = CELL_S[7].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[25] = CELL_S[7].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[24] = CELL_S[6].OUT_SEC_BEL[8];
				output TSTISOCMABUSO[23] = CELL_S[6].OUT_SEC_BEL[9];
				output TSTISOCMABUSO[22] = CELL_S[6].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[21] = CELL_S[6].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[20] = CELL_S[5].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[19] = CELL_S[5].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[18] = CELL_S[5].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[17] = CELL_S[5].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[16] = CELL_S[4].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[15] = CELL_S[4].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[14] = CELL_S[4].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[13] = CELL_S[4].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[12] = CELL_S[3].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[11] = CELL_S[3].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[10] = CELL_S[3].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[9] = CELL_S[3].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[8] = CELL_S[2].OUT_SEC_BEL[9];
				output TSTISOCMABUSO[7] = CELL_S[2].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[6] = CELL_S[2].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[5] = CELL_S[2].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[4] = CELL_S[1].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[3] = CELL_S[1].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[2] = CELL_S[1].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[1] = CELL_S[1].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[0] = CELL_S[0].OUT_SEC_BEL[8];
				output TSTISOCMHOLDO = CELL_W[2].OUT_SEC_BEL[10];
				output TSTISOCMICUREADYO = CELL_S[0].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[63] = CELL_W[5].OUT_TEST[0];
				output TSTISOCMRDATAO[62] = CELL_W[4].OUT_TEST[2];
				output TSTISOCMRDATAO[61] = CELL_W[4].OUT_TEST[0];
				output TSTISOCMRDATAO[60] = CELL_W[3].OUT_TEST[4];
				output TSTISOCMRDATAO[59] = CELL_W[3].OUT_TEST[2];
				output TSTISOCMRDATAO[58] = CELL_W[2].OUT_TEST[4];
				output TSTISOCMRDATAO[57] = CELL_W[2].OUT_TEST[2];
				output TSTISOCMRDATAO[56] = CELL_W[1].OUT_TEST[4];
				output TSTISOCMRDATAO[55] = CELL_W[1].OUT_TEST[2];
				output TSTISOCMRDATAO[54] = CELL_W[0].OUT_TEST[4];
				output TSTISOCMRDATAO[53] = CELL_W[0].OUT_TEST[2];
				output TSTISOCMRDATAO[52] = CELL_W[15].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[51] = CELL_W[15].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[50] = CELL_W[15].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[49] = CELL_W[15].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[48] = CELL_W[14].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[47] = CELL_W[14].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[46] = CELL_W[14].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[45] = CELL_W[14].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[44] = CELL_W[13].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[43] = CELL_W[13].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[42] = CELL_W[13].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[41] = CELL_W[13].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[40] = CELL_W[12].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[39] = CELL_W[12].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[38] = CELL_W[12].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[37] = CELL_W[12].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[36] = CELL_W[11].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[35] = CELL_W[11].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[34] = CELL_W[11].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[33] = CELL_W[11].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[32] = CELL_W[10].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[31] = CELL_W[10].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[30] = CELL_W[10].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[29] = CELL_W[10].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[28] = CELL_W[9].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[27] = CELL_W[9].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[26] = CELL_W[9].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[25] = CELL_W[9].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[24] = CELL_W[8].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[23] = CELL_W[8].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[22] = CELL_W[8].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[21] = CELL_W[8].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[20] = CELL_W[7].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[19] = CELL_W[7].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[18] = CELL_W[7].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[17] = CELL_W[7].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[16] = CELL_W[6].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[15] = CELL_W[6].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[14] = CELL_W[6].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[13] = CELL_W[6].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[12] = CELL_W[5].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[11] = CELL_W[5].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[10] = CELL_W[5].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[9] = CELL_W[5].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[8] = CELL_W[4].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[7] = CELL_W[4].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[6] = CELL_W[4].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[5] = CELL_W[4].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[4] = CELL_W[3].OUT_TEST[0];
				output TSTISOCMRDATAO[3] = CELL_W[3].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[2] = CELL_W[3].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[1] = CELL_W[3].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[0] = CELL_W[2].OUT_TEST[0];
				output TSTISOCMRDDVALIDO[1] = CELL_W[2].OUT_SEC_BEL[8];
				output TSTISOCMRDDVALIDO[0] = CELL_W[2].OUT_SEC_BEL[9];
				output TSTISOCMREQPENDO = CELL_S[0].OUT_SEC_BEL[10];
				output TSTISOCMXLATEVALIDO = CELL_S[0].OUT_SEC_BEL[11];
				output TSTISOPFWDO = CELL_E[5].OUT_TEST[4];
				output TSTJTAGENO = CELL_W[0].OUT_TEST[0];
				output TSTOCMCOMPLETEO = CELL_E[6].OUT_TEST[2];
				output TSTPLBSAMPLECYCLEO = CELL_W[5].OUT_TEST[2];
				output TSTRDDBUSO[31] = CELL_E[4].OUT_TEST[4];
				output TSTRDDBUSO[30] = CELL_E[4].OUT_TEST[2];
				output TSTRDDBUSO[29] = CELL_E[3].OUT_TEST[4];
				output TSTRDDBUSO[28] = CELL_E[3].OUT_TEST[2];
				output TSTRDDBUSO[27] = CELL_E[2].OUT_TEST[4];
				output TSTRDDBUSO[26] = CELL_E[2].OUT_TEST[2];
				output TSTRDDBUSO[25] = CELL_E[1].OUT_TEST[4];
				output TSTRDDBUSO[24] = CELL_E[1].OUT_TEST[2];
				output TSTRDDBUSO[23] = CELL_E[0].OUT_TEST[4];
				output TSTRDDBUSO[22] = CELL_E[0].OUT_TEST[2];
				output TSTRDDBUSO[21] = CELL_E[15].OUT_SEC_BEL[8];
				output TSTRDDBUSO[20] = CELL_E[15].OUT_SEC_BEL[9];
				output TSTRDDBUSO[19] = CELL_E[15].OUT_SEC_BEL[10];
				output TSTRDDBUSO[18] = CELL_E[15].OUT_SEC_BEL[11];
				output TSTRDDBUSO[17] = CELL_E[14].OUT_SEC_BEL[8];
				output TSTRDDBUSO[16] = CELL_E[14].OUT_SEC_BEL[9];
				output TSTRDDBUSO[15] = CELL_E[14].OUT_SEC_BEL[10];
				output TSTRDDBUSO[14] = CELL_E[14].OUT_SEC_BEL[11];
				output TSTRDDBUSO[13] = CELL_E[13].OUT_SEC_BEL[8];
				output TSTRDDBUSO[12] = CELL_E[13].OUT_SEC_BEL[9];
				output TSTRDDBUSO[11] = CELL_E[13].OUT_SEC_BEL[10];
				output TSTRDDBUSO[10] = CELL_E[13].OUT_SEC_BEL[11];
				output TSTRDDBUSO[9] = CELL_E[12].OUT_TEST[0];
				output TSTRDDBUSO[8] = CELL_E[12].OUT_SEC_BEL[8];
				output TSTRDDBUSO[7] = CELL_E[12].OUT_SEC_BEL[9];
				output TSTRDDBUSO[6] = CELL_E[12].OUT_SEC_BEL[10];
				output TSTRDDBUSO[5] = CELL_E[11].OUT_TEST[0];
				output TSTRDDBUSO[4] = CELL_E[11].OUT_SEC_BEL[8];
				output TSTRDDBUSO[3] = CELL_E[11].OUT_SEC_BEL[9];
				output TSTRDDBUSO[2] = CELL_E[11].OUT_SEC_BEL[10];
				output TSTRDDBUSO[1] = CELL_E[10].OUT_TEST[0];
				output TSTRDDBUSO[0] = CELL_E[10].OUT_SEC_BEL[8];
				output TSTRESETCHIPO = CELL_W[0].OUT_SEC_BEL[10];
				output TSTRESETCOREO = CELL_W[0].OUT_SEC_BEL[9];
				output TSTRESETSYSO = CELL_W[0].OUT_SEC_BEL[8];
				output TSTTIMERENO = CELL_W[1].OUT_SEC_BEL[10];
				output TSTTRSTNEGO = CELL_W[12].OUT_TEST[0];
			}

			// wire CELL_W[0].IMUX_CLK_OPTINV[1]   PPC405.PLBCLK
			// wire CELL_W[0].IMUX_TI_OPTINV[0]    PPC405.TIEC405DETERMINISTICMULT
			// wire CELL_W[0].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[30]
			// wire CELL_W[0].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[31]
			// wire CELL_W[0].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[60]
			// wire CELL_W[0].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[60]
			// wire CELL_W[0].IMUX_G0_DATA[2]      PPC405.TSTRESETCHIPI
			// wire CELL_W[0].IMUX_G0_DATA[3]      PPC405.TSTISOCMREQPENDI
			// wire CELL_W[0].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[61]
			// wire CELL_W[0].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[61]
			// wire CELL_W[0].IMUX_G1_DATA[2]      PPC405.TSTCPUCLKI
			// wire CELL_W[0].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[62]
			// wire CELL_W[0].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[62]
			// wire CELL_W[0].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[11]
			// wire CELL_W[0].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[63]
			// wire CELL_W[0].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[63]
			// wire CELL_W[0].IMUX_G3_DATA[2]      PPC405.TSTISOCMXLATEVALIDI
			// wire CELL_W[0].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[60]
			// wire CELL_W[0].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[61]
			// wire CELL_W[0].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[62]
			// wire CELL_W[0].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[63]
			// wire CELL_W[0].OUT_FAN_BEL[4]       PPC405.C405RSTCHIPRESETREQ
			// wire CELL_W[0].OUT_FAN_BEL[5]       PPC405.C405RSTCORERESETREQ
			// wire CELL_W[0].OUT_FAN_BEL[6]       PPC405.C405CPMTIMERIRQ
			// wire CELL_W[0].OUT_FAN_BEL[7]       PPC405.C405CPMTIMERRESETREQ
			// wire CELL_W[0].OUT_SEC_BEL[8]       PPC405.TSTRESETSYSO
			// wire CELL_W[0].OUT_SEC_BEL[9]       PPC405.TSTRESETCOREO
			// wire CELL_W[0].OUT_SEC_BEL[10]      PPC405.TSTRESETCHIPO
			// wire CELL_W[0].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[26]
			// wire CELL_W[0].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[21]
			// wire CELL_W[0].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[7]
			// wire CELL_W[0].OUT_SEC_BEL[14]      PPC405.C405DBGWBFULL
			// wire CELL_W[0].OUT_SEC_BEL[15]      PPC405.C405DBGWBCOMPLETE
			// wire CELL_W[0].OUT_TEST[0]          PPC405.TSTJTAGENO
			// wire CELL_W[0].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[53]
			// wire CELL_W[0].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[54]
			// wire CELL_W[1].IMUX_CE_OPTINV[0]    PPC405.CPMC405CPUCLKEN
			// wire CELL_W[1].IMUX_TI_OPTINV[0]    PPC405.TIEC405DISOPERANDFWD
			// wire CELL_W[1].IMUX_TI_OPTINV[1]    PPC405.TIEC405MMUEN
			// wire CELL_W[1].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[29]
			// wire CELL_W[1].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[56]
			// wire CELL_W[1].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[56]
			// wire CELL_W[1].IMUX_G0_DATA[2]      PPC405.DBGC405DEBUGHALT
			// wire CELL_W[1].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[0]
			// wire CELL_W[1].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[57]
			// wire CELL_W[1].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[57]
			// wire CELL_W[1].IMUX_G1_DATA[2]      PPC405.TSTCLKINACTI
			// wire CELL_W[1].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[1]
			// wire CELL_W[1].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[58]
			// wire CELL_W[1].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[58]
			// wire CELL_W[1].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[12]
			// wire CELL_W[1].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[59]
			// wire CELL_W[1].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[59]
			// wire CELL_W[1].IMUX_G3_DATA[2]      PPC405.TSTISOCMICUREADYI
			// wire CELL_W[1].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[56]
			// wire CELL_W[1].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[57]
			// wire CELL_W[1].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[58]
			// wire CELL_W[1].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[59]
			// wire CELL_W[1].OUT_FAN_BEL[4]       PPC405.C405PLBDCUREQUEST
			// wire CELL_W[1].OUT_FAN_BEL[5]       PPC405.C405PLBDCUPRIORITY[0]
			// wire CELL_W[1].OUT_FAN_BEL[6]       PPC405.C405PLBDCUPRIORITY[1]
			// wire CELL_W[1].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABORT
			// wire CELL_W[1].OUT_SEC_BEL[8]       PPC405.TSTCPUCLKO
			// wire CELL_W[1].OUT_SEC_BEL[9]       PPC405.TSTCPUCLKENO
			// wire CELL_W[1].OUT_SEC_BEL[10]      PPC405.TSTTIMERENO
			// wire CELL_W[1].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[27]
			// wire CELL_W[1].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[22]
			// wire CELL_W[1].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[8]
			// wire CELL_W[1].OUT_SEC_BEL[14]      PPC405.C405DBGWBIAR[0]
			// wire CELL_W[1].OUT_SEC_BEL[15]      PPC405.C405PLBDCURNW
			// wire CELL_W[1].OUT_TEST[0]          PPC405.TSTCLKINACTO
			// wire CELL_W[1].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[55]
			// wire CELL_W[1].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[56]
			// wire CELL_W[2].IMUX_CE_OPTINV[0]    PPC405.CPMC405TIMERCLKEN
			// wire CELL_W[2].IMUX_TI_OPTINV[0]    PPC405.TIEC405PVR[26]
			// wire CELL_W[2].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[27]
			// wire CELL_W[2].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[28]
			// wire CELL_W[2].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[52]
			// wire CELL_W[2].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[52]
			// wire CELL_W[2].IMUX_G0_DATA[2]      PPC405.DBGC405UNCONDDEBUGEVENT
			// wire CELL_W[2].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[3]
			// wire CELL_W[2].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[53]
			// wire CELL_W[2].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[53]
			// wire CELL_W[2].IMUX_G1_DATA[2]      PPC405.TSTISOCMHOLDI
			// wire CELL_W[2].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[4]
			// wire CELL_W[2].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[54]
			// wire CELL_W[2].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[54]
			// wire CELL_W[2].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[13]
			// wire CELL_W[2].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[55]
			// wire CELL_W[2].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[55]
			// wire CELL_W[2].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[2]
			// wire CELL_W[2].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[52]
			// wire CELL_W[2].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[53]
			// wire CELL_W[2].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[54]
			// wire CELL_W[2].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[55]
			// wire CELL_W[2].OUT_FAN_BEL[4]       PPC405.C405PLBDCUGUARDED
			// wire CELL_W[2].OUT_FAN_BEL[5]       PPC405.C405PLBDCUWRITETHRU
			// wire CELL_W[2].OUT_FAN_BEL[6]       PPC405.C405DBGWBIAR[11]
			// wire CELL_W[2].OUT_FAN_BEL[7]       PPC405.C405DBGWBIAR[12]
			// wire CELL_W[2].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDDVALIDO[1]
			// wire CELL_W[2].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDDVALIDO[0]
			// wire CELL_W[2].OUT_SEC_BEL[10]      PPC405.TSTISOCMHOLDO
			// wire CELL_W[2].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[28]
			// wire CELL_W[2].OUT_SEC_BEL[12]      PPC405.C405PLBICUABORT
			// wire CELL_W[2].OUT_SEC_BEL[13]      PPC405.C405PLBICUPRIORITY[1]
			// wire CELL_W[2].OUT_SEC_BEL[14]      PPC405.C405PLBICUPRIORITY[0]
			// wire CELL_W[2].OUT_SEC_BEL[15]      PPC405.C405PLBICUREQUEST
			// wire CELL_W[2].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[0]
			// wire CELL_W[2].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[57]
			// wire CELL_W[2].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[58]
			// wire CELL_W[3].IMUX_CLK_OPTINV[0]   PPC405.CPMC405TIMERTICK
			// wire CELL_W[3].IMUX_CE_OPTINV[0]    PPC405.CPMC405JTAGCLKEN
			// wire CELL_W[3].IMUX_TI_OPTINV[0]    PPC405.TIEC405PVR[23]
			// wire CELL_W[3].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[24]
			// wire CELL_W[3].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[25]
			// wire CELL_W[3].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[48]
			// wire CELL_W[3].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[48]
			// wire CELL_W[3].IMUX_G0_DATA[2]      PPC405.TSTISOCMRDDVALIDI[0]
			// wire CELL_W[3].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[7]
			// wire CELL_W[3].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[49]
			// wire CELL_W[3].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[49]
			// wire CELL_W[3].IMUX_G1_DATA[2]      PPC405.TSTISOCMRDATAI[14]
			// wire CELL_W[3].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[50]
			// wire CELL_W[3].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[50]
			// wire CELL_W[3].IMUX_G2_DATA[2]      PPC405.TSTISOCMABUSI[5]
			// wire CELL_W[3].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[51]
			// wire CELL_W[3].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[51]
			// wire CELL_W[3].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[6]
			// wire CELL_W[3].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[48]
			// wire CELL_W[3].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[49]
			// wire CELL_W[3].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[50]
			// wire CELL_W[3].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[51]
			// wire CELL_W[3].OUT_FAN_BEL[4]       PPC405.C405PLBDCUBE[4]
			// wire CELL_W[3].OUT_FAN_BEL[5]       PPC405.C405PLBDCUBE[5]
			// wire CELL_W[3].OUT_FAN_BEL[6]       PPC405.C405PLBDCUBE[6]
			// wire CELL_W[3].OUT_FAN_BEL[7]       PPC405.C405PLBDCUBE[7]
			// wire CELL_W[3].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[3]
			// wire CELL_W[3].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[2]
			// wire CELL_W[3].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[1]
			// wire CELL_W[3].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[29]
			// wire CELL_W[3].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[16]
			// wire CELL_W[3].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[15]
			// wire CELL_W[3].OUT_SEC_BEL[14]      PPC405.C405DBGWBIAR[14]
			// wire CELL_W[3].OUT_SEC_BEL[15]      PPC405.C405DBGWBIAR[13]
			// wire CELL_W[3].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[4]
			// wire CELL_W[3].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[59]
			// wire CELL_W[3].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[60]
			// wire CELL_W[4].IMUX_TI_OPTINV[0]    PPC405.MCBCPUCLKEN
			// wire CELL_W[4].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[20]
			// wire CELL_W[4].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[21]
			// wire CELL_W[4].IMUX_TS_OPTINV[1]    PPC405.TIEC405PVR[22]
			// wire CELL_W[4].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[44]
			// wire CELL_W[4].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[44]
			// wire CELL_W[4].IMUX_G0_DATA[2]      PPC405.DBGC405EXTBUSHOLDACK
			// wire CELL_W[4].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[9]
			// wire CELL_W[4].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[45]
			// wire CELL_W[4].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[45]
			// wire CELL_W[4].IMUX_G1_DATA[2]      PPC405.TSTISOCMRDDVALIDI[1]
			// wire CELL_W[4].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[10]
			// wire CELL_W[4].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[46]
			// wire CELL_W[4].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[46]
			// wire CELL_W[4].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[15]
			// wire CELL_W[4].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[47]
			// wire CELL_W[4].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[47]
			// wire CELL_W[4].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[8]
			// wire CELL_W[4].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[44]
			// wire CELL_W[4].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[45]
			// wire CELL_W[4].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[46]
			// wire CELL_W[4].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[47]
			// wire CELL_W[4].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[28]
			// wire CELL_W[4].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[29]
			// wire CELL_W[4].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[30]
			// wire CELL_W[4].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[31]
			// wire CELL_W[4].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[8]
			// wire CELL_W[4].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[7]
			// wire CELL_W[4].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[6]
			// wire CELL_W[4].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[5]
			// wire CELL_W[4].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[18]
			// wire CELL_W[4].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[17]
			// wire CELL_W[4].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[29]
			// wire CELL_W[4].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[28]
			// wire CELL_W[4].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[61]
			// wire CELL_W[4].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[62]
			// wire CELL_W[5].IMUX_TI_OPTINV[0]    PPC405.MCBJTAGEN
			// wire CELL_W[5].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[18]
			// wire CELL_W[5].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[19]
			// wire CELL_W[5].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[40]
			// wire CELL_W[5].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[40]
			// wire CELL_W[5].IMUX_G0_DATA[2]      PPC405.PLBC405DCUWRDACK
			// wire CELL_W[5].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[16]
			// wire CELL_W[5].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[41]
			// wire CELL_W[5].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[41]
			// wire CELL_W[5].IMUX_G1_DATA[2]      PPC405.CPMC405CORECLKINACTIVE
			// wire CELL_W[5].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[11]
			// wire CELL_W[5].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[42]
			// wire CELL_W[5].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[42]
			// wire CELL_W[5].IMUX_G2_DATA[2]      PPC405.TSTRESETCOREI
			// wire CELL_W[5].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[12]
			// wire CELL_W[5].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[43]
			// wire CELL_W[5].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[43]
			// wire CELL_W[5].IMUX_G3_DATA[2]      PPC405.TSTISOCMRDATAI[0]
			// wire CELL_W[5].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[40]
			// wire CELL_W[5].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[41]
			// wire CELL_W[5].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[42]
			// wire CELL_W[5].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[43]
			// wire CELL_W[5].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[24]
			// wire CELL_W[5].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[25]
			// wire CELL_W[5].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[26]
			// wire CELL_W[5].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[27]
			// wire CELL_W[5].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[12]
			// wire CELL_W[5].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[11]
			// wire CELL_W[5].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[10]
			// wire CELL_W[5].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[9]
			// wire CELL_W[5].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[27]
			// wire CELL_W[5].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[26]
			// wire CELL_W[5].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[25]
			// wire CELL_W[5].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[24]
			// wire CELL_W[5].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[63]
			// wire CELL_W[5].OUT_TEST[2]          PPC405.TSTPLBSAMPLECYCLEO
			// wire CELL_W[6].IMUX_TI_OPTINV[0]    PPC405.MCBTIMEREN
			// wire CELL_W[6].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[36]
			// wire CELL_W[6].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[36]
			// wire CELL_W[6].IMUX_G0_DATA[2]      PPC405.PLBC405DCURDWDADDR[1]
			// wire CELL_W[6].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[1]
			// wire CELL_W[6].IMUX_G0_DATA[4]      PPC405.TSTISOCMABUSI[15]
			// wire CELL_W[6].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[37]
			// wire CELL_W[6].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[37]
			// wire CELL_W[6].IMUX_G1_DATA[2]      PPC405.PLBC405DCURDWDADDR[2]
			// wire CELL_W[6].IMUX_G1_DATA[3]      PPC405.TSTPLBSAMPLECYCLEI
			// wire CELL_W[6].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[38]
			// wire CELL_W[6].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[38]
			// wire CELL_W[6].IMUX_G2_DATA[2]      PPC405.PLBC405DCURDWDADDR[3]
			// wire CELL_W[6].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[13]
			// wire CELL_W[6].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[39]
			// wire CELL_W[6].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[39]
			// wire CELL_W[6].IMUX_G3_DATA[2]      PPC405.PLBC405DCURDDACK
			// wire CELL_W[6].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[14]
			// wire CELL_W[6].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[36]
			// wire CELL_W[6].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[37]
			// wire CELL_W[6].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[38]
			// wire CELL_W[6].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[39]
			// wire CELL_W[6].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[20]
			// wire CELL_W[6].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[21]
			// wire CELL_W[6].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[22]
			// wire CELL_W[6].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[23]
			// wire CELL_W[6].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[16]
			// wire CELL_W[6].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[15]
			// wire CELL_W[6].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[14]
			// wire CELL_W[6].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[13]
			// wire CELL_W[6].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[23]
			// wire CELL_W[6].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[22]
			// wire CELL_W[6].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[21]
			// wire CELL_W[6].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[20]
			// wire CELL_W[7].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[32]
			// wire CELL_W[7].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[32]
			// wire CELL_W[7].IMUX_G0_DATA[2]      PPC405.PLBC405DCUADDRACK
			// wire CELL_W[7].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[2]
			// wire CELL_W[7].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[33]
			// wire CELL_W[7].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[33]
			// wire CELL_W[7].IMUX_G1_DATA[2]      PPC405.PLBC405DCUSSIZE1
			// wire CELL_W[7].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[16]
			// wire CELL_W[7].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[34]
			// wire CELL_W[7].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[34]
			// wire CELL_W[7].IMUX_G2_DATA[2]      PPC405.PLBC405DCUBUSY
			// wire CELL_W[7].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[17]
			// wire CELL_W[7].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[35]
			// wire CELL_W[7].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[35]
			// wire CELL_W[7].IMUX_G3_DATA[2]      PPC405.PLBC405DCUERR
			// wire CELL_W[7].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[18]
			// wire CELL_W[7].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[32]
			// wire CELL_W[7].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[33]
			// wire CELL_W[7].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[34]
			// wire CELL_W[7].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[35]
			// wire CELL_W[7].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[16]
			// wire CELL_W[7].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[17]
			// wire CELL_W[7].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[18]
			// wire CELL_W[7].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[19]
			// wire CELL_W[7].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[20]
			// wire CELL_W[7].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[19]
			// wire CELL_W[7].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[18]
			// wire CELL_W[7].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[17]
			// wire CELL_W[7].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[19]
			// wire CELL_W[7].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[18]
			// wire CELL_W[7].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[17]
			// wire CELL_W[7].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[16]
			// wire CELL_W[8].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[28]
			// wire CELL_W[8].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[28]
			// wire CELL_W[8].IMUX_G0_DATA[2]      PPC405.PLBC405ICUADDRACK
			// wire CELL_W[8].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[3]
			// wire CELL_W[8].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[29]
			// wire CELL_W[8].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[29]
			// wire CELL_W[8].IMUX_G1_DATA[2]      PPC405.PLBC405ICUSSIZE1
			// wire CELL_W[8].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[19]
			// wire CELL_W[8].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[30]
			// wire CELL_W[8].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[30]
			// wire CELL_W[8].IMUX_G2_DATA[2]      PPC405.PLBC405ICUBUSY
			// wire CELL_W[8].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[20]
			// wire CELL_W[8].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[31]
			// wire CELL_W[8].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[31]
			// wire CELL_W[8].IMUX_G3_DATA[2]      PPC405.PLBC405ICUERR
			// wire CELL_W[8].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[21]
			// wire CELL_W[8].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[28]
			// wire CELL_W[8].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[29]
			// wire CELL_W[8].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[30]
			// wire CELL_W[8].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[31]
			// wire CELL_W[8].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[12]
			// wire CELL_W[8].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[13]
			// wire CELL_W[8].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[14]
			// wire CELL_W[8].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[15]
			// wire CELL_W[8].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[24]
			// wire CELL_W[8].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[23]
			// wire CELL_W[8].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[22]
			// wire CELL_W[8].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[21]
			// wire CELL_W[8].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[15]
			// wire CELL_W[8].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[14]
			// wire CELL_W[8].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[13]
			// wire CELL_W[8].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[12]
			// wire CELL_W[9].IMUX_CLK_OPTINV[0]   PPC405.CPMC405CLOCK
			// wire CELL_W[9].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[24]
			// wire CELL_W[9].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[24]
			// wire CELL_W[9].IMUX_G0_DATA[2]      PPC405.PLBC405ICURDWDADDR[1]
			// wire CELL_W[9].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[4]
			// wire CELL_W[9].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[25]
			// wire CELL_W[9].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[25]
			// wire CELL_W[9].IMUX_G1_DATA[2]      PPC405.PLBC405ICURDWDADDR[2]
			// wire CELL_W[9].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[22]
			// wire CELL_W[9].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[26]
			// wire CELL_W[9].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[26]
			// wire CELL_W[9].IMUX_G2_DATA[2]      PPC405.PLBC405ICURDWDADDR[3]
			// wire CELL_W[9].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[23]
			// wire CELL_W[9].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[27]
			// wire CELL_W[9].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[27]
			// wire CELL_W[9].IMUX_G3_DATA[2]      PPC405.PLBC405ICURDDACK
			// wire CELL_W[9].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[24]
			// wire CELL_W[9].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[24]
			// wire CELL_W[9].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[25]
			// wire CELL_W[9].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[26]
			// wire CELL_W[9].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[27]
			// wire CELL_W[9].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[8]
			// wire CELL_W[9].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[9]
			// wire CELL_W[9].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[10]
			// wire CELL_W[9].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[11]
			// wire CELL_W[9].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[28]
			// wire CELL_W[9].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[27]
			// wire CELL_W[9].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[26]
			// wire CELL_W[9].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[25]
			// wire CELL_W[9].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[11]
			// wire CELL_W[9].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[10]
			// wire CELL_W[9].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[9]
			// wire CELL_W[9].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[8]
			// wire CELL_W[10].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[15]
			// wire CELL_W[10].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[16]
			// wire CELL_W[10].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[17]
			// wire CELL_W[10].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[20]
			// wire CELL_W[10].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[20]
			// wire CELL_W[10].IMUX_G0_DATA[2]     PPC405.EICC405CRITINPUTIRQ
			// wire CELL_W[10].IMUX_G0_DATA[3]     PPC405.TSTISOCMABUSI[27]
			// wire CELL_W[10].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[21]
			// wire CELL_W[10].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[21]
			// wire CELL_W[10].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[5]
			// wire CELL_W[10].IMUX_G1_DATA[3]     PPC405.TSTISOCMABUSI[28]
			// wire CELL_W[10].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[22]
			// wire CELL_W[10].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[22]
			// wire CELL_W[10].IMUX_G2_DATA[2]     PPC405.TSTISOCMABUSI[25]
			// wire CELL_W[10].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[23]
			// wire CELL_W[10].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[23]
			// wire CELL_W[10].IMUX_G3_DATA[2]     PPC405.TSTISOCMABUSI[26]
			// wire CELL_W[10].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[20]
			// wire CELL_W[10].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[21]
			// wire CELL_W[10].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[22]
			// wire CELL_W[10].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[23]
			// wire CELL_W[10].OUT_FAN_BEL[4]      PPC405.C405PLBDCUABUS[4]
			// wire CELL_W[10].OUT_FAN_BEL[5]      PPC405.C405PLBDCUABUS[5]
			// wire CELL_W[10].OUT_FAN_BEL[6]      PPC405.C405PLBDCUABUS[6]
			// wire CELL_W[10].OUT_FAN_BEL[7]      PPC405.C405PLBDCUABUS[7]
			// wire CELL_W[10].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[32]
			// wire CELL_W[10].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[31]
			// wire CELL_W[10].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[30]
			// wire CELL_W[10].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[29]
			// wire CELL_W[10].OUT_SEC_BEL[12]     PPC405.C405PLBICUABUS[7]
			// wire CELL_W[10].OUT_SEC_BEL[13]     PPC405.C405PLBICUABUS[6]
			// wire CELL_W[10].OUT_SEC_BEL[14]     PPC405.C405PLBICUABUS[5]
			// wire CELL_W[10].OUT_SEC_BEL[15]     PPC405.C405PLBICUABUS[4]
			// wire CELL_W[11].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETCHIP
			// wire CELL_W[11].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[12]
			// wire CELL_W[11].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[13]
			// wire CELL_W[11].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[14]
			// wire CELL_W[11].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[16]
			// wire CELL_W[11].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[16]
			// wire CELL_W[11].IMUX_G0_DATA[2]     PPC405.TSTRESETSYSI
			// wire CELL_W[11].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[17]
			// wire CELL_W[11].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[17]
			// wire CELL_W[11].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[6]
			// wire CELL_W[11].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[18]
			// wire CELL_W[11].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[18]
			// wire CELL_W[11].IMUX_G2_DATA[2]     PPC405.TSTISOCMABUSI[29]
			// wire CELL_W[11].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[19]
			// wire CELL_W[11].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[19]
			// wire CELL_W[11].IMUX_G3_DATA[2]     PPC405.TSTISOCMABORTI
			// wire CELL_W[11].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[16]
			// wire CELL_W[11].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[17]
			// wire CELL_W[11].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[18]
			// wire CELL_W[11].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[19]
			// wire CELL_W[11].OUT_FAN_BEL[4]      PPC405.C405PLBDCUABUS[0]
			// wire CELL_W[11].OUT_FAN_BEL[5]      PPC405.C405PLBDCUABUS[1]
			// wire CELL_W[11].OUT_FAN_BEL[6]      PPC405.C405PLBDCUABUS[2]
			// wire CELL_W[11].OUT_FAN_BEL[7]      PPC405.C405PLBDCUABUS[3]
			// wire CELL_W[11].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[36]
			// wire CELL_W[11].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[35]
			// wire CELL_W[11].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[34]
			// wire CELL_W[11].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[33]
			// wire CELL_W[11].OUT_SEC_BEL[12]     PPC405.C405PLBICUABUS[3]
			// wire CELL_W[11].OUT_SEC_BEL[13]     PPC405.C405PLBICUABUS[2]
			// wire CELL_W[11].OUT_SEC_BEL[14]     PPC405.C405PLBICUABUS[1]
			// wire CELL_W[11].OUT_SEC_BEL[15]     PPC405.C405PLBICUABUS[0]
			// wire CELL_W[12].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETCORE
			// wire CELL_W[12].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[9]
			// wire CELL_W[12].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[10]
			// wire CELL_W[12].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[11]
			// wire CELL_W[12].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[12]
			// wire CELL_W[12].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[12]
			// wire CELL_W[12].IMUX_G0_DATA[2]     PPC405.TSTJTAGENI
			// wire CELL_W[12].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[13]
			// wire CELL_W[12].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[13]
			// wire CELL_W[12].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[7]
			// wire CELL_W[12].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[14]
			// wire CELL_W[12].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[14]
			// wire CELL_W[12].IMUX_G2_DATA[2]     PPC405.JTGC405TRSTNEG
			// wire CELL_W[12].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[15]
			// wire CELL_W[12].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[15]
			// wire CELL_W[12].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[12]
			// wire CELL_W[12].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[13]
			// wire CELL_W[12].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[14]
			// wire CELL_W[12].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[15]
			// wire CELL_W[12].OUT_FAN_BEL[4]      PPC405.C405PLBDCUSIZE2
			// wire CELL_W[12].OUT_FAN_BEL[5]      PPC405.C405PLBDCUU0ATTR
			// wire CELL_W[12].OUT_FAN_BEL[6]      PPC405.C405PLBDCUCACHEABLE
			// wire CELL_W[12].OUT_FAN_BEL[7]      PPC405.C405DBGWBIAR[19]
			// wire CELL_W[12].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[40]
			// wire CELL_W[12].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[39]
			// wire CELL_W[12].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[38]
			// wire CELL_W[12].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[37]
			// wire CELL_W[12].OUT_SEC_BEL[12]     PPC405.C405PLBICUCACHEABLE
			// wire CELL_W[12].OUT_SEC_BEL[13]     PPC405.C405PLBICUU0ATTR
			// wire CELL_W[12].OUT_SEC_BEL[14]     PPC405.C405PLBICUSIZE[3]
			// wire CELL_W[12].OUT_SEC_BEL[15]     PPC405.C405PLBICUSIZE[2]
			// wire CELL_W[12].OUT_TEST[0]         PPC405.TSTTRSTNEGO
			// wire CELL_W[13].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETSYS
			// wire CELL_W[13].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[6]
			// wire CELL_W[13].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[7]
			// wire CELL_W[13].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[8]
			// wire CELL_W[13].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[8]
			// wire CELL_W[13].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[8]
			// wire CELL_W[13].IMUX_G0_DATA[2]     PPC405.TSTTIMERENI
			// wire CELL_W[13].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[9]
			// wire CELL_W[13].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[9]
			// wire CELL_W[13].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[8]
			// wire CELL_W[13].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[10]
			// wire CELL_W[13].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[10]
			// wire CELL_W[13].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[11]
			// wire CELL_W[13].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[11]
			// wire CELL_W[13].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[8]
			// wire CELL_W[13].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[9]
			// wire CELL_W[13].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[10]
			// wire CELL_W[13].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[11]
			// wire CELL_W[13].OUT_FAN_BEL[4]      PPC405.C405PLBDCUBE[0]
			// wire CELL_W[13].OUT_FAN_BEL[5]      PPC405.C405PLBDCUBE[1]
			// wire CELL_W[13].OUT_FAN_BEL[6]      PPC405.C405PLBDCUBE[2]
			// wire CELL_W[13].OUT_FAN_BEL[7]      PPC405.C405PLBDCUBE[3]
			// wire CELL_W[13].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[44]
			// wire CELL_W[13].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[43]
			// wire CELL_W[13].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[42]
			// wire CELL_W[13].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[41]
			// wire CELL_W[13].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[23]
			// wire CELL_W[13].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[9]
			// wire CELL_W[13].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[2]
			// wire CELL_W[13].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[1]
			// wire CELL_W[14].IMUX_TI_OPTINV[0]   PPC405.MCPPCRST
			// wire CELL_W[14].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[3]
			// wire CELL_W[14].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[4]
			// wire CELL_W[14].IMUX_TS_OPTINV[1]   PPC405.TIEC405PVR[5]
			// wire CELL_W[14].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[4]
			// wire CELL_W[14].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[4]
			// wire CELL_W[14].IMUX_G0_DATA[2]     PPC405.TSTCPUCLKENI
			// wire CELL_W[14].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[5]
			// wire CELL_W[14].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[5]
			// wire CELL_W[14].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[9]
			// wire CELL_W[14].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[6]
			// wire CELL_W[14].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[6]
			// wire CELL_W[14].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[7]
			// wire CELL_W[14].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[7]
			// wire CELL_W[14].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[4]
			// wire CELL_W[14].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[5]
			// wire CELL_W[14].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[6]
			// wire CELL_W[14].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[7]
			// wire CELL_W[14].OUT_FAN_BEL[4]      PPC405.C405RSTSYSRESETREQ
			// wire CELL_W[14].OUT_FAN_BEL[5]      PPC405.C405CPMCORESLEEPREQ
			// wire CELL_W[14].OUT_FAN_BEL[6]      PPC405.C405XXXMACHINECHECK
			// wire CELL_W[14].OUT_FAN_BEL[7]      PPC405.C405DBGLOADDATAONAPUDBUS
			// wire CELL_W[14].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[48]
			// wire CELL_W[14].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[47]
			// wire CELL_W[14].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[46]
			// wire CELL_W[14].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[45]
			// wire CELL_W[14].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[24]
			// wire CELL_W[14].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[10]
			// wire CELL_W[14].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[4]
			// wire CELL_W[14].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[3]
			// wire CELL_W[15].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[0]
			// wire CELL_W[15].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[1]
			// wire CELL_W[15].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[2]
			// wire CELL_W[15].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[0]
			// wire CELL_W[15].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[0]
			// wire CELL_W[15].IMUX_G0_DATA[2]     PPC405.EICC405EXTINPUTIRQ
			// wire CELL_W[15].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[1]
			// wire CELL_W[15].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[1]
			// wire CELL_W[15].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[10]
			// wire CELL_W[15].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[2]
			// wire CELL_W[15].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[2]
			// wire CELL_W[15].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[3]
			// wire CELL_W[15].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[3]
			// wire CELL_W[15].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[0]
			// wire CELL_W[15].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[1]
			// wire CELL_W[15].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[2]
			// wire CELL_W[15].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[3]
			// wire CELL_W[15].OUT_FAN_BEL[4]      PPC405.C405CPMMSRCE
			// wire CELL_W[15].OUT_FAN_BEL[5]      PPC405.C405CPMMSREE
			// wire CELL_W[15].OUT_FAN_BEL[6]      PPC405.C405DBGMSRWE
			// wire CELL_W[15].OUT_FAN_BEL[7]      PPC405.C405DBGSTOPACK
			// wire CELL_W[15].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[52]
			// wire CELL_W[15].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[51]
			// wire CELL_W[15].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[50]
			// wire CELL_W[15].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[49]
			// wire CELL_W[15].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[25]
			// wire CELL_W[15].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[20]
			// wire CELL_W[15].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[6]
			// wire CELL_W[15].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[5]
			// wire CELL_E[0].IMUX_G0_DATA[0]      PPC405.APUC405DCDAPUOP
			// wire CELL_E[0].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[21]
			// wire CELL_E[0].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[14]
			// wire CELL_E[0].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[0]
			// wire CELL_E[0].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[8]
			// wire CELL_E[0].IMUX_G1_DATA[0]      PPC405.APUC405DCDCREN
			// wire CELL_E[0].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[22]
			// wire CELL_E[0].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[15]
			// wire CELL_E[0].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[1]
			// wire CELL_E[0].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[9]
			// wire CELL_E[0].IMUX_G2_DATA[0]      PPC405.APUC405DCDFORCEALGN
			// wire CELL_E[0].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[14]
			// wire CELL_E[0].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[11]
			// wire CELL_E[0].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[21]
			// wire CELL_E[0].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[3]
			// wire CELL_E[0].IMUX_G3_DATA[0]      PPC405.APUC405DCDFORCEBESTEERING
			// wire CELL_E[0].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[15]
			// wire CELL_E[0].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[12]
			// wire CELL_E[0].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[22]
			// wire CELL_E[0].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[4]
			// wire CELL_E[0].OUT_FAN_BEL[0]       PPC405.C405APUDCDFULL
			// wire CELL_E[0].OUT_FAN_BEL[1]       PPC405.C405APUDCDHOLD
			// wire CELL_E[0].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[0]
			// wire CELL_E[0].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[1]
			// wire CELL_E[0].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDBUS[28]
			// wire CELL_E[0].OUT_FAN_BEL[5]       PPC405.C405APUEXELOADDBUS[29]
			// wire CELL_E[0].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[27]
			// wire CELL_E[0].OUT_FAN_BEL[7]       PPC405.C405APUEXERADATA[28]
			// wire CELL_E[0].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[1]
			// wire CELL_E[0].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[0]
			// wire CELL_E[0].OUT_SEC_BEL[10]      PPC405.TSTDCRACKO
			// wire CELL_E[0].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[25]
			// wire CELL_E[0].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[21]
			// wire CELL_E[0].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[5]
			// wire CELL_E[0].OUT_SEC_BEL[14]      PPC405.C405APUEXERBDATA[28]
			// wire CELL_E[0].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[27]
			// wire CELL_E[0].OUT_TEST[0]          PPC405.TSTDCRBUSO[2]
			// wire CELL_E[0].OUT_TEST[2]          PPC405.TSTRDDBUSO[22]
			// wire CELL_E[0].OUT_TEST[4]          PPC405.TSTRDDBUSO[23]
			// wire CELL_E[1].IMUX_G0_DATA[0]      PPC405.APUC405DCDFPUOP
			// wire CELL_E[1].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[23]
			// wire CELL_E[1].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[16]
			// wire CELL_E[1].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[2]
			// wire CELL_E[1].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[10]
			// wire CELL_E[1].IMUX_G1_DATA[0]      PPC405.APUC405DCDGPRWRITE
			// wire CELL_E[1].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[24]
			// wire CELL_E[1].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[17]
			// wire CELL_E[1].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[3]
			// wire CELL_E[1].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[11]
			// wire CELL_E[1].IMUX_G2_DATA[0]      PPC405.APUC405DCDLDSTBYTE
			// wire CELL_E[1].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[16]
			// wire CELL_E[1].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[13]
			// wire CELL_E[1].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[23]
			// wire CELL_E[1].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[5]
			// wire CELL_E[1].IMUX_G3_DATA[0]      PPC405.APUC405DCDLDSTDW
			// wire CELL_E[1].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[17]
			// wire CELL_E[1].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[14]
			// wire CELL_E[1].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[24]
			// wire CELL_E[1].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[6]
			// wire CELL_E[1].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[2]
			// wire CELL_E[1].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[3]
			// wire CELL_E[1].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[4]
			// wire CELL_E[1].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[5]
			// wire CELL_E[1].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDBUS[30]
			// wire CELL_E[1].OUT_FAN_BEL[5]       PPC405.C405APUEXELOADDBUS[31]
			// wire CELL_E[1].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[29]
			// wire CELL_E[1].OUT_FAN_BEL[7]       PPC405.C405APUEXERADATA[30]
			// wire CELL_E[1].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[5]
			// wire CELL_E[1].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[4]
			// wire CELL_E[1].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[3]
			// wire CELL_E[1].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[26]
			// wire CELL_E[1].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[22]
			// wire CELL_E[1].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[6]
			// wire CELL_E[1].OUT_SEC_BEL[14]      PPC405.C405APUEXERBDATA[30]
			// wire CELL_E[1].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[29]
			// wire CELL_E[1].OUT_TEST[0]          PPC405.TSTDCRBUSO[6]
			// wire CELL_E[1].OUT_TEST[2]          PPC405.TSTRDDBUSO[24]
			// wire CELL_E[1].OUT_TEST[4]          PPC405.TSTRDDBUSO[25]
			// wire CELL_E[2].IMUX_G0_DATA[0]      PPC405.APUC405DCDLDSTHW
			// wire CELL_E[2].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[25]
			// wire CELL_E[2].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[18]
			// wire CELL_E[2].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[4]
			// wire CELL_E[2].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[12]
			// wire CELL_E[2].IMUX_G1_DATA[0]      PPC405.APUC405DCDLDSTQW
			// wire CELL_E[2].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[26]
			// wire CELL_E[2].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[19]
			// wire CELL_E[2].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[5]
			// wire CELL_E[2].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[13]
			// wire CELL_E[2].IMUX_G2_DATA[0]      PPC405.APUC405DCDLDSTWD
			// wire CELL_E[2].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[18]
			// wire CELL_E[2].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[15]
			// wire CELL_E[2].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[25]
			// wire CELL_E[2].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[7]
			// wire CELL_E[2].IMUX_G3_DATA[0]      PPC405.APUC405DCDLOAD
			// wire CELL_E[2].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[19]
			// wire CELL_E[2].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[16]
			// wire CELL_E[2].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[26]
			// wire CELL_E[2].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[8]
			// wire CELL_E[2].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[6]
			// wire CELL_E[2].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[7]
			// wire CELL_E[2].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[8]
			// wire CELL_E[2].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[9]
			// wire CELL_E[2].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDVALID
			// wire CELL_E[2].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[0]
			// wire CELL_E[2].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[31]
			// wire CELL_E[2].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[0]
			// wire CELL_E[2].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[9]
			// wire CELL_E[2].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[8]
			// wire CELL_E[2].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[7]
			// wire CELL_E[2].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[27]
			// wire CELL_E[2].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[23]
			// wire CELL_E[2].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[7]
			// wire CELL_E[2].OUT_SEC_BEL[14]      PPC405.C405APUEXEWDCNT[0]
			// wire CELL_E[2].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[31]
			// wire CELL_E[2].OUT_TEST[0]          PPC405.TSTDCRBUSO[10]
			// wire CELL_E[2].OUT_TEST[2]          PPC405.TSTRDDBUSO[26]
			// wire CELL_E[2].OUT_TEST[4]          PPC405.TSTRDDBUSO[27]
			// wire CELL_E[3].IMUX_G0_DATA[0]      PPC405.APUC405DCDPRIVOP
			// wire CELL_E[3].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[27]
			// wire CELL_E[3].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[20]
			// wire CELL_E[3].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[6]
			// wire CELL_E[3].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[14]
			// wire CELL_E[3].IMUX_G1_DATA[0]      PPC405.APUC405DCDRAEN
			// wire CELL_E[3].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[28]
			// wire CELL_E[3].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[21]
			// wire CELL_E[3].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[7]
			// wire CELL_E[3].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[15]
			// wire CELL_E[3].IMUX_G2_DATA[0]      PPC405.APUC405DCDRBEN
			// wire CELL_E[3].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[20]
			// wire CELL_E[3].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[17]
			// wire CELL_E[3].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[27]
			// wire CELL_E[3].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[9]
			// wire CELL_E[3].IMUX_G3_DATA[0]      PPC405.APUC405DCDSTORE
			// wire CELL_E[3].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[21]
			// wire CELL_E[3].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[18]
			// wire CELL_E[3].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[28]
			// wire CELL_E[3].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[10]
			// wire CELL_E[3].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[10]
			// wire CELL_E[3].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[11]
			// wire CELL_E[3].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[12]
			// wire CELL_E[3].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[13]
			// wire CELL_E[3].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[1]
			// wire CELL_E[3].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[2]
			// wire CELL_E[3].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[1]
			// wire CELL_E[3].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[2]
			// wire CELL_E[3].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[13]
			// wire CELL_E[3].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[12]
			// wire CELL_E[3].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[11]
			// wire CELL_E[3].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[28]
			// wire CELL_E[3].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[24]
			// wire CELL_E[3].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[8]
			// wire CELL_E[3].OUT_SEC_BEL[14]      PPC405.C405APUMSRFE[0]
			// wire CELL_E[3].OUT_SEC_BEL[15]      PPC405.C405APUEXEWDCNT[1]
			// wire CELL_E[3].OUT_TEST[0]          PPC405.TSTDCRBUSO[14]
			// wire CELL_E[3].OUT_TEST[2]          PPC405.TSTRDDBUSO[28]
			// wire CELL_E[3].OUT_TEST[4]          PPC405.TSTRDDBUSO[29]
			// wire CELL_E[4].IMUX_TI_OPTINV[0]    PPC405.TIEC405APUDIVEN
			// wire CELL_E[4].IMUX_TI_OPTINV[1]    PPC405.TIEC405APUPRESENT
			// wire CELL_E[4].IMUX_G0_DATA[0]      PPC405.APUC405DCDTRAPBE
			// wire CELL_E[4].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[22]
			// wire CELL_E[4].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[19]
			// wire CELL_E[4].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[29]
			// wire CELL_E[4].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[11]
			// wire CELL_E[4].IMUX_G1_DATA[0]      PPC405.APUC405DCDTRAPLE
			// wire CELL_E[4].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[23]
			// wire CELL_E[4].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[20]
			// wire CELL_E[4].IMUX_G1_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[30]
			// wire CELL_E[4].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[12]
			// wire CELL_E[4].IMUX_G2_DATA[0]      PPC405.APUC405EXERESULT[29]
			// wire CELL_E[4].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[22]
			// wire CELL_E[4].IMUX_G2_DATA[2]      PPC405.TSTC405DCRABUSI[8]
			// wire CELL_E[4].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[16]
			// wire CELL_E[4].IMUX_G3_DATA[0]      PPC405.APUC405EXERESULT[30]
			// wire CELL_E[4].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[23]
			// wire CELL_E[4].IMUX_G3_DATA[2]      PPC405.TSTC405DCRABUSI[9]
			// wire CELL_E[4].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[17]
			// wire CELL_E[4].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[14]
			// wire CELL_E[4].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[15]
			// wire CELL_E[4].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[16]
			// wire CELL_E[4].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[17]
			// wire CELL_E[4].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[3]
			// wire CELL_E[4].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[4]
			// wire CELL_E[4].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[3]
			// wire CELL_E[4].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[4]
			// wire CELL_E[4].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[17]
			// wire CELL_E[4].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[16]
			// wire CELL_E[4].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[15]
			// wire CELL_E[4].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[29]
			// wire CELL_E[4].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[25]
			// wire CELL_E[4].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[9]
			// wire CELL_E[4].OUT_SEC_BEL[14]      PPC405.C405APUWBBYTEEN[0]
			// wire CELL_E[4].OUT_SEC_BEL[15]      PPC405.C405APUMSRFE[1]
			// wire CELL_E[4].OUT_TEST[0]          PPC405.TSTDCRBUSO[18]
			// wire CELL_E[4].OUT_TEST[2]          PPC405.TSTRDDBUSO[30]
			// wire CELL_E[4].OUT_TEST[4]          PPC405.TSTRDDBUSO[31]
			// wire CELL_E[5].IMUX_TI_OPTINV[0]    PPC405.TIEUTLBTAP1
			// wire CELL_E[5].IMUX_TI_OPTINV[1]    PPC405.TIEUTLBTAP2
			// wire CELL_E[5].IMUX_G0_DATA[0]      PPC405.APUC405DCDUPDATE
			// wire CELL_E[5].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[24]
			// wire CELL_E[5].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[21]
			// wire CELL_E[5].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[31]
			// wire CELL_E[5].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[13]
			// wire CELL_E[5].IMUX_G1_DATA[0]      PPC405.APUC405DCDVALIDOP
			// wire CELL_E[5].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[25]
			// wire CELL_E[5].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[22]
			// wire CELL_E[5].IMUX_G1_DATA[3]      PPC405.TSTC405DCRREADI
			// wire CELL_E[5].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[14]
			// wire CELL_E[5].IMUX_G2_DATA[0]      PPC405.APUC405EXERESULT[31]
			// wire CELL_E[5].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[24]
			// wire CELL_E[5].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[0]
			// wire CELL_E[5].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[18]
			// wire CELL_E[5].IMUX_G3_DATA[0]      PPC405.APUC405EXEXERCA
			// wire CELL_E[5].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[25]
			// wire CELL_E[5].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[1]
			// wire CELL_E[5].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[19]
			// wire CELL_E[5].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[18]
			// wire CELL_E[5].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[19]
			// wire CELL_E[5].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[20]
			// wire CELL_E[5].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[21]
			// wire CELL_E[5].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[5]
			// wire CELL_E[5].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[6]
			// wire CELL_E[5].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[5]
			// wire CELL_E[5].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[6]
			// wire CELL_E[5].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[21]
			// wire CELL_E[5].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[20]
			// wire CELL_E[5].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[19]
			// wire CELL_E[5].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[0]
			// wire CELL_E[5].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[26]
			// wire CELL_E[5].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[10]
			// wire CELL_E[5].OUT_SEC_BEL[14]      PPC405.C405APUWBBYTEEN[2]
			// wire CELL_E[5].OUT_SEC_BEL[15]      PPC405.C405APUWBBYTEEN[1]
			// wire CELL_E[5].OUT_TEST[0]          PPC405.TSTDCRBUSO[22]
			// wire CELL_E[5].OUT_TEST[2]          PPC405.TSTDSOCMHOLDO
			// wire CELL_E[5].OUT_TEST[4]          PPC405.TSTISOPFWDO
			// wire CELL_E[6].IMUX_TI_OPTINV[0]    PPC405.TIERAMTAP1
			// wire CELL_E[6].IMUX_TI_OPTINV[1]    PPC405.TIERAMTAP2
			// wire CELL_E[6].IMUX_G0_DATA[0]      PPC405.APUC405DCDXERCAEN
			// wire CELL_E[6].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[26]
			// wire CELL_E[6].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[23]
			// wire CELL_E[6].IMUX_G0_DATA[3]      PPC405.TSTC405DCRWRITEI
			// wire CELL_E[6].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[15]
			// wire CELL_E[6].IMUX_G1_DATA[0]      PPC405.APUC405DCDXEROVEN
			// wire CELL_E[6].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[27]
			// wire CELL_E[6].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[24]
			// wire CELL_E[6].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[0]
			// wire CELL_E[6].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[16]
			// wire CELL_E[6].IMUX_G2_DATA[0]      PPC405.APUC405EXEXEROV
			// wire CELL_E[6].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[26]
			// wire CELL_E[6].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[2]
			// wire CELL_E[6].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[20]
			// wire CELL_E[6].IMUX_G3_DATA[0]      PPC405.APUC405FPUEXCEPTION
			// wire CELL_E[6].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[27]
			// wire CELL_E[6].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[3]
			// wire CELL_E[6].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[21]
			// wire CELL_E[6].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[22]
			// wire CELL_E[6].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[23]
			// wire CELL_E[6].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[24]
			// wire CELL_E[6].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[25]
			// wire CELL_E[6].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[7]
			// wire CELL_E[6].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[8]
			// wire CELL_E[6].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[7]
			// wire CELL_E[6].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[8]
			// wire CELL_E[6].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[25]
			// wire CELL_E[6].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[24]
			// wire CELL_E[6].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[23]
			// wire CELL_E[6].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[1]
			// wire CELL_E[6].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[27]
			// wire CELL_E[6].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[11]
			// wire CELL_E[6].OUT_SEC_BEL[14]      PPC405.C405APUWBENDIAN
			// wire CELL_E[6].OUT_SEC_BEL[15]      PPC405.C405APUWBBYTEEN[3]
			// wire CELL_E[6].OUT_TEST[0]          PPC405.TSTDCRBUSO[26]
			// wire CELL_E[6].OUT_TEST[2]          PPC405.TSTOCMCOMPLETEO
			// wire CELL_E[7].IMUX_TI_OPTINV[0]    PPC405.TIETAGTAP1
			// wire CELL_E[7].IMUX_TI_OPTINV[1]    PPC405.TIETAGTAP2
			// wire CELL_E[7].IMUX_G0_DATA[0]      PPC405.APUC405EXCEPTION
			// wire CELL_E[7].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[28]
			// wire CELL_E[7].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[25]
			// wire CELL_E[7].IMUX_G0_DATA[3]      PPC405.TSTDSOCMDBUSI[1]
			// wire CELL_E[7].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[17]
			// wire CELL_E[7].IMUX_G1_DATA[0]      PPC405.APUC405EXEBLOCKINGMCO
			// wire CELL_E[7].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[29]
			// wire CELL_E[7].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[26]
			// wire CELL_E[7].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[2]
			// wire CELL_E[7].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[18]
			// wire CELL_E[7].IMUX_G2_DATA[0]      PPC405.APUC405LWBLDDEPEND
			// wire CELL_E[7].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[28]
			// wire CELL_E[7].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[4]
			// wire CELL_E[7].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[22]
			// wire CELL_E[7].IMUX_G3_DATA[0]      PPC405.APUC405SLEEPREQ
			// wire CELL_E[7].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[29]
			// wire CELL_E[7].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[5]
			// wire CELL_E[7].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[23]
			// wire CELL_E[7].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[26]
			// wire CELL_E[7].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[27]
			// wire CELL_E[7].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[28]
			// wire CELL_E[7].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[29]
			// wire CELL_E[7].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[9]
			// wire CELL_E[7].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[10]
			// wire CELL_E[7].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[9]
			// wire CELL_E[7].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[10]
			// wire CELL_E[7].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[29]
			// wire CELL_E[7].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[28]
			// wire CELL_E[7].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[27]
			// wire CELL_E[7].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[2]
			// wire CELL_E[7].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[28]
			// wire CELL_E[7].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[12]
			// wire CELL_E[7].OUT_SEC_BEL[14]      PPC405.C405APUWBHOLD
			// wire CELL_E[7].OUT_SEC_BEL[15]      PPC405.C405APUWBFLUSH
			// wire CELL_E[7].OUT_TEST[0]          PPC405.TSTDCRBUSO[30]
			// wire CELL_E[8].IMUX_TI_OPTINV[0]    PPC405.TESTSELI
			// wire CELL_E[8].IMUX_G0_DATA[0]      PPC405.APUC405EXEBUSY
			// wire CELL_E[8].IMUX_G0_DATA[1]      PPC405.DCRC405ACK
			// wire CELL_E[8].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[30]
			// wire CELL_E[8].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[6]
			// wire CELL_E[8].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[25]
			// wire CELL_E[8].IMUX_G1_DATA[0]      PPC405.APUC405EXECR[0]
			// wire CELL_E[8].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[30]
			// wire CELL_E[8].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[31]
			// wire CELL_E[8].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[3]
			// wire CELL_E[8].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[19]
			// wire CELL_E[8].IMUX_G2_DATA[0]      PPC405.APUC405EXECR[1]
			// wire CELL_E[8].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[31]
			// wire CELL_E[8].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[27]
			// wire CELL_E[8].IMUX_G2_DATA[3]      PPC405.TSTDSOCMDBUSI[4]
			// wire CELL_E[8].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[20]
			// wire CELL_E[8].IMUX_G3_DATA[0]      PPC405.APUC405WBLDDEPEND
			// wire CELL_E[8].IMUX_G3_DATA[1]      PPC405.TSTDCRACKI
			// wire CELL_E[8].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[28]
			// wire CELL_E[8].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[24]
			// wire CELL_E[8].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[30]
			// wire CELL_E[8].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[31]
			// wire CELL_E[8].OUT_FAN_BEL[2]       PPC405.C405APUEXEFLUSH
			// wire CELL_E[8].OUT_FAN_BEL[3]       PPC405.C405APUEXEHOLD
			// wire CELL_E[8].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[11]
			// wire CELL_E[8].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[12]
			// wire CELL_E[8].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[11]
			// wire CELL_E[8].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[12]
			// wire CELL_E[8].OUT_SEC_BEL[8]       PPC405.TSTDSOCMDBUSO[1]
			// wire CELL_E[8].OUT_SEC_BEL[9]       PPC405.TSTDSOCMDBUSO[0]
			// wire CELL_E[8].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[31]
			// wire CELL_E[8].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[3]
			// wire CELL_E[8].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[29]
			// wire CELL_E[8].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[13]
			// wire CELL_E[8].OUT_SEC_BEL[14]      PPC405.C405DCRABUS[0]
			// wire CELL_E[8].OUT_SEC_BEL[15]      PPC405.C405APUXERCA
			// wire CELL_E[8].OUT_TEST[0]          PPC405.TSTDSOCMDBUSO[2]
			// wire CELL_E[9].IMUX_G0_DATA[0]      PPC405.APUC405EXECR[2]
			// wire CELL_E[9].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[0]
			// wire CELL_E[9].IMUX_G0_DATA[2]      PPC405.TSTDSOCMCOMPLETEI
			// wire CELL_E[9].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[7]
			// wire CELL_E[9].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[26]
			// wire CELL_E[9].IMUX_G1_DATA[0]      PPC405.APUC405EXECR[3]
			// wire CELL_E[9].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[1]
			// wire CELL_E[9].IMUX_G1_DATA[2]      PPC405.TSTISOPFWDI
			// wire CELL_E[9].IMUX_G1_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[8]
			// wire CELL_E[9].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[27]
			// wire CELL_E[9].IMUX_G2_DATA[0]      PPC405.APUC405EXECRFIELD[0]
			// wire CELL_E[9].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[0]
			// wire CELL_E[9].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[29]
			// wire CELL_E[9].IMUX_G2_DATA[3]      PPC405.TSTDSOCMDBUSI[5]
			// wire CELL_E[9].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[21]
			// wire CELL_E[9].IMUX_G3_DATA[0]      PPC405.APUC405EXECRFIELD[1]
			// wire CELL_E[9].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[1]
			// wire CELL_E[9].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[30]
			// wire CELL_E[9].IMUX_G3_DATA[3]      PPC405.TSTDSOCMDBUSI[6]
			// wire CELL_E[9].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[22]
			// wire CELL_E[9].OUT_FAN_BEL[0]       PPC405.C405APUEXELOADDBUS[0]
			// wire CELL_E[9].OUT_FAN_BEL[1]       PPC405.C405APUEXELOADDBUS[1]
			// wire CELL_E[9].OUT_FAN_BEL[2]       PPC405.C405APUEXELOADDBUS[2]
			// wire CELL_E[9].OUT_FAN_BEL[3]       PPC405.C405APUEXELOADDBUS[3]
			// wire CELL_E[9].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[13]
			// wire CELL_E[9].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[14]
			// wire CELL_E[9].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[13]
			// wire CELL_E[9].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[14]
			// wire CELL_E[9].OUT_SEC_BEL[8]       PPC405.TSTDSOCMDBUSO[5]
			// wire CELL_E[9].OUT_SEC_BEL[9]       PPC405.TSTDSOCMDBUSO[4]
			// wire CELL_E[9].OUT_SEC_BEL[10]      PPC405.TSTDSOCMDBUSO[3]
			// wire CELL_E[9].OUT_SEC_BEL[11]      PPC405.TSTDSOCMLOADREQO
			// wire CELL_E[9].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[30]
			// wire CELL_E[9].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[14]
			// wire CELL_E[9].OUT_SEC_BEL[14]      PPC405.C405DCRABUS[2]
			// wire CELL_E[9].OUT_SEC_BEL[15]      PPC405.C405DCRABUS[1]
			// wire CELL_E[9].OUT_TEST[0]          PPC405.TSTDSOCMDBUSO[6]
			// wire CELL_E[10].IMUX_G0_DATA[0]     PPC405.APUC405EXECRFIELD[2]
			// wire CELL_E[10].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[2]
			// wire CELL_E[10].IMUX_G0_DATA[2]     PPC405.TSTDSOCMHOLDI
			// wire CELL_E[10].IMUX_G0_DATA[3]     PPC405.TSTC405DCRDBUSOUTI[10]
			// wire CELL_E[10].IMUX_G0_DATA[4]     PPC405.TSTDSOCMABUSI[29]
			// wire CELL_E[10].IMUX_G1_DATA[0]     PPC405.APUC405EXELDDEPEND
			// wire CELL_E[10].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[3]
			// wire CELL_E[10].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[0]
			// wire CELL_E[10].IMUX_G1_DATA[3]     PPC405.TSTDSOCMDBUSI[7]
			// wire CELL_E[10].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[23]
			// wire CELL_E[10].IMUX_G2_DATA[0]     PPC405.APUC405EXENONBLOCKINGMCO
			// wire CELL_E[10].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[2]
			// wire CELL_E[10].IMUX_G2_DATA[2]     PPC405.TSTRDDBUSI[31]
			// wire CELL_E[10].IMUX_G2_DATA[3]     PPC405.TSTDSOCMDCRACKI
			// wire CELL_E[10].IMUX_G2_DATA[4]     PPC405.TSTDSOCMWRDBUSI[24]
			// wire CELL_E[10].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[0]
			// wire CELL_E[10].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[3]
			// wire CELL_E[10].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[9]
			// wire CELL_E[10].IMUX_G3_DATA[3]     PPC405.TSTDSOCMABUSI[28]
			// wire CELL_E[10].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[4]
			// wire CELL_E[10].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[5]
			// wire CELL_E[10].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[6]
			// wire CELL_E[10].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[7]
			// wire CELL_E[10].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[15]
			// wire CELL_E[10].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[16]
			// wire CELL_E[10].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[15]
			// wire CELL_E[10].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[16]
			// wire CELL_E[10].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[0]
			// wire CELL_E[10].OUT_SEC_BEL[9]      PPC405.TSTDSOCMDCRACKO
			// wire CELL_E[10].OUT_SEC_BEL[10]     PPC405.TSTDSOCMDBUSO[7]
			// wire CELL_E[10].OUT_SEC_BEL[11]     PPC405.TSTDSOCMSTOREREQO
			// wire CELL_E[10].OUT_SEC_BEL[12]     PPC405.C405DCRDBUSOUT[31]
			// wire CELL_E[10].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[15]
			// wire CELL_E[10].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[4]
			// wire CELL_E[10].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[3]
			// wire CELL_E[10].OUT_TEST[0]         PPC405.TSTRDDBUSO[1]
			// wire CELL_E[11].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[1]
			// wire CELL_E[11].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[4]
			// wire CELL_E[11].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[1]
			// wire CELL_E[11].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABORTOPI
			// wire CELL_E[11].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[25]
			// wire CELL_E[11].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[2]
			// wire CELL_E[11].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[5]
			// wire CELL_E[11].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[2]
			// wire CELL_E[11].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABORTREQI
			// wire CELL_E[11].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[26]
			// wire CELL_E[11].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[3]
			// wire CELL_E[11].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[4]
			// wire CELL_E[11].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[11]
			// wire CELL_E[11].IMUX_G2_DATA[3]     PPC405.TSTDSOCMBYTEENI[0]
			// wire CELL_E[11].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[4]
			// wire CELL_E[11].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[5]
			// wire CELL_E[11].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[12]
			// wire CELL_E[11].IMUX_G3_DATA[3]     PPC405.TSTDSOCMBYTEENI[1]
			// wire CELL_E[11].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[8]
			// wire CELL_E[11].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[9]
			// wire CELL_E[11].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[10]
			// wire CELL_E[11].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[11]
			// wire CELL_E[11].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[17]
			// wire CELL_E[11].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[18]
			// wire CELL_E[11].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[17]
			// wire CELL_E[11].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[18]
			// wire CELL_E[11].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[4]
			// wire CELL_E[11].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[3]
			// wire CELL_E[11].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[2]
			// wire CELL_E[11].OUT_SEC_BEL[11]     PPC405.TSTDSOCMWAITO
			// wire CELL_E[11].OUT_SEC_BEL[12]     PPC405.C405DCRREAD
			// wire CELL_E[11].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[16]
			// wire CELL_E[11].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[6]
			// wire CELL_E[11].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[5]
			// wire CELL_E[11].OUT_TEST[0]         PPC405.TSTRDDBUSO[5]
			// wire CELL_E[12].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[5]
			// wire CELL_E[12].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[6]
			// wire CELL_E[12].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[3]
			// wire CELL_E[12].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[0]
			// wire CELL_E[12].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[27]
			// wire CELL_E[12].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[6]
			// wire CELL_E[12].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[7]
			// wire CELL_E[12].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[4]
			// wire CELL_E[12].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[1]
			// wire CELL_E[12].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[28]
			// wire CELL_E[12].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[7]
			// wire CELL_E[12].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[6]
			// wire CELL_E[12].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[13]
			// wire CELL_E[12].IMUX_G2_DATA[3]     PPC405.TSTDSOCMBYTEENI[2]
			// wire CELL_E[12].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[8]
			// wire CELL_E[12].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[7]
			// wire CELL_E[12].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[14]
			// wire CELL_E[12].IMUX_G3_DATA[3]     PPC405.TSTDSOCMBYTEENI[3]
			// wire CELL_E[12].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[12]
			// wire CELL_E[12].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[13]
			// wire CELL_E[12].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[14]
			// wire CELL_E[12].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[15]
			// wire CELL_E[12].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[19]
			// wire CELL_E[12].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[20]
			// wire CELL_E[12].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[19]
			// wire CELL_E[12].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[20]
			// wire CELL_E[12].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[8]
			// wire CELL_E[12].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[7]
			// wire CELL_E[12].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[6]
			// wire CELL_E[12].OUT_SEC_BEL[11]     PPC405.TSTDSOCMXLATEVALIDO
			// wire CELL_E[12].OUT_SEC_BEL[12]     PPC405.C405DCRWRITE
			// wire CELL_E[12].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[17]
			// wire CELL_E[12].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[8]
			// wire CELL_E[12].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[7]
			// wire CELL_E[12].OUT_TEST[0]         PPC405.TSTRDDBUSO[9]
			// wire CELL_E[13].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[9]
			// wire CELL_E[13].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[8]
			// wire CELL_E[13].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[5]
			// wire CELL_E[13].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[2]
			// wire CELL_E[13].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[29]
			// wire CELL_E[13].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[10]
			// wire CELL_E[13].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[9]
			// wire CELL_E[13].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[6]
			// wire CELL_E[13].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[3]
			// wire CELL_E[13].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[30]
			// wire CELL_E[13].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[11]
			// wire CELL_E[13].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[8]
			// wire CELL_E[13].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[15]
			// wire CELL_E[13].IMUX_G2_DATA[3]     PPC405.TSTDSOCMLOADREQI
			// wire CELL_E[13].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[12]
			// wire CELL_E[13].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[9]
			// wire CELL_E[13].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[16]
			// wire CELL_E[13].IMUX_G3_DATA[3]     PPC405.TSTDSOCMSTOREREQI
			// wire CELL_E[13].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[16]
			// wire CELL_E[13].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[17]
			// wire CELL_E[13].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[18]
			// wire CELL_E[13].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[19]
			// wire CELL_E[13].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[21]
			// wire CELL_E[13].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[22]
			// wire CELL_E[13].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[21]
			// wire CELL_E[13].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[22]
			// wire CELL_E[13].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[13]
			// wire CELL_E[13].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[12]
			// wire CELL_E[13].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[11]
			// wire CELL_E[13].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[10]
			// wire CELL_E[13].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABORTOPO
			// wire CELL_E[13].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[18]
			// wire CELL_E[13].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[0]
			// wire CELL_E[13].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[9]
			// wire CELL_E[14].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[13]
			// wire CELL_E[14].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[10]
			// wire CELL_E[14].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[7]
			// wire CELL_E[14].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[4]
			// wire CELL_E[14].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[31]
			// wire CELL_E[14].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[14]
			// wire CELL_E[14].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[11]
			// wire CELL_E[14].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[8]
			// wire CELL_E[14].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[5]
			// wire CELL_E[14].IMUX_G1_DATA[4]     PPC405.TSTDSOCMXLATEVALIDI
			// wire CELL_E[14].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[15]
			// wire CELL_E[14].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[10]
			// wire CELL_E[14].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[17]
			// wire CELL_E[14].IMUX_G2_DATA[3]     PPC405.TSTDSOCMWAITI
			// wire CELL_E[14].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[16]
			// wire CELL_E[14].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[11]
			// wire CELL_E[14].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[18]
			// wire CELL_E[14].IMUX_G3_DATA[3]     PPC405.TSTDSOCMWRDBUSI[0]
			// wire CELL_E[14].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[20]
			// wire CELL_E[14].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[21]
			// wire CELL_E[14].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[22]
			// wire CELL_E[14].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[23]
			// wire CELL_E[14].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[23]
			// wire CELL_E[14].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[24]
			// wire CELL_E[14].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[23]
			// wire CELL_E[14].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[24]
			// wire CELL_E[14].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[17]
			// wire CELL_E[14].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[16]
			// wire CELL_E[14].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[15]
			// wire CELL_E[14].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[14]
			// wire CELL_E[14].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABORTREQO
			// wire CELL_E[14].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[19]
			// wire CELL_E[14].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[2]
			// wire CELL_E[14].OUT_SEC_BEL[15]     PPC405.C405DCRDBUSOUT[1]
			// wire CELL_E[15].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[17]
			// wire CELL_E[15].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[12]
			// wire CELL_E[15].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[9]
			// wire CELL_E[15].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[6]
			// wire CELL_E[15].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[18]
			// wire CELL_E[15].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[13]
			// wire CELL_E[15].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[10]
			// wire CELL_E[15].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[7]
			// wire CELL_E[15].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[19]
			// wire CELL_E[15].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[12]
			// wire CELL_E[15].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[19]
			// wire CELL_E[15].IMUX_G2_DATA[3]     PPC405.TSTDSOCMWRDBUSI[1]
			// wire CELL_E[15].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[20]
			// wire CELL_E[15].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[13]
			// wire CELL_E[15].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[20]
			// wire CELL_E[15].IMUX_G3_DATA[3]     PPC405.TSTDSOCMWRDBUSI[2]
			// wire CELL_E[15].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[24]
			// wire CELL_E[15].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[25]
			// wire CELL_E[15].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[26]
			// wire CELL_E[15].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[27]
			// wire CELL_E[15].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[25]
			// wire CELL_E[15].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[26]
			// wire CELL_E[15].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[25]
			// wire CELL_E[15].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[26]
			// wire CELL_E[15].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[21]
			// wire CELL_E[15].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[20]
			// wire CELL_E[15].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[19]
			// wire CELL_E[15].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[18]
			// wire CELL_E[15].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABUSO[24]
			// wire CELL_E[15].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[20]
			// wire CELL_E[15].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[4]
			// wire CELL_E[15].OUT_SEC_BEL[15]     PPC405.C405DCRDBUSOUT[3]
			// wire CELL_S[0].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[0]
			// wire CELL_S[0].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[4]
			// wire CELL_S[0].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[8]
			// wire CELL_S[0].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[12]
			// wire CELL_S[0].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[17]
			// wire CELL_S[0].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[49]
			// wire CELL_S[0].IMUX_G0_DATA[6]      PPC405.LSSDC405SCANIN[8]
			// wire CELL_S[0].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[1]
			// wire CELL_S[0].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[5]
			// wire CELL_S[0].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[9]
			// wire CELL_S[0].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[13]
			// wire CELL_S[0].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[18]
			// wire CELL_S[0].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[50]
			// wire CELL_S[0].IMUX_G1_DATA[6]      PPC405.LSSDC405SCANIN[9]
			// wire CELL_S[0].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[2]
			// wire CELL_S[0].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[6]
			// wire CELL_S[0].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[10]
			// wire CELL_S[0].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[14]
			// wire CELL_S[0].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[19]
			// wire CELL_S[0].IMUX_G2_DATA[5]      PPC405.LSSDC405ARRAYCCLKNEG
			// wire CELL_S[0].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[3]
			// wire CELL_S[0].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[7]
			// wire CELL_S[0].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[11]
			// wire CELL_S[0].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[15]
			// wire CELL_S[0].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[20]
			// wire CELL_S[0].IMUX_G3_DATA[5]      PPC405.LSSDC405BCLK
			// wire CELL_S[0].IMUX_BRAM_ADDRA[0]   PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[1]   PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[2]   PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[3]   PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[0] PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[1] PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[2] PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[3] PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[0] PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[1] PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[2] PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[3] PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S3[0] PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S3[1] PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[0]   PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[1]   PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[2]   PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[3]   PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[0] PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[1] PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[2] PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[3] PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[0] PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[1] PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[2] PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[3] PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S3[0] PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S3[1] PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_S[0].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRABUS[8]
			// wire CELL_S[0].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRABUS[9]
			// wire CELL_S[0].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRABUS[10]
			// wire CELL_S[0].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRABUS[11]
			// wire CELL_S[0].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRABUS[12]
			// wire CELL_S[0].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRABUS[13]
			// wire CELL_S[0].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRABUS[14]
			// wire CELL_S[0].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[0].OUT_SEC_BEL[8]       PPC405.TSTISOCMABUSO[0]
			// wire CELL_S[0].OUT_SEC_BEL[9]       PPC405.TSTISOCMICUREADYO
			// wire CELL_S[0].OUT_SEC_BEL[10]      PPC405.TSTISOCMREQPENDO
			// wire CELL_S[0].OUT_SEC_BEL[11]      PPC405.TSTISOCMXLATEVALIDO
			// wire CELL_S[0].OUT_SEC_BEL[12]      PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[0].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[0].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[0].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[0].OUT_TEST[0]          PPC405.TSTISOCMABUSO[29]
			// wire CELL_S[0].OUT_TEST[2]          PPC405.TSTISOCMABORTO
			// wire CELL_S[0].OUT_TEST[4]          PPC405.C405ISOCMU0ATTR
			// wire CELL_S[0].OUT_TEST[6]          PPC405.C405DSOCMCACHEABLE
			// wire CELL_S[1].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[16]
			// wire CELL_S[1].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[20]
			// wire CELL_S[1].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[24]
			// wire CELL_S[1].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[28]
			// wire CELL_S[1].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[21]
			// wire CELL_S[1].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[51]
			// wire CELL_S[1].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[17]
			// wire CELL_S[1].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[21]
			// wire CELL_S[1].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[25]
			// wire CELL_S[1].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[29]
			// wire CELL_S[1].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[22]
			// wire CELL_S[1].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[52]
			// wire CELL_S[1].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[18]
			// wire CELL_S[1].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[22]
			// wire CELL_S[1].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[26]
			// wire CELL_S[1].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[30]
			// wire CELL_S[1].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[23]
			// wire CELL_S[1].IMUX_G2_DATA[5]      PPC405.LSSDC405BISTCCLK
			// wire CELL_S[1].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[19]
			// wire CELL_S[1].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[23]
			// wire CELL_S[1].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[27]
			// wire CELL_S[1].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[31]
			// wire CELL_S[1].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[24]
			// wire CELL_S[1].IMUX_G3_DATA[5]      PPC405.LSSDC405CNTLPOINT
			// wire CELL_S[1].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[1].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[1].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[1].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[1].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[1].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[1].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[1].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[1].OUT_SEC_BEL[8]       PPC405.C405LSSDDIAGOUT
			// wire CELL_S[1].OUT_SEC_BEL[9]       PPC405.C405LSSDDIAGABISTDONE
			// wire CELL_S[1].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[4]
			// wire CELL_S[1].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[3]
			// wire CELL_S[1].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[2]
			// wire CELL_S[1].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[1]
			// wire CELL_S[1].OUT_SEC_BEL[14]      PPC405.ISOCMRDADDRVALID
			// wire CELL_S[1].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[1].OUT_TEST[0]          PPC405.C405DSOCMGUARDED
			// wire CELL_S[1].OUT_TEST[2]          PPC405.C405DSOCMSTRINGMULTIPLE
			// wire CELL_S[2].IMUX_SR_OPTINV[0]    PPC405.ISCNTLVALUE[0]
			// wire CELL_S[2].IMUX_SR_OPTINV[1]    PPC405.ISCNTLVALUE[1]
			// wire CELL_S[2].IMUX_TI_OPTINV[0]    PPC405.TIEISOCMDCRADDR[0]
			// wire CELL_S[2].IMUX_TI_OPTINV[1]    PPC405.TIEISOCMDCRADDR[1]
			// wire CELL_S[2].IMUX_TS_OPTINV[0]    PPC405.TIEISOCMDCRADDR[2]
			// wire CELL_S[2].IMUX_TS_OPTINV[1]    PPC405.TIEISOCMDCRADDR[3]
			// wire CELL_S[2].IMUX_G0_DATA[0]      PPC405.ISCNTLVALUE[6]
			// wire CELL_S[2].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[27]
			// wire CELL_S[2].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANGATE
			// wire CELL_S[2].IMUX_G1_DATA[0]      PPC405.ISCNTLVALUE[7]
			// wire CELL_S[2].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[28]
			// wire CELL_S[2].IMUX_G1_DATA[2]      PPC405.LSSDC405TESTEVS
			// wire CELL_S[2].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[25]
			// wire CELL_S[2].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[53]
			// wire CELL_S[2].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[26]
			// wire CELL_S[2].IMUX_G3_DATA[1]      PPC405.TSTISOCMRDATAI[54]
			// wire CELL_S[2].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[0]
			// wire CELL_S[2].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[1]
			// wire CELL_S[2].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[2]
			// wire CELL_S[2].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[3]
			// wire CELL_S[2].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[4]
			// wire CELL_S[2].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[5]
			// wire CELL_S[2].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[6]
			// wire CELL_S[2].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[7]
			// wire CELL_S[2].OUT_SEC_BEL[8]       PPC405.C405LSSDSCANOUT[0]
			// wire CELL_S[2].OUT_SEC_BEL[9]       PPC405.TSTISOCMABUSO[8]
			// wire CELL_S[2].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[7]
			// wire CELL_S[2].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[6]
			// wire CELL_S[2].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[5]
			// wire CELL_S[2].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMEN
			// wire CELL_S[2].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMEVENWRITEEN
			// wire CELL_S[2].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMODDWRITEEN
			// wire CELL_S[2].OUT_TEST[0]          PPC405.C405LSSDSCANOUT[1]
			// wire CELL_S[2].OUT_TEST[2]          PPC405.C405DSOCMU0ATTR
			// wire CELL_S[3].IMUX_SR_OPTINV[0]    PPC405.ISCNTLVALUE[2]
			// wire CELL_S[3].IMUX_SR_OPTINV[1]    PPC405.ISCNTLVALUE[3]
			// wire CELL_S[3].IMUX_TI_OPTINV[0]    PPC405.TIEISOCMDCRADDR[4]
			// wire CELL_S[3].IMUX_TI_OPTINV[1]    PPC405.TIEISOCMDCRADDR[5]
			// wire CELL_S[3].IMUX_TS_OPTINV[0]    PPC405.TIEISOCMDCRADDR[6]
			// wire CELL_S[3].IMUX_TS_OPTINV[1]    PPC405.TIEISOCMDCRADDR[7]
			// wire CELL_S[3].IMUX_G0_DATA[0]      PPC405.TSTISOCMRDATAI[29]
			// wire CELL_S[3].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[55]
			// wire CELL_S[3].IMUX_G1_DATA[0]      PPC405.TSTISOCMRDATAI[30]
			// wire CELL_S[3].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[56]
			// wire CELL_S[3].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[31]
			// wire CELL_S[3].IMUX_G2_DATA[1]      PPC405.LSSDC405TESTM1
			// wire CELL_S[3].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[32]
			// wire CELL_S[3].IMUX_G3_DATA[1]      PPC405.LSSDC405TESTM3
			// wire CELL_S[3].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[8]
			// wire CELL_S[3].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[9]
			// wire CELL_S[3].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[10]
			// wire CELL_S[3].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[11]
			// wire CELL_S[3].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[12]
			// wire CELL_S[3].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[13]
			// wire CELL_S[3].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[14]
			// wire CELL_S[3].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[15]
			// wire CELL_S[3].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[3]
			// wire CELL_S[3].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[2]
			// wire CELL_S[3].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[12]
			// wire CELL_S[3].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[11]
			// wire CELL_S[3].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[10]
			// wire CELL_S[3].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[9]
			// wire CELL_S[4].IMUX_CLK_OPTINV[0]   PPC405.BRAMISOCMCLK
			// wire CELL_S[4].IMUX_TI_OPTINV[0]    PPC405.ISARCVALUE[0]
			// wire CELL_S[4].IMUX_TI_OPTINV[1]    PPC405.ISARCVALUE[1]
			// wire CELL_S[4].IMUX_TS_OPTINV[0]    PPC405.ISARCVALUE[2]
			// wire CELL_S[4].IMUX_TS_OPTINV[1]    PPC405.ISARCVALUE[3]
			// wire CELL_S[4].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDACK
			// wire CELL_S[4].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[36]
			// wire CELL_S[4].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANIN[1]
			// wire CELL_S[4].IMUX_G1_DATA[0]      PPC405.TSTISOCMRDATAI[33]
			// wire CELL_S[4].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[57]
			// wire CELL_S[4].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[34]
			// wire CELL_S[4].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[58]
			// wire CELL_S[4].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[35]
			// wire CELL_S[4].IMUX_G3_DATA[1]      PPC405.LSSDC405SCANIN[0]
			// wire CELL_S[4].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[16]
			// wire CELL_S[4].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[17]
			// wire CELL_S[4].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[18]
			// wire CELL_S[4].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[19]
			// wire CELL_S[4].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[20]
			// wire CELL_S[4].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[21]
			// wire CELL_S[4].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[22]
			// wire CELL_S[4].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[23]
			// wire CELL_S[4].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[5]
			// wire CELL_S[4].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[4]
			// wire CELL_S[4].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[16]
			// wire CELL_S[4].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[15]
			// wire CELL_S[4].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[14]
			// wire CELL_S[4].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[13]
			// wire CELL_S[5].IMUX_TI_OPTINV[0]    PPC405.ISARCVALUE[4]
			// wire CELL_S[5].IMUX_TI_OPTINV[1]    PPC405.ISARCVALUE[5]
			// wire CELL_S[5].IMUX_TS_OPTINV[0]    PPC405.ISARCVALUE[6]
			// wire CELL_S[5].IMUX_TS_OPTINV[1]    PPC405.ISARCVALUE[7]
			// wire CELL_S[5].IMUX_G0_DATA[0]      PPC405.ISCNTLVALUE[4]
			// wire CELL_S[5].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[39]
			// wire CELL_S[5].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANIN[2]
			// wire CELL_S[5].IMUX_G1_DATA[0]      PPC405.ISCNTLVALUE[5]
			// wire CELL_S[5].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[40]
			// wire CELL_S[5].IMUX_G1_DATA[2]      PPC405.LSSDC405SCANIN[3]
			// wire CELL_S[5].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[37]
			// wire CELL_S[5].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[59]
			// wire CELL_S[5].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[38]
			// wire CELL_S[5].IMUX_G3_DATA[1]      PPC405.TSTISOCMRDATAI[60]
			// wire CELL_S[5].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[24]
			// wire CELL_S[5].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[25]
			// wire CELL_S[5].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[26]
			// wire CELL_S[5].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[27]
			// wire CELL_S[5].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[28]
			// wire CELL_S[5].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[29]
			// wire CELL_S[5].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[30]
			// wire CELL_S[5].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[31]
			// wire CELL_S[5].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[7]
			// wire CELL_S[5].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[6]
			// wire CELL_S[5].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[20]
			// wire CELL_S[5].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[19]
			// wire CELL_S[5].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[18]
			// wire CELL_S[5].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[17]
			// wire CELL_S[6].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[32]
			// wire CELL_S[6].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[36]
			// wire CELL_S[6].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[40]
			// wire CELL_S[6].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[44]
			// wire CELL_S[6].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[41]
			// wire CELL_S[6].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[61]
			// wire CELL_S[6].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[33]
			// wire CELL_S[6].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[37]
			// wire CELL_S[6].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[41]
			// wire CELL_S[6].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[45]
			// wire CELL_S[6].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[42]
			// wire CELL_S[6].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[62]
			// wire CELL_S[6].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[34]
			// wire CELL_S[6].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[38]
			// wire CELL_S[6].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[42]
			// wire CELL_S[6].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[46]
			// wire CELL_S[6].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[43]
			// wire CELL_S[6].IMUX_G2_DATA[5]      PPC405.LSSDC405SCANIN[4]
			// wire CELL_S[6].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[35]
			// wire CELL_S[6].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[39]
			// wire CELL_S[6].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[43]
			// wire CELL_S[6].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[47]
			// wire CELL_S[6].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[44]
			// wire CELL_S[6].IMUX_G3_DATA[5]      PPC405.LSSDC405SCANIN[5]
			// wire CELL_S[6].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMRDABUS[8]
			// wire CELL_S[6].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMRDABUS[9]
			// wire CELL_S[6].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMRDABUS[10]
			// wire CELL_S[6].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMRDABUS[11]
			// wire CELL_S[6].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMRDABUS[12]
			// wire CELL_S[6].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMRDABUS[13]
			// wire CELL_S[6].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMRDABUS[14]
			// wire CELL_S[6].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[6].OUT_SEC_BEL[8]       PPC405.TSTISOCMABUSO[24]
			// wire CELL_S[6].OUT_SEC_BEL[9]       PPC405.TSTISOCMABUSO[23]
			// wire CELL_S[6].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[22]
			// wire CELL_S[6].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[21]
			// wire CELL_S[6].OUT_SEC_BEL[12]      PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[6].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[6].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[6].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[6].OUT_TEST[0]          PPC405.C405LSSDSCANOUT[8]
			// wire CELL_S[6].OUT_TEST[2]          PPC405.C405LSSDSCANOUT[9]
			// wire CELL_S[7].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[48]
			// wire CELL_S[7].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[52]
			// wire CELL_S[7].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[56]
			// wire CELL_S[7].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[60]
			// wire CELL_S[7].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[45]
			// wire CELL_S[7].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[63]
			// wire CELL_S[7].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[49]
			// wire CELL_S[7].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[53]
			// wire CELL_S[7].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[57]
			// wire CELL_S[7].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[61]
			// wire CELL_S[7].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[46]
			// wire CELL_S[7].IMUX_G1_DATA[5]      PPC405.LSSDC405ACLK
			// wire CELL_S[7].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[50]
			// wire CELL_S[7].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[54]
			// wire CELL_S[7].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[58]
			// wire CELL_S[7].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[62]
			// wire CELL_S[7].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[47]
			// wire CELL_S[7].IMUX_G2_DATA[5]      PPC405.LSSDC405SCANIN[6]
			// wire CELL_S[7].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[51]
			// wire CELL_S[7].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[55]
			// wire CELL_S[7].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[59]
			// wire CELL_S[7].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[63]
			// wire CELL_S[7].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[48]
			// wire CELL_S[7].IMUX_G3_DATA[5]      PPC405.LSSDC405SCANIN[7]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[0]   PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[1]   PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[2]   PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[3]   PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[0] PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[1] PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[2] PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[3] PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[0] PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[1] PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[2] PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[3] PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S3[0] PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S3[1] PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[0]   PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[1]   PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[2]   PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[3]   PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[0] PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[1] PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[2] PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[3] PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[0] PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[1] PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[2] PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[3] PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S3[0] PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S3[1] PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_S[7].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[7].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[7].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[7].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[7].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[7].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[7].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[7].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[7].OUT_SEC_BEL[9]       PPC405.C405ISOCMCONTEXTSYNC
			// wire CELL_S[7].OUT_SEC_BEL[10]      PPC405.C405ISOCMCACHEABLE
			// wire CELL_S[7].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[28]
			// wire CELL_S[7].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[27]
			// wire CELL_S[7].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[26]
			// wire CELL_S[7].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[25]
			// wire CELL_S[7].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_N[0].IMUX_G0_DATA[0]      PPC405.BRAMDSOCMRDDBUS[0]
			// wire CELL_N[0].IMUX_G0_DATA[1]      PPC405.BRAMDSOCMRDDBUS[4]
			// wire CELL_N[0].IMUX_G0_DATA[2]      PPC405.BRAMDSOCMRDDBUS[8]
			// wire CELL_N[0].IMUX_G0_DATA[3]      PPC405.BRAMDSOCMRDDBUS[12]
			// wire CELL_N[0].IMUX_G1_DATA[0]      PPC405.BRAMDSOCMRDDBUS[1]
			// wire CELL_N[0].IMUX_G1_DATA[1]      PPC405.BRAMDSOCMRDDBUS[5]
			// wire CELL_N[0].IMUX_G1_DATA[2]      PPC405.BRAMDSOCMRDDBUS[9]
			// wire CELL_N[0].IMUX_G1_DATA[3]      PPC405.BRAMDSOCMRDDBUS[13]
			// wire CELL_N[0].IMUX_G2_DATA[0]      PPC405.BRAMDSOCMRDDBUS[2]
			// wire CELL_N[0].IMUX_G2_DATA[1]      PPC405.BRAMDSOCMRDDBUS[6]
			// wire CELL_N[0].IMUX_G2_DATA[2]      PPC405.BRAMDSOCMRDDBUS[10]
			// wire CELL_N[0].IMUX_G2_DATA[3]      PPC405.BRAMDSOCMRDDBUS[14]
			// wire CELL_N[0].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDBUS[3]
			// wire CELL_N[0].IMUX_G3_DATA[1]      PPC405.BRAMDSOCMRDDBUS[7]
			// wire CELL_N[0].IMUX_G3_DATA[2]      PPC405.BRAMDSOCMRDDBUS[11]
			// wire CELL_N[0].IMUX_G3_DATA[3]      PPC405.BRAMDSOCMRDDBUS[15]
			// wire CELL_N[0].IMUX_BRAM_ADDRA[0]   PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[0].IMUX_BRAM_ADDRA[1]   PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[0] PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[1] PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[2] PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[3] PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[0] PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[1] PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[2] PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[3] PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[0] PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[1] PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[2] PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[3] PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[0].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMBYTEWRITE[0]
			// wire CELL_N[0].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMBYTEWRITE[1]
			// wire CELL_N[0].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMBYTEWRITE[2]
			// wire CELL_N[0].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMBYTEWRITE[3]
			// wire CELL_N[0].OUT_FAN_BEL[4]       PPC405.C405TRCODDEXECUTIONSTATUS[1]
			// wire CELL_N[0].OUT_FAN_BEL[5]       PPC405.C405TRCTRACESTATUS[0]
			// wire CELL_N[0].OUT_FAN_BEL[6]       PPC405.C405TRCTRACESTATUS[3]
			// wire CELL_N[0].OUT_FAN_BEL[7]       PPC405.C405TRCTRIGGEREVENTOUT
			// wire CELL_N[0].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[28]
			// wire CELL_N[0].OUT_SEC_BEL[10]      PPC405.TSTDSOCMWRDBUSO[15]
			// wire CELL_N[0].OUT_SEC_BEL[11]      PPC405.TSTDSOCMWRDBUSO[14]
			// wire CELL_N[0].OUT_SEC_BEL[12]      PPC405.TSTDSOCMWRDBUSO[1]
			// wire CELL_N[0].OUT_SEC_BEL[13]      PPC405.C405JTGSHIFTDR
			// wire CELL_N[0].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[3]
			// wire CELL_N[0].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[2]
			// wire CELL_N[1].IMUX_CLK_OPTINV[0]   PPC405.JTGC405TCK
			// wire CELL_N[1].IMUX_TI_OPTINV[0]    PPC405.DSCNTLVALUE[0]
			// wire CELL_N[1].IMUX_TI_OPTINV[1]    PPC405.DSCNTLVALUE[1]
			// wire CELL_N[1].IMUX_TS_OPTINV[0]    PPC405.DSCNTLVALUE[2]
			// wire CELL_N[1].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[3]
			// wire CELL_N[1].IMUX_G0_DATA[0]      PPC405.TRCC405TRACEDISABLE
			// wire CELL_N[1].IMUX_G1_DATA[0]      PPC405.JTGC405TDI
			// wire CELL_N[1].IMUX_G2_DATA[0]      PPC405.JTGC405TMS
			// wire CELL_N[1].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[0]
			// wire CELL_N[1].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[1]
			// wire CELL_N[1].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[2]
			// wire CELL_N[1].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[3]
			// wire CELL_N[1].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[4]
			// wire CELL_N[1].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[5]
			// wire CELL_N[1].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[6]
			// wire CELL_N[1].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[7]
			// wire CELL_N[1].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[3]
			// wire CELL_N[1].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[2]
			// wire CELL_N[1].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[14]
			// wire CELL_N[1].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[13]
			// wire CELL_N[1].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[0]
			// wire CELL_N[1].OUT_SEC_BEL[13]      PPC405.C405JTGTDO
			// wire CELL_N[1].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[5]
			// wire CELL_N[1].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[4]
			// wire CELL_N[1].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[16]
			// wire CELL_N[1].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[17]
			// wire CELL_N[1].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[29]
			// wire CELL_N[2].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[0]
			// wire CELL_N[2].IMUX_TI_OPTINV[1]    PPC405.DSCNTLVALUE[4]
			// wire CELL_N[2].IMUX_TS_OPTINV[0]    PPC405.DSCNTLVALUE[5]
			// wire CELL_N[2].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[6]
			// wire CELL_N[2].IMUX_G0_DATA[0]      PPC405.TRCC405TRIGGEREVENTIN
			// wire CELL_N[2].IMUX_G1_DATA[0]      PPC405.JTGC405BNDSCANTDO
			// wire CELL_N[2].IMUX_G2_DATA[0]      PPC405.TSTTRSTNEGI
			// wire CELL_N[2].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDACK
			// wire CELL_N[2].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[8]
			// wire CELL_N[2].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[9]
			// wire CELL_N[2].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[10]
			// wire CELL_N[2].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[11]
			// wire CELL_N[2].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[12]
			// wire CELL_N[2].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[13]
			// wire CELL_N[2].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[14]
			// wire CELL_N[2].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[15]
			// wire CELL_N[2].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[5]
			// wire CELL_N[2].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[4]
			// wire CELL_N[2].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[16]
			// wire CELL_N[2].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[15]
			// wire CELL_N[2].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[1]
			// wire CELL_N[2].OUT_SEC_BEL[13]      PPC405.C405JTGTDOEN
			// wire CELL_N[2].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[7]
			// wire CELL_N[2].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[6]
			// wire CELL_N[2].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[18]
			// wire CELL_N[2].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[19]
			// wire CELL_N[2].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[30]
			// wire CELL_N[3].IMUX_CLK_OPTINV[0]   PPC405.BRAMDSOCMCLK
			// wire CELL_N[3].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[1]
			// wire CELL_N[3].IMUX_TI_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[2]
			// wire CELL_N[3].IMUX_TS_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[3]
			// wire CELL_N[3].IMUX_TS_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[4]
			// wire CELL_N[3].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[16]
			// wire CELL_N[3].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[17]
			// wire CELL_N[3].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[18]
			// wire CELL_N[3].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[19]
			// wire CELL_N[3].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[20]
			// wire CELL_N[3].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[21]
			// wire CELL_N[3].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[22]
			// wire CELL_N[3].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[23]
			// wire CELL_N[3].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[7]
			// wire CELL_N[3].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[6]
			// wire CELL_N[3].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[18]
			// wire CELL_N[3].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[17]
			// wire CELL_N[3].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[2]
			// wire CELL_N[3].OUT_SEC_BEL[13]      PPC405.C405JTGUPDATEDR
			// wire CELL_N[3].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[9]
			// wire CELL_N[3].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[8]
			// wire CELL_N[3].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[20]
			// wire CELL_N[3].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[21]
			// wire CELL_N[3].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[31]
			// wire CELL_N[4].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[5]
			// wire CELL_N[4].IMUX_TI_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[6]
			// wire CELL_N[4].IMUX_TS_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[7]
			// wire CELL_N[4].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[7]
			// wire CELL_N[4].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[24]
			// wire CELL_N[4].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[25]
			// wire CELL_N[4].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[26]
			// wire CELL_N[4].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[27]
			// wire CELL_N[4].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[28]
			// wire CELL_N[4].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[29]
			// wire CELL_N[4].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[30]
			// wire CELL_N[4].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[31]
			// wire CELL_N[4].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[8]
			// wire CELL_N[4].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[20]
			// wire CELL_N[4].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[19]
			// wire CELL_N[4].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[4]
			// wire CELL_N[4].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[3]
			// wire CELL_N[4].OUT_SEC_BEL[13]      PPC405.DSOCMRDADDRVALID
			// wire CELL_N[4].OUT_SEC_BEL[14]      PPC405.C405JTGCAPTUREDR
			// wire CELL_N[4].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[10]
			// wire CELL_N[4].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[9]
			// wire CELL_N[4].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[22]
			// wire CELL_N[4].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[23]
			// wire CELL_N[5].IMUX_TI_OPTINV[0]    PPC405.DSARCVALUE[0]
			// wire CELL_N[5].IMUX_TI_OPTINV[1]    PPC405.DSARCVALUE[1]
			// wire CELL_N[5].IMUX_TS_OPTINV[0]    PPC405.DSARCVALUE[2]
			// wire CELL_N[5].IMUX_TS_OPTINV[1]    PPC405.DSARCVALUE[3]
			// wire CELL_N[5].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMABUS[8]
			// wire CELL_N[5].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMABUS[9]
			// wire CELL_N[5].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMABUS[10]
			// wire CELL_N[5].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMABUS[11]
			// wire CELL_N[5].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMABUS[12]
			// wire CELL_N[5].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMABUS[13]
			// wire CELL_N[5].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMABUS[14]
			// wire CELL_N[5].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMABUS[15]
			// wire CELL_N[5].OUT_SEC_BEL[8]       PPC405.TSTDSOCMABUSO[8]
			// wire CELL_N[5].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[7]
			// wire CELL_N[5].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[6]
			// wire CELL_N[5].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[5]
			// wire CELL_N[5].OUT_SEC_BEL[12]      PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[5].OUT_SEC_BEL[13]      PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[5].OUT_SEC_BEL[14]      PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[5].OUT_SEC_BEL[15]      PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[5].OUT_TEST[0]          PPC405.TSTDSOCMABUSO[21]
			// wire CELL_N[5].OUT_TEST[2]          PPC405.TSTDSOCMABUSO[22]
			// wire CELL_N[5].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[10]
			// wire CELL_N[5].OUT_TEST[6]          PPC405.TSTDSOCMWRDBUSO[11]
			// wire CELL_N[5].OUT_TEST[8]          PPC405.TSTDSOCMWRDBUSO[24]
			// wire CELL_N[5].OUT_TEST[10]         PPC405.TSTDSOCMWRDBUSO[25]
			// wire CELL_N[6].IMUX_TI_OPTINV[0]    PPC405.DSARCVALUE[4]
			// wire CELL_N[6].IMUX_TI_OPTINV[1]    PPC405.DSARCVALUE[5]
			// wire CELL_N[6].IMUX_TS_OPTINV[0]    PPC405.DSARCVALUE[6]
			// wire CELL_N[6].IMUX_TS_OPTINV[1]    PPC405.DSARCVALUE[7]
			// wire CELL_N[6].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[6].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[6].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[6].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[6].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[6].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[6].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[6].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[6].OUT_SEC_BEL[8]       PPC405.TSTDSOCMABUSO[12]
			// wire CELL_N[6].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[11]
			// wire CELL_N[6].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[10]
			// wire CELL_N[6].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[9]
			// wire CELL_N[6].OUT_SEC_BEL[12]      PPC405.DSOCMBUSY
			// wire CELL_N[6].OUT_SEC_BEL[13]      PPC405.DSOCMBRAMEN
			// wire CELL_N[6].OUT_SEC_BEL[14]      PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[6].OUT_SEC_BEL[15]      PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[6].OUT_TEST[0]          PPC405.TSTDSOCMABUSO[23]
			// wire CELL_N[6].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[0]
			// wire CELL_N[6].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[12]
			// wire CELL_N[6].OUT_TEST[6]          PPC405.TSTDSOCMWRDBUSO[13]
			// wire CELL_N[6].OUT_TEST[8]          PPC405.TSTDSOCMWRDBUSO[26]
			// wire CELL_N[6].OUT_TEST[10]         PPC405.TSTDSOCMWRDBUSO[27]
			// wire CELL_N[7].IMUX_G0_DATA[0]      PPC405.BRAMDSOCMRDDBUS[16]
			// wire CELL_N[7].IMUX_G0_DATA[1]      PPC405.BRAMDSOCMRDDBUS[20]
			// wire CELL_N[7].IMUX_G0_DATA[2]      PPC405.BRAMDSOCMRDDBUS[24]
			// wire CELL_N[7].IMUX_G0_DATA[3]      PPC405.BRAMDSOCMRDDBUS[28]
			// wire CELL_N[7].IMUX_G1_DATA[0]      PPC405.BRAMDSOCMRDDBUS[17]
			// wire CELL_N[7].IMUX_G1_DATA[1]      PPC405.BRAMDSOCMRDDBUS[21]
			// wire CELL_N[7].IMUX_G1_DATA[2]      PPC405.BRAMDSOCMRDDBUS[25]
			// wire CELL_N[7].IMUX_G1_DATA[3]      PPC405.BRAMDSOCMRDDBUS[29]
			// wire CELL_N[7].IMUX_G2_DATA[0]      PPC405.BRAMDSOCMRDDBUS[18]
			// wire CELL_N[7].IMUX_G2_DATA[1]      PPC405.BRAMDSOCMRDDBUS[22]
			// wire CELL_N[7].IMUX_G2_DATA[2]      PPC405.BRAMDSOCMRDDBUS[26]
			// wire CELL_N[7].IMUX_G2_DATA[3]      PPC405.BRAMDSOCMRDDBUS[30]
			// wire CELL_N[7].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDBUS[19]
			// wire CELL_N[7].IMUX_G3_DATA[1]      PPC405.BRAMDSOCMRDDBUS[23]
			// wire CELL_N[7].IMUX_G3_DATA[2]      PPC405.BRAMDSOCMRDDBUS[27]
			// wire CELL_N[7].IMUX_G3_DATA[3]      PPC405.BRAMDSOCMRDDBUS[31]
			// wire CELL_N[7].IMUX_BRAM_ADDRA[0]   PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[7].IMUX_BRAM_ADDRA[1]   PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[0] PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[1] PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[2] PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[3] PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[0] PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[1] PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[2] PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[3] PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[0] PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[1] PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[2] PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[3] PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[7].OUT_FAN_BEL[0]       PPC405.C405TRCCYCLE
			// wire CELL_N[7].OUT_FAN_BEL[1]       PPC405.C405TRCEVENEXECUTIONSTATUS[0]
			// wire CELL_N[7].OUT_FAN_BEL[2]       PPC405.C405TRCEVENEXECUTIONSTATUS[1]
			// wire CELL_N[7].OUT_FAN_BEL[3]       PPC405.C405TRCODDEXECUTIONSTATUS[0]
			// wire CELL_N[7].OUT_FAN_BEL[4]       PPC405.C405TRCTRACESTATUS[1]
			// wire CELL_N[7].OUT_FAN_BEL[5]       PPC405.C405TRCTRACESTATUS[2]
			// wire CELL_N[7].OUT_FAN_BEL[6]       PPC405.C405TRCTRIGGEREVENTTYPE[0]
			// wire CELL_N[7].OUT_FAN_BEL[7]       PPC405.C405TRCTRIGGEREVENTTYPE[1]
			// wire CELL_N[7].OUT_SEC_BEL[14]      PPC405.C405JTGPGMOUT
			// wire CELL_N[7].OUT_SEC_BEL[15]      PPC405.C405JTGEXTEST
		}

		tile_class CNR_SW_V2 {
			cell CELL;
			bitrect TERM_H: Vertical (4, rev 80);
			bitrect TERM_V: Vertical (22, rev 12);

			bel DCI[0] {
				output ADDRESS0 = OUT_HALF0[14];
				output ADDRESS1 = OUT_HALF1[14];
				output ADDRESS2 = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				input DCI_CLK = IMUX_G2_DATA[7];
				output DCI_DONE = OUT_HALF0[15];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_N = IMUX_G2_DATA[5];
				input HI_LO_P = IMUX_G2_DATA[4];
				output N_OR_P = OUT_HALF1[16];
				output SCLK = OUT_HALF0[16];
				output UPDATE = OUT_HALF1[17];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_HALF0[9];
				output ADDRESS1 = OUT_HALF1[9];
				output ADDRESS2 = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				input DCI_CLK = IMUX_G1_DATA[7];
				output DCI_DONE = OUT_HALF0[10];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_N = IMUX_G1_DATA[5];
				input HI_LO_P = IMUX_G1_DATA[4];
				output N_OR_P = OUT_HALF1[11];
				output SCLK = OUT_HALF0[11];
				output UPDATE = OUT_HALF1[12];
			}

			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS2
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS0
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS2
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS0
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS1
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS1
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_SW_V2P {
			cell CELL;
			bitrect TERM_H: Vertical (4, rev 80);
			bitrect TERM_V: Vertical (22, rev 12);

			bel DCI[0] {
				output ADDRESS0 = OUT_HALF0[14];
				output ADDRESS1 = OUT_HALF1[14];
				output ADDRESS2 = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				input DCI_CLK = IMUX_G2_DATA[7];
				output DCI_DONE = OUT_HALF0[15];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_N = IMUX_G2_DATA[5];
				input HI_LO_P = IMUX_G2_DATA[4];
				output N_OR_P = OUT_HALF1[16];
				output SCLK = OUT_HALF0[16];
				output UPDATE = OUT_HALF1[17];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_HALF0[9];
				output ADDRESS1 = OUT_HALF1[9];
				output ADDRESS2 = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				input DCI_CLK = IMUX_G1_DATA[7];
				output DCI_DONE = OUT_HALF0[10];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_N = IMUX_G1_DATA[5];
				input HI_LO_P = IMUX_G1_DATA[4];
				output N_OR_P = OUT_HALF1[11];
				output SCLK = OUT_HALF0[11];
				output UPDATE = OUT_HALF1[12];
			}

			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS2
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS0
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS2
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS0
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS1
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS1
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_SE_V2 {
			cell CELL;
			bitrect TERM_H: Vertical (4, rev 80);
			bitrect TERM_V: Vertical (22, rev 12);

			bel DCI[0] {
				output ADDRESS0 = OUT_HALF0[14];
				output ADDRESS1 = OUT_HALF1[14];
				output ADDRESS2 = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				input DCI_CLK = IMUX_G2_DATA[7];
				output DCI_DONE = OUT_HALF0[15];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_N = IMUX_G2_DATA[5];
				input HI_LO_P = IMUX_G2_DATA[4];
				output N_OR_P = OUT_HALF1[16];
				output SCLK = OUT_HALF0[16];
				output UPDATE = OUT_HALF1[17];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_HALF0[9];
				output ADDRESS1 = OUT_HALF1[9];
				output ADDRESS2 = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				input DCI_CLK = IMUX_G1_DATA[7];
				output DCI_DONE = OUT_HALF0[10];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_N = IMUX_G1_DATA[5];
				input HI_LO_P = IMUX_G1_DATA[4];
				output N_OR_P = OUT_HALF1[11];
				output SCLK = OUT_HALF0[11];
				output UPDATE = OUT_HALF1[12];
			}

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_TS_OPTINV[0];
			}

			bel CAPTURE {
				input CAP = IMUX_SR_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[2];
			}

			bel ICAP {
				output BUSY = OUT_HALF0[17];
				input CE = IMUX_CE_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[1];
				input I0 = IMUX_G0_DATA[0];
				input I1 = IMUX_G0_DATA[1];
				input I2 = IMUX_G0_DATA[2];
				input I3 = IMUX_G0_DATA[3];
				input I4 = IMUX_G0_DATA[4];
				input I5 = IMUX_G0_DATA[5];
				input I6 = IMUX_G0_DATA[6];
				input I7 = IMUX_G0_DATA[7];
				output O0 = OUT_FAN[0];
				output O1 = OUT_FAN[1];
				output O2 = OUT_FAN[2];
				output O3 = OUT_FAN[3];
				output O4 = OUT_FAN[4];
				output O5 = OUT_FAN[5];
				output O6 = OUT_FAN[6];
				output O7 = OUT_FAN[7];
				input WRITE = IMUX_TI_OPTINV[0];
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_CE_OPTINV[1]              ICAP.CE
			// wire IMUX_TI_OPTINV[0]              ICAP.WRITE
			// wire IMUX_TS_OPTINV[0]              STARTUP.GTS
			// wire IMUX_G0_DATA[0]                ICAP.I0
			// wire IMUX_G0_DATA[1]                ICAP.I1
			// wire IMUX_G0_DATA[2]                ICAP.I2
			// wire IMUX_G0_DATA[3]                ICAP.I3
			// wire IMUX_G0_DATA[4]                ICAP.I4
			// wire IMUX_G0_DATA[5]                ICAP.I5
			// wire IMUX_G0_DATA[6]                ICAP.I6
			// wire IMUX_G0_DATA[7]                ICAP.I7
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     ICAP.O0
			// wire OUT_FAN[1]                     ICAP.O1
			// wire OUT_FAN[2]                     ICAP.O2
			// wire OUT_FAN[3]                     ICAP.O3
			// wire OUT_FAN[4]                     ICAP.O4
			// wire OUT_FAN[5]                     ICAP.O5
			// wire OUT_FAN[6]                     ICAP.O6
			// wire OUT_FAN[7]                     ICAP.O7
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS2
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS0
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS2
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS0
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  ICAP.BUSY
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS1
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS1
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_SE_V2P {
			cell CELL;
			bitrect TERM_H: Vertical (4, rev 80);
			bitrect TERM_V: Vertical (22, rev 12);

			bel DCI[0] {
				output ADDRESS0 = OUT_HALF0[14];
				output ADDRESS1 = OUT_HALF1[14];
				output ADDRESS2 = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				input DCI_CLK = IMUX_G2_DATA[7];
				output DCI_DONE = OUT_HALF0[15];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_N = IMUX_G2_DATA[5];
				input HI_LO_P = IMUX_G2_DATA[4];
				output N_OR_P = OUT_HALF1[16];
				output SCLK = OUT_HALF0[16];
				output UPDATE = OUT_HALF1[17];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_HALF0[9];
				output ADDRESS1 = OUT_HALF1[9];
				output ADDRESS2 = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				input DCI_CLK = IMUX_G1_DATA[7];
				output DCI_DONE = OUT_HALF0[10];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_N = IMUX_G1_DATA[5];
				input HI_LO_P = IMUX_G1_DATA[4];
				output N_OR_P = OUT_HALF1[11];
				output SCLK = OUT_HALF0[11];
				output UPDATE = OUT_HALF1[12];
			}

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = IMUX_TS_OPTINV[0];
			}

			bel CAPTURE {
				input CAP = IMUX_SR_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[2];
			}

			bel ICAP {
				output BUSY = OUT_HALF0[17];
				input CE = IMUX_CE_OPTINV[1];
				input CLK = IMUX_CLK_OPTINV[1];
				input I0 = IMUX_G0_DATA[0];
				input I1 = IMUX_G0_DATA[1];
				input I2 = IMUX_G0_DATA[2];
				input I3 = IMUX_G0_DATA[3];
				input I4 = IMUX_G0_DATA[4];
				input I5 = IMUX_G0_DATA[5];
				input I6 = IMUX_G0_DATA[6];
				input I7 = IMUX_G0_DATA[7];
				output O0 = OUT_FAN[0];
				output O1 = OUT_FAN[1];
				output O2 = OUT_FAN[2];
				output O3 = OUT_FAN[3];
				output O4 = OUT_FAN[4];
				output O5 = OUT_FAN[5];
				output O6 = OUT_FAN[6];
				output O7 = OUT_FAN[7];
				input WRITE = IMUX_TI_OPTINV[0];
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_CE_OPTINV[1]              ICAP.CE
			// wire IMUX_TI_OPTINV[0]              ICAP.WRITE
			// wire IMUX_TS_OPTINV[0]              STARTUP.GTS
			// wire IMUX_G0_DATA[0]                ICAP.I0
			// wire IMUX_G0_DATA[1]                ICAP.I1
			// wire IMUX_G0_DATA[2]                ICAP.I2
			// wire IMUX_G0_DATA[3]                ICAP.I3
			// wire IMUX_G0_DATA[4]                ICAP.I4
			// wire IMUX_G0_DATA[5]                ICAP.I5
			// wire IMUX_G0_DATA[6]                ICAP.I6
			// wire IMUX_G0_DATA[7]                ICAP.I7
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     ICAP.O0
			// wire OUT_FAN[1]                     ICAP.O1
			// wire OUT_FAN[2]                     ICAP.O2
			// wire OUT_FAN[3]                     ICAP.O3
			// wire OUT_FAN[4]                     ICAP.O4
			// wire OUT_FAN[5]                     ICAP.O5
			// wire OUT_FAN[6]                     ICAP.O6
			// wire OUT_FAN[7]                     ICAP.O7
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS2
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS0
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS2
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS0
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  ICAP.BUSY
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS1
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS1
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_NW_V2 {
			cell CELL;
			bitrect TERM_H: Vertical (4, rev 80);
			bitrect TERM_V: Vertical (22, rev 12);

			bel DCI[0] {
				output ADDRESS0 = OUT_HALF0[14];
				output ADDRESS1 = OUT_HALF1[14];
				output ADDRESS2 = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				input DCI_CLK = IMUX_G2_DATA[7];
				output DCI_DONE = OUT_HALF0[15];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_N = IMUX_G2_DATA[5];
				input HI_LO_P = IMUX_G2_DATA[4];
				output N_OR_P = OUT_HALF1[16];
				output SCLK = OUT_HALF0[16];
				output UPDATE = OUT_HALF1[17];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_HALF0[9];
				output ADDRESS1 = OUT_HALF1[9];
				output ADDRESS2 = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				input DCI_CLK = IMUX_G1_DATA[7];
				output DCI_DONE = OUT_HALF0[10];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_N = IMUX_G1_DATA[5];
				input HI_LO_P = IMUX_G1_DATA[4];
				output N_OR_P = OUT_HALF1[11];
				output SCLK = OUT_HALF0[11];
				output UPDATE = OUT_HALF1[12];
			}

			bel PMV {
				input A0 = IMUX_G0_DATA[0];
				input A1 = IMUX_G0_DATA[1];
				input A2 = IMUX_G0_DATA[2];
				input A3 = IMUX_G0_DATA[3];
				input A4 = IMUX_G0_DATA[4];
				input A5 = IMUX_G0_DATA[5];
				input EN = IMUX_G0_DATA[6];
				output O = OUT_HALF0[17];
			}

			// wire IMUX_G0_DATA[0]                PMV.A0
			// wire IMUX_G0_DATA[1]                PMV.A1
			// wire IMUX_G0_DATA[2]                PMV.A2
			// wire IMUX_G0_DATA[3]                PMV.A3
			// wire IMUX_G0_DATA[4]                PMV.A4
			// wire IMUX_G0_DATA[5]                PMV.A5
			// wire IMUX_G0_DATA[6]                PMV.EN
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS2
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS0
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS2
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS0
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  PMV.O
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS1
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS1
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_NW_V2P {
			cell CELL;
			bitrect TERM_H: Vertical (4, rev 80);
			bitrect TERM_V: Vertical (22, rev 12);

			bel DCI[0] {
				output ADDRESS0 = OUT_HALF0[14];
				output ADDRESS1 = OUT_HALF1[14];
				output ADDRESS2 = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				input DCI_CLK = IMUX_G2_DATA[7];
				output DCI_DONE = OUT_HALF0[15];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_N = IMUX_G2_DATA[5];
				input HI_LO_P = IMUX_G2_DATA[4];
				output N_OR_P = OUT_HALF1[16];
				output SCLK = OUT_HALF0[16];
				output UPDATE = OUT_HALF1[17];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_HALF0[9];
				output ADDRESS1 = OUT_HALF1[9];
				output ADDRESS2 = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				input DCI_CLK = IMUX_G1_DATA[7];
				output DCI_DONE = OUT_HALF0[10];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_N = IMUX_G1_DATA[5];
				input HI_LO_P = IMUX_G1_DATA[4];
				output N_OR_P = OUT_HALF1[11];
				output SCLK = OUT_HALF0[11];
				output UPDATE = OUT_HALF1[12];
			}

			bel PMV {
				input A0 = IMUX_G0_DATA[0];
				input A1 = IMUX_G0_DATA[1];
				input A2 = IMUX_G0_DATA[2];
				input A3 = IMUX_G0_DATA[3];
				input A4 = IMUX_G0_DATA[4];
				input A5 = IMUX_G0_DATA[5];
				input EN = IMUX_G0_DATA[6];
				output O = OUT_HALF0[17];
			}

			// wire IMUX_G0_DATA[0]                PMV.A0
			// wire IMUX_G0_DATA[1]                PMV.A1
			// wire IMUX_G0_DATA[2]                PMV.A2
			// wire IMUX_G0_DATA[3]                PMV.A3
			// wire IMUX_G0_DATA[4]                PMV.A4
			// wire IMUX_G0_DATA[5]                PMV.A5
			// wire IMUX_G0_DATA[6]                PMV.EN
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS2
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS0
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS2
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS0
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  PMV.O
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS1
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS1
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_NE_V2 {
			cell CELL;
			bitrect TERM_H: Vertical (4, rev 80);
			bitrect TERM_V: Vertical (22, rev 12);

			bel DCI[0] {
				output ADDRESS0 = OUT_HALF0[14];
				output ADDRESS1 = OUT_HALF1[14];
				output ADDRESS2 = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				input DCI_CLK = IMUX_G2_DATA[7];
				output DCI_DONE = OUT_HALF0[15];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_N = IMUX_G2_DATA[5];
				input HI_LO_P = IMUX_G2_DATA[4];
				output N_OR_P = OUT_HALF1[16];
				output SCLK = OUT_HALF0[16];
				output UPDATE = OUT_HALF1[17];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_HALF0[9];
				output ADDRESS1 = OUT_HALF1[9];
				output ADDRESS2 = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				input DCI_CLK = IMUX_G1_DATA[7];
				output DCI_DONE = OUT_HALF0[10];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_N = IMUX_G1_DATA[5];
				input HI_LO_P = IMUX_G1_DATA[4];
				output N_OR_P = OUT_HALF1[11];
				output SCLK = OUT_HALF0[11];
				output UPDATE = OUT_HALF1[12];
			}

			bel BSCAN {
				output CAPTURE = OUT_FAN[7];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output RESET = OUT_HALF0[17];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output SHIFT = OUT_FAN[4];
				output TDI = OUT_FAN[5];
				input TDO1 = IMUX_G0_DATA[0];
				input TDO2 = IMUX_G0_DATA[1];
				output UPDATE = OUT_FAN[6];
			}

			// wire IMUX_G0_DATA[0]                BSCAN.TDO1
			// wire IMUX_G0_DATA[1]                BSCAN.TDO2
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS2
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS0
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS2
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS0
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  BSCAN.RESET
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS1
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS1
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_NE_V2P {
			cell CELL;
			bitrect TERM_H: Vertical (4, rev 80);
			bitrect TERM_V: Vertical (22, rev 12);

			bel DCI[0] {
				output ADDRESS0 = OUT_HALF0[14];
				output ADDRESS1 = OUT_HALF1[14];
				output ADDRESS2 = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				input DCI_CLK = IMUX_G2_DATA[7];
				output DCI_DONE = OUT_HALF0[15];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_N = IMUX_G2_DATA[5];
				input HI_LO_P = IMUX_G2_DATA[4];
				output N_OR_P = OUT_HALF1[16];
				output SCLK = OUT_HALF0[16];
				output UPDATE = OUT_HALF1[17];
			}

			bel DCI[1] {
				output ADDRESS0 = OUT_HALF0[9];
				output ADDRESS1 = OUT_HALF1[9];
				output ADDRESS2 = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				input DCI_CLK = IMUX_G1_DATA[7];
				output DCI_DONE = OUT_HALF0[10];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_N = IMUX_G1_DATA[5];
				input HI_LO_P = IMUX_G1_DATA[4];
				output N_OR_P = OUT_HALF1[11];
				output SCLK = OUT_HALF0[11];
				output UPDATE = OUT_HALF1[12];
			}

			bel BSCAN {
				output CAPTURE = OUT_FAN[7];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output RESET = OUT_HALF0[17];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output SHIFT = OUT_FAN[4];
				output TDI = OUT_FAN[5];
				input TDO1 = IMUX_G0_DATA[0];
				input TDO2 = IMUX_G0_DATA[1];
				output UPDATE = OUT_FAN[6];
			}

			bel JTAGPPC {
				output TCK = OUT_HALF0[12];
				output TDIPPC = OUT_HALF1[8];
				input TDOPPC = IMUX_G0_DATA[2];
				input TDOTSPPC = IMUX_G0_DATA[3];
				output TMS = OUT_HALF1[13];
			}

			// wire IMUX_G0_DATA[0]                BSCAN.TDO1
			// wire IMUX_G0_DATA[1]                BSCAN.TDO2
			// wire IMUX_G0_DATA[2]                JTAGPPC.TDOPPC
			// wire IMUX_G0_DATA[3]                JTAGPPC.TDOTSPPC
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS2
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS0
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[12]                  JTAGPPC.TCK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS2
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS0
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  BSCAN.RESET
			// wire OUT_HALF1[8]                   JTAGPPC.TDIPPC
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS1
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[13]                  JTAGPPC.TMS
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS1
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}
	}

	tile_slot TERM_H {
		bel_slot TERM_W: routing;
		bel_slot TERM_E: routing;
		bel_slot PPC_TERM_W: routing;
		bel_slot PPC_TERM_E: routing;
		bel_slot LLH: routing;

		tile_class TERM_W {
			cell CELL;
			bitrect TERM: Vertical (4, rev 80);

			switchbox TERM_W {
				mux HEX_E1[0] @[TERM[1][3], TERM[1][2]] {
					HEX_W0[0] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[1] @[TERM[1][11], TERM[1][10]] {
					HEX_W0[1] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					OUT_PCI[0] = 0b00,
				}
				mux HEX_E1[2] @[TERM[1][19], TERM[1][18]] {
					HEX_W0[2] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[3] @[TERM[1][27], TERM[1][26]] {
					HEX_W0[3] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					off = 0b00,
				}
				mux HEX_E1[4] @[TERM[1][35], TERM[1][34]] {
					HEX_W0[4] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[5] @[TERM[1][43], TERM[1][42]] {
					HEX_W0[5] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					off = 0b00,
				}
				mux HEX_E1[6] @[TERM[1][51], TERM[1][50]] {
					HEX_W0[6] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[7] @[TERM[1][59], TERM[1][58]] {
					HEX_W0[7] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					off = 0b00,
				}
				mux HEX_E1[8] @[TERM[1][67], TERM[1][66]] {
					HEX_W0[8] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[9] @[TERM[1][75], TERM[1][74]] {
					HEX_W0[9] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					off = 0b00,
				}
				mux HEX_E2[0] @[TERM[0][3], TERM[0][2]] {
					HEX_W1[0] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[1] @[TERM[0][11], TERM[0][10]] {
					HEX_W1[1] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					OUT_PCI[1] = 0b00,
				}
				mux HEX_E2[2] @[TERM[0][19], TERM[0][18]] {
					HEX_W1[2] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[3] @[TERM[0][27], TERM[0][26]] {
					HEX_W1[3] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					off = 0b00,
				}
				mux HEX_E2[4] @[TERM[0][35], TERM[0][34]] {
					HEX_W1[4] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[5] @[TERM[0][43], TERM[0][42]] {
					HEX_W1[5] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					off = 0b00,
				}
				mux HEX_E2[6] @[TERM[0][51], TERM[0][50]] {
					HEX_W1[6] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[7] @[TERM[0][59], TERM[0][58]] {
					HEX_W1[7] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					off = 0b00,
				}
				mux HEX_E2[8] @[TERM[0][67], TERM[0][66]] {
					HEX_W1[8] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[9] @[TERM[0][75], TERM[0][74]] {
					HEX_W1[9] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[0] @[TERM[1][5], TERM[1][4]] {
					HEX_W2[0] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[1] @[TERM[1][13], TERM[1][12]] {
					HEX_W2[1] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[2] @[TERM[1][21], TERM[1][20]] {
					HEX_W2[2] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[3] @[TERM[1][29], TERM[1][28]] {
					HEX_W2[3] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[4] @[TERM[1][37], TERM[1][36]] {
					HEX_W2[4] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[5] @[TERM[1][45], TERM[1][44]] {
					HEX_W2[5] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[6] @[TERM[1][53], TERM[1][52]] {
					HEX_W2[6] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[7] @[TERM[1][61], TERM[1][60]] {
					HEX_W2[7] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[8] @[TERM[1][69], TERM[1][68]] {
					HEX_W2[8] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[9] @[TERM[1][77], TERM[1][76]] {
					HEX_W2[9] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[0] @[TERM[0][5], TERM[0][4]] {
					HEX_W3[0] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[1] @[TERM[0][13], TERM[0][12]] {
					HEX_W3[1] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[2] @[TERM[0][21], TERM[0][20]] {
					HEX_W3[2] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[3] @[TERM[0][29], TERM[0][28]] {
					HEX_W3[3] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[4] @[TERM[0][37], TERM[0][36]] {
					HEX_W3[4] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[5] @[TERM[0][45], TERM[0][44]] {
					HEX_W3[5] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[6] @[TERM[0][53], TERM[0][52]] {
					HEX_W3[6] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[7] @[TERM[0][61], TERM[0][60]] {
					HEX_W3[7] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[8] @[TERM[0][69], TERM[0][68]] {
					HEX_W3[8] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[9] @[TERM[0][77], TERM[0][76]] {
					HEX_W3[9] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[0] @[TERM[1][7], TERM[1][6]] {
					HEX_W4[0] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[1] @[TERM[1][15], TERM[1][14]] {
					HEX_W4[1] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[2] @[TERM[1][23], TERM[1][22]] {
					HEX_W4[2] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[3] @[TERM[1][31], TERM[1][30]] {
					HEX_W4[3] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[4] @[TERM[1][39], TERM[1][38]] {
					HEX_W4[4] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[5] @[TERM[1][47], TERM[1][46]] {
					HEX_W4[5] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[6] @[TERM[1][55], TERM[1][54]] {
					HEX_W4[6] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[7] @[TERM[1][63], TERM[1][62]] {
					HEX_W4[7] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[8] @[TERM[1][71], TERM[1][70]] {
					HEX_W4[8] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[9] @[TERM[1][79], TERM[1][78]] {
					HEX_W4[9] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[0] @[TERM[0][7], TERM[0][6]] {
					HEX_W5[0] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[1] @[TERM[0][15], TERM[0][14]] {
					HEX_W5[1] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[2] @[TERM[0][23], TERM[0][22]] {
					HEX_W5[2] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[3] @[TERM[0][31], TERM[0][30]] {
					HEX_W5[3] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[4] @[TERM[0][39], TERM[0][38]] {
					HEX_W5[4] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[5] @[TERM[0][47], TERM[0][46]] {
					HEX_W5[5] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[6] @[TERM[0][55], TERM[0][54]] {
					HEX_W5[6] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[7] @[TERM[0][63], TERM[0][62]] {
					HEX_W5[7] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[8] @[TERM[0][71], TERM[0][70]] {
					HEX_W5[8] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[9] @[TERM[0][79], TERM[0][78]] {
					HEX_W5[9] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
			}
		}

		tile_class TERM_E {
			cell CELL;
			bitrect TERM: Vertical (4, rev 80);

			switchbox TERM_E {
				mux HEX_W1[0] @[TERM[1][3], TERM[1][2]] {
					HEX_E0[0] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[1] @[TERM[1][11], TERM[1][10]] {
					HEX_E0[1] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					off = 0b00,
				}
				mux HEX_W1[2] @[TERM[1][19], TERM[1][18]] {
					HEX_E0[2] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[3] @[TERM[1][27], TERM[1][26]] {
					HEX_E0[3] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					off = 0b00,
				}
				mux HEX_W1[4] @[TERM[1][35], TERM[1][34]] {
					HEX_E0[4] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[5] @[TERM[1][43], TERM[1][42]] {
					HEX_E0[5] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					off = 0b00,
				}
				mux HEX_W1[6] @[TERM[1][51], TERM[1][50]] {
					HEX_E0[6] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[7] @[TERM[1][59], TERM[1][58]] {
					HEX_E0[7] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					OUT_PCI[0] = 0b00,
				}
				mux HEX_W1[8] @[TERM[1][67], TERM[1][66]] {
					HEX_E0[8] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[9] @[TERM[1][75], TERM[1][74]] {
					HEX_E0[9] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					off = 0b00,
				}
				mux HEX_W2[0] @[TERM[0][3], TERM[0][2]] {
					HEX_E1[0] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[1] @[TERM[0][11], TERM[0][10]] {
					HEX_E1[1] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					off = 0b00,
				}
				mux HEX_W2[2] @[TERM[0][19], TERM[0][18]] {
					HEX_E1[2] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[3] @[TERM[0][27], TERM[0][26]] {
					HEX_E1[3] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					off = 0b00,
				}
				mux HEX_W2[4] @[TERM[0][35], TERM[0][34]] {
					HEX_E1[4] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[5] @[TERM[0][43], TERM[0][42]] {
					HEX_E1[5] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					off = 0b00,
				}
				mux HEX_W2[6] @[TERM[0][51], TERM[0][50]] {
					HEX_E1[6] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[7] @[TERM[0][59], TERM[0][58]] {
					HEX_E1[7] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					OUT_PCI[1] = 0b00,
				}
				mux HEX_W2[8] @[TERM[0][67], TERM[0][66]] {
					HEX_E1[8] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[9] @[TERM[0][75], TERM[0][74]] {
					HEX_E1[9] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[0] @[TERM[1][5], TERM[1][4]] {
					HEX_E2[0] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[1] @[TERM[1][13], TERM[1][12]] {
					HEX_E2[1] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[2] @[TERM[1][21], TERM[1][20]] {
					HEX_E2[2] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[3] @[TERM[1][29], TERM[1][28]] {
					HEX_E2[3] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[4] @[TERM[1][37], TERM[1][36]] {
					HEX_E2[4] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[5] @[TERM[1][45], TERM[1][44]] {
					HEX_E2[5] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[6] @[TERM[1][53], TERM[1][52]] {
					HEX_E2[6] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[7] @[TERM[1][61], TERM[1][60]] {
					HEX_E2[7] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[8] @[TERM[1][69], TERM[1][68]] {
					HEX_E2[8] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[9] @[TERM[1][77], TERM[1][76]] {
					HEX_E2[9] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[0] @[TERM[0][5], TERM[0][4]] {
					HEX_E3[0] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[1] @[TERM[0][13], TERM[0][12]] {
					HEX_E3[1] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[2] @[TERM[0][21], TERM[0][20]] {
					HEX_E3[2] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[3] @[TERM[0][29], TERM[0][28]] {
					HEX_E3[3] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[4] @[TERM[0][37], TERM[0][36]] {
					HEX_E3[4] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[5] @[TERM[0][45], TERM[0][44]] {
					HEX_E3[5] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[6] @[TERM[0][53], TERM[0][52]] {
					HEX_E3[6] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[7] @[TERM[0][61], TERM[0][60]] {
					HEX_E3[7] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[8] @[TERM[0][69], TERM[0][68]] {
					HEX_E3[8] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[9] @[TERM[0][77], TERM[0][76]] {
					HEX_E3[9] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[0] @[TERM[1][7], TERM[1][6]] {
					HEX_E4[0] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[1] @[TERM[1][15], TERM[1][14]] {
					HEX_E4[1] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[2] @[TERM[1][23], TERM[1][22]] {
					HEX_E4[2] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[3] @[TERM[1][31], TERM[1][30]] {
					HEX_E4[3] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[4] @[TERM[1][39], TERM[1][38]] {
					HEX_E4[4] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[5] @[TERM[1][47], TERM[1][46]] {
					HEX_E4[5] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[6] @[TERM[1][55], TERM[1][54]] {
					HEX_E4[6] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[7] @[TERM[1][63], TERM[1][62]] {
					HEX_E4[7] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[8] @[TERM[1][71], TERM[1][70]] {
					HEX_E4[8] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[9] @[TERM[1][79], TERM[1][78]] {
					HEX_E4[9] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[0] @[TERM[0][7], TERM[0][6]] {
					HEX_E5[0] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[1] @[TERM[0][15], TERM[0][14]] {
					HEX_E5[1] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[2] @[TERM[0][23], TERM[0][22]] {
					HEX_E5[2] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[3] @[TERM[0][31], TERM[0][30]] {
					HEX_E5[3] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[4] @[TERM[0][39], TERM[0][38]] {
					HEX_E5[4] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[5] @[TERM[0][47], TERM[0][46]] {
					HEX_E5[5] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[6] @[TERM[0][55], TERM[0][54]] {
					HEX_E5[6] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[7] @[TERM[0][63], TERM[0][62]] {
					HEX_E5[7] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[8] @[TERM[0][71], TERM[0][70]] {
					HEX_E5[8] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[9] @[TERM[0][79], TERM[0][78]] {
					HEX_E5[9] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
			}
		}

		tile_class PPC_TERM_W {
			cell CELL;
			cell FAR;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox PPC_TERM_W {
				mux CELL.HEX_E1[0] @[MAIN[0][3], MAIN[0][2]] {
					CELL.HEX_W0[0] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[0] = 0b00,
				}
				mux CELL.HEX_E1[1] @[MAIN[0][11], MAIN[0][10]] {
					CELL.HEX_W0[1] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[1] = 0b00,
				}
				mux CELL.HEX_E1[2] @[MAIN[0][19], MAIN[0][18]] {
					CELL.HEX_W0[2] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[2] = 0b00,
				}
				mux CELL.HEX_E1[3] @[MAIN[0][27], MAIN[0][26]] {
					CELL.HEX_W0[3] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[3] = 0b00,
				}
				mux CELL.HEX_E1[4] @[MAIN[0][35], MAIN[0][34]] {
					CELL.HEX_W0[4] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[4] = 0b00,
				}
				mux CELL.HEX_E1[5] @[MAIN[0][43], MAIN[0][42]] {
					CELL.HEX_W0[5] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[5] = 0b00,
				}
				mux CELL.HEX_E1[6] @[MAIN[0][51], MAIN[0][50]] {
					CELL.HEX_W0[6] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[6] = 0b00,
				}
				mux CELL.HEX_E1[7] @[MAIN[0][59], MAIN[0][58]] {
					CELL.HEX_W0[7] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[7] = 0b00,
				}
				mux CELL.HEX_E1[8] @[MAIN[0][67], MAIN[0][66]] {
					CELL.HEX_W0[8] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[8] = 0b00,
				}
				mux CELL.HEX_E1[9] @[MAIN[0][75], MAIN[0][74]] {
					CELL.HEX_W0[9] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[9] = 0b00,
				}
				mux CELL.HEX_E2[0] @[MAIN[3][3], MAIN[3][2]] {
					CELL.HEX_W1[0] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[0] = 0b00,
				}
				mux CELL.HEX_E2[1] @[MAIN[3][11], MAIN[3][10]] {
					CELL.HEX_W1[1] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[1] = 0b00,
				}
				mux CELL.HEX_E2[2] @[MAIN[3][19], MAIN[3][18]] {
					CELL.HEX_W1[2] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[2] = 0b00,
				}
				mux CELL.HEX_E2[3] @[MAIN[3][27], MAIN[3][26]] {
					CELL.HEX_W1[3] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[3] = 0b00,
				}
				mux CELL.HEX_E2[4] @[MAIN[3][35], MAIN[3][34]] {
					CELL.HEX_W1[4] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[4] = 0b00,
				}
				mux CELL.HEX_E2[5] @[MAIN[3][43], MAIN[3][42]] {
					CELL.HEX_W1[5] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[5] = 0b00,
				}
				mux CELL.HEX_E2[6] @[MAIN[3][51], MAIN[3][50]] {
					CELL.HEX_W1[6] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[6] = 0b00,
				}
				mux CELL.HEX_E2[7] @[MAIN[3][59], MAIN[3][58]] {
					CELL.HEX_W1[7] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[7] = 0b00,
				}
				mux CELL.HEX_E2[8] @[MAIN[3][67], MAIN[3][66]] {
					CELL.HEX_W1[8] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[8] = 0b00,
				}
				mux CELL.HEX_E2[9] @[MAIN[3][75], MAIN[3][74]] {
					CELL.HEX_W1[9] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[9] = 0b00,
				}
				mux CELL.HEX_E3[0] @[MAIN[0][5], MAIN[0][4]] {
					CELL.HEX_W2[0] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[0] = 0b00,
				}
				mux CELL.HEX_E3[1] @[MAIN[0][13], MAIN[0][12]] {
					CELL.HEX_W2[1] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[1] = 0b00,
				}
				mux CELL.HEX_E3[2] @[MAIN[0][21], MAIN[0][20]] {
					CELL.HEX_W2[2] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[2] = 0b00,
				}
				mux CELL.HEX_E3[3] @[MAIN[0][29], MAIN[0][28]] {
					CELL.HEX_W2[3] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[3] = 0b00,
				}
				mux CELL.HEX_E3[4] @[MAIN[0][37], MAIN[0][36]] {
					CELL.HEX_W2[4] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[4] = 0b00,
				}
				mux CELL.HEX_E3[5] @[MAIN[0][45], MAIN[0][44]] {
					CELL.HEX_W2[5] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[5] = 0b00,
				}
				mux CELL.HEX_E3[6] @[MAIN[0][53], MAIN[0][52]] {
					CELL.HEX_W2[6] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[6] = 0b00,
				}
				mux CELL.HEX_E3[7] @[MAIN[0][61], MAIN[0][60]] {
					CELL.HEX_W2[7] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[7] = 0b00,
				}
				mux CELL.HEX_E3[8] @[MAIN[0][69], MAIN[0][68]] {
					CELL.HEX_W2[8] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[8] = 0b00,
				}
				mux CELL.HEX_E3[9] @[MAIN[0][77], MAIN[0][76]] {
					CELL.HEX_W2[9] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[9] = 0b00,
				}
				mux CELL.HEX_E4[0] @[MAIN[3][5], MAIN[3][4]] {
					CELL.HEX_W3[0] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[0] = 0b00,
				}
				mux CELL.HEX_E4[1] @[MAIN[3][13], MAIN[3][12]] {
					CELL.HEX_W3[1] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[1] = 0b00,
				}
				mux CELL.HEX_E4[2] @[MAIN[3][21], MAIN[3][20]] {
					CELL.HEX_W3[2] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[2] = 0b00,
				}
				mux CELL.HEX_E4[3] @[MAIN[3][29], MAIN[3][28]] {
					CELL.HEX_W3[3] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[3] = 0b00,
				}
				mux CELL.HEX_E4[4] @[MAIN[3][37], MAIN[3][36]] {
					CELL.HEX_W3[4] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[4] = 0b00,
				}
				mux CELL.HEX_E4[5] @[MAIN[3][45], MAIN[3][44]] {
					CELL.HEX_W3[5] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[5] = 0b00,
				}
				mux CELL.HEX_E4[6] @[MAIN[3][53], MAIN[3][52]] {
					CELL.HEX_W3[6] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[6] = 0b00,
				}
				mux CELL.HEX_E4[7] @[MAIN[3][61], MAIN[3][60]] {
					CELL.HEX_W3[7] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[7] = 0b00,
				}
				mux CELL.HEX_E4[8] @[MAIN[3][69], MAIN[3][68]] {
					CELL.HEX_W3[8] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[8] = 0b00,
				}
				mux CELL.HEX_E4[9] @[MAIN[3][77], MAIN[3][76]] {
					CELL.HEX_W3[9] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[9] = 0b00,
				}
				mux CELL.HEX_E5[0] @[MAIN[0][7], MAIN[0][6]] {
					CELL.HEX_W4[0] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[0] = 0b00,
				}
				mux CELL.HEX_E5[1] @[MAIN[0][15], MAIN[0][14]] {
					CELL.HEX_W4[1] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[1] = 0b00,
				}
				mux CELL.HEX_E5[2] @[MAIN[0][23], MAIN[0][22]] {
					CELL.HEX_W4[2] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[2] = 0b00,
				}
				mux CELL.HEX_E5[3] @[MAIN[0][31], MAIN[0][30]] {
					CELL.HEX_W4[3] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[3] = 0b00,
				}
				mux CELL.HEX_E5[4] @[MAIN[0][39], MAIN[0][38]] {
					CELL.HEX_W4[4] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[4] = 0b00,
				}
				mux CELL.HEX_E5[5] @[MAIN[0][47], MAIN[0][46]] {
					CELL.HEX_W4[5] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[5] = 0b00,
				}
				mux CELL.HEX_E5[6] @[MAIN[0][55], MAIN[0][54]] {
					CELL.HEX_W4[6] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[6] = 0b00,
				}
				mux CELL.HEX_E5[7] @[MAIN[0][63], MAIN[0][62]] {
					CELL.HEX_W4[7] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[7] = 0b00,
				}
				mux CELL.HEX_E5[8] @[MAIN[0][71], MAIN[0][70]] {
					CELL.HEX_W4[8] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[8] = 0b00,
				}
				mux CELL.HEX_E5[9] @[MAIN[0][79], MAIN[0][78]] {
					CELL.HEX_W4[9] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[9] = 0b00,
				}
				mux CELL.HEX_E6[0] @[MAIN[3][7], MAIN[3][6]] {
					CELL.HEX_W5[0] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[0] = 0b00,
				}
				mux CELL.HEX_E6[1] @[MAIN[3][15], MAIN[3][14]] {
					CELL.HEX_W5[1] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[1] = 0b00,
				}
				mux CELL.HEX_E6[2] @[MAIN[3][23], MAIN[3][22]] {
					CELL.HEX_W5[2] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[2] = 0b00,
				}
				mux CELL.HEX_E6[3] @[MAIN[3][31], MAIN[3][30]] {
					CELL.HEX_W5[3] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[3] = 0b00,
				}
				mux CELL.HEX_E6[4] @[MAIN[3][39], MAIN[3][38]] {
					CELL.HEX_W5[4] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[4] = 0b00,
				}
				mux CELL.HEX_E6[5] @[MAIN[3][47], MAIN[3][46]] {
					CELL.HEX_W5[5] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[5] = 0b00,
				}
				mux CELL.HEX_E6[6] @[MAIN[3][55], MAIN[3][54]] {
					CELL.HEX_W5[6] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[6] = 0b00,
				}
				mux CELL.HEX_E6[7] @[MAIN[3][63], MAIN[3][62]] {
					CELL.HEX_W5[7] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[7] = 0b00,
				}
				mux CELL.HEX_E6[8] @[MAIN[3][71], MAIN[3][70]] {
					CELL.HEX_W5[8] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[8] = 0b00,
				}
				mux CELL.HEX_E6[9] @[MAIN[3][79], MAIN[3][78]] {
					CELL.HEX_W5[9] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[9] = 0b00,
				}
			}
		}

		tile_class PPC_TERM_E {
			cell CELL;
			cell FAR;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox PPC_TERM_E {
				mux CELL.HEX_W1[0] @[MAIN[3][3], MAIN[3][2]] {
					CELL.HEX_E0[0] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[0] = 0b00,
				}
				mux CELL.HEX_W1[1] @[MAIN[3][11], MAIN[3][10]] {
					CELL.HEX_E0[1] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[1] = 0b00,
				}
				mux CELL.HEX_W1[2] @[MAIN[3][19], MAIN[3][18]] {
					CELL.HEX_E0[2] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[2] = 0b00,
				}
				mux CELL.HEX_W1[3] @[MAIN[3][27], MAIN[3][26]] {
					CELL.HEX_E0[3] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[3] = 0b00,
				}
				mux CELL.HEX_W1[4] @[MAIN[3][35], MAIN[3][34]] {
					CELL.HEX_E0[4] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[4] = 0b00,
				}
				mux CELL.HEX_W1[5] @[MAIN[3][43], MAIN[3][42]] {
					CELL.HEX_E0[5] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[5] = 0b00,
				}
				mux CELL.HEX_W1[6] @[MAIN[3][51], MAIN[3][50]] {
					CELL.HEX_E0[6] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[6] = 0b00,
				}
				mux CELL.HEX_W1[7] @[MAIN[3][59], MAIN[3][58]] {
					CELL.HEX_E0[7] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[7] = 0b00,
				}
				mux CELL.HEX_W1[8] @[MAIN[3][67], MAIN[3][66]] {
					CELL.HEX_E0[8] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[8] = 0b00,
				}
				mux CELL.HEX_W1[9] @[MAIN[3][75], MAIN[3][74]] {
					CELL.HEX_E0[9] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[9] = 0b00,
				}
				mux CELL.HEX_W2[0] @[MAIN[0][3], MAIN[0][2]] {
					CELL.HEX_E1[0] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[0] = 0b00,
				}
				mux CELL.HEX_W2[1] @[MAIN[0][11], MAIN[0][10]] {
					CELL.HEX_E1[1] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[1] = 0b00,
				}
				mux CELL.HEX_W2[2] @[MAIN[0][19], MAIN[0][18]] {
					CELL.HEX_E1[2] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[2] = 0b00,
				}
				mux CELL.HEX_W2[3] @[MAIN[0][27], MAIN[0][26]] {
					CELL.HEX_E1[3] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[3] = 0b00,
				}
				mux CELL.HEX_W2[4] @[MAIN[0][35], MAIN[0][34]] {
					CELL.HEX_E1[4] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[4] = 0b00,
				}
				mux CELL.HEX_W2[5] @[MAIN[0][43], MAIN[0][42]] {
					CELL.HEX_E1[5] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[5] = 0b00,
				}
				mux CELL.HEX_W2[6] @[MAIN[0][51], MAIN[0][50]] {
					CELL.HEX_E1[6] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[6] = 0b00,
				}
				mux CELL.HEX_W2[7] @[MAIN[0][59], MAIN[0][58]] {
					CELL.HEX_E1[7] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[7] = 0b00,
				}
				mux CELL.HEX_W2[8] @[MAIN[0][67], MAIN[0][66]] {
					CELL.HEX_E1[8] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[8] = 0b00,
				}
				mux CELL.HEX_W2[9] @[MAIN[0][75], MAIN[0][74]] {
					CELL.HEX_E1[9] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[9] = 0b00,
				}
				mux CELL.HEX_W3[0] @[MAIN[3][5], MAIN[3][4]] {
					CELL.HEX_E2[0] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[0] = 0b00,
				}
				mux CELL.HEX_W3[1] @[MAIN[3][13], MAIN[3][12]] {
					CELL.HEX_E2[1] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[1] = 0b00,
				}
				mux CELL.HEX_W3[2] @[MAIN[3][21], MAIN[3][20]] {
					CELL.HEX_E2[2] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[2] = 0b00,
				}
				mux CELL.HEX_W3[3] @[MAIN[3][29], MAIN[3][28]] {
					CELL.HEX_E2[3] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[3] = 0b00,
				}
				mux CELL.HEX_W3[4] @[MAIN[3][37], MAIN[3][36]] {
					CELL.HEX_E2[4] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[4] = 0b00,
				}
				mux CELL.HEX_W3[5] @[MAIN[3][45], MAIN[3][44]] {
					CELL.HEX_E2[5] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[5] = 0b00,
				}
				mux CELL.HEX_W3[6] @[MAIN[3][53], MAIN[3][52]] {
					CELL.HEX_E2[6] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[6] = 0b00,
				}
				mux CELL.HEX_W3[7] @[MAIN[3][61], MAIN[3][60]] {
					CELL.HEX_E2[7] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[7] = 0b00,
				}
				mux CELL.HEX_W3[8] @[MAIN[3][69], MAIN[3][68]] {
					CELL.HEX_E2[8] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[8] = 0b00,
				}
				mux CELL.HEX_W3[9] @[MAIN[3][77], MAIN[3][76]] {
					CELL.HEX_E2[9] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[9] = 0b00,
				}
				mux CELL.HEX_W4[0] @[MAIN[0][5], MAIN[0][4]] {
					CELL.HEX_E3[0] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[0] = 0b00,
				}
				mux CELL.HEX_W4[1] @[MAIN[0][13], MAIN[0][12]] {
					CELL.HEX_E3[1] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[1] = 0b00,
				}
				mux CELL.HEX_W4[2] @[MAIN[0][21], MAIN[0][20]] {
					CELL.HEX_E3[2] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[2] = 0b00,
				}
				mux CELL.HEX_W4[3] @[MAIN[0][29], MAIN[0][28]] {
					CELL.HEX_E3[3] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[3] = 0b00,
				}
				mux CELL.HEX_W4[4] @[MAIN[0][37], MAIN[0][36]] {
					CELL.HEX_E3[4] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[4] = 0b00,
				}
				mux CELL.HEX_W4[5] @[MAIN[0][45], MAIN[0][44]] {
					CELL.HEX_E3[5] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[5] = 0b00,
				}
				mux CELL.HEX_W4[6] @[MAIN[0][53], MAIN[0][52]] {
					CELL.HEX_E3[6] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[6] = 0b00,
				}
				mux CELL.HEX_W4[7] @[MAIN[0][61], MAIN[0][60]] {
					CELL.HEX_E3[7] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[7] = 0b00,
				}
				mux CELL.HEX_W4[8] @[MAIN[0][69], MAIN[0][68]] {
					CELL.HEX_E3[8] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[8] = 0b00,
				}
				mux CELL.HEX_W4[9] @[MAIN[0][77], MAIN[0][76]] {
					CELL.HEX_E3[9] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[9] = 0b00,
				}
				mux CELL.HEX_W5[0] @[MAIN[3][7], MAIN[3][6]] {
					CELL.HEX_E4[0] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[0] = 0b00,
				}
				mux CELL.HEX_W5[1] @[MAIN[3][15], MAIN[3][14]] {
					CELL.HEX_E4[1] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[1] = 0b00,
				}
				mux CELL.HEX_W5[2] @[MAIN[3][23], MAIN[3][22]] {
					CELL.HEX_E4[2] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[2] = 0b00,
				}
				mux CELL.HEX_W5[3] @[MAIN[3][31], MAIN[3][30]] {
					CELL.HEX_E4[3] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[3] = 0b00,
				}
				mux CELL.HEX_W5[4] @[MAIN[3][39], MAIN[3][38]] {
					CELL.HEX_E4[4] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[4] = 0b00,
				}
				mux CELL.HEX_W5[5] @[MAIN[3][47], MAIN[3][46]] {
					CELL.HEX_E4[5] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[5] = 0b00,
				}
				mux CELL.HEX_W5[6] @[MAIN[3][55], MAIN[3][54]] {
					CELL.HEX_E4[6] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[6] = 0b00,
				}
				mux CELL.HEX_W5[7] @[MAIN[3][63], MAIN[3][62]] {
					CELL.HEX_E4[7] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[7] = 0b00,
				}
				mux CELL.HEX_W5[8] @[MAIN[3][71], MAIN[3][70]] {
					CELL.HEX_E4[8] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[8] = 0b00,
				}
				mux CELL.HEX_W5[9] @[MAIN[3][79], MAIN[3][78]] {
					CELL.HEX_E4[9] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[9] = 0b00,
				}
				mux CELL.HEX_W6[0] @[MAIN[0][7], MAIN[0][6]] {
					CELL.HEX_E5[0] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[0] = 0b00,
				}
				mux CELL.HEX_W6[1] @[MAIN[0][15], MAIN[0][14]] {
					CELL.HEX_E5[1] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[1] = 0b00,
				}
				mux CELL.HEX_W6[2] @[MAIN[0][23], MAIN[0][22]] {
					CELL.HEX_E5[2] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[2] = 0b00,
				}
				mux CELL.HEX_W6[3] @[MAIN[0][31], MAIN[0][30]] {
					CELL.HEX_E5[3] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[3] = 0b00,
				}
				mux CELL.HEX_W6[4] @[MAIN[0][39], MAIN[0][38]] {
					CELL.HEX_E5[4] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[4] = 0b00,
				}
				mux CELL.HEX_W6[5] @[MAIN[0][47], MAIN[0][46]] {
					CELL.HEX_E5[5] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[5] = 0b00,
				}
				mux CELL.HEX_W6[6] @[MAIN[0][55], MAIN[0][54]] {
					CELL.HEX_E5[6] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[6] = 0b00,
				}
				mux CELL.HEX_W6[7] @[MAIN[0][63], MAIN[0][62]] {
					CELL.HEX_E5[7] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[7] = 0b00,
				}
				mux CELL.HEX_W6[8] @[MAIN[0][71], MAIN[0][70]] {
					CELL.HEX_E5[8] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[8] = 0b00,
				}
				mux CELL.HEX_W6[9] @[MAIN[0][79], MAIN[0][78]] {
					CELL.HEX_E5[9] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[9] = 0b00,
				}
			}
		}
	}

	tile_slot TERM_V {
		bel_slot TERM_S: routing;
		bel_slot TERM_N: routing;
		bel_slot PPC_TERM_S: routing;
		bel_slot PPC_TERM_N: routing;
		bel_slot LLV: routing;

		tile_class TERM_S {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);

			switchbox TERM_S {
				mux HEX_N1[0] @[TERM[9][4], TERM[9][5]] {
					HEX_S0[0] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[1] @[TERM[21][4], TERM[21][5]] {
					HEX_S0[1] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[2] @[TERM[14][4], TERM[14][5]] {
					HEX_S0[2] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[3] @[TERM[6][4], TERM[6][5]] {
					HEX_S0[3] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[4] @[TERM[18][4], TERM[18][5]] {
					HEX_S0[4] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[5] @[TERM[13][4], TERM[13][5]] {
					HEX_S0[5] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[6] @[TERM[5][4], TERM[5][5]] {
					HEX_S0[6] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[7] @[TERM[17][4], TERM[17][5]] {
					HEX_S0[7] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[8] @[TERM[10][4], TERM[10][5]] {
					HEX_S0[8] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[9] @[TERM[0][4], TERM[0][5]] {
					HEX_S0[9] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[0] @[TERM[8][4], TERM[8][5]] {
					HEX_S1[0] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[1] @[TERM[20][4], TERM[20][5]] {
					HEX_S1[1] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[2] @[TERM[15][4], TERM[15][5]] {
					HEX_S1[2] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[3] @[TERM[7][4], TERM[7][5]] {
					HEX_S1[3] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[4] @[TERM[19][4], TERM[19][5]] {
					HEX_S1[4] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[5] @[TERM[12][4], TERM[12][5]] {
					HEX_S1[5] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[6] @[TERM[4][4], TERM[4][5]] {
					HEX_S1[6] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[7] @[TERM[16][4], TERM[16][5]] {
					HEX_S1[7] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[8] @[TERM[11][4], TERM[11][5]] {
					HEX_S1[8] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[9] @[TERM[3][4], TERM[3][5]] {
					HEX_S1[9] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[0] @[TERM[9][2], TERM[9][3]] {
					HEX_S2[0] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[1] @[TERM[21][2], TERM[21][3]] {
					HEX_S2[1] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[2] @[TERM[14][2], TERM[14][3]] {
					HEX_S2[2] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[3] @[TERM[6][2], TERM[6][3]] {
					HEX_S2[3] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[4] @[TERM[18][2], TERM[18][3]] {
					HEX_S2[4] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[5] @[TERM[13][2], TERM[13][3]] {
					HEX_S2[5] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[6] @[TERM[5][2], TERM[5][3]] {
					HEX_S2[6] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[7] @[TERM[17][2], TERM[17][3]] {
					HEX_S2[7] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[8] @[TERM[10][2], TERM[10][3]] {
					HEX_S2[8] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[9] @[TERM[0][2], TERM[0][3]] {
					HEX_S2[9] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[0] @[TERM[8][2], TERM[8][3]] {
					HEX_S3[0] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[1] @[TERM[20][2], TERM[20][3]] {
					HEX_S3[1] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[2] @[TERM[15][2], TERM[15][3]] {
					HEX_S3[2] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[3] @[TERM[7][2], TERM[7][3]] {
					HEX_S3[3] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[4] @[TERM[19][2], TERM[19][3]] {
					HEX_S3[4] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[5] @[TERM[12][2], TERM[12][3]] {
					HEX_S3[5] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[6] @[TERM[4][2], TERM[4][3]] {
					HEX_S3[6] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[7] @[TERM[16][2], TERM[16][3]] {
					HEX_S3[7] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[8] @[TERM[11][2], TERM[11][3]] {
					HEX_S3[8] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[9] @[TERM[3][2], TERM[3][3]] {
					HEX_S3[9] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[0] @[TERM[9][0], TERM[9][1]] {
					HEX_S4[0] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[1] @[TERM[21][0], TERM[21][1]] {
					HEX_S4[1] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[2] @[TERM[14][0], TERM[14][1]] {
					HEX_S4[2] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[3] @[TERM[6][0], TERM[6][1]] {
					HEX_S4[3] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[4] @[TERM[18][0], TERM[18][1]] {
					HEX_S4[4] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[5] @[TERM[13][0], TERM[13][1]] {
					HEX_S4[5] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[6] @[TERM[5][0], TERM[5][1]] {
					HEX_S4[6] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[7] @[TERM[17][0], TERM[17][1]] {
					HEX_S4[7] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[8] @[TERM[10][0], TERM[10][1]] {
					HEX_S4[8] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[9] @[TERM[0][0], TERM[0][1]] {
					HEX_S4[9] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[0] @[TERM[8][0], TERM[8][1]] {
					HEX_S5[0] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[1] @[TERM[20][0], TERM[20][1]] {
					HEX_S5[1] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[2] @[TERM[15][0], TERM[15][1]] {
					HEX_S5[2] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[3] @[TERM[7][0], TERM[7][1]] {
					HEX_S5[3] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[4] @[TERM[19][0], TERM[19][1]] {
					HEX_S5[4] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[5] @[TERM[12][0], TERM[12][1]] {
					HEX_S5[5] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[6] @[TERM[4][0], TERM[4][1]] {
					HEX_S5[6] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[7] @[TERM[16][0], TERM[16][1]] {
					HEX_S5[7] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[8] @[TERM[11][0], TERM[11][1]] {
					HEX_S5[8] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[9] @[TERM[3][0], TERM[3][1]] {
					HEX_S5[9] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
			}
		}

		tile_class TERM_N {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);

			switchbox TERM_N {
				mux HEX_S1[0] @[TERM[9][4], TERM[9][5]] {
					HEX_N0[0] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[1] @[TERM[21][4], TERM[21][5]] {
					HEX_N0[1] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[2] @[TERM[14][4], TERM[14][5]] {
					HEX_N0[2] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[3] @[TERM[6][4], TERM[6][5]] {
					HEX_N0[3] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[4] @[TERM[18][4], TERM[18][5]] {
					HEX_N0[4] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[5] @[TERM[13][4], TERM[13][5]] {
					HEX_N0[5] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[6] @[TERM[5][4], TERM[5][5]] {
					HEX_N0[6] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[7] @[TERM[17][4], TERM[17][5]] {
					HEX_N0[7] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[8] @[TERM[10][4], TERM[10][5]] {
					HEX_N0[8] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[9] @[TERM[0][4], TERM[0][5]] {
					HEX_N0[9] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[0] @[TERM[8][4], TERM[8][5]] {
					HEX_N1[0] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[1] @[TERM[20][4], TERM[20][5]] {
					HEX_N1[1] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[2] @[TERM[15][4], TERM[15][5]] {
					HEX_N1[2] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[3] @[TERM[7][4], TERM[7][5]] {
					HEX_N1[3] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[4] @[TERM[19][4], TERM[19][5]] {
					HEX_N1[4] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[5] @[TERM[12][4], TERM[12][5]] {
					HEX_N1[5] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[6] @[TERM[4][4], TERM[4][5]] {
					HEX_N1[6] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[7] @[TERM[16][4], TERM[16][5]] {
					HEX_N1[7] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[8] @[TERM[11][4], TERM[11][5]] {
					HEX_N1[8] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[9] @[TERM[3][4], TERM[3][5]] {
					HEX_N1[9] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[0] @[TERM[9][2], TERM[9][3]] {
					HEX_N2[0] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[1] @[TERM[21][2], TERM[21][3]] {
					HEX_N2[1] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[2] @[TERM[14][2], TERM[14][3]] {
					HEX_N2[2] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[3] @[TERM[6][2], TERM[6][3]] {
					HEX_N2[3] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[4] @[TERM[18][2], TERM[18][3]] {
					HEX_N2[4] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[5] @[TERM[13][2], TERM[13][3]] {
					HEX_N2[5] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[6] @[TERM[5][2], TERM[5][3]] {
					HEX_N2[6] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[7] @[TERM[17][2], TERM[17][3]] {
					HEX_N2[7] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[8] @[TERM[10][2], TERM[10][3]] {
					HEX_N2[8] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[9] @[TERM[0][2], TERM[0][3]] {
					HEX_N2[9] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[0] @[TERM[8][2], TERM[8][3]] {
					HEX_N3[0] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[1] @[TERM[20][2], TERM[20][3]] {
					HEX_N3[1] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[2] @[TERM[15][2], TERM[15][3]] {
					HEX_N3[2] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[3] @[TERM[7][2], TERM[7][3]] {
					HEX_N3[3] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[4] @[TERM[19][2], TERM[19][3]] {
					HEX_N3[4] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[5] @[TERM[12][2], TERM[12][3]] {
					HEX_N3[5] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[6] @[TERM[4][2], TERM[4][3]] {
					HEX_N3[6] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[7] @[TERM[16][2], TERM[16][3]] {
					HEX_N3[7] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[8] @[TERM[11][2], TERM[11][3]] {
					HEX_N3[8] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[9] @[TERM[3][2], TERM[3][3]] {
					HEX_N3[9] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[0] @[TERM[9][0], TERM[9][1]] {
					HEX_N4[0] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[1] @[TERM[21][0], TERM[21][1]] {
					HEX_N4[1] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[2] @[TERM[14][0], TERM[14][1]] {
					HEX_N4[2] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[3] @[TERM[6][0], TERM[6][1]] {
					HEX_N4[3] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[4] @[TERM[18][0], TERM[18][1]] {
					HEX_N4[4] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[5] @[TERM[13][0], TERM[13][1]] {
					HEX_N4[5] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[6] @[TERM[5][0], TERM[5][1]] {
					HEX_N4[6] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[7] @[TERM[17][0], TERM[17][1]] {
					HEX_N4[7] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[8] @[TERM[10][0], TERM[10][1]] {
					HEX_N4[8] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[9] @[TERM[0][0], TERM[0][1]] {
					HEX_N4[9] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[0] @[TERM[8][0], TERM[8][1]] {
					HEX_N5[0] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[1] @[TERM[20][0], TERM[20][1]] {
					HEX_N5[1] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_S6[2] @[TERM[15][0], TERM[15][1]] {
					HEX_N5[2] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[3] @[TERM[7][0], TERM[7][1]] {
					HEX_N5[3] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_S6[4] @[TERM[19][0], TERM[19][1]] {
					HEX_N5[4] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[5] @[TERM[12][0], TERM[12][1]] {
					HEX_N5[5] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_S6[6] @[TERM[4][0], TERM[4][1]] {
					HEX_N5[6] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[7] @[TERM[16][0], TERM[16][1]] {
					HEX_N5[7] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_S6[8] @[TERM[11][0], TERM[11][1]] {
					HEX_N5[8] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[9] @[TERM[3][0], TERM[3][1]] {
					HEX_N5[9] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
			}
		}

		tile_class PPC_TERM_S {
			cell CELL;
			cell FAR;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox PPC_TERM_S {
				mux CELL.HEX_N1[0] @[MAIN[9][75], MAIN[9][74]] {
					CELL.HEX_S0[0] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[0] = 0b00,
				}
				mux CELL.HEX_N1[1] @[MAIN[21][75], MAIN[21][74]] {
					CELL.HEX_S0[1] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[1] = 0b00,
				}
				mux CELL.HEX_N1[2] @[MAIN[14][75], MAIN[14][74]] {
					CELL.HEX_S0[2] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[2] = 0b00,
				}
				mux CELL.HEX_N1[3] @[MAIN[6][75], MAIN[6][74]] {
					CELL.HEX_S0[3] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[3] = 0b00,
				}
				mux CELL.HEX_N1[4] @[MAIN[18][75], MAIN[18][74]] {
					CELL.HEX_S0[4] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[4] = 0b00,
				}
				mux CELL.HEX_N1[5] @[MAIN[13][75], MAIN[13][74]] {
					CELL.HEX_S0[5] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[5] = 0b00,
				}
				mux CELL.HEX_N1[6] @[MAIN[5][75], MAIN[5][74]] {
					CELL.HEX_S0[6] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[6] = 0b00,
				}
				mux CELL.HEX_N1[7] @[MAIN[17][75], MAIN[17][74]] {
					CELL.HEX_S0[7] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[7] = 0b00,
				}
				mux CELL.HEX_N1[8] @[MAIN[10][75], MAIN[10][74]] {
					CELL.HEX_S0[8] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[8] = 0b00,
				}
				mux CELL.HEX_N1[9] @[MAIN[0][75], MAIN[0][74]] {
					CELL.HEX_S0[9] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[9] = 0b00,
				}
				mux CELL.HEX_N2[0] @[MAIN[8][75], MAIN[8][74]] {
					CELL.HEX_S1[0] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[0] = 0b00,
				}
				mux CELL.HEX_N2[1] @[MAIN[20][75], MAIN[20][74]] {
					CELL.HEX_S1[1] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[1] = 0b00,
				}
				mux CELL.HEX_N2[2] @[MAIN[15][75], MAIN[15][74]] {
					CELL.HEX_S1[2] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[2] = 0b00,
				}
				mux CELL.HEX_N2[3] @[MAIN[7][75], MAIN[7][74]] {
					CELL.HEX_S1[3] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[3] = 0b00,
				}
				mux CELL.HEX_N2[4] @[MAIN[19][75], MAIN[19][74]] {
					CELL.HEX_S1[4] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[4] = 0b00,
				}
				mux CELL.HEX_N2[5] @[MAIN[12][75], MAIN[12][74]] {
					CELL.HEX_S1[5] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[5] = 0b00,
				}
				mux CELL.HEX_N2[6] @[MAIN[4][75], MAIN[4][74]] {
					CELL.HEX_S1[6] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[6] = 0b00,
				}
				mux CELL.HEX_N2[7] @[MAIN[16][75], MAIN[16][74]] {
					CELL.HEX_S1[7] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[7] = 0b00,
				}
				mux CELL.HEX_N2[8] @[MAIN[11][75], MAIN[11][74]] {
					CELL.HEX_S1[8] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[8] = 0b00,
				}
				mux CELL.HEX_N2[9] @[MAIN[3][75], MAIN[3][74]] {
					CELL.HEX_S1[9] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[9] = 0b00,
				}
				mux CELL.HEX_N3[0] @[MAIN[9][77], MAIN[9][76]] {
					CELL.HEX_S2[0] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[0] = 0b00,
				}
				mux CELL.HEX_N3[1] @[MAIN[21][77], MAIN[21][76]] {
					CELL.HEX_S2[1] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[1] = 0b00,
				}
				mux CELL.HEX_N3[2] @[MAIN[14][77], MAIN[14][76]] {
					CELL.HEX_S2[2] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[2] = 0b00,
				}
				mux CELL.HEX_N3[3] @[MAIN[6][77], MAIN[6][76]] {
					CELL.HEX_S2[3] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[3] = 0b00,
				}
				mux CELL.HEX_N3[4] @[MAIN[18][77], MAIN[18][76]] {
					CELL.HEX_S2[4] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[4] = 0b00,
				}
				mux CELL.HEX_N3[5] @[MAIN[13][77], MAIN[13][76]] {
					CELL.HEX_S2[5] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[5] = 0b00,
				}
				mux CELL.HEX_N3[6] @[MAIN[5][77], MAIN[5][76]] {
					CELL.HEX_S2[6] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[6] = 0b00,
				}
				mux CELL.HEX_N3[7] @[MAIN[17][77], MAIN[17][76]] {
					CELL.HEX_S2[7] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[7] = 0b00,
				}
				mux CELL.HEX_N3[8] @[MAIN[10][77], MAIN[10][76]] {
					CELL.HEX_S2[8] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[8] = 0b00,
				}
				mux CELL.HEX_N3[9] @[MAIN[0][77], MAIN[0][76]] {
					CELL.HEX_S2[9] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[9] = 0b00,
				}
				mux CELL.HEX_N4[0] @[MAIN[8][77], MAIN[8][76]] {
					CELL.HEX_S3[0] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[0] = 0b00,
				}
				mux CELL.HEX_N4[1] @[MAIN[20][77], MAIN[20][76]] {
					CELL.HEX_S3[1] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[1] = 0b00,
				}
				mux CELL.HEX_N4[2] @[MAIN[15][77], MAIN[15][76]] {
					CELL.HEX_S3[2] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[2] = 0b00,
				}
				mux CELL.HEX_N4[3] @[MAIN[7][77], MAIN[7][76]] {
					CELL.HEX_S3[3] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[3] = 0b00,
				}
				mux CELL.HEX_N4[4] @[MAIN[19][77], MAIN[19][76]] {
					CELL.HEX_S3[4] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[4] = 0b00,
				}
				mux CELL.HEX_N4[5] @[MAIN[12][77], MAIN[12][76]] {
					CELL.HEX_S3[5] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[5] = 0b00,
				}
				mux CELL.HEX_N4[6] @[MAIN[4][77], MAIN[4][76]] {
					CELL.HEX_S3[6] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[6] = 0b00,
				}
				mux CELL.HEX_N4[7] @[MAIN[16][77], MAIN[16][76]] {
					CELL.HEX_S3[7] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[7] = 0b00,
				}
				mux CELL.HEX_N4[8] @[MAIN[11][77], MAIN[11][76]] {
					CELL.HEX_S3[8] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[8] = 0b00,
				}
				mux CELL.HEX_N4[9] @[MAIN[3][77], MAIN[3][76]] {
					CELL.HEX_S3[9] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[9] = 0b00,
				}
				mux CELL.HEX_N5[0] @[MAIN[9][79], MAIN[9][78]] {
					CELL.HEX_S4[0] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[0] = 0b00,
				}
				mux CELL.HEX_N5[1] @[MAIN[21][79], MAIN[21][78]] {
					CELL.HEX_S4[1] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[1] = 0b00,
				}
				mux CELL.HEX_N5[2] @[MAIN[14][79], MAIN[14][78]] {
					CELL.HEX_S4[2] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[2] = 0b00,
				}
				mux CELL.HEX_N5[3] @[MAIN[6][79], MAIN[6][78]] {
					CELL.HEX_S4[3] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[3] = 0b00,
				}
				mux CELL.HEX_N5[4] @[MAIN[18][79], MAIN[18][78]] {
					CELL.HEX_S4[4] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[4] = 0b00,
				}
				mux CELL.HEX_N5[5] @[MAIN[13][79], MAIN[13][78]] {
					CELL.HEX_S4[5] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[5] = 0b00,
				}
				mux CELL.HEX_N5[6] @[MAIN[5][79], MAIN[5][78]] {
					CELL.HEX_S4[6] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[6] = 0b00,
				}
				mux CELL.HEX_N5[7] @[MAIN[17][79], MAIN[17][78]] {
					CELL.HEX_S4[7] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[7] = 0b00,
				}
				mux CELL.HEX_N5[8] @[MAIN[10][79], MAIN[10][78]] {
					CELL.HEX_S4[8] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[8] = 0b00,
				}
				mux CELL.HEX_N5[9] @[MAIN[0][79], MAIN[0][78]] {
					CELL.HEX_S4[9] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[9] = 0b00,
				}
				mux CELL.HEX_N6[0] @[MAIN[8][79], MAIN[8][78]] {
					CELL.HEX_S5[0] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[0] = 0b00,
				}
				mux CELL.HEX_N6[1] @[MAIN[20][79], MAIN[20][78]] {
					CELL.HEX_S5[1] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[1] = 0b00,
				}
				mux CELL.HEX_N6[2] @[MAIN[15][79], MAIN[15][78]] {
					CELL.HEX_S5[2] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[2] = 0b00,
				}
				mux CELL.HEX_N6[3] @[MAIN[7][79], MAIN[7][78]] {
					CELL.HEX_S5[3] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[3] = 0b00,
				}
				mux CELL.HEX_N6[4] @[MAIN[19][79], MAIN[19][78]] {
					CELL.HEX_S5[4] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[4] = 0b00,
				}
				mux CELL.HEX_N6[5] @[MAIN[12][79], MAIN[12][78]] {
					CELL.HEX_S5[5] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[5] = 0b00,
				}
				mux CELL.HEX_N6[6] @[MAIN[4][79], MAIN[4][78]] {
					CELL.HEX_S5[6] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[6] = 0b00,
				}
				mux CELL.HEX_N6[7] @[MAIN[16][79], MAIN[16][78]] {
					CELL.HEX_S5[7] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[7] = 0b00,
				}
				mux CELL.HEX_N6[8] @[MAIN[11][79], MAIN[11][78]] {
					CELL.HEX_S5[8] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[8] = 0b00,
				}
				mux CELL.HEX_N6[9] @[MAIN[3][79], MAIN[3][78]] {
					CELL.HEX_S5[9] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[9] = 0b00,
				}
			}
		}

		tile_class PPC_TERM_N {
			cell CELL;
			cell FAR;
			bitrect MAIN: Vertical (22, rev 80);

			switchbox PPC_TERM_N {
				mux CELL.HEX_S1[0] @[MAIN[9][4], MAIN[9][5]] {
					CELL.HEX_N0[0] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[0] = 0b00,
				}
				mux CELL.HEX_S1[1] @[MAIN[21][4], MAIN[21][5]] {
					CELL.HEX_N0[1] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[1] = 0b00,
				}
				mux CELL.HEX_S1[2] @[MAIN[14][4], MAIN[14][5]] {
					CELL.HEX_N0[2] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[2] = 0b00,
				}
				mux CELL.HEX_S1[3] @[MAIN[6][4], MAIN[6][5]] {
					CELL.HEX_N0[3] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[3] = 0b00,
				}
				mux CELL.HEX_S1[4] @[MAIN[18][4], MAIN[18][5]] {
					CELL.HEX_N0[4] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[4] = 0b00,
				}
				mux CELL.HEX_S1[5] @[MAIN[13][4], MAIN[13][5]] {
					CELL.HEX_N0[5] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[5] = 0b00,
				}
				mux CELL.HEX_S1[6] @[MAIN[5][4], MAIN[5][5]] {
					CELL.HEX_N0[6] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[6] = 0b00,
				}
				mux CELL.HEX_S1[7] @[MAIN[17][4], MAIN[17][5]] {
					CELL.HEX_N0[7] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[7] = 0b00,
				}
				mux CELL.HEX_S1[8] @[MAIN[10][4], MAIN[10][5]] {
					CELL.HEX_N0[8] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[8] = 0b00,
				}
				mux CELL.HEX_S1[9] @[MAIN[0][4], MAIN[0][5]] {
					CELL.HEX_N0[9] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[9] = 0b00,
				}
				mux CELL.HEX_S2[0] @[MAIN[8][4], MAIN[8][5]] {
					CELL.HEX_N1[0] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[0] = 0b00,
				}
				mux CELL.HEX_S2[1] @[MAIN[20][4], MAIN[20][5]] {
					CELL.HEX_N1[1] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[1] = 0b00,
				}
				mux CELL.HEX_S2[2] @[MAIN[15][4], MAIN[15][5]] {
					CELL.HEX_N1[2] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[2] = 0b00,
				}
				mux CELL.HEX_S2[3] @[MAIN[7][4], MAIN[7][5]] {
					CELL.HEX_N1[3] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[3] = 0b00,
				}
				mux CELL.HEX_S2[4] @[MAIN[19][4], MAIN[19][5]] {
					CELL.HEX_N1[4] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[4] = 0b00,
				}
				mux CELL.HEX_S2[5] @[MAIN[12][4], MAIN[12][5]] {
					CELL.HEX_N1[5] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[5] = 0b00,
				}
				mux CELL.HEX_S2[6] @[MAIN[4][4], MAIN[4][5]] {
					CELL.HEX_N1[6] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[6] = 0b00,
				}
				mux CELL.HEX_S2[7] @[MAIN[16][4], MAIN[16][5]] {
					CELL.HEX_N1[7] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[7] = 0b00,
				}
				mux CELL.HEX_S2[8] @[MAIN[11][4], MAIN[11][5]] {
					CELL.HEX_N1[8] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[8] = 0b00,
				}
				mux CELL.HEX_S2[9] @[MAIN[3][4], MAIN[3][5]] {
					CELL.HEX_N1[9] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[9] = 0b00,
				}
				mux CELL.HEX_S3[0] @[MAIN[9][2], MAIN[9][3]] {
					CELL.HEX_N2[0] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[0] = 0b00,
				}
				mux CELL.HEX_S3[1] @[MAIN[21][2], MAIN[21][3]] {
					CELL.HEX_N2[1] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[1] = 0b00,
				}
				mux CELL.HEX_S3[2] @[MAIN[14][2], MAIN[14][3]] {
					CELL.HEX_N2[2] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[2] = 0b00,
				}
				mux CELL.HEX_S3[3] @[MAIN[6][2], MAIN[6][3]] {
					CELL.HEX_N2[3] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[3] = 0b00,
				}
				mux CELL.HEX_S3[4] @[MAIN[18][2], MAIN[18][3]] {
					CELL.HEX_N2[4] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[4] = 0b00,
				}
				mux CELL.HEX_S3[5] @[MAIN[13][2], MAIN[13][3]] {
					CELL.HEX_N2[5] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[5] = 0b00,
				}
				mux CELL.HEX_S3[6] @[MAIN[5][2], MAIN[5][3]] {
					CELL.HEX_N2[6] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[6] = 0b00,
				}
				mux CELL.HEX_S3[7] @[MAIN[17][2], MAIN[17][3]] {
					CELL.HEX_N2[7] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[7] = 0b00,
				}
				mux CELL.HEX_S3[8] @[MAIN[10][2], MAIN[10][3]] {
					CELL.HEX_N2[8] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[8] = 0b00,
				}
				mux CELL.HEX_S3[9] @[MAIN[0][2], MAIN[0][3]] {
					CELL.HEX_N2[9] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[9] = 0b00,
				}
				mux CELL.HEX_S4[0] @[MAIN[8][2], MAIN[8][3]] {
					CELL.HEX_N3[0] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[0] = 0b00,
				}
				mux CELL.HEX_S4[1] @[MAIN[20][2], MAIN[20][3]] {
					CELL.HEX_N3[1] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[1] = 0b00,
				}
				mux CELL.HEX_S4[2] @[MAIN[15][2], MAIN[15][3]] {
					CELL.HEX_N3[2] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[2] = 0b00,
				}
				mux CELL.HEX_S4[3] @[MAIN[7][2], MAIN[7][3]] {
					CELL.HEX_N3[3] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[3] = 0b00,
				}
				mux CELL.HEX_S4[4] @[MAIN[19][2], MAIN[19][3]] {
					CELL.HEX_N3[4] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[4] = 0b00,
				}
				mux CELL.HEX_S4[5] @[MAIN[12][2], MAIN[12][3]] {
					CELL.HEX_N3[5] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[5] = 0b00,
				}
				mux CELL.HEX_S4[6] @[MAIN[4][2], MAIN[4][3]] {
					CELL.HEX_N3[6] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[6] = 0b00,
				}
				mux CELL.HEX_S4[7] @[MAIN[16][2], MAIN[16][3]] {
					CELL.HEX_N3[7] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[7] = 0b00,
				}
				mux CELL.HEX_S4[8] @[MAIN[11][2], MAIN[11][3]] {
					CELL.HEX_N3[8] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[8] = 0b00,
				}
				mux CELL.HEX_S4[9] @[MAIN[3][2], MAIN[3][3]] {
					CELL.HEX_N3[9] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[9] = 0b00,
				}
				mux CELL.HEX_S5[0] @[MAIN[9][0], MAIN[9][1]] {
					CELL.HEX_N4[0] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[0] = 0b00,
				}
				mux CELL.HEX_S5[1] @[MAIN[21][0], MAIN[21][1]] {
					CELL.HEX_N4[1] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[1] = 0b00,
				}
				mux CELL.HEX_S5[2] @[MAIN[14][0], MAIN[14][1]] {
					CELL.HEX_N4[2] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[2] = 0b00,
				}
				mux CELL.HEX_S5[3] @[MAIN[6][0], MAIN[6][1]] {
					CELL.HEX_N4[3] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[3] = 0b00,
				}
				mux CELL.HEX_S5[4] @[MAIN[18][0], MAIN[18][1]] {
					CELL.HEX_N4[4] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[4] = 0b00,
				}
				mux CELL.HEX_S5[5] @[MAIN[13][0], MAIN[13][1]] {
					CELL.HEX_N4[5] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[5] = 0b00,
				}
				mux CELL.HEX_S5[6] @[MAIN[5][0], MAIN[5][1]] {
					CELL.HEX_N4[6] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[6] = 0b00,
				}
				mux CELL.HEX_S5[7] @[MAIN[17][0], MAIN[17][1]] {
					CELL.HEX_N4[7] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[7] = 0b00,
				}
				mux CELL.HEX_S5[8] @[MAIN[10][0], MAIN[10][1]] {
					CELL.HEX_N4[8] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[8] = 0b00,
				}
				mux CELL.HEX_S5[9] @[MAIN[0][0], MAIN[0][1]] {
					CELL.HEX_N4[9] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[9] = 0b00,
				}
				mux CELL.HEX_S6[0] @[MAIN[8][0], MAIN[8][1]] {
					CELL.HEX_N5[0] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[0] = 0b00,
				}
				mux CELL.HEX_S6[1] @[MAIN[20][0], MAIN[20][1]] {
					CELL.HEX_N5[1] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[1] = 0b00,
				}
				mux CELL.HEX_S6[2] @[MAIN[15][0], MAIN[15][1]] {
					CELL.HEX_N5[2] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[2] = 0b00,
				}
				mux CELL.HEX_S6[3] @[MAIN[7][0], MAIN[7][1]] {
					CELL.HEX_N5[3] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[3] = 0b00,
				}
				mux CELL.HEX_S6[4] @[MAIN[19][0], MAIN[19][1]] {
					CELL.HEX_N5[4] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[4] = 0b00,
				}
				mux CELL.HEX_S6[5] @[MAIN[12][0], MAIN[12][1]] {
					CELL.HEX_N5[5] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[5] = 0b00,
				}
				mux CELL.HEX_S6[6] @[MAIN[4][0], MAIN[4][1]] {
					CELL.HEX_N5[6] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[6] = 0b00,
				}
				mux CELL.HEX_S6[7] @[MAIN[16][0], MAIN[16][1]] {
					CELL.HEX_N5[7] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[7] = 0b00,
				}
				mux CELL.HEX_S6[8] @[MAIN[11][0], MAIN[11][1]] {
					CELL.HEX_N5[8] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[8] = 0b00,
				}
				mux CELL.HEX_S6[9] @[MAIN[3][0], MAIN[3][1]] {
					CELL.HEX_N5[9] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[9] = 0b00,
				}
			}
		}
	}

	tile_slot IOB {

		tile_class IOB_V2_SW2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2_SE2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2_NW2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2_NE2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2_WS2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (4, rev 80);
			bitrect TERM[1]: Vertical (4, rev 80);
		}

		tile_class IOB_V2_WN2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (4, rev 80);
			bitrect TERM[1]: Vertical (4, rev 80);
		}

		tile_class IOB_V2_ES2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (4, rev 80);
			bitrect TERM[1]: Vertical (4, rev 80);
		}

		tile_class IOB_V2_EN2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (4, rev 80);
			bitrect TERM[1]: Vertical (4, rev 80);
		}

		tile_class IOB_V2P_SW2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_SE2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_SE2_CLK {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_SW1 {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_SW1_ALT {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_SE1 {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_SE1_ALT {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_NW2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_NE2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_NE2_CLK {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (22, rev 12);
			bitrect TERM[1]: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_NW1 {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_NW1_ALT {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_NE1 {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_NE1_ALT {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);
		}

		tile_class IOB_V2P_WS2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (4, rev 80);
			bitrect TERM[1]: Vertical (4, rev 80);
		}

		tile_class IOB_V2P_WN2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (4, rev 80);
			bitrect TERM[1]: Vertical (4, rev 80);
		}

		tile_class IOB_V2P_ES2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (4, rev 80);
			bitrect TERM[1]: Vertical (4, rev 80);
		}

		tile_class IOB_V2P_EN2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (4, rev 80);
			bitrect TERM[1]: Vertical (4, rev 80);
		}
	}

	tile_slot CLK {
		bel_slot CLK_INT: routing;
		bel_slot BUFGMUX[0]: legacy;
		bel_slot BUFGMUX[1]: legacy;
		bel_slot BUFGMUX[2]: legacy;
		bel_slot BUFGMUX[3]: legacy;
		bel_slot BUFGMUX[4]: legacy;
		bel_slot BUFGMUX[5]: legacy;
		bel_slot BUFGMUX[6]: legacy;
		bel_slot BUFGMUX[7]: legacy;
		bel_slot PCILOGIC: PCILOGIC;
		bel_slot PCILOGICSE: legacy;
		bel_slot VCC: legacy;
		bel_slot GLOBALSIG_S[0]: legacy;
		bel_slot GLOBALSIG_S[1]: legacy;
		bel_slot GLOBALSIG_N[0]: legacy;
		bel_slot GLOBALSIG_N[1]: legacy;
		bel_slot GLOBALSIG_WE: legacy;
		bel_slot BREFCLK: legacy;
		bel_slot DCMCONN: legacy;
		bel_slot GLOBALSIG_DSP: legacy;
		bel_slot CLKC: legacy;
		bel_slot CLKC_50A: legacy;
		bel_slot CLKQC: legacy;

		tile_class CLK_S_V2 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (4, rev 80);
			bitrect TERM: Vertical (4, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_N10 @[MAIN[3][28], MAIN[3][24], MAIN[3][25], MAIN[3][26], MAIN[3][27]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N11 @[MAIN[2][24], MAIN[2][25], MAIN[2][26], MAIN[2][27], MAIN[2][28]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N12 @[MAIN[3][18], MAIN[3][14], MAIN[3][15], MAIN[3][16], MAIN[3][17]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N15 @[MAIN[2][14], MAIN[2][15], MAIN[2][16], MAIN[2][17], MAIN[2][18]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].IMUX_BUFG_CLK[0] @[MAIN[0][40], MAIN[0][35], MAIN[0][36], MAIN[0][37], MAIN[0][38], MAIN[0][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[1] @[MAIN[0][52], MAIN[0][47], MAIN[0][48], MAIN[0][49], MAIN[0][50], MAIN[0][51]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[2] @[MAIN[0][64], MAIN[0][59], MAIN[0][60], MAIN[0][61], MAIN[0][62], MAIN[0][63]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[3] @[MAIN[0][76], MAIN[0][71], MAIN[0][72], MAIN[0][73], MAIN[0][74], MAIN[0][75]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[4] @[MAIN[3][40], MAIN[3][35], MAIN[3][36], MAIN[3][37], MAIN[3][38], MAIN[3][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[5] @[MAIN[3][52], MAIN[3][47], MAIN[3][48], MAIN[3][49], MAIN[3][50], MAIN[3][51]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[6] @[MAIN[3][64], MAIN[3][59], MAIN[3][60], MAIN[3][61], MAIN[3][62], MAIN[3][63]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[7] @[MAIN[3][76], MAIN[3][71], MAIN[3][72], MAIN[3][73], MAIN[3][74], MAIN[3][75]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[0] @[MAIN[1][35], MAIN[1][36], MAIN[1][37], MAIN[1][38], MAIN[1][39], MAIN[1][40]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[1] @[MAIN[1][47], MAIN[1][48], MAIN[1][49], MAIN[1][50], MAIN[1][51], MAIN[1][52]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[2] @[MAIN[1][59], MAIN[1][60], MAIN[1][61], MAIN[1][62], MAIN[1][63], MAIN[1][64]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[3] @[MAIN[1][71], MAIN[1][72], MAIN[1][73], MAIN[1][74], MAIN[1][75], MAIN[1][76]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[4] @[MAIN[2][35], MAIN[2][36], MAIN[2][37], MAIN[2][38], MAIN[2][39], MAIN[2][40]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[5] @[MAIN[2][47], MAIN[2][48], MAIN[2][49], MAIN[2][50], MAIN[2][51], MAIN[2][52]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[6] @[MAIN[2][59], MAIN[2][60], MAIN[2][61], MAIN[2][62], MAIN[2][63], MAIN[2][64]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[7] @[MAIN[2][71], MAIN[2][72], MAIN[2][73], MAIN[2][74], MAIN[2][75], MAIN[2][76]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].OMUX_N10 @[MAIN[0][28], MAIN[0][24], MAIN[0][25], MAIN[0][26], MAIN[0][27]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N11 @[MAIN[1][24], MAIN[1][25], MAIN[1][26], MAIN[1][27], MAIN[1][28]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N12 @[MAIN[0][18], MAIN[0][14], MAIN[0][15], MAIN[0][16], MAIN[0][17]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N15 @[MAIN[1][14], MAIN[1][15], MAIN[1][16], MAIN[1][17], MAIN[1][18]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
			}

			bel BUFGMUX[0] {
				input CLK = CELL[0].IMUX_BUFG_CLK[0];
				output O = CELL[0].OUT_BUFG[0];
				input S = CELL[0].IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[0].IMUX_BUFG_CLK[1];
				output O = CELL[0].OUT_BUFG[1];
				input S = CELL[0].IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[0].IMUX_BUFG_CLK[2];
				output O = CELL[0].OUT_BUFG[2];
				input S = CELL[0].IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[0].IMUX_BUFG_CLK[3];
				output O = CELL[0].OUT_BUFG[3];
				input S = CELL[0].IMUX_BUFG_SEL[3];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_BUFG_CLK[4];
				output O = CELL[0].OUT_BUFG[4];
				input S = CELL[0].IMUX_BUFG_SEL[4];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_BUFG_CLK[5];
				output O = CELL[0].OUT_BUFG[5];
				input S = CELL[0].IMUX_BUFG_SEL[5];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_BUFG_CLK[6];
				output O = CELL[0].OUT_BUFG[6];
				input S = CELL[0].IMUX_BUFG_SEL[6];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_BUFG_CLK[7];
				output O = CELL[0].OUT_BUFG[7];
				input S = CELL[0].IMUX_BUFG_SEL[7];
			}

			bel GLOBALSIG_S[0] {
			}

			bel GLOBALSIG_S[1] {
			}

			// wire CELL[0].IMUX_BUFG_CLK[0]       BUFGMUX[0].CLK
			// wire CELL[0].IMUX_BUFG_CLK[1]       BUFGMUX[1].CLK
			// wire CELL[0].IMUX_BUFG_CLK[2]       BUFGMUX[2].CLK
			// wire CELL[0].IMUX_BUFG_CLK[3]       BUFGMUX[3].CLK
			// wire CELL[0].IMUX_BUFG_CLK[4]       BUFGMUX[4].CLK
			// wire CELL[0].IMUX_BUFG_CLK[5]       BUFGMUX[5].CLK
			// wire CELL[0].IMUX_BUFG_CLK[6]       BUFGMUX[6].CLK
			// wire CELL[0].IMUX_BUFG_CLK[7]       BUFGMUX[7].CLK
			// wire CELL[0].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[0].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[0].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[0].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
			// wire CELL[0].IMUX_BUFG_SEL[4]       BUFGMUX[4].S
			// wire CELL[0].IMUX_BUFG_SEL[5]       BUFGMUX[5].S
			// wire CELL[0].IMUX_BUFG_SEL[6]       BUFGMUX[6].S
			// wire CELL[0].IMUX_BUFG_SEL[7]       BUFGMUX[7].S
			// wire CELL[0].OUT_BUFG[0]            BUFGMUX[0].O
			// wire CELL[0].OUT_BUFG[1]            BUFGMUX[1].O
			// wire CELL[0].OUT_BUFG[2]            BUFGMUX[2].O
			// wire CELL[0].OUT_BUFG[3]            BUFGMUX[3].O
			// wire CELL[0].OUT_BUFG[4]            BUFGMUX[4].O
			// wire CELL[0].OUT_BUFG[5]            BUFGMUX[5].O
			// wire CELL[0].OUT_BUFG[6]            BUFGMUX[6].O
			// wire CELL[0].OUT_BUFG[7]            BUFGMUX[7].O
		}

		tile_class CLK_S_V2P {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (4, rev 80);
			bitrect TERM: Vertical (4, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_N10 @[MAIN[3][28], MAIN[3][24], MAIN[3][25], MAIN[3][26], MAIN[3][27]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N11 @[MAIN[2][24], MAIN[2][25], MAIN[2][26], MAIN[2][27], MAIN[2][28]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N12 @[MAIN[3][18], MAIN[3][14], MAIN[3][15], MAIN[3][16], MAIN[3][17]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N15 @[MAIN[2][14], MAIN[2][15], MAIN[2][16], MAIN[2][17], MAIN[2][18]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].IMUX_BUFG_CLK[0] @[MAIN[0][40], MAIN[0][35], MAIN[0][36], MAIN[0][37], MAIN[0][38], MAIN[0][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[1] @[MAIN[0][52], MAIN[0][47], MAIN[0][48], MAIN[0][49], MAIN[0][50], MAIN[0][51]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[2] @[MAIN[0][64], MAIN[0][59], MAIN[0][60], MAIN[0][61], MAIN[0][62], MAIN[0][63]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[3] @[MAIN[0][76], MAIN[0][71], MAIN[0][72], MAIN[0][73], MAIN[0][74], MAIN[0][75]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[4] @[MAIN[3][40], MAIN[3][35], MAIN[3][36], MAIN[3][37], MAIN[3][38], MAIN[3][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[5] @[MAIN[3][52], MAIN[3][47], MAIN[3][48], MAIN[3][49], MAIN[3][50], MAIN[3][51]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[6] @[MAIN[3][64], MAIN[3][59], MAIN[3][60], MAIN[3][61], MAIN[3][62], MAIN[3][63]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[7] @[MAIN[3][76], MAIN[3][71], MAIN[3][72], MAIN[3][73], MAIN[3][74], MAIN[3][75]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[0] @[MAIN[1][35], MAIN[1][36], MAIN[1][37], MAIN[1][38], MAIN[1][39], MAIN[1][40]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[1] @[MAIN[1][47], MAIN[1][48], MAIN[1][49], MAIN[1][50], MAIN[1][51], MAIN[1][52]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[2] @[MAIN[1][59], MAIN[1][60], MAIN[1][61], MAIN[1][62], MAIN[1][63], MAIN[1][64]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[3] @[MAIN[1][71], MAIN[1][72], MAIN[1][73], MAIN[1][74], MAIN[1][75], MAIN[1][76]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[4] @[MAIN[2][35], MAIN[2][36], MAIN[2][37], MAIN[2][38], MAIN[2][39], MAIN[2][40]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[5] @[MAIN[2][47], MAIN[2][48], MAIN[2][49], MAIN[2][50], MAIN[2][51], MAIN[2][52]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[6] @[MAIN[2][59], MAIN[2][60], MAIN[2][61], MAIN[2][62], MAIN[2][63], MAIN[2][64]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[7] @[MAIN[2][71], MAIN[2][72], MAIN[2][73], MAIN[2][74], MAIN[2][75], MAIN[2][76]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].OMUX_N10 @[MAIN[0][28], MAIN[0][24], MAIN[0][25], MAIN[0][26], MAIN[0][27]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N11 @[MAIN[1][24], MAIN[1][25], MAIN[1][26], MAIN[1][27], MAIN[1][28]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N12 @[MAIN[0][18], MAIN[0][14], MAIN[0][15], MAIN[0][16], MAIN[0][17]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N15 @[MAIN[1][14], MAIN[1][15], MAIN[1][16], MAIN[1][17], MAIN[1][18]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
			}

			bel BUFGMUX[0] {
				input CLK = CELL[0].IMUX_BUFG_CLK[0];
				output O = CELL[0].OUT_BUFG[0];
				input S = CELL[0].IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[0].IMUX_BUFG_CLK[1];
				output O = CELL[0].OUT_BUFG[1];
				input S = CELL[0].IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[0].IMUX_BUFG_CLK[2];
				output O = CELL[0].OUT_BUFG[2];
				input S = CELL[0].IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[0].IMUX_BUFG_CLK[3];
				output O = CELL[0].OUT_BUFG[3];
				input S = CELL[0].IMUX_BUFG_SEL[3];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_BUFG_CLK[4];
				output O = CELL[0].OUT_BUFG[4];
				input S = CELL[0].IMUX_BUFG_SEL[4];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_BUFG_CLK[5];
				output O = CELL[0].OUT_BUFG[5];
				input S = CELL[0].IMUX_BUFG_SEL[5];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_BUFG_CLK[6];
				output O = CELL[0].OUT_BUFG[6];
				input S = CELL[0].IMUX_BUFG_SEL[6];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_BUFG_CLK[7];
				output O = CELL[0].OUT_BUFG[7];
				input S = CELL[0].IMUX_BUFG_SEL[7];
			}

			bel GLOBALSIG_S[0] {
			}

			bel GLOBALSIG_S[1] {
			}

			bel BREFCLK {
			}

			// wire CELL[0].IMUX_BUFG_CLK[0]       BUFGMUX[0].CLK
			// wire CELL[0].IMUX_BUFG_CLK[1]       BUFGMUX[1].CLK
			// wire CELL[0].IMUX_BUFG_CLK[2]       BUFGMUX[2].CLK
			// wire CELL[0].IMUX_BUFG_CLK[3]       BUFGMUX[3].CLK
			// wire CELL[0].IMUX_BUFG_CLK[4]       BUFGMUX[4].CLK
			// wire CELL[0].IMUX_BUFG_CLK[5]       BUFGMUX[5].CLK
			// wire CELL[0].IMUX_BUFG_CLK[6]       BUFGMUX[6].CLK
			// wire CELL[0].IMUX_BUFG_CLK[7]       BUFGMUX[7].CLK
			// wire CELL[0].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[0].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[0].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[0].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
			// wire CELL[0].IMUX_BUFG_SEL[4]       BUFGMUX[4].S
			// wire CELL[0].IMUX_BUFG_SEL[5]       BUFGMUX[5].S
			// wire CELL[0].IMUX_BUFG_SEL[6]       BUFGMUX[6].S
			// wire CELL[0].IMUX_BUFG_SEL[7]       BUFGMUX[7].S
			// wire CELL[0].OUT_BUFG[0]            BUFGMUX[0].O
			// wire CELL[0].OUT_BUFG[1]            BUFGMUX[1].O
			// wire CELL[0].OUT_BUFG[2]            BUFGMUX[2].O
			// wire CELL[0].OUT_BUFG[3]            BUFGMUX[3].O
			// wire CELL[0].OUT_BUFG[4]            BUFGMUX[4].O
			// wire CELL[0].OUT_BUFG[5]            BUFGMUX[5].O
			// wire CELL[0].OUT_BUFG[6]            BUFGMUX[6].O
			// wire CELL[0].OUT_BUFG[7]            BUFGMUX[7].O
		}

		tile_class CLK_S_V2PX {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (4, rev 80);
			bitrect TERM: Vertical (4, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_N10 @[MAIN[3][28], MAIN[3][24], MAIN[3][25], MAIN[3][26], MAIN[3][27]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N11 @[MAIN[2][24], MAIN[2][25], MAIN[2][26], MAIN[2][27], MAIN[2][28]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N12 @[MAIN[3][18], MAIN[3][14], MAIN[3][15], MAIN[3][16], MAIN[3][17]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N15 @[MAIN[2][14], MAIN[2][15], MAIN[2][16], MAIN[2][17], MAIN[2][18]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].IMUX_BUFG_CLK[0] @[MAIN[0][40], MAIN[0][35], MAIN[0][36], MAIN[0][37], MAIN[0][38], MAIN[0][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[1] @[MAIN[0][52], MAIN[0][47], MAIN[0][48], MAIN[0][49], MAIN[0][50], MAIN[0][51]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[2] @[MAIN[0][64], MAIN[0][59], MAIN[0][60], MAIN[0][61], MAIN[0][62], MAIN[0][63]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[3] @[MAIN[0][76], MAIN[0][71], MAIN[0][72], MAIN[0][73], MAIN[0][74], MAIN[0][75]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[4] @[MAIN[3][40], MAIN[3][35], MAIN[3][36], MAIN[3][37], MAIN[3][38], MAIN[3][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[5] @[MAIN[3][52], MAIN[3][47], MAIN[3][48], MAIN[3][49], MAIN[3][50], MAIN[3][51]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[6] @[MAIN[3][64], MAIN[3][59], MAIN[3][60], MAIN[3][61], MAIN[3][62], MAIN[3][63]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[7] @[MAIN[3][76], MAIN[3][71], MAIN[3][72], MAIN[3][73], MAIN[3][74], MAIN[3][75]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[0] @[MAIN[1][35], MAIN[1][36], MAIN[1][37], MAIN[1][38], MAIN[1][39], MAIN[1][40]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[1] @[MAIN[1][47], MAIN[1][48], MAIN[1][49], MAIN[1][50], MAIN[1][51], MAIN[1][52]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[2] @[MAIN[1][59], MAIN[1][60], MAIN[1][61], MAIN[1][62], MAIN[1][63], MAIN[1][64]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[3] @[MAIN[1][71], MAIN[1][72], MAIN[1][73], MAIN[1][74], MAIN[1][75], MAIN[1][76]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[4] @[MAIN[2][35], MAIN[2][36], MAIN[2][37], MAIN[2][38], MAIN[2][39], MAIN[2][40]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[5] @[MAIN[2][47], MAIN[2][48], MAIN[2][49], MAIN[2][50], MAIN[2][51], MAIN[2][52]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[6] @[MAIN[2][59], MAIN[2][60], MAIN[2][61], MAIN[2][62], MAIN[2][63], MAIN[2][64]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[7] @[MAIN[2][71], MAIN[2][72], MAIN[2][73], MAIN[2][74], MAIN[2][75], MAIN[2][76]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].OMUX_N10 @[MAIN[0][28], MAIN[0][24], MAIN[0][25], MAIN[0][26], MAIN[0][27]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N11 @[MAIN[1][24], MAIN[1][25], MAIN[1][26], MAIN[1][27], MAIN[1][28]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N12 @[MAIN[0][18], MAIN[0][14], MAIN[0][15], MAIN[0][16], MAIN[0][17]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N15 @[MAIN[1][14], MAIN[1][15], MAIN[1][16], MAIN[1][17], MAIN[1][18]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
			}

			bel BUFGMUX[0] {
				input CLK = CELL[0].IMUX_BUFG_CLK[0];
				output O = CELL[0].OUT_BUFG[0];
				input S = CELL[0].IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[0].IMUX_BUFG_CLK[1];
				output O = CELL[0].OUT_BUFG[1];
				input S = CELL[0].IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[0].IMUX_BUFG_CLK[2];
				output O = CELL[0].OUT_BUFG[2];
				input S = CELL[0].IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[0].IMUX_BUFG_CLK[3];
				output O = CELL[0].OUT_BUFG[3];
				input S = CELL[0].IMUX_BUFG_SEL[3];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_BUFG_CLK[4];
				output O = CELL[0].OUT_BUFG[4];
				input S = CELL[0].IMUX_BUFG_SEL[4];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_BUFG_CLK[5];
				output O = CELL[0].OUT_BUFG[5];
				input S = CELL[0].IMUX_BUFG_SEL[5];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_BUFG_CLK[6];
				output O = CELL[0].OUT_BUFG[6];
				input S = CELL[0].IMUX_BUFG_SEL[6];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_BUFG_CLK[7];
				output O = CELL[0].OUT_BUFG[7];
				input S = CELL[0].IMUX_BUFG_SEL[7];
			}

			bel GLOBALSIG_S[0] {
			}

			bel GLOBALSIG_S[1] {
			}

			// wire CELL[0].IMUX_BUFG_CLK[0]       BUFGMUX[0].CLK
			// wire CELL[0].IMUX_BUFG_CLK[1]       BUFGMUX[1].CLK
			// wire CELL[0].IMUX_BUFG_CLK[2]       BUFGMUX[2].CLK
			// wire CELL[0].IMUX_BUFG_CLK[3]       BUFGMUX[3].CLK
			// wire CELL[0].IMUX_BUFG_CLK[4]       BUFGMUX[4].CLK
			// wire CELL[0].IMUX_BUFG_CLK[5]       BUFGMUX[5].CLK
			// wire CELL[0].IMUX_BUFG_CLK[6]       BUFGMUX[6].CLK
			// wire CELL[0].IMUX_BUFG_CLK[7]       BUFGMUX[7].CLK
			// wire CELL[0].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[0].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[0].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[0].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
			// wire CELL[0].IMUX_BUFG_SEL[4]       BUFGMUX[4].S
			// wire CELL[0].IMUX_BUFG_SEL[5]       BUFGMUX[5].S
			// wire CELL[0].IMUX_BUFG_SEL[6]       BUFGMUX[6].S
			// wire CELL[0].IMUX_BUFG_SEL[7]       BUFGMUX[7].S
			// wire CELL[0].OUT_BUFG[0]            BUFGMUX[0].O
			// wire CELL[0].OUT_BUFG[1]            BUFGMUX[1].O
			// wire CELL[0].OUT_BUFG[2]            BUFGMUX[2].O
			// wire CELL[0].OUT_BUFG[3]            BUFGMUX[3].O
			// wire CELL[0].OUT_BUFG[4]            BUFGMUX[4].O
			// wire CELL[0].OUT_BUFG[5]            BUFGMUX[5].O
			// wire CELL[0].OUT_BUFG[6]            BUFGMUX[6].O
			// wire CELL[0].OUT_BUFG[7]            BUFGMUX[7].O
		}

		tile_class CLK_N_V2 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (4, rev 80);
			bitrect TERM: Vertical (4, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_S0 @[MAIN[3][50], MAIN[3][54], MAIN[3][53], MAIN[3][52], MAIN[3][51]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S3 @[MAIN[2][54], MAIN[2][53], MAIN[2][52], MAIN[2][51], MAIN[2][50]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S4 @[MAIN[3][60], MAIN[3][64], MAIN[3][63], MAIN[3][62], MAIN[3][61]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S5 @[MAIN[2][64], MAIN[2][63], MAIN[2][62], MAIN[2][61], MAIN[2][60]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].IMUX_BUFG_CLK[0] @[MAIN[0][2], MAIN[0][7], MAIN[0][6], MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[1] @[MAIN[0][14], MAIN[0][19], MAIN[0][18], MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[2] @[MAIN[0][26], MAIN[0][31], MAIN[0][30], MAIN[0][29], MAIN[0][28], MAIN[0][27]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[3] @[MAIN[0][38], MAIN[0][43], MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[4] @[MAIN[3][2], MAIN[3][7], MAIN[3][6], MAIN[3][5], MAIN[3][4], MAIN[3][3]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[5] @[MAIN[3][14], MAIN[3][19], MAIN[3][18], MAIN[3][17], MAIN[3][16], MAIN[3][15]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[6] @[MAIN[3][26], MAIN[3][31], MAIN[3][30], MAIN[3][29], MAIN[3][28], MAIN[3][27]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[7] @[MAIN[3][38], MAIN[3][43], MAIN[3][42], MAIN[3][41], MAIN[3][40], MAIN[3][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[0] @[MAIN[1][7], MAIN[1][6], MAIN[1][5], MAIN[1][4], MAIN[1][3], MAIN[1][2]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[1] @[MAIN[1][19], MAIN[1][18], MAIN[1][17], MAIN[1][16], MAIN[1][15], MAIN[1][14]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[2] @[MAIN[1][31], MAIN[1][30], MAIN[1][29], MAIN[1][28], MAIN[1][27], MAIN[1][26]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[3] @[MAIN[1][43], MAIN[1][42], MAIN[1][41], MAIN[1][40], MAIN[1][39], MAIN[1][38]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[4] @[MAIN[2][7], MAIN[2][6], MAIN[2][5], MAIN[2][4], MAIN[2][3], MAIN[2][2]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[5] @[MAIN[2][19], MAIN[2][18], MAIN[2][17], MAIN[2][16], MAIN[2][15], MAIN[2][14]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[6] @[MAIN[2][31], MAIN[2][30], MAIN[2][29], MAIN[2][28], MAIN[2][27], MAIN[2][26]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[7] @[MAIN[2][43], MAIN[2][42], MAIN[2][41], MAIN[2][40], MAIN[2][39], MAIN[2][38]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].OMUX_S0 @[MAIN[0][50], MAIN[0][54], MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S3 @[MAIN[1][54], MAIN[1][53], MAIN[1][52], MAIN[1][51], MAIN[1][50]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S4 @[MAIN[0][60], MAIN[0][64], MAIN[0][63], MAIN[0][62], MAIN[0][61]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S5 @[MAIN[1][64], MAIN[1][63], MAIN[1][62], MAIN[1][61], MAIN[1][60]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
			}

			bel BUFGMUX[0] {
				input CLK = CELL[0].IMUX_BUFG_CLK[0];
				output O = CELL[0].OUT_BUFG[0];
				input S = CELL[0].IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[0].IMUX_BUFG_CLK[1];
				output O = CELL[0].OUT_BUFG[1];
				input S = CELL[0].IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[0].IMUX_BUFG_CLK[2];
				output O = CELL[0].OUT_BUFG[2];
				input S = CELL[0].IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[0].IMUX_BUFG_CLK[3];
				output O = CELL[0].OUT_BUFG[3];
				input S = CELL[0].IMUX_BUFG_SEL[3];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_BUFG_CLK[4];
				output O = CELL[0].OUT_BUFG[4];
				input S = CELL[0].IMUX_BUFG_SEL[4];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_BUFG_CLK[5];
				output O = CELL[0].OUT_BUFG[5];
				input S = CELL[0].IMUX_BUFG_SEL[5];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_BUFG_CLK[6];
				output O = CELL[0].OUT_BUFG[6];
				input S = CELL[0].IMUX_BUFG_SEL[6];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_BUFG_CLK[7];
				output O = CELL[0].OUT_BUFG[7];
				input S = CELL[0].IMUX_BUFG_SEL[7];
			}

			bel GLOBALSIG_N[0] {
			}

			bel GLOBALSIG_N[1] {
			}

			// wire CELL[0].IMUX_BUFG_CLK[0]       BUFGMUX[0].CLK
			// wire CELL[0].IMUX_BUFG_CLK[1]       BUFGMUX[1].CLK
			// wire CELL[0].IMUX_BUFG_CLK[2]       BUFGMUX[2].CLK
			// wire CELL[0].IMUX_BUFG_CLK[3]       BUFGMUX[3].CLK
			// wire CELL[0].IMUX_BUFG_CLK[4]       BUFGMUX[4].CLK
			// wire CELL[0].IMUX_BUFG_CLK[5]       BUFGMUX[5].CLK
			// wire CELL[0].IMUX_BUFG_CLK[6]       BUFGMUX[6].CLK
			// wire CELL[0].IMUX_BUFG_CLK[7]       BUFGMUX[7].CLK
			// wire CELL[0].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[0].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[0].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[0].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
			// wire CELL[0].IMUX_BUFG_SEL[4]       BUFGMUX[4].S
			// wire CELL[0].IMUX_BUFG_SEL[5]       BUFGMUX[5].S
			// wire CELL[0].IMUX_BUFG_SEL[6]       BUFGMUX[6].S
			// wire CELL[0].IMUX_BUFG_SEL[7]       BUFGMUX[7].S
			// wire CELL[0].OUT_BUFG[0]            BUFGMUX[0].O
			// wire CELL[0].OUT_BUFG[1]            BUFGMUX[1].O
			// wire CELL[0].OUT_BUFG[2]            BUFGMUX[2].O
			// wire CELL[0].OUT_BUFG[3]            BUFGMUX[3].O
			// wire CELL[0].OUT_BUFG[4]            BUFGMUX[4].O
			// wire CELL[0].OUT_BUFG[5]            BUFGMUX[5].O
			// wire CELL[0].OUT_BUFG[6]            BUFGMUX[6].O
			// wire CELL[0].OUT_BUFG[7]            BUFGMUX[7].O
		}

		tile_class CLK_N_V2P {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (4, rev 80);
			bitrect TERM: Vertical (4, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_S0 @[MAIN[3][50], MAIN[3][54], MAIN[3][53], MAIN[3][52], MAIN[3][51]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S3 @[MAIN[2][54], MAIN[2][53], MAIN[2][52], MAIN[2][51], MAIN[2][50]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S4 @[MAIN[3][60], MAIN[3][64], MAIN[3][63], MAIN[3][62], MAIN[3][61]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S5 @[MAIN[2][64], MAIN[2][63], MAIN[2][62], MAIN[2][61], MAIN[2][60]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].IMUX_BUFG_CLK[0] @[MAIN[0][2], MAIN[0][7], MAIN[0][6], MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[1] @[MAIN[0][14], MAIN[0][19], MAIN[0][18], MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[2] @[MAIN[0][26], MAIN[0][31], MAIN[0][30], MAIN[0][29], MAIN[0][28], MAIN[0][27]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[3] @[MAIN[0][38], MAIN[0][43], MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[4] @[MAIN[3][2], MAIN[3][7], MAIN[3][6], MAIN[3][5], MAIN[3][4], MAIN[3][3]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[5] @[MAIN[3][14], MAIN[3][19], MAIN[3][18], MAIN[3][17], MAIN[3][16], MAIN[3][15]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[6] @[MAIN[3][26], MAIN[3][31], MAIN[3][30], MAIN[3][29], MAIN[3][28], MAIN[3][27]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[7] @[MAIN[3][38], MAIN[3][43], MAIN[3][42], MAIN[3][41], MAIN[3][40], MAIN[3][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[0] @[MAIN[1][7], MAIN[1][6], MAIN[1][5], MAIN[1][4], MAIN[1][3], MAIN[1][2]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[1] @[MAIN[1][19], MAIN[1][18], MAIN[1][17], MAIN[1][16], MAIN[1][15], MAIN[1][14]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[2] @[MAIN[1][31], MAIN[1][30], MAIN[1][29], MAIN[1][28], MAIN[1][27], MAIN[1][26]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[3] @[MAIN[1][43], MAIN[1][42], MAIN[1][41], MAIN[1][40], MAIN[1][39], MAIN[1][38]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[4] @[MAIN[2][7], MAIN[2][6], MAIN[2][5], MAIN[2][4], MAIN[2][3], MAIN[2][2]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[5] @[MAIN[2][19], MAIN[2][18], MAIN[2][17], MAIN[2][16], MAIN[2][15], MAIN[2][14]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[6] @[MAIN[2][31], MAIN[2][30], MAIN[2][29], MAIN[2][28], MAIN[2][27], MAIN[2][26]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[7] @[MAIN[2][43], MAIN[2][42], MAIN[2][41], MAIN[2][40], MAIN[2][39], MAIN[2][38]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].OMUX_S0 @[MAIN[0][50], MAIN[0][54], MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S3 @[MAIN[1][54], MAIN[1][53], MAIN[1][52], MAIN[1][51], MAIN[1][50]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S4 @[MAIN[0][60], MAIN[0][64], MAIN[0][63], MAIN[0][62], MAIN[0][61]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S5 @[MAIN[1][64], MAIN[1][63], MAIN[1][62], MAIN[1][61], MAIN[1][60]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
			}

			bel BUFGMUX[0] {
				input CLK = CELL[0].IMUX_BUFG_CLK[0];
				output O = CELL[0].OUT_BUFG[0];
				input S = CELL[0].IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[0].IMUX_BUFG_CLK[1];
				output O = CELL[0].OUT_BUFG[1];
				input S = CELL[0].IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[0].IMUX_BUFG_CLK[2];
				output O = CELL[0].OUT_BUFG[2];
				input S = CELL[0].IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[0].IMUX_BUFG_CLK[3];
				output O = CELL[0].OUT_BUFG[3];
				input S = CELL[0].IMUX_BUFG_SEL[3];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_BUFG_CLK[4];
				output O = CELL[0].OUT_BUFG[4];
				input S = CELL[0].IMUX_BUFG_SEL[4];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_BUFG_CLK[5];
				output O = CELL[0].OUT_BUFG[5];
				input S = CELL[0].IMUX_BUFG_SEL[5];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_BUFG_CLK[6];
				output O = CELL[0].OUT_BUFG[6];
				input S = CELL[0].IMUX_BUFG_SEL[6];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_BUFG_CLK[7];
				output O = CELL[0].OUT_BUFG[7];
				input S = CELL[0].IMUX_BUFG_SEL[7];
			}

			bel GLOBALSIG_N[0] {
			}

			bel GLOBALSIG_N[1] {
			}

			bel BREFCLK {
			}

			// wire CELL[0].IMUX_BUFG_CLK[0]       BUFGMUX[0].CLK
			// wire CELL[0].IMUX_BUFG_CLK[1]       BUFGMUX[1].CLK
			// wire CELL[0].IMUX_BUFG_CLK[2]       BUFGMUX[2].CLK
			// wire CELL[0].IMUX_BUFG_CLK[3]       BUFGMUX[3].CLK
			// wire CELL[0].IMUX_BUFG_CLK[4]       BUFGMUX[4].CLK
			// wire CELL[0].IMUX_BUFG_CLK[5]       BUFGMUX[5].CLK
			// wire CELL[0].IMUX_BUFG_CLK[6]       BUFGMUX[6].CLK
			// wire CELL[0].IMUX_BUFG_CLK[7]       BUFGMUX[7].CLK
			// wire CELL[0].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[0].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[0].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[0].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
			// wire CELL[0].IMUX_BUFG_SEL[4]       BUFGMUX[4].S
			// wire CELL[0].IMUX_BUFG_SEL[5]       BUFGMUX[5].S
			// wire CELL[0].IMUX_BUFG_SEL[6]       BUFGMUX[6].S
			// wire CELL[0].IMUX_BUFG_SEL[7]       BUFGMUX[7].S
			// wire CELL[0].OUT_BUFG[0]            BUFGMUX[0].O
			// wire CELL[0].OUT_BUFG[1]            BUFGMUX[1].O
			// wire CELL[0].OUT_BUFG[2]            BUFGMUX[2].O
			// wire CELL[0].OUT_BUFG[3]            BUFGMUX[3].O
			// wire CELL[0].OUT_BUFG[4]            BUFGMUX[4].O
			// wire CELL[0].OUT_BUFG[5]            BUFGMUX[5].O
			// wire CELL[0].OUT_BUFG[6]            BUFGMUX[6].O
			// wire CELL[0].OUT_BUFG[7]            BUFGMUX[7].O
		}

		tile_class CLK_N_V2PX {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (4, rev 80);
			bitrect TERM: Vertical (4, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_S0 @[MAIN[3][50], MAIN[3][54], MAIN[3][53], MAIN[3][52], MAIN[3][51]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S3 @[MAIN[2][54], MAIN[2][53], MAIN[2][52], MAIN[2][51], MAIN[2][50]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S4 @[MAIN[3][60], MAIN[3][64], MAIN[3][63], MAIN[3][62], MAIN[3][61]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S5 @[MAIN[2][64], MAIN[2][63], MAIN[2][62], MAIN[2][61], MAIN[2][60]] {
					CELL[0].OUT_BUFG[0] = 0b00001,
					CELL[0].OUT_BUFG[1] = 0b00010,
					CELL[0].OUT_BUFG[2] = 0b00100,
					CELL[0].OUT_BUFG[3] = 0b01000,
					CELL[0].OUT_BUFG[4] = 0b10001,
					CELL[0].OUT_BUFG[5] = 0b10010,
					CELL[0].OUT_BUFG[6] = 0b10100,
					CELL[0].OUT_BUFG[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].IMUX_BUFG_CLK[0] @[MAIN[0][2], MAIN[0][7], MAIN[0][6], MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[1] @[MAIN[0][14], MAIN[0][19], MAIN[0][18], MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[2] @[MAIN[0][26], MAIN[0][31], MAIN[0][30], MAIN[0][29], MAIN[0][28], MAIN[0][27]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[3] @[MAIN[0][38], MAIN[0][43], MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[4] @[MAIN[3][2], MAIN[3][7], MAIN[3][6], MAIN[3][5], MAIN[3][4], MAIN[3][3]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[5] @[MAIN[3][14], MAIN[3][19], MAIN[3][18], MAIN[3][17], MAIN[3][16], MAIN[3][15]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[6] @[MAIN[3][26], MAIN[3][31], MAIN[3][30], MAIN[3][29], MAIN[3][28], MAIN[3][27]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_CLK[7] @[MAIN[3][38], MAIN[3][43], MAIN[3][42], MAIN[3][41], MAIN[3][40], MAIN[3][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[0] @[MAIN[1][7], MAIN[1][6], MAIN[1][5], MAIN[1][4], MAIN[1][3], MAIN[1][2]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[1] @[MAIN[1][19], MAIN[1][18], MAIN[1][17], MAIN[1][16], MAIN[1][15], MAIN[1][14]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[2] @[MAIN[1][31], MAIN[1][30], MAIN[1][29], MAIN[1][28], MAIN[1][27], MAIN[1][26]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[3] @[MAIN[1][43], MAIN[1][42], MAIN[1][41], MAIN[1][40], MAIN[1][39], MAIN[1][38]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[4] @[MAIN[2][7], MAIN[2][6], MAIN[2][5], MAIN[2][4], MAIN[2][3], MAIN[2][2]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[5] @[MAIN[2][19], MAIN[2][18], MAIN[2][17], MAIN[2][16], MAIN[2][15], MAIN[2][14]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[6] @[MAIN[2][31], MAIN[2][30], MAIN[2][29], MAIN[2][28], MAIN[2][27], MAIN[2][26]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[0].IMUX_BUFG_SEL[7] @[MAIN[2][43], MAIN[2][42], MAIN[2][41], MAIN[2][40], MAIN[2][39], MAIN[2][38]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].OMUX_S0 @[MAIN[0][50], MAIN[0][54], MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S3 @[MAIN[1][54], MAIN[1][53], MAIN[1][52], MAIN[1][51], MAIN[1][50]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S4 @[MAIN[0][60], MAIN[0][64], MAIN[0][63], MAIN[0][62], MAIN[0][61]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S5 @[MAIN[1][64], MAIN[1][63], MAIN[1][62], MAIN[1][61], MAIN[1][60]] {
					CELL[0].OUT_BUFG[0] = 0b10001,
					CELL[0].OUT_BUFG[1] = 0b10010,
					CELL[0].OUT_BUFG[2] = 0b10100,
					CELL[0].OUT_BUFG[3] = 0b11000,
					CELL[0].OUT_BUFG[4] = 0b00001,
					CELL[0].OUT_BUFG[5] = 0b00010,
					CELL[0].OUT_BUFG[6] = 0b00100,
					CELL[0].OUT_BUFG[7] = 0b01000,
					off = 0b00000,
				}
			}

			bel BUFGMUX[0] {
				input CLK = CELL[0].IMUX_BUFG_CLK[0];
				output O = CELL[0].OUT_BUFG[0];
				input S = CELL[0].IMUX_BUFG_SEL[0];
			}

			bel BUFGMUX[1] {
				input CLK = CELL[0].IMUX_BUFG_CLK[1];
				output O = CELL[0].OUT_BUFG[1];
				input S = CELL[0].IMUX_BUFG_SEL[1];
			}

			bel BUFGMUX[2] {
				input CLK = CELL[0].IMUX_BUFG_CLK[2];
				output O = CELL[0].OUT_BUFG[2];
				input S = CELL[0].IMUX_BUFG_SEL[2];
			}

			bel BUFGMUX[3] {
				input CLK = CELL[0].IMUX_BUFG_CLK[3];
				output O = CELL[0].OUT_BUFG[3];
				input S = CELL[0].IMUX_BUFG_SEL[3];
			}

			bel BUFGMUX[4] {
				input CLK = CELL[0].IMUX_BUFG_CLK[4];
				output O = CELL[0].OUT_BUFG[4];
				input S = CELL[0].IMUX_BUFG_SEL[4];
			}

			bel BUFGMUX[5] {
				input CLK = CELL[0].IMUX_BUFG_CLK[5];
				output O = CELL[0].OUT_BUFG[5];
				input S = CELL[0].IMUX_BUFG_SEL[5];
			}

			bel BUFGMUX[6] {
				input CLK = CELL[0].IMUX_BUFG_CLK[6];
				output O = CELL[0].OUT_BUFG[6];
				input S = CELL[0].IMUX_BUFG_SEL[6];
			}

			bel BUFGMUX[7] {
				input CLK = CELL[0].IMUX_BUFG_CLK[7];
				output O = CELL[0].OUT_BUFG[7];
				input S = CELL[0].IMUX_BUFG_SEL[7];
			}

			bel GLOBALSIG_N[0] {
			}

			bel GLOBALSIG_N[1] {
			}

			// wire CELL[0].IMUX_BUFG_CLK[0]       BUFGMUX[0].CLK
			// wire CELL[0].IMUX_BUFG_CLK[1]       BUFGMUX[1].CLK
			// wire CELL[0].IMUX_BUFG_CLK[2]       BUFGMUX[2].CLK
			// wire CELL[0].IMUX_BUFG_CLK[3]       BUFGMUX[3].CLK
			// wire CELL[0].IMUX_BUFG_CLK[4]       BUFGMUX[4].CLK
			// wire CELL[0].IMUX_BUFG_CLK[5]       BUFGMUX[5].CLK
			// wire CELL[0].IMUX_BUFG_CLK[6]       BUFGMUX[6].CLK
			// wire CELL[0].IMUX_BUFG_CLK[7]       BUFGMUX[7].CLK
			// wire CELL[0].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[0].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[0].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[0].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
			// wire CELL[0].IMUX_BUFG_SEL[4]       BUFGMUX[4].S
			// wire CELL[0].IMUX_BUFG_SEL[5]       BUFGMUX[5].S
			// wire CELL[0].IMUX_BUFG_SEL[6]       BUFGMUX[6].S
			// wire CELL[0].IMUX_BUFG_SEL[7]       BUFGMUX[7].S
			// wire CELL[0].OUT_BUFG[0]            BUFGMUX[0].O
			// wire CELL[0].OUT_BUFG[1]            BUFGMUX[1].O
			// wire CELL[0].OUT_BUFG[2]            BUFGMUX[2].O
			// wire CELL[0].OUT_BUFG[3]            BUFGMUX[3].O
			// wire CELL[0].OUT_BUFG[4]            BUFGMUX[4].O
			// wire CELL[0].OUT_BUFG[5]            BUFGMUX[5].O
			// wire CELL[0].OUT_BUFG[6]            BUFGMUX[6].O
			// wire CELL[0].OUT_BUFG[7]            BUFGMUX[7].O
		}

		tile_class CLKC {

			bel CLKC {
			}
		}

		tile_class DCMCONN_S {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);

			bel DCMCONN {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				output CLKPAD4 = DCM_CLKPAD[4];
				output CLKPAD5 = DCM_CLKPAD[5];
				output CLKPAD6 = DCM_CLKPAD[6];
				output CLKPAD7 = DCM_CLKPAD[7];
				input OUT0 = OMUX[0];
				input OUT1 = OMUX[3];
				input OUT2 = OMUX[4];
				input OUT3 = OMUX[5];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN.CLKPAD3
			// wire DCM_CLKPAD[4]                  DCMCONN.CLKPAD4
			// wire DCM_CLKPAD[5]                  DCMCONN.CLKPAD5
			// wire DCM_CLKPAD[6]                  DCMCONN.CLKPAD6
			// wire DCM_CLKPAD[7]                  DCMCONN.CLKPAD7
			// wire OMUX[0]                        DCMCONN.OUT0
			// wire OMUX[3]                        DCMCONN.OUT1
			// wire OMUX[4]                        DCMCONN.OUT2
			// wire OMUX[5]                        DCMCONN.OUT3
		}

		tile_class DCMCONN_N {
			cell CELL;
			bitrect TERM: Vertical (22, rev 12);

			bel DCMCONN {
				output CLKPAD0 = DCM_CLKPAD[0];
				output CLKPAD1 = DCM_CLKPAD[1];
				output CLKPAD2 = DCM_CLKPAD[2];
				output CLKPAD3 = DCM_CLKPAD[3];
				output CLKPAD4 = DCM_CLKPAD[4];
				output CLKPAD5 = DCM_CLKPAD[5];
				output CLKPAD6 = DCM_CLKPAD[6];
				output CLKPAD7 = DCM_CLKPAD[7];
				input OUT0 = OMUX[10];
				input OUT1 = OMUX[11];
				input OUT2 = OMUX[12];
				input OUT3 = OMUX[15];
			}

			// wire DCM_CLKPAD[0]                  DCMCONN.CLKPAD0
			// wire DCM_CLKPAD[1]                  DCMCONN.CLKPAD1
			// wire DCM_CLKPAD[2]                  DCMCONN.CLKPAD2
			// wire DCM_CLKPAD[3]                  DCMCONN.CLKPAD3
			// wire DCM_CLKPAD[4]                  DCMCONN.CLKPAD4
			// wire DCM_CLKPAD[5]                  DCMCONN.CLKPAD5
			// wire DCM_CLKPAD[6]                  DCMCONN.CLKPAD6
			// wire DCM_CLKPAD[7]                  DCMCONN.CLKPAD7
			// wire OMUX[10]                       DCMCONN.OUT0
			// wire OMUX[11]                       DCMCONN.OUT1
			// wire OMUX[12]                       DCMCONN.OUT2
			// wire OMUX[15]                       DCMCONN.OUT3
		}

		tile_class PCI_W {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];

			bel PCILOGIC {
				input FI[0] = CELL[1].OMUX[14];
				input FI[1] = CELL[1].OMUX[9];
				input FI[2] = CELL[2].OMUX[1];
				input FI[3] = CELL[2].OMUX[6];
				input SI[0] = CELL[1].DBL_E2[5];
				input SI[1] = CELL[1].DBL_E2[6];
				input SI[2] = CELL[1].DBL_E2[7];
				input SI[3] = CELL[1].DBL_E2[8];
				input SI[4] = CELL[1].DBL_E2[9];
				input SI[5] = CELL[1].DBL_E2_S[0];
				input SI[6] = CELL[1].DBL_E2_S[1];
				input SI[7] = CELL[2].DBL_E2[2];
				input SI[8] = CELL[2].DBL_E2[3];
				input SI[9] = CELL[2].DBL_E2[4];
				output OUT[0] = CELL[1].OUT_PCI[0];
				output OUT[1] = CELL[1].OUT_PCI[1];
				output OUT[2] = CELL[0].OUT_PCI[0];
				output OUT[3] = CELL[2].OUT_PCI[0];
				output OUT[4] = CELL[2].OUT_PCI[1];
				output OUT[5] = CELL[3].OUT_PCI[0];
			}

			// wire CELL[0].OUT_PCI[0]             PCILOGIC.OUT[2]
			// wire CELL[1].OMUX[9]                PCILOGIC.FI[1]
			// wire CELL[1].OMUX[14]               PCILOGIC.FI[0]
			// wire CELL[1].DBL_E2[5]              PCILOGIC.SI[0]
			// wire CELL[1].DBL_E2[6]              PCILOGIC.SI[1]
			// wire CELL[1].DBL_E2[7]              PCILOGIC.SI[2]
			// wire CELL[1].DBL_E2[8]              PCILOGIC.SI[3]
			// wire CELL[1].DBL_E2[9]              PCILOGIC.SI[4]
			// wire CELL[1].DBL_E2_S[0]            PCILOGIC.SI[5]
			// wire CELL[1].DBL_E2_S[1]            PCILOGIC.SI[6]
			// wire CELL[1].OUT_PCI[0]             PCILOGIC.OUT[0]
			// wire CELL[1].OUT_PCI[1]             PCILOGIC.OUT[1]
			// wire CELL[2].OMUX[1]                PCILOGIC.FI[2]
			// wire CELL[2].OMUX[6]                PCILOGIC.FI[3]
			// wire CELL[2].DBL_E2[2]              PCILOGIC.SI[7]
			// wire CELL[2].DBL_E2[3]              PCILOGIC.SI[8]
			// wire CELL[2].DBL_E2[4]              PCILOGIC.SI[9]
			// wire CELL[2].OUT_PCI[0]             PCILOGIC.OUT[3]
			// wire CELL[2].OUT_PCI[1]             PCILOGIC.OUT[4]
			// wire CELL[3].OUT_PCI[0]             PCILOGIC.OUT[5]
		}

		tile_class PCI_E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];

			bel PCILOGIC {
				input FI[0] = CELL[1].OMUX[8];
				input FI[1] = CELL[1].OMUX[13];
				input FI[2] = CELL[2].OMUX[2];
				input FI[3] = CELL[2].OMUX[7];
				input SI[0] = CELL[1].DBL_W2[5];
				input SI[1] = CELL[1].DBL_W2[6];
				input SI[2] = CELL[1].DBL_W2[7];
				input SI[3] = CELL[1].DBL_W2[8];
				input SI[4] = CELL[1].DBL_W2[9];
				input SI[5] = CELL[2].DBL_W2[0];
				input SI[6] = CELL[2].DBL_W2[1];
				input SI[7] = CELL[2].DBL_W2[2];
				input SI[8] = CELL[2].DBL_W2[3];
				input SI[9] = CELL[2].DBL_W2[4];
				output OUT[0] = CELL[1].OUT_PCI[0];
				output OUT[1] = CELL[1].OUT_PCI[1];
				output OUT[2] = CELL[0].OUT_PCI[0];
				output OUT[3] = CELL[2].OUT_PCI[0];
				output OUT[4] = CELL[2].OUT_PCI[1];
				output OUT[5] = CELL[3].OUT_PCI[0];
			}

			// wire CELL[0].OUT_PCI[0]             PCILOGIC.OUT[2]
			// wire CELL[1].OMUX[8]                PCILOGIC.FI[0]
			// wire CELL[1].OMUX[13]               PCILOGIC.FI[1]
			// wire CELL[1].DBL_W2[5]              PCILOGIC.SI[0]
			// wire CELL[1].DBL_W2[6]              PCILOGIC.SI[1]
			// wire CELL[1].DBL_W2[7]              PCILOGIC.SI[2]
			// wire CELL[1].DBL_W2[8]              PCILOGIC.SI[3]
			// wire CELL[1].DBL_W2[9]              PCILOGIC.SI[4]
			// wire CELL[1].OUT_PCI[0]             PCILOGIC.OUT[0]
			// wire CELL[1].OUT_PCI[1]             PCILOGIC.OUT[1]
			// wire CELL[2].OMUX[2]                PCILOGIC.FI[2]
			// wire CELL[2].OMUX[7]                PCILOGIC.FI[3]
			// wire CELL[2].DBL_W2[0]              PCILOGIC.SI[5]
			// wire CELL[2].DBL_W2[1]              PCILOGIC.SI[6]
			// wire CELL[2].DBL_W2[2]              PCILOGIC.SI[7]
			// wire CELL[2].DBL_W2[3]              PCILOGIC.SI[8]
			// wire CELL[2].DBL_W2[4]              PCILOGIC.SI[9]
			// wire CELL[2].OUT_PCI[0]             PCILOGIC.OUT[3]
			// wire CELL[2].OUT_PCI[1]             PCILOGIC.OUT[4]
			// wire CELL[3].OUT_PCI[0]             PCILOGIC.OUT[5]
		}
	}

	tile_slot HROW {
		bel_slot HROW: legacy;

		tile_class HROW {
			bitrect CLK[0]: Vertical (4, rev 80);
			bitrect CLK[1]: Vertical (4, rev 80);
			bitrect CLK[2]: Vertical (4, rev 80);
			bitrect CLK[3]: Vertical (4, rev 80);

			bel HROW {
			}
		}

		tile_class HROW_S {
			bitrect CLK_S: Vertical (4, rev 16);
			bitrect CLK[0]: Vertical (4, rev 80);
			bitrect CLK[1]: Vertical (4, rev 80);
			bitrect CLK[2]: Vertical (4, rev 80);

			bel HROW {
			}
		}

		tile_class HROW_N {
			bitrect CLK[0]: Vertical (4, rev 80);
			bitrect CLK[1]: Vertical (4, rev 80);
			bitrect CLK[2]: Vertical (4, rev 80);
			bitrect CLK_N: Vertical (4, rev 16);

			bel HROW {
			}
		}
	}

	tile_slot HCLK {
		bel_slot HCLK: legacy;
		bel_slot GLOBALSIG: legacy;

		tile_class HCLK {
			cell S;
			cell N;
			bitrect MAIN: Vertical (22, rev 1);

			bel HCLK {
				output OUT_B0 = S.GCLK[0];
				output OUT_B1 = S.GCLK[1];
				output OUT_B2 = S.GCLK[2];
				output OUT_B3 = S.GCLK[3];
				output OUT_B4 = S.GCLK[4];
				output OUT_B5 = S.GCLK[5];
				output OUT_B6 = S.GCLK[6];
				output OUT_B7 = S.GCLK[7];
				output OUT_T0 = N.GCLK[0];
				output OUT_T1 = N.GCLK[1];
				output OUT_T2 = N.GCLK[2];
				output OUT_T3 = N.GCLK[3];
				output OUT_T4 = N.GCLK[4];
				output OUT_T5 = N.GCLK[5];
				output OUT_T6 = N.GCLK[6];
				output OUT_T7 = N.GCLK[7];
			}

			bel GLOBALSIG {
			}

			// wire S.GCLK[0]                      HCLK.OUT_B0
			// wire S.GCLK[1]                      HCLK.OUT_B1
			// wire S.GCLK[2]                      HCLK.OUT_B2
			// wire S.GCLK[3]                      HCLK.OUT_B3
			// wire S.GCLK[4]                      HCLK.OUT_B4
			// wire S.GCLK[5]                      HCLK.OUT_B5
			// wire S.GCLK[6]                      HCLK.OUT_B6
			// wire S.GCLK[7]                      HCLK.OUT_B7
			// wire N.GCLK[0]                      HCLK.OUT_T0
			// wire N.GCLK[1]                      HCLK.OUT_T1
			// wire N.GCLK[2]                      HCLK.OUT_T2
			// wire N.GCLK[3]                      HCLK.OUT_T3
			// wire N.GCLK[4]                      HCLK.OUT_T4
			// wire N.GCLK[5]                      HCLK.OUT_T5
			// wire N.GCLK[6]                      HCLK.OUT_T6
			// wire N.GCLK[7]                      HCLK.OUT_T7
		}
	}

	tile_slot PCI_CE {
		bel_slot PCI_CE_W: legacy;
		bel_slot PCI_CE_E: legacy;
		bel_slot PCI_CE_S: legacy;
		bel_slot PCI_CE_N: legacy;
		bel_slot PCI_CE_CNR: legacy;
	}

	tile_slot RANDOR {
		bel_slot RANDOR: legacy;
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E1[8] = DBL_E0[8];
			pass DBL_E1[9] = DBL_E0[9];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass DBL_E2[8] = DBL_E1[8];
			pass DBL_E2[9] = DBL_E1[9];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E1[8] = HEX_E0[8];
			pass HEX_E1[9] = HEX_E0[9];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E2[8] = HEX_E1[8];
			pass HEX_E2[9] = HEX_E1[9];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E3[8] = HEX_E2[8];
			pass HEX_E3[9] = HEX_E2[9];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E4[8] = HEX_E3[8];
			pass HEX_E4[9] = HEX_E3[9];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E5[8] = HEX_E4[8];
			pass HEX_E5[9] = HEX_E4[9];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass HEX_E6[8] = HEX_E5[8];
			pass HEX_E6[9] = HEX_E5[9];
			pass LH[0] = LH[23];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
			pass LH[12] = LH[11];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
		}

		connector_class TERM_W {
			reflect DBL_E1[0] = DBL_W0[5];
			reflect DBL_E1[1] = DBL_W0[6];
			reflect DBL_E1[2] = DBL_W0[7];
			reflect DBL_E1[3] = DBL_W0[8];
			reflect DBL_E1[4] = DBL_W0[9];
			reflect DBL_E1[5] = DBL_W0[0];
			reflect DBL_E1[6] = DBL_W0[1];
			reflect DBL_E1[7] = DBL_W0[2];
			reflect DBL_E1[8] = DBL_W0[3];
			reflect DBL_E1[9] = DBL_W0[4];
			reflect DBL_E2[0] = DBL_W1[5];
			reflect DBL_E2[1] = DBL_W1[6];
			reflect DBL_E2[2] = DBL_W1[7];
			reflect DBL_E2[3] = DBL_W1[8];
			reflect DBL_E2[4] = DBL_W1[9];
			reflect DBL_E2[5] = DBL_W1[0];
			reflect DBL_E2[6] = DBL_W1[1];
			reflect DBL_E2[7] = DBL_W1[2];
			reflect DBL_E2[8] = DBL_W1[3];
			reflect DBL_E2[9] = DBL_W1[4];
		}

		connector_class PPC_W {
			reflect OMUX_E2 = OMUX[9];
			reflect OMUX_SE3 = OMUX_N10;
			reflect OMUX_E7 = OMUX[1];
			reflect OMUX_E8 = OMUX[14];
			reflect OMUX_NE12 = OMUX_S5;
			reflect OMUX_E13 = OMUX[6];
			reflect DBL_E1[0] = DBL_W0[5];
			reflect DBL_E1[1] = DBL_W0[6];
			reflect DBL_E1[2] = DBL_W0[7];
			reflect DBL_E1[3] = DBL_W0[8];
			reflect DBL_E1[4] = DBL_W0[9];
			reflect DBL_E1[5] = DBL_W0[0];
			reflect DBL_E1[6] = DBL_W0[1];
			reflect DBL_E1[7] = DBL_W0[2];
			reflect DBL_E1[8] = DBL_W0[3];
			reflect DBL_E1[9] = DBL_W0[4];
			reflect DBL_E2[0] = DBL_W1[5];
			reflect DBL_E2[1] = DBL_W1[6];
			reflect DBL_E2[2] = DBL_W1[7];
			reflect DBL_E2[3] = DBL_W1[8];
			reflect DBL_E2[4] = DBL_W1[9];
			reflect DBL_E2[5] = DBL_W1[0];
			reflect DBL_E2[6] = DBL_W1[1];
			reflect DBL_E2[7] = DBL_W1[2];
			reflect DBL_E2[8] = DBL_W1[3];
			reflect DBL_E2[9] = DBL_W1[4];
			pass LH[0] = LH[15];
			pass LH[1] = LH[16];
			pass LH[2] = LH[17];
			pass LH[3] = LH[18];
			pass LH[4] = LH[19];
			pass LH[5] = LH[20];
			pass LH[6] = LH[21];
			pass LH[7] = LH[22];
			pass LH[8] = LH[23];
			pass LH[9] = LH[0];
			pass LH[10] = LH[1];
			pass LH[11] = LH[2];
			pass LH[12] = LH[3];
			pass LH[13] = LH[4];
			pass LH[14] = LH[5];
			pass LH[15] = LH[6];
			pass LH[16] = LH[7];
			pass LH[17] = LH[8];
			pass LH[18] = LH[9];
			pass LH[19] = LH[10];
			pass LH[20] = LH[11];
			pass LH[21] = LH[12];
			pass LH[22] = LH[13];
			pass LH[23] = LH[14];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W1[8] = DBL_W0[8];
			pass DBL_W1[9] = DBL_W0[9];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass DBL_W2[8] = DBL_W1[8];
			pass DBL_W2[9] = DBL_W1[9];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W1[8] = HEX_W0[8];
			pass HEX_W1[9] = HEX_W0[9];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W2[8] = HEX_W1[8];
			pass HEX_W2[9] = HEX_W1[9];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W3[8] = HEX_W2[8];
			pass HEX_W3[9] = HEX_W2[9];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W4[8] = HEX_W3[8];
			pass HEX_W4[9] = HEX_W3[9];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W5[8] = HEX_W4[8];
			pass HEX_W5[9] = HEX_W4[9];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
			pass HEX_W6[8] = HEX_W5[8];
			pass HEX_W6[9] = HEX_W5[9];
		}

		connector_class TERM_E {
			reflect DBL_W1[0] = DBL_E0[5];
			reflect DBL_W1[1] = DBL_E0[6];
			reflect DBL_W1[2] = DBL_E0[7];
			reflect DBL_W1[3] = DBL_E0[8];
			reflect DBL_W1[4] = DBL_E0[9];
			reflect DBL_W1[5] = DBL_E0[0];
			reflect DBL_W1[6] = DBL_E0[1];
			reflect DBL_W1[7] = DBL_E0[2];
			reflect DBL_W1[8] = DBL_E0[3];
			reflect DBL_W1[9] = DBL_E0[4];
			reflect DBL_W2[0] = DBL_E1[5];
			reflect DBL_W2[1] = DBL_E1[6];
			reflect DBL_W2[2] = DBL_E1[7];
			reflect DBL_W2[3] = DBL_E1[8];
			reflect DBL_W2[4] = DBL_E1[9];
			reflect DBL_W2[5] = DBL_E1[0];
			reflect DBL_W2[6] = DBL_E1[1];
			reflect DBL_W2[7] = DBL_E1[2];
			reflect DBL_W2[8] = DBL_E1[3];
			reflect DBL_W2[9] = DBL_E1[4];
		}

		connector_class PPC_E {
			reflect OMUX_W1 = OMUX[7];
			reflect OMUX_SW5 = OMUX_N12;
			reflect OMUX_W6 = OMUX[13];
			reflect OMUX_W9 = OMUX[2];
			reflect OMUX_NW10 = OMUX_S3;
			reflect OMUX_W14 = OMUX[8];
			reflect DBL_W1[0] = DBL_E0[5];
			reflect DBL_W1[1] = DBL_E0[6];
			reflect DBL_W1[2] = DBL_E0[7];
			reflect DBL_W1[3] = DBL_E0[8];
			reflect DBL_W1[4] = DBL_E0[9];
			reflect DBL_W1[5] = DBL_E0[0];
			reflect DBL_W1[6] = DBL_E0[1];
			reflect DBL_W1[7] = DBL_E0[2];
			reflect DBL_W1[8] = DBL_E0[3];
			reflect DBL_W1[9] = DBL_E0[4];
			reflect DBL_W2[0] = DBL_E1[5];
			reflect DBL_W2[1] = DBL_E1[6];
			reflect DBL_W2[2] = DBL_E1[7];
			reflect DBL_W2[3] = DBL_E1[8];
			reflect DBL_W2[4] = DBL_E1[9];
			reflect DBL_W2[5] = DBL_E1[0];
			reflect DBL_W2[6] = DBL_E1[1];
			reflect DBL_W2[7] = DBL_E1[2];
			reflect DBL_W2[8] = DBL_E1[3];
			reflect DBL_W2[9] = DBL_E1[4];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_N13 = OMUX[13];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[0] = DBL_W2[0];
			pass DBL_W2_N[1] = DBL_W2[1];
			pass DBL_W2_N[2] = DBL_W2[2];
			pass DBL_W2_N[3] = DBL_W2[3];
			pass DBL_W2_N[4] = DBL_W2[4];
			pass DBL_W2_N[5] = DBL_W2[5];
			pass DBL_W2_N[6] = DBL_W2[6];
			pass DBL_W2_N[7] = DBL_W2[7];
			pass DBL_W2_N[8] = DBL_W2[8];
			pass DBL_W2_N[9] = DBL_W2[9];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N1[8] = DBL_N0[8];
			pass DBL_N1[9] = DBL_N0[9];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N2[8] = DBL_N1[8];
			pass DBL_N2[9] = DBL_N1[9];
			pass DBL_N3[0] = DBL_N2[0];
			pass DBL_N3[1] = DBL_N2[1];
			pass DBL_N3[2] = DBL_N2[2];
			pass DBL_N3[3] = DBL_N2[3];
			pass DBL_N3[4] = DBL_N2[4];
			pass DBL_N3[5] = DBL_N2[5];
			pass DBL_N3[6] = DBL_N2[6];
			pass DBL_N3[7] = DBL_N2[7];
			pass DBL_N3[8] = DBL_N2[8];
			pass DBL_N3[9] = DBL_N2[9];
			pass HEX_W6_N[0] = HEX_W6[0];
			pass HEX_W6_N[1] = HEX_W6[1];
			pass HEX_W6_N[2] = HEX_W6[2];
			pass HEX_W6_N[3] = HEX_W6[3];
			pass HEX_W6_N[4] = HEX_W6[4];
			pass HEX_W6_N[5] = HEX_W6[5];
			pass HEX_W6_N[6] = HEX_W6[6];
			pass HEX_W6_N[7] = HEX_W6[7];
			pass HEX_W6_N[8] = HEX_W6[8];
			pass HEX_W6_N[9] = HEX_W6[9];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N1[8] = HEX_N0[8];
			pass HEX_N1[9] = HEX_N0[9];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N2[8] = HEX_N1[8];
			pass HEX_N2[9] = HEX_N1[9];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N3[8] = HEX_N2[8];
			pass HEX_N3[9] = HEX_N2[9];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N4[8] = HEX_N3[8];
			pass HEX_N4[9] = HEX_N3[9];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N5[8] = HEX_N4[8];
			pass HEX_N5[9] = HEX_N4[9];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N6[8] = HEX_N5[8];
			pass HEX_N6[9] = HEX_N5[9];
			pass HEX_N7[0] = HEX_N6[0];
			pass HEX_N7[1] = HEX_N6[1];
			pass HEX_N7[2] = HEX_N6[2];
			pass HEX_N7[3] = HEX_N6[3];
			pass HEX_N7[4] = HEX_N6[4];
			pass HEX_N7[5] = HEX_N6[5];
			pass HEX_N7[6] = HEX_N6[6];
			pass HEX_N7[7] = HEX_N6[7];
			pass HEX_N7[8] = HEX_N6[8];
			pass HEX_N7[9] = HEX_N6[9];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
			pass IMUX_BRAM_ADDRA_N1[0] = IMUX_BRAM_ADDRA[0];
			pass IMUX_BRAM_ADDRA_N1[1] = IMUX_BRAM_ADDRA[1];
			pass IMUX_BRAM_ADDRA_N1[2] = IMUX_BRAM_ADDRA[2];
			pass IMUX_BRAM_ADDRA_N1[3] = IMUX_BRAM_ADDRA[3];
			pass IMUX_BRAM_ADDRA_N2[0] = IMUX_BRAM_ADDRA_N1[0];
			pass IMUX_BRAM_ADDRA_N2[1] = IMUX_BRAM_ADDRA_N1[1];
			pass IMUX_BRAM_ADDRA_N2[2] = IMUX_BRAM_ADDRA_N1[2];
			pass IMUX_BRAM_ADDRA_N2[3] = IMUX_BRAM_ADDRA_N1[3];
			pass IMUX_BRAM_ADDRA_N3[0] = IMUX_BRAM_ADDRA_N2[0];
			pass IMUX_BRAM_ADDRA_N3[1] = IMUX_BRAM_ADDRA_N2[1];
			pass IMUX_BRAM_ADDRA_N3[2] = IMUX_BRAM_ADDRA_N2[2];
			pass IMUX_BRAM_ADDRA_N3[3] = IMUX_BRAM_ADDRA_N2[3];
			pass IMUX_BRAM_ADDRA_N4[0] = IMUX_BRAM_ADDRA_N3[0];
			pass IMUX_BRAM_ADDRA_N4[1] = IMUX_BRAM_ADDRA_N3[1];
			pass IMUX_BRAM_ADDRA_N4[2] = IMUX_BRAM_ADDRA_N3[2];
			pass IMUX_BRAM_ADDRA_N4[3] = IMUX_BRAM_ADDRA_N3[3];
			pass IMUX_BRAM_ADDRB_N1[0] = IMUX_BRAM_ADDRB[0];
			pass IMUX_BRAM_ADDRB_N1[1] = IMUX_BRAM_ADDRB[1];
			pass IMUX_BRAM_ADDRB_N1[2] = IMUX_BRAM_ADDRB[2];
			pass IMUX_BRAM_ADDRB_N1[3] = IMUX_BRAM_ADDRB[3];
			pass IMUX_BRAM_ADDRB_N2[0] = IMUX_BRAM_ADDRB_N1[0];
			pass IMUX_BRAM_ADDRB_N2[1] = IMUX_BRAM_ADDRB_N1[1];
			pass IMUX_BRAM_ADDRB_N2[2] = IMUX_BRAM_ADDRB_N1[2];
			pass IMUX_BRAM_ADDRB_N2[3] = IMUX_BRAM_ADDRB_N1[3];
			pass IMUX_BRAM_ADDRB_N3[0] = IMUX_BRAM_ADDRB_N2[0];
			pass IMUX_BRAM_ADDRB_N3[1] = IMUX_BRAM_ADDRB_N2[1];
			pass IMUX_BRAM_ADDRB_N3[2] = IMUX_BRAM_ADDRB_N2[2];
			pass IMUX_BRAM_ADDRB_N3[3] = IMUX_BRAM_ADDRB_N2[3];
			pass IMUX_BRAM_ADDRB_N4[0] = IMUX_BRAM_ADDRB_N3[0];
			pass IMUX_BRAM_ADDRB_N4[1] = IMUX_BRAM_ADDRB_N3[1];
			pass IMUX_BRAM_ADDRB_N4[2] = IMUX_BRAM_ADDRB_N3[2];
			pass IMUX_BRAM_ADDRB_N4[3] = IMUX_BRAM_ADDRB_N3[3];
		}

		connector_class TERM_S {
			reflect DBL_N1[0] = DBL_S0[5];
			reflect DBL_N1[1] = DBL_S0[6];
			reflect DBL_N1[2] = DBL_S0[7];
			reflect DBL_N1[3] = DBL_S0[8];
			reflect DBL_N1[4] = DBL_S0[9];
			reflect DBL_N1[5] = DBL_S0[0];
			reflect DBL_N1[6] = DBL_S0[1];
			reflect DBL_N1[7] = DBL_S0[2];
			reflect DBL_N1[8] = DBL_S0[3];
			reflect DBL_N1[9] = DBL_S0[4];
			reflect DBL_N2[0] = DBL_S1[5];
			reflect DBL_N2[1] = DBL_S1[6];
			reflect DBL_N2[2] = DBL_S1[7];
			reflect DBL_N2[3] = DBL_S1[8];
			reflect DBL_N2[4] = DBL_S1[9];
			reflect DBL_N2[5] = DBL_S1[0];
			reflect DBL_N2[6] = DBL_S1[1];
			reflect DBL_N2[7] = DBL_S1[2];
			reflect DBL_N2[8] = DBL_S1[3];
			reflect DBL_N2[9] = DBL_S1[4];
		}

		connector_class PPC_S {
			reflect OMUX_EN8 = OMUX_E7;
			reflect OMUX_N10 = OMUX[3];
			reflect OMUX_N11 = OMUX[4];
			reflect OMUX_N12 = OMUX[5];
			reflect OMUX_WN14 = OMUX_W1;
			reflect OMUX_N15 = OMUX[0];
			reflect DBL_N1[0] = DBL_S0[5];
			reflect DBL_N1[1] = DBL_S0[6];
			reflect DBL_N1[2] = DBL_S0[7];
			reflect DBL_N1[3] = DBL_S0[8];
			reflect DBL_N1[4] = DBL_S0[9];
			reflect DBL_N1[5] = DBL_S0[0];
			reflect DBL_N1[6] = DBL_S0[1];
			reflect DBL_N1[7] = DBL_S0[2];
			reflect DBL_N1[8] = DBL_S0[3];
			reflect DBL_N1[9] = DBL_S0[4];
			reflect DBL_N2[0] = DBL_S1[5];
			reflect DBL_N2[1] = DBL_S1[6];
			reflect DBL_N2[2] = DBL_S1[7];
			reflect DBL_N2[3] = DBL_S1[8];
			reflect DBL_N2[4] = DBL_S1[9];
			reflect DBL_N2[5] = DBL_S1[0];
			reflect DBL_N2[6] = DBL_S1[1];
			reflect DBL_N2[7] = DBL_S1[2];
			reflect DBL_N2[8] = DBL_S1[3];
			reflect DBL_N2[9] = DBL_S1[4];
			pass LV[0] = LV[15];
			pass LV[1] = LV[16];
			pass LV[2] = LV[17];
			pass LV[3] = LV[18];
			pass LV[4] = LV[19];
			pass LV[5] = LV[20];
			pass LV[6] = LV[21];
			pass LV[7] = LV[22];
			pass LV[8] = LV[23];
			pass LV[9] = LV[0];
			pass LV[10] = LV[1];
			pass LV[11] = LV[2];
			pass LV[12] = LV[3];
			pass LV[13] = LV[4];
			pass LV[14] = LV[5];
			pass LV[15] = LV[6];
			pass LV[16] = LV[7];
			pass LV[17] = LV[8];
			pass LV[18] = LV[9];
			pass LV[19] = LV[10];
			pass LV[20] = LV[11];
			pass LV[21] = LV[12];
			pass LV[22] = LV[13];
			pass LV[23] = LV[14];
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_E2_S[2] = DBL_E2[2];
			pass DBL_E2_S[3] = DBL_E2[3];
			pass DBL_E2_S[4] = DBL_E2[4];
			pass DBL_E2_S[5] = DBL_E2[5];
			pass DBL_E2_S[6] = DBL_E2[6];
			pass DBL_E2_S[7] = DBL_E2[7];
			pass DBL_E2_S[8] = DBL_E2[8];
			pass DBL_E2_S[9] = DBL_E2[9];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S1[8] = DBL_S0[8];
			pass DBL_S1[9] = DBL_S0[9];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S2[8] = DBL_S1[8];
			pass DBL_S2[9] = DBL_S1[9];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass DBL_S3[2] = DBL_S2[2];
			pass DBL_S3[3] = DBL_S2[3];
			pass DBL_S3[4] = DBL_S2[4];
			pass DBL_S3[5] = DBL_S2[5];
			pass DBL_S3[6] = DBL_S2[6];
			pass DBL_S3[7] = DBL_S2[7];
			pass DBL_S3[8] = DBL_S2[8];
			pass DBL_S3[9] = DBL_S2[9];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_E6_S[2] = HEX_E6[2];
			pass HEX_E6_S[3] = HEX_E6[3];
			pass HEX_E6_S[4] = HEX_E6[4];
			pass HEX_E6_S[5] = HEX_E6[5];
			pass HEX_E6_S[6] = HEX_E6[6];
			pass HEX_E6_S[7] = HEX_E6[7];
			pass HEX_E6_S[8] = HEX_E6[8];
			pass HEX_E6_S[9] = HEX_E6[9];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S1[8] = HEX_S0[8];
			pass HEX_S1[9] = HEX_S0[9];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S2[8] = HEX_S1[8];
			pass HEX_S2[9] = HEX_S1[9];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S3[8] = HEX_S2[8];
			pass HEX_S3[9] = HEX_S2[9];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S4[8] = HEX_S3[8];
			pass HEX_S4[9] = HEX_S3[9];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S5[8] = HEX_S4[8];
			pass HEX_S5[9] = HEX_S4[9];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S6[8] = HEX_S5[8];
			pass HEX_S6[9] = HEX_S5[9];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
			pass HEX_S7[2] = HEX_S6[2];
			pass HEX_S7[3] = HEX_S6[3];
			pass HEX_S7[4] = HEX_S6[4];
			pass HEX_S7[5] = HEX_S6[5];
			pass HEX_S7[6] = HEX_S6[6];
			pass HEX_S7[7] = HEX_S6[7];
			pass HEX_S7[8] = HEX_S6[8];
			pass HEX_S7[9] = HEX_S6[9];
			pass IMUX_BRAM_ADDRA_S1[0] = IMUX_BRAM_ADDRA[0];
			pass IMUX_BRAM_ADDRA_S1[1] = IMUX_BRAM_ADDRA[1];
			pass IMUX_BRAM_ADDRA_S1[2] = IMUX_BRAM_ADDRA[2];
			pass IMUX_BRAM_ADDRA_S1[3] = IMUX_BRAM_ADDRA[3];
			pass IMUX_BRAM_ADDRA_S2[0] = IMUX_BRAM_ADDRA_S1[0];
			pass IMUX_BRAM_ADDRA_S2[1] = IMUX_BRAM_ADDRA_S1[1];
			pass IMUX_BRAM_ADDRA_S2[2] = IMUX_BRAM_ADDRA_S1[2];
			pass IMUX_BRAM_ADDRA_S2[3] = IMUX_BRAM_ADDRA_S1[3];
			pass IMUX_BRAM_ADDRA_S3[0] = IMUX_BRAM_ADDRA_S2[0];
			pass IMUX_BRAM_ADDRA_S3[1] = IMUX_BRAM_ADDRA_S2[1];
			pass IMUX_BRAM_ADDRA_S3[2] = IMUX_BRAM_ADDRA_S2[2];
			pass IMUX_BRAM_ADDRA_S3[3] = IMUX_BRAM_ADDRA_S2[3];
			pass IMUX_BRAM_ADDRA_S4[0] = IMUX_BRAM_ADDRA_S3[0];
			pass IMUX_BRAM_ADDRA_S4[1] = IMUX_BRAM_ADDRA_S3[1];
			pass IMUX_BRAM_ADDRA_S4[2] = IMUX_BRAM_ADDRA_S3[2];
			pass IMUX_BRAM_ADDRA_S4[3] = IMUX_BRAM_ADDRA_S3[3];
			pass IMUX_BRAM_ADDRB_S1[0] = IMUX_BRAM_ADDRB[0];
			pass IMUX_BRAM_ADDRB_S1[1] = IMUX_BRAM_ADDRB[1];
			pass IMUX_BRAM_ADDRB_S1[2] = IMUX_BRAM_ADDRB[2];
			pass IMUX_BRAM_ADDRB_S1[3] = IMUX_BRAM_ADDRB[3];
			pass IMUX_BRAM_ADDRB_S2[0] = IMUX_BRAM_ADDRB_S1[0];
			pass IMUX_BRAM_ADDRB_S2[1] = IMUX_BRAM_ADDRB_S1[1];
			pass IMUX_BRAM_ADDRB_S2[2] = IMUX_BRAM_ADDRB_S1[2];
			pass IMUX_BRAM_ADDRB_S2[3] = IMUX_BRAM_ADDRB_S1[3];
			pass IMUX_BRAM_ADDRB_S3[0] = IMUX_BRAM_ADDRB_S2[0];
			pass IMUX_BRAM_ADDRB_S3[1] = IMUX_BRAM_ADDRB_S2[1];
			pass IMUX_BRAM_ADDRB_S3[2] = IMUX_BRAM_ADDRB_S2[2];
			pass IMUX_BRAM_ADDRB_S3[3] = IMUX_BRAM_ADDRB_S2[3];
			pass IMUX_BRAM_ADDRB_S4[0] = IMUX_BRAM_ADDRB_S3[0];
			pass IMUX_BRAM_ADDRB_S4[1] = IMUX_BRAM_ADDRB_S3[1];
			pass IMUX_BRAM_ADDRB_S4[2] = IMUX_BRAM_ADDRB_S3[2];
			pass IMUX_BRAM_ADDRB_S4[3] = IMUX_BRAM_ADDRB_S3[3];
		}

		connector_class TERM_N {
			reflect DBL_S1[0] = DBL_N0[5];
			reflect DBL_S1[1] = DBL_N0[6];
			reflect DBL_S1[2] = DBL_N0[7];
			reflect DBL_S1[3] = DBL_N0[8];
			reflect DBL_S1[4] = DBL_N0[9];
			reflect DBL_S1[5] = DBL_N0[0];
			reflect DBL_S1[6] = DBL_N0[1];
			reflect DBL_S1[7] = DBL_N0[2];
			reflect DBL_S1[8] = DBL_N0[3];
			reflect DBL_S1[9] = DBL_N0[4];
			reflect DBL_S2[0] = DBL_N1[5];
			reflect DBL_S2[1] = DBL_N1[6];
			reflect DBL_S2[2] = DBL_N1[7];
			reflect DBL_S2[3] = DBL_N1[8];
			reflect DBL_S2[4] = DBL_N1[9];
			reflect DBL_S2[5] = DBL_N1[0];
			reflect DBL_S2[6] = DBL_N1[1];
			reflect DBL_S2[7] = DBL_N1[2];
			reflect DBL_S2[8] = DBL_N1[3];
			reflect DBL_S2[9] = DBL_N1[4];
		}

		connector_class PPC_N {
			reflect OMUX_S0 = OMUX[11];
			reflect OMUX_WS1 = OMUX_W14;
			reflect OMUX_S3 = OMUX[10];
			reflect OMUX_S4 = OMUX[15];
			reflect OMUX_S5 = OMUX[12];
			reflect OMUX_ES7 = OMUX_E8;
			reflect DBL_S1[0] = DBL_N0[5];
			reflect DBL_S1[1] = DBL_N0[6];
			reflect DBL_S1[2] = DBL_N0[7];
			reflect DBL_S1[3] = DBL_N0[8];
			reflect DBL_S1[4] = DBL_N0[9];
			reflect DBL_S1[5] = DBL_N0[0];
			reflect DBL_S1[6] = DBL_N0[1];
			reflect DBL_S1[7] = DBL_N0[2];
			reflect DBL_S1[8] = DBL_N0[3];
			reflect DBL_S1[9] = DBL_N0[4];
			reflect DBL_S2[0] = DBL_N1[5];
			reflect DBL_S2[1] = DBL_N1[6];
			reflect DBL_S2[2] = DBL_N1[7];
			reflect DBL_S2[3] = DBL_N1[8];
			reflect DBL_S2[4] = DBL_N1[9];
			reflect DBL_S2[5] = DBL_N1[0];
			reflect DBL_S2[6] = DBL_N1[1];
			reflect DBL_S2[7] = DBL_N1[2];
			reflect DBL_S2[8] = DBL_N1[3];
			reflect DBL_S2[9] = DBL_N1[4];
		}
	}

	table GT10_PMA_SPEED {
		field MASTERBIAS: bitvec[2];
		field VCODAC: bitvec[6];
		field TXDIVRATIO: bitvec[10];
		field TXBUSWID: bitvec[1];
		field ENDCD: bitvec[1];
		field SEL_DAC_TRAN: bitvec[4];
		field SEL_DAC_FIX: bitvec[4];
		field TXLOOPFILTERC: bitvec[2];
		field TXLOOPFILTERR: bitvec[2];
		field IBOOST: bitvec[1];
		field TXCPI: bitvec[1];
		field TXVCODAC: bitvec[1];
		field TXVCOGAIN: bitvec[1];
		field TXVSEL: bitvec[2];
		field TXREG: bitvec[2];
		field TXDOWNLEVEL: bitvec[4];
		field PRDRVOFF: bitvec[1];
		field EMPOFF: bitvec[1];
		field SLEW: bitvec[1];
		field TXEMPHLEVEL: bitvec[4];
		field TXDIGSW: bitvec[1];
		field TXANASW: bitvec[1];
		field RXDIVRATIO: bitvec[14];
		field RXLOOPFILTERC: bitvec[2];
		field RXLOOPFILTERR: bitvec[3];
		field AFE_FLAT_ENABLE: bitvec[1];
		field RXVCOSW: bitvec[1];
		field RXCPI: bitvec[2];
		field RXVCODAC: bitvec[1];
		field RXVCOGAIN: bitvec[1];
		field RXVSEL: bitvec[2];
		field RXREG: bitvec[2];
		field RXFLTCPT: bitvec[5];
		field RXVSELCP: bitvec[2];
		field VSELAFE: bitvec[2];
		field RXFEI: bitvec[2];
		field RXFLCPI: bitvec[2];
		field RXFER: bitvec[10];
		field PMA_REG_0E: bitvec[8];

		row _0_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _0_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _1_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _1_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _2_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _2_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _3_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000101;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010101;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _3_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000101;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010101;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _4_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _4_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _5_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _5_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _6_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _6_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _7_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _7_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _8_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _8_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _9_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000101;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010101;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _9_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000101;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010101;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _10_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _10_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _11_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _11_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _12_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _12_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _13_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _13_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _14_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011101010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _14_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011101010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _15_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011000000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _15_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011000000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _16_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011000100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _16_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011000100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _17_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011001000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _17_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011001000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _18_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b100;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _18_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b100;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _19_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b100;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _19_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b100;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _20_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _20_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _21_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _21_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _22_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _22_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _23_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0010100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b000;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _23_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b000;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _23_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b000;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _24_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0010100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _24_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _24_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _25_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0010100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _25_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _25_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _26_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0010101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _26_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _26_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _27_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0010100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _27_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _27_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _28_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0010100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _28_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _28_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _29_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0010101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _29_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _29_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _30_8 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0000000100;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000000000100;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _30_16 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0100000100;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000001000100;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _30_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0100000100;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000001000100;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _31_8 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0000001000;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000000001000;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _31_16 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0100001000;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000001001000;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _31_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0100001000;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000001001000;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
	}
}

bstile BRAM {
	BRAM:DATA: R4.F63.B319 R4.F63.B303 R4.F63.B287 R4.F63.B271 R4.F63.B239 R4.F63.B223 R4.F63.B207 R4.F63.B191 R4.F63.B143 R4.F63.B127 R4.F63.B111 R4.F63.B95 R4.F63.B63 R4.F63.B47 R4.F63.B31 R4.F63.B15 R4.F63.B304 R4.F63.B288 R4.F63.B272 R4.F63.B256 R4.F63.B224 R4.F63.B208 R4.F63.B192 R4.F63.B176 R4.F63.B128 R4.F63.B112 R4.F63.B96 R4.F63.B80 R4.F63.B48 R4.F63.B32 R4.F63.B16 R4.F63.B0 R4.F63.B318 R4.F63.B302 R4.F63.B286 R4.F63.B270 R4.F63.B238 R4.F63.B222 R4.F63.B206 R4.F63.B190 R4.F63.B142 R4.F63.B126 R4.F63.B110 R4.F63.B94 R4.F63.B62 R4.F63.B46 R4.F63.B30 R4.F63.B14 R4.F63.B305 R4.F63.B289 R4.F63.B273 R4.F63.B257 R4.F63.B225 R4.F63.B209 R4.F63.B193 R4.F63.B177 R4.F63.B129 R4.F63.B113 R4.F63.B97 R4.F63.B81 R4.F63.B49 R4.F63.B33 R4.F63.B17 R4.F63.B1 R4.F63.B317 R4.F63.B301 R4.F63.B285 R4.F63.B269 R4.F63.B237 R4.F63.B221 R4.F63.B205 R4.F63.B189 R4.F63.B141 R4.F63.B125 R4.F63.B109 R4.F63.B93 R4.F63.B61 R4.F63.B45 R4.F63.B29 R4.F63.B13 R4.F63.B306 R4.F63.B290 R4.F63.B274 R4.F63.B258 R4.F63.B226 R4.F63.B210 R4.F63.B194 R4.F63.B178 R4.F63.B130 R4.F63.B114 R4.F63.B98 R4.F63.B82 R4.F63.B50 R4.F63.B34 R4.F63.B18 R4.F63.B2 R4.F63.B316 R4.F63.B300 R4.F63.B284 R4.F63.B268 R4.F63.B236 R4.F63.B220 R4.F63.B204 R4.F63.B188 R4.F63.B140 R4.F63.B124 R4.F63.B108 R4.F63.B92 R4.F63.B60 R4.F63.B44 R4.F63.B28 R4.F63.B12 R4.F63.B307 R4.F63.B291 R4.F63.B275 R4.F63.B259 R4.F63.B227 R4.F63.B211 R4.F63.B195 R4.F63.B179 R4.F63.B131 R4.F63.B115 R4.F63.B99 R4.F63.B83 R4.F63.B51 R4.F63.B35 R4.F63.B19 R4.F63.B3 R4.F63.B312 R4.F63.B296 R4.F63.B280 R4.F63.B264 R4.F63.B232 R4.F63.B216 R4.F63.B200 R4.F63.B184 R4.F63.B136 R4.F63.B120 R4.F63.B104 R4.F63.B88 R4.F63.B56 R4.F63.B40 R4.F63.B24 R4.F63.B8 R4.F63.B311 R4.F63.B295 R4.F63.B279 R4.F63.B263 R4.F63.B231 R4.F63.B215 R4.F63.B199 R4.F63.B183 R4.F63.B135 R4.F63.B119 R4.F63.B103 R4.F63.B87 R4.F63.B55 R4.F63.B39 R4.F63.B23 R4.F63.B7 R4.F63.B313 R4.F63.B297 R4.F63.B281 R4.F63.B265 R4.F63.B233 R4.F63.B217 R4.F63.B201 R4.F63.B185 R4.F63.B137 R4.F63.B121 R4.F63.B105 R4.F63.B89 R4.F63.B57 R4.F63.B41 R4.F63.B25 R4.F63.B9 R4.F63.B310 R4.F63.B294 R4.F63.B278 R4.F63.B262 R4.F63.B230 R4.F63.B214 R4.F63.B198 R4.F63.B182 R4.F63.B134 R4.F63.B118 R4.F63.B102 R4.F63.B86 R4.F63.B54 R4.F63.B38 R4.F63.B22 R4.F63.B6 R4.F63.B314 R4.F63.B298 R4.F63.B282 R4.F63.B266 R4.F63.B234 R4.F63.B218 R4.F63.B202 R4.F63.B186 R4.F63.B138 R4.F63.B122 R4.F63.B106 R4.F63.B90 R4.F63.B58 R4.F63.B42 R4.F63.B26 R4.F63.B10 R4.F63.B309 R4.F63.B293 R4.F63.B277 R4.F63.B261 R4.F63.B229 R4.F63.B213 R4.F63.B197 R4.F63.B181 R4.F63.B133 R4.F63.B117 R4.F63.B101 R4.F63.B85 R4.F63.B53 R4.F63.B37 R4.F63.B21 R4.F63.B5 R4.F63.B315 R4.F63.B299 R4.F63.B283 R4.F63.B267 R4.F63.B235 R4.F63.B219 R4.F63.B203 R4.F63.B187 R4.F63.B139 R4.F63.B123 R4.F63.B107 R4.F63.B91 R4.F63.B59 R4.F63.B43 R4.F63.B27 R4.F63.B11 R4.F63.B308 R4.F63.B292 R4.F63.B276 R4.F63.B260 R4.F63.B228 R4.F63.B212 R4.F63.B196 R4.F63.B180 R4.F63.B132 R4.F63.B116 R4.F63.B100 R4.F63.B84 R4.F63.B52 R4.F63.B36 R4.F63.B20 R4.F63.B4 R4.F62.B319 R4.F62.B303 R4.F62.B287 R4.F62.B271 R4.F62.B239 R4.F62.B223 R4.F62.B207 R4.F62.B191 R4.F62.B143 R4.F62.B127 R4.F62.B111 R4.F62.B95 R4.F62.B63 R4.F62.B47 R4.F62.B31 R4.F62.B15 R4.F62.B304 R4.F62.B288 R4.F62.B272 R4.F62.B256 R4.F62.B224 R4.F62.B208 R4.F62.B192 R4.F62.B176 R4.F62.B128 R4.F62.B112 R4.F62.B96 R4.F62.B80 R4.F62.B48 R4.F62.B32 R4.F62.B16 R4.F62.B0 R4.F62.B318 R4.F62.B302 R4.F62.B286 R4.F62.B270 R4.F62.B238 R4.F62.B222 R4.F62.B206 R4.F62.B190 R4.F62.B142 R4.F62.B126 R4.F62.B110 R4.F62.B94 R4.F62.B62 R4.F62.B46 R4.F62.B30 R4.F62.B14 R4.F62.B305 R4.F62.B289 R4.F62.B273 R4.F62.B257 R4.F62.B225 R4.F62.B209 R4.F62.B193 R4.F62.B177 R4.F62.B129 R4.F62.B113 R4.F62.B97 R4.F62.B81 R4.F62.B49 R4.F62.B33 R4.F62.B17 R4.F62.B1 R4.F62.B317 R4.F62.B301 R4.F62.B285 R4.F62.B269 R4.F62.B237 R4.F62.B221 R4.F62.B205 R4.F62.B189 R4.F62.B141 R4.F62.B125 R4.F62.B109 R4.F62.B93 R4.F62.B61 R4.F62.B45 R4.F62.B29 R4.F62.B13 R4.F62.B306 R4.F62.B290 R4.F62.B274 R4.F62.B258 R4.F62.B226 R4.F62.B210 R4.F62.B194 R4.F62.B178 R4.F62.B130 R4.F62.B114 R4.F62.B98 R4.F62.B82 R4.F62.B50 R4.F62.B34 R4.F62.B18 R4.F62.B2 R4.F62.B316 R4.F62.B300 R4.F62.B284 R4.F62.B268 R4.F62.B236 R4.F62.B220 R4.F62.B204 R4.F62.B188 R4.F62.B140 R4.F62.B124 R4.F62.B108 R4.F62.B92 R4.F62.B60 R4.F62.B44 R4.F62.B28 R4.F62.B12 R4.F62.B307 R4.F62.B291 R4.F62.B275 R4.F62.B259 R4.F62.B227 R4.F62.B211 R4.F62.B195 R4.F62.B179 R4.F62.B131 R4.F62.B115 R4.F62.B99 R4.F62.B83 R4.F62.B51 R4.F62.B35 R4.F62.B19 R4.F62.B3 R4.F62.B312 R4.F62.B296 R4.F62.B280 R4.F62.B264 R4.F62.B232 R4.F62.B216 R4.F62.B200 R4.F62.B184 R4.F62.B136 R4.F62.B120 R4.F62.B104 R4.F62.B88 R4.F62.B56 R4.F62.B40 R4.F62.B24 R4.F62.B8 R4.F62.B311 R4.F62.B295 R4.F62.B279 R4.F62.B263 R4.F62.B231 R4.F62.B215 R4.F62.B199 R4.F62.B183 R4.F62.B135 R4.F62.B119 R4.F62.B103 R4.F62.B87 R4.F62.B55 R4.F62.B39 R4.F62.B23 R4.F62.B7 R4.F62.B313 R4.F62.B297 R4.F62.B281 R4.F62.B265 R4.F62.B233 R4.F62.B217 R4.F62.B201 R4.F62.B185 R4.F62.B137 R4.F62.B121 R4.F62.B105 R4.F62.B89 R4.F62.B57 R4.F62.B41 R4.F62.B25 R4.F62.B9 R4.F62.B310 R4.F62.B294 R4.F62.B278 R4.F62.B262 R4.F62.B230 R4.F62.B214 R4.F62.B198 R4.F62.B182 R4.F62.B134 R4.F62.B118 R4.F62.B102 R4.F62.B86 R4.F62.B54 R4.F62.B38 R4.F62.B22 R4.F62.B6 R4.F62.B314 R4.F62.B298 R4.F62.B282 R4.F62.B266 R4.F62.B234 R4.F62.B218 R4.F62.B202 R4.F62.B186 R4.F62.B138 R4.F62.B122 R4.F62.B106 R4.F62.B90 R4.F62.B58 R4.F62.B42 R4.F62.B26 R4.F62.B10 R4.F62.B309 R4.F62.B293 R4.F62.B277 R4.F62.B261 R4.F62.B229 R4.F62.B213 R4.F62.B197 R4.F62.B181 R4.F62.B133 R4.F62.B117 R4.F62.B101 R4.F62.B85 R4.F62.B53 R4.F62.B37 R4.F62.B21 R4.F62.B5 R4.F62.B315 R4.F62.B299 R4.F62.B283 R4.F62.B267 R4.F62.B235 R4.F62.B219 R4.F62.B203 R4.F62.B187 R4.F62.B139 R4.F62.B123 R4.F62.B107 R4.F62.B91 R4.F62.B59 R4.F62.B43 R4.F62.B27 R4.F62.B11 R4.F62.B308 R4.F62.B292 R4.F62.B276 R4.F62.B260 R4.F62.B228 R4.F62.B212 R4.F62.B196 R4.F62.B180 R4.F62.B132 R4.F62.B116 R4.F62.B100 R4.F62.B84 R4.F62.B52 R4.F62.B36 R4.F62.B20 R4.F62.B4 R4.F61.B319 R4.F61.B303 R4.F61.B287 R4.F61.B271 R4.F61.B239 R4.F61.B223 R4.F61.B207 R4.F61.B191 R4.F61.B143 R4.F61.B127 R4.F61.B111 R4.F61.B95 R4.F61.B63 R4.F61.B47 R4.F61.B31 R4.F61.B15 R4.F61.B304 R4.F61.B288 R4.F61.B272 R4.F61.B256 R4.F61.B224 R4.F61.B208 R4.F61.B192 R4.F61.B176 R4.F61.B128 R4.F61.B112 R4.F61.B96 R4.F61.B80 R4.F61.B48 R4.F61.B32 R4.F61.B16 R4.F61.B0 R4.F61.B318 R4.F61.B302 R4.F61.B286 R4.F61.B270 R4.F61.B238 R4.F61.B222 R4.F61.B206 R4.F61.B190 R4.F61.B142 R4.F61.B126 R4.F61.B110 R4.F61.B94 R4.F61.B62 R4.F61.B46 R4.F61.B30 R4.F61.B14 R4.F61.B305 R4.F61.B289 R4.F61.B273 R4.F61.B257 R4.F61.B225 R4.F61.B209 R4.F61.B193 R4.F61.B177 R4.F61.B129 R4.F61.B113 R4.F61.B97 R4.F61.B81 R4.F61.B49 R4.F61.B33 R4.F61.B17 R4.F61.B1 R4.F61.B317 R4.F61.B301 R4.F61.B285 R4.F61.B269 R4.F61.B237 R4.F61.B221 R4.F61.B205 R4.F61.B189 R4.F61.B141 R4.F61.B125 R4.F61.B109 R4.F61.B93 R4.F61.B61 R4.F61.B45 R4.F61.B29 R4.F61.B13 R4.F61.B306 R4.F61.B290 R4.F61.B274 R4.F61.B258 R4.F61.B226 R4.F61.B210 R4.F61.B194 R4.F61.B178 R4.F61.B130 R4.F61.B114 R4.F61.B98 R4.F61.B82 R4.F61.B50 R4.F61.B34 R4.F61.B18 R4.F61.B2 R4.F61.B316 R4.F61.B300 R4.F61.B284 R4.F61.B268 R4.F61.B236 R4.F61.B220 R4.F61.B204 R4.F61.B188 R4.F61.B140 R4.F61.B124 R4.F61.B108 R4.F61.B92 R4.F61.B60 R4.F61.B44 R4.F61.B28 R4.F61.B12 R4.F61.B307 R4.F61.B291 R4.F61.B275 R4.F61.B259 R4.F61.B227 R4.F61.B211 R4.F61.B195 R4.F61.B179 R4.F61.B131 R4.F61.B115 R4.F61.B99 R4.F61.B83 R4.F61.B51 R4.F61.B35 R4.F61.B19 R4.F61.B3 R4.F61.B312 R4.F61.B296 R4.F61.B280 R4.F61.B264 R4.F61.B232 R4.F61.B216 R4.F61.B200 R4.F61.B184 R4.F61.B136 R4.F61.B120 R4.F61.B104 R4.F61.B88 R4.F61.B56 R4.F61.B40 R4.F61.B24 R4.F61.B8 R4.F61.B311 R4.F61.B295 R4.F61.B279 R4.F61.B263 R4.F61.B231 R4.F61.B215 R4.F61.B199 R4.F61.B183 R4.F61.B135 R4.F61.B119 R4.F61.B103 R4.F61.B87 R4.F61.B55 R4.F61.B39 R4.F61.B23 R4.F61.B7 R4.F61.B313 R4.F61.B297 R4.F61.B281 R4.F61.B265 R4.F61.B233 R4.F61.B217 R4.F61.B201 R4.F61.B185 R4.F61.B137 R4.F61.B121 R4.F61.B105 R4.F61.B89 R4.F61.B57 R4.F61.B41 R4.F61.B25 R4.F61.B9 R4.F61.B310 R4.F61.B294 R4.F61.B278 R4.F61.B262 R4.F61.B230 R4.F61.B214 R4.F61.B198 R4.F61.B182 R4.F61.B134 R4.F61.B118 R4.F61.B102 R4.F61.B86 R4.F61.B54 R4.F61.B38 R4.F61.B22 R4.F61.B6 R4.F61.B314 R4.F61.B298 R4.F61.B282 R4.F61.B266 R4.F61.B234 R4.F61.B218 R4.F61.B202 R4.F61.B186 R4.F61.B138 R4.F61.B122 R4.F61.B106 R4.F61.B90 R4.F61.B58 R4.F61.B42 R4.F61.B26 R4.F61.B10 R4.F61.B309 R4.F61.B293 R4.F61.B277 R4.F61.B261 R4.F61.B229 R4.F61.B213 R4.F61.B197 R4.F61.B181 R4.F61.B133 R4.F61.B117 R4.F61.B101 R4.F61.B85 R4.F61.B53 R4.F61.B37 R4.F61.B21 R4.F61.B5 R4.F61.B315 R4.F61.B299 R4.F61.B283 R4.F61.B267 R4.F61.B235 R4.F61.B219 R4.F61.B203 R4.F61.B187 R4.F61.B139 R4.F61.B123 R4.F61.B107 R4.F61.B91 R4.F61.B59 R4.F61.B43 R4.F61.B27 R4.F61.B11 R4.F61.B308 R4.F61.B292 R4.F61.B276 R4.F61.B260 R4.F61.B228 R4.F61.B212 R4.F61.B196 R4.F61.B180 R4.F61.B132 R4.F61.B116 R4.F61.B100 R4.F61.B84 R4.F61.B52 R4.F61.B36 R4.F61.B20 R4.F61.B4 R4.F60.B319 R4.F60.B303 R4.F60.B287 R4.F60.B271 R4.F60.B239 R4.F60.B223 R4.F60.B207 R4.F60.B191 R4.F60.B143 R4.F60.B127 R4.F60.B111 R4.F60.B95 R4.F60.B63 R4.F60.B47 R4.F60.B31 R4.F60.B15 R4.F60.B304 R4.F60.B288 R4.F60.B272 R4.F60.B256 R4.F60.B224 R4.F60.B208 R4.F60.B192 R4.F60.B176 R4.F60.B128 R4.F60.B112 R4.F60.B96 R4.F60.B80 R4.F60.B48 R4.F60.B32 R4.F60.B16 R4.F60.B0 R4.F60.B318 R4.F60.B302 R4.F60.B286 R4.F60.B270 R4.F60.B238 R4.F60.B222 R4.F60.B206 R4.F60.B190 R4.F60.B142 R4.F60.B126 R4.F60.B110 R4.F60.B94 R4.F60.B62 R4.F60.B46 R4.F60.B30 R4.F60.B14 R4.F60.B305 R4.F60.B289 R4.F60.B273 R4.F60.B257 R4.F60.B225 R4.F60.B209 R4.F60.B193 R4.F60.B177 R4.F60.B129 R4.F60.B113 R4.F60.B97 R4.F60.B81 R4.F60.B49 R4.F60.B33 R4.F60.B17 R4.F60.B1 R4.F60.B317 R4.F60.B301 R4.F60.B285 R4.F60.B269 R4.F60.B237 R4.F60.B221 R4.F60.B205 R4.F60.B189 R4.F60.B141 R4.F60.B125 R4.F60.B109 R4.F60.B93 R4.F60.B61 R4.F60.B45 R4.F60.B29 R4.F60.B13 R4.F60.B306 R4.F60.B290 R4.F60.B274 R4.F60.B258 R4.F60.B226 R4.F60.B210 R4.F60.B194 R4.F60.B178 R4.F60.B130 R4.F60.B114 R4.F60.B98 R4.F60.B82 R4.F60.B50 R4.F60.B34 R4.F60.B18 R4.F60.B2 R4.F60.B316 R4.F60.B300 R4.F60.B284 R4.F60.B268 R4.F60.B236 R4.F60.B220 R4.F60.B204 R4.F60.B188 R4.F60.B140 R4.F60.B124 R4.F60.B108 R4.F60.B92 R4.F60.B60 R4.F60.B44 R4.F60.B28 R4.F60.B12 R4.F60.B307 R4.F60.B291 R4.F60.B275 R4.F60.B259 R4.F60.B227 R4.F60.B211 R4.F60.B195 R4.F60.B179 R4.F60.B131 R4.F60.B115 R4.F60.B99 R4.F60.B83 R4.F60.B51 R4.F60.B35 R4.F60.B19 R4.F60.B3 R4.F60.B312 R4.F60.B296 R4.F60.B280 R4.F60.B264 R4.F60.B232 R4.F60.B216 R4.F60.B200 R4.F60.B184 R4.F60.B136 R4.F60.B120 R4.F60.B104 R4.F60.B88 R4.F60.B56 R4.F60.B40 R4.F60.B24 R4.F60.B8 R4.F60.B311 R4.F60.B295 R4.F60.B279 R4.F60.B263 R4.F60.B231 R4.F60.B215 R4.F60.B199 R4.F60.B183 R4.F60.B135 R4.F60.B119 R4.F60.B103 R4.F60.B87 R4.F60.B55 R4.F60.B39 R4.F60.B23 R4.F60.B7 R4.F60.B313 R4.F60.B297 R4.F60.B281 R4.F60.B265 R4.F60.B233 R4.F60.B217 R4.F60.B201 R4.F60.B185 R4.F60.B137 R4.F60.B121 R4.F60.B105 R4.F60.B89 R4.F60.B57 R4.F60.B41 R4.F60.B25 R4.F60.B9 R4.F60.B310 R4.F60.B294 R4.F60.B278 R4.F60.B262 R4.F60.B230 R4.F60.B214 R4.F60.B198 R4.F60.B182 R4.F60.B134 R4.F60.B118 R4.F60.B102 R4.F60.B86 R4.F60.B54 R4.F60.B38 R4.F60.B22 R4.F60.B6 R4.F60.B314 R4.F60.B298 R4.F60.B282 R4.F60.B266 R4.F60.B234 R4.F60.B218 R4.F60.B202 R4.F60.B186 R4.F60.B138 R4.F60.B122 R4.F60.B106 R4.F60.B90 R4.F60.B58 R4.F60.B42 R4.F60.B26 R4.F60.B10 R4.F60.B309 R4.F60.B293 R4.F60.B277 R4.F60.B261 R4.F60.B229 R4.F60.B213 R4.F60.B197 R4.F60.B181 R4.F60.B133 R4.F60.B117 R4.F60.B101 R4.F60.B85 R4.F60.B53 R4.F60.B37 R4.F60.B21 R4.F60.B5 R4.F60.B315 R4.F60.B299 R4.F60.B283 R4.F60.B267 R4.F60.B235 R4.F60.B219 R4.F60.B203 R4.F60.B187 R4.F60.B139 R4.F60.B123 R4.F60.B107 R4.F60.B91 R4.F60.B59 R4.F60.B43 R4.F60.B27 R4.F60.B11 R4.F60.B308 R4.F60.B292 R4.F60.B276 R4.F60.B260 R4.F60.B228 R4.F60.B212 R4.F60.B196 R4.F60.B180 R4.F60.B132 R4.F60.B116 R4.F60.B100 R4.F60.B84 R4.F60.B52 R4.F60.B36 R4.F60.B20 R4.F60.B4 R4.F59.B319 R4.F59.B303 R4.F59.B287 R4.F59.B271 R4.F59.B239 R4.F59.B223 R4.F59.B207 R4.F59.B191 R4.F59.B143 R4.F59.B127 R4.F59.B111 R4.F59.B95 R4.F59.B63 R4.F59.B47 R4.F59.B31 R4.F59.B15 R4.F59.B304 R4.F59.B288 R4.F59.B272 R4.F59.B256 R4.F59.B224 R4.F59.B208 R4.F59.B192 R4.F59.B176 R4.F59.B128 R4.F59.B112 R4.F59.B96 R4.F59.B80 R4.F59.B48 R4.F59.B32 R4.F59.B16 R4.F59.B0 R4.F59.B318 R4.F59.B302 R4.F59.B286 R4.F59.B270 R4.F59.B238 R4.F59.B222 R4.F59.B206 R4.F59.B190 R4.F59.B142 R4.F59.B126 R4.F59.B110 R4.F59.B94 R4.F59.B62 R4.F59.B46 R4.F59.B30 R4.F59.B14 R4.F59.B305 R4.F59.B289 R4.F59.B273 R4.F59.B257 R4.F59.B225 R4.F59.B209 R4.F59.B193 R4.F59.B177 R4.F59.B129 R4.F59.B113 R4.F59.B97 R4.F59.B81 R4.F59.B49 R4.F59.B33 R4.F59.B17 R4.F59.B1 R4.F59.B317 R4.F59.B301 R4.F59.B285 R4.F59.B269 R4.F59.B237 R4.F59.B221 R4.F59.B205 R4.F59.B189 R4.F59.B141 R4.F59.B125 R4.F59.B109 R4.F59.B93 R4.F59.B61 R4.F59.B45 R4.F59.B29 R4.F59.B13 R4.F59.B306 R4.F59.B290 R4.F59.B274 R4.F59.B258 R4.F59.B226 R4.F59.B210 R4.F59.B194 R4.F59.B178 R4.F59.B130 R4.F59.B114 R4.F59.B98 R4.F59.B82 R4.F59.B50 R4.F59.B34 R4.F59.B18 R4.F59.B2 R4.F59.B316 R4.F59.B300 R4.F59.B284 R4.F59.B268 R4.F59.B236 R4.F59.B220 R4.F59.B204 R4.F59.B188 R4.F59.B140 R4.F59.B124 R4.F59.B108 R4.F59.B92 R4.F59.B60 R4.F59.B44 R4.F59.B28 R4.F59.B12 R4.F59.B307 R4.F59.B291 R4.F59.B275 R4.F59.B259 R4.F59.B227 R4.F59.B211 R4.F59.B195 R4.F59.B179 R4.F59.B131 R4.F59.B115 R4.F59.B99 R4.F59.B83 R4.F59.B51 R4.F59.B35 R4.F59.B19 R4.F59.B3 R4.F59.B312 R4.F59.B296 R4.F59.B280 R4.F59.B264 R4.F59.B232 R4.F59.B216 R4.F59.B200 R4.F59.B184 R4.F59.B136 R4.F59.B120 R4.F59.B104 R4.F59.B88 R4.F59.B56 R4.F59.B40 R4.F59.B24 R4.F59.B8 R4.F59.B311 R4.F59.B295 R4.F59.B279 R4.F59.B263 R4.F59.B231 R4.F59.B215 R4.F59.B199 R4.F59.B183 R4.F59.B135 R4.F59.B119 R4.F59.B103 R4.F59.B87 R4.F59.B55 R4.F59.B39 R4.F59.B23 R4.F59.B7 R4.F59.B313 R4.F59.B297 R4.F59.B281 R4.F59.B265 R4.F59.B233 R4.F59.B217 R4.F59.B201 R4.F59.B185 R4.F59.B137 R4.F59.B121 R4.F59.B105 R4.F59.B89 R4.F59.B57 R4.F59.B41 R4.F59.B25 R4.F59.B9 R4.F59.B310 R4.F59.B294 R4.F59.B278 R4.F59.B262 R4.F59.B230 R4.F59.B214 R4.F59.B198 R4.F59.B182 R4.F59.B134 R4.F59.B118 R4.F59.B102 R4.F59.B86 R4.F59.B54 R4.F59.B38 R4.F59.B22 R4.F59.B6 R4.F59.B314 R4.F59.B298 R4.F59.B282 R4.F59.B266 R4.F59.B234 R4.F59.B218 R4.F59.B202 R4.F59.B186 R4.F59.B138 R4.F59.B122 R4.F59.B106 R4.F59.B90 R4.F59.B58 R4.F59.B42 R4.F59.B26 R4.F59.B10 R4.F59.B309 R4.F59.B293 R4.F59.B277 R4.F59.B261 R4.F59.B229 R4.F59.B213 R4.F59.B197 R4.F59.B181 R4.F59.B133 R4.F59.B117 R4.F59.B101 R4.F59.B85 R4.F59.B53 R4.F59.B37 R4.F59.B21 R4.F59.B5 R4.F59.B315 R4.F59.B299 R4.F59.B283 R4.F59.B267 R4.F59.B235 R4.F59.B219 R4.F59.B203 R4.F59.B187 R4.F59.B139 R4.F59.B123 R4.F59.B107 R4.F59.B91 R4.F59.B59 R4.F59.B43 R4.F59.B27 R4.F59.B11 R4.F59.B308 R4.F59.B292 R4.F59.B276 R4.F59.B260 R4.F59.B228 R4.F59.B212 R4.F59.B196 R4.F59.B180 R4.F59.B132 R4.F59.B116 R4.F59.B100 R4.F59.B84 R4.F59.B52 R4.F59.B36 R4.F59.B20 R4.F59.B4 R4.F58.B319 R4.F58.B303 R4.F58.B287 R4.F58.B271 R4.F58.B239 R4.F58.B223 R4.F58.B207 R4.F58.B191 R4.F58.B143 R4.F58.B127 R4.F58.B111 R4.F58.B95 R4.F58.B63 R4.F58.B47 R4.F58.B31 R4.F58.B15 R4.F58.B304 R4.F58.B288 R4.F58.B272 R4.F58.B256 R4.F58.B224 R4.F58.B208 R4.F58.B192 R4.F58.B176 R4.F58.B128 R4.F58.B112 R4.F58.B96 R4.F58.B80 R4.F58.B48 R4.F58.B32 R4.F58.B16 R4.F58.B0 R4.F58.B318 R4.F58.B302 R4.F58.B286 R4.F58.B270 R4.F58.B238 R4.F58.B222 R4.F58.B206 R4.F58.B190 R4.F58.B142 R4.F58.B126 R4.F58.B110 R4.F58.B94 R4.F58.B62 R4.F58.B46 R4.F58.B30 R4.F58.B14 R4.F58.B305 R4.F58.B289 R4.F58.B273 R4.F58.B257 R4.F58.B225 R4.F58.B209 R4.F58.B193 R4.F58.B177 R4.F58.B129 R4.F58.B113 R4.F58.B97 R4.F58.B81 R4.F58.B49 R4.F58.B33 R4.F58.B17 R4.F58.B1 R4.F58.B317 R4.F58.B301 R4.F58.B285 R4.F58.B269 R4.F58.B237 R4.F58.B221 R4.F58.B205 R4.F58.B189 R4.F58.B141 R4.F58.B125 R4.F58.B109 R4.F58.B93 R4.F58.B61 R4.F58.B45 R4.F58.B29 R4.F58.B13 R4.F58.B306 R4.F58.B290 R4.F58.B274 R4.F58.B258 R4.F58.B226 R4.F58.B210 R4.F58.B194 R4.F58.B178 R4.F58.B130 R4.F58.B114 R4.F58.B98 R4.F58.B82 R4.F58.B50 R4.F58.B34 R4.F58.B18 R4.F58.B2 R4.F58.B316 R4.F58.B300 R4.F58.B284 R4.F58.B268 R4.F58.B236 R4.F58.B220 R4.F58.B204 R4.F58.B188 R4.F58.B140 R4.F58.B124 R4.F58.B108 R4.F58.B92 R4.F58.B60 R4.F58.B44 R4.F58.B28 R4.F58.B12 R4.F58.B307 R4.F58.B291 R4.F58.B275 R4.F58.B259 R4.F58.B227 R4.F58.B211 R4.F58.B195 R4.F58.B179 R4.F58.B131 R4.F58.B115 R4.F58.B99 R4.F58.B83 R4.F58.B51 R4.F58.B35 R4.F58.B19 R4.F58.B3 R4.F58.B312 R4.F58.B296 R4.F58.B280 R4.F58.B264 R4.F58.B232 R4.F58.B216 R4.F58.B200 R4.F58.B184 R4.F58.B136 R4.F58.B120 R4.F58.B104 R4.F58.B88 R4.F58.B56 R4.F58.B40 R4.F58.B24 R4.F58.B8 R4.F58.B311 R4.F58.B295 R4.F58.B279 R4.F58.B263 R4.F58.B231 R4.F58.B215 R4.F58.B199 R4.F58.B183 R4.F58.B135 R4.F58.B119 R4.F58.B103 R4.F58.B87 R4.F58.B55 R4.F58.B39 R4.F58.B23 R4.F58.B7 R4.F58.B313 R4.F58.B297 R4.F58.B281 R4.F58.B265 R4.F58.B233 R4.F58.B217 R4.F58.B201 R4.F58.B185 R4.F58.B137 R4.F58.B121 R4.F58.B105 R4.F58.B89 R4.F58.B57 R4.F58.B41 R4.F58.B25 R4.F58.B9 R4.F58.B310 R4.F58.B294 R4.F58.B278 R4.F58.B262 R4.F58.B230 R4.F58.B214 R4.F58.B198 R4.F58.B182 R4.F58.B134 R4.F58.B118 R4.F58.B102 R4.F58.B86 R4.F58.B54 R4.F58.B38 R4.F58.B22 R4.F58.B6 R4.F58.B314 R4.F58.B298 R4.F58.B282 R4.F58.B266 R4.F58.B234 R4.F58.B218 R4.F58.B202 R4.F58.B186 R4.F58.B138 R4.F58.B122 R4.F58.B106 R4.F58.B90 R4.F58.B58 R4.F58.B42 R4.F58.B26 R4.F58.B10 R4.F58.B309 R4.F58.B293 R4.F58.B277 R4.F58.B261 R4.F58.B229 R4.F58.B213 R4.F58.B197 R4.F58.B181 R4.F58.B133 R4.F58.B117 R4.F58.B101 R4.F58.B85 R4.F58.B53 R4.F58.B37 R4.F58.B21 R4.F58.B5 R4.F58.B315 R4.F58.B299 R4.F58.B283 R4.F58.B267 R4.F58.B235 R4.F58.B219 R4.F58.B203 R4.F58.B187 R4.F58.B139 R4.F58.B123 R4.F58.B107 R4.F58.B91 R4.F58.B59 R4.F58.B43 R4.F58.B27 R4.F58.B11 R4.F58.B308 R4.F58.B292 R4.F58.B276 R4.F58.B260 R4.F58.B228 R4.F58.B212 R4.F58.B196 R4.F58.B180 R4.F58.B132 R4.F58.B116 R4.F58.B100 R4.F58.B84 R4.F58.B52 R4.F58.B36 R4.F58.B20 R4.F58.B4 R4.F57.B319 R4.F57.B303 R4.F57.B287 R4.F57.B271 R4.F57.B239 R4.F57.B223 R4.F57.B207 R4.F57.B191 R4.F57.B143 R4.F57.B127 R4.F57.B111 R4.F57.B95 R4.F57.B63 R4.F57.B47 R4.F57.B31 R4.F57.B15 R4.F57.B304 R4.F57.B288 R4.F57.B272 R4.F57.B256 R4.F57.B224 R4.F57.B208 R4.F57.B192 R4.F57.B176 R4.F57.B128 R4.F57.B112 R4.F57.B96 R4.F57.B80 R4.F57.B48 R4.F57.B32 R4.F57.B16 R4.F57.B0 R4.F57.B318 R4.F57.B302 R4.F57.B286 R4.F57.B270 R4.F57.B238 R4.F57.B222 R4.F57.B206 R4.F57.B190 R4.F57.B142 R4.F57.B126 R4.F57.B110 R4.F57.B94 R4.F57.B62 R4.F57.B46 R4.F57.B30 R4.F57.B14 R4.F57.B305 R4.F57.B289 R4.F57.B273 R4.F57.B257 R4.F57.B225 R4.F57.B209 R4.F57.B193 R4.F57.B177 R4.F57.B129 R4.F57.B113 R4.F57.B97 R4.F57.B81 R4.F57.B49 R4.F57.B33 R4.F57.B17 R4.F57.B1 R4.F57.B317 R4.F57.B301 R4.F57.B285 R4.F57.B269 R4.F57.B237 R4.F57.B221 R4.F57.B205 R4.F57.B189 R4.F57.B141 R4.F57.B125 R4.F57.B109 R4.F57.B93 R4.F57.B61 R4.F57.B45 R4.F57.B29 R4.F57.B13 R4.F57.B306 R4.F57.B290 R4.F57.B274 R4.F57.B258 R4.F57.B226 R4.F57.B210 R4.F57.B194 R4.F57.B178 R4.F57.B130 R4.F57.B114 R4.F57.B98 R4.F57.B82 R4.F57.B50 R4.F57.B34 R4.F57.B18 R4.F57.B2 R4.F57.B316 R4.F57.B300 R4.F57.B284 R4.F57.B268 R4.F57.B236 R4.F57.B220 R4.F57.B204 R4.F57.B188 R4.F57.B140 R4.F57.B124 R4.F57.B108 R4.F57.B92 R4.F57.B60 R4.F57.B44 R4.F57.B28 R4.F57.B12 R4.F57.B307 R4.F57.B291 R4.F57.B275 R4.F57.B259 R4.F57.B227 R4.F57.B211 R4.F57.B195 R4.F57.B179 R4.F57.B131 R4.F57.B115 R4.F57.B99 R4.F57.B83 R4.F57.B51 R4.F57.B35 R4.F57.B19 R4.F57.B3 R4.F57.B312 R4.F57.B296 R4.F57.B280 R4.F57.B264 R4.F57.B232 R4.F57.B216 R4.F57.B200 R4.F57.B184 R4.F57.B136 R4.F57.B120 R4.F57.B104 R4.F57.B88 R4.F57.B56 R4.F57.B40 R4.F57.B24 R4.F57.B8 R4.F57.B311 R4.F57.B295 R4.F57.B279 R4.F57.B263 R4.F57.B231 R4.F57.B215 R4.F57.B199 R4.F57.B183 R4.F57.B135 R4.F57.B119 R4.F57.B103 R4.F57.B87 R4.F57.B55 R4.F57.B39 R4.F57.B23 R4.F57.B7 R4.F57.B313 R4.F57.B297 R4.F57.B281 R4.F57.B265 R4.F57.B233 R4.F57.B217 R4.F57.B201 R4.F57.B185 R4.F57.B137 R4.F57.B121 R4.F57.B105 R4.F57.B89 R4.F57.B57 R4.F57.B41 R4.F57.B25 R4.F57.B9 R4.F57.B310 R4.F57.B294 R4.F57.B278 R4.F57.B262 R4.F57.B230 R4.F57.B214 R4.F57.B198 R4.F57.B182 R4.F57.B134 R4.F57.B118 R4.F57.B102 R4.F57.B86 R4.F57.B54 R4.F57.B38 R4.F57.B22 R4.F57.B6 R4.F57.B314 R4.F57.B298 R4.F57.B282 R4.F57.B266 R4.F57.B234 R4.F57.B218 R4.F57.B202 R4.F57.B186 R4.F57.B138 R4.F57.B122 R4.F57.B106 R4.F57.B90 R4.F57.B58 R4.F57.B42 R4.F57.B26 R4.F57.B10 R4.F57.B309 R4.F57.B293 R4.F57.B277 R4.F57.B261 R4.F57.B229 R4.F57.B213 R4.F57.B197 R4.F57.B181 R4.F57.B133 R4.F57.B117 R4.F57.B101 R4.F57.B85 R4.F57.B53 R4.F57.B37 R4.F57.B21 R4.F57.B5 R4.F57.B315 R4.F57.B299 R4.F57.B283 R4.F57.B267 R4.F57.B235 R4.F57.B219 R4.F57.B203 R4.F57.B187 R4.F57.B139 R4.F57.B123 R4.F57.B107 R4.F57.B91 R4.F57.B59 R4.F57.B43 R4.F57.B27 R4.F57.B11 R4.F57.B308 R4.F57.B292 R4.F57.B276 R4.F57.B260 R4.F57.B228 R4.F57.B212 R4.F57.B196 R4.F57.B180 R4.F57.B132 R4.F57.B116 R4.F57.B100 R4.F57.B84 R4.F57.B52 R4.F57.B36 R4.F57.B20 R4.F57.B4 R4.F56.B319 R4.F56.B303 R4.F56.B287 R4.F56.B271 R4.F56.B239 R4.F56.B223 R4.F56.B207 R4.F56.B191 R4.F56.B143 R4.F56.B127 R4.F56.B111 R4.F56.B95 R4.F56.B63 R4.F56.B47 R4.F56.B31 R4.F56.B15 R4.F56.B304 R4.F56.B288 R4.F56.B272 R4.F56.B256 R4.F56.B224 R4.F56.B208 R4.F56.B192 R4.F56.B176 R4.F56.B128 R4.F56.B112 R4.F56.B96 R4.F56.B80 R4.F56.B48 R4.F56.B32 R4.F56.B16 R4.F56.B0 R4.F56.B318 R4.F56.B302 R4.F56.B286 R4.F56.B270 R4.F56.B238 R4.F56.B222 R4.F56.B206 R4.F56.B190 R4.F56.B142 R4.F56.B126 R4.F56.B110 R4.F56.B94 R4.F56.B62 R4.F56.B46 R4.F56.B30 R4.F56.B14 R4.F56.B305 R4.F56.B289 R4.F56.B273 R4.F56.B257 R4.F56.B225 R4.F56.B209 R4.F56.B193 R4.F56.B177 R4.F56.B129 R4.F56.B113 R4.F56.B97 R4.F56.B81 R4.F56.B49 R4.F56.B33 R4.F56.B17 R4.F56.B1 R4.F56.B317 R4.F56.B301 R4.F56.B285 R4.F56.B269 R4.F56.B237 R4.F56.B221 R4.F56.B205 R4.F56.B189 R4.F56.B141 R4.F56.B125 R4.F56.B109 R4.F56.B93 R4.F56.B61 R4.F56.B45 R4.F56.B29 R4.F56.B13 R4.F56.B306 R4.F56.B290 R4.F56.B274 R4.F56.B258 R4.F56.B226 R4.F56.B210 R4.F56.B194 R4.F56.B178 R4.F56.B130 R4.F56.B114 R4.F56.B98 R4.F56.B82 R4.F56.B50 R4.F56.B34 R4.F56.B18 R4.F56.B2 R4.F56.B316 R4.F56.B300 R4.F56.B284 R4.F56.B268 R4.F56.B236 R4.F56.B220 R4.F56.B204 R4.F56.B188 R4.F56.B140 R4.F56.B124 R4.F56.B108 R4.F56.B92 R4.F56.B60 R4.F56.B44 R4.F56.B28 R4.F56.B12 R4.F56.B307 R4.F56.B291 R4.F56.B275 R4.F56.B259 R4.F56.B227 R4.F56.B211 R4.F56.B195 R4.F56.B179 R4.F56.B131 R4.F56.B115 R4.F56.B99 R4.F56.B83 R4.F56.B51 R4.F56.B35 R4.F56.B19 R4.F56.B3 R4.F56.B312 R4.F56.B296 R4.F56.B280 R4.F56.B264 R4.F56.B232 R4.F56.B216 R4.F56.B200 R4.F56.B184 R4.F56.B136 R4.F56.B120 R4.F56.B104 R4.F56.B88 R4.F56.B56 R4.F56.B40 R4.F56.B24 R4.F56.B8 R4.F56.B311 R4.F56.B295 R4.F56.B279 R4.F56.B263 R4.F56.B231 R4.F56.B215 R4.F56.B199 R4.F56.B183 R4.F56.B135 R4.F56.B119 R4.F56.B103 R4.F56.B87 R4.F56.B55 R4.F56.B39 R4.F56.B23 R4.F56.B7 R4.F56.B313 R4.F56.B297 R4.F56.B281 R4.F56.B265 R4.F56.B233 R4.F56.B217 R4.F56.B201 R4.F56.B185 R4.F56.B137 R4.F56.B121 R4.F56.B105 R4.F56.B89 R4.F56.B57 R4.F56.B41 R4.F56.B25 R4.F56.B9 R4.F56.B310 R4.F56.B294 R4.F56.B278 R4.F56.B262 R4.F56.B230 R4.F56.B214 R4.F56.B198 R4.F56.B182 R4.F56.B134 R4.F56.B118 R4.F56.B102 R4.F56.B86 R4.F56.B54 R4.F56.B38 R4.F56.B22 R4.F56.B6 R4.F56.B314 R4.F56.B298 R4.F56.B282 R4.F56.B266 R4.F56.B234 R4.F56.B218 R4.F56.B202 R4.F56.B186 R4.F56.B138 R4.F56.B122 R4.F56.B106 R4.F56.B90 R4.F56.B58 R4.F56.B42 R4.F56.B26 R4.F56.B10 R4.F56.B309 R4.F56.B293 R4.F56.B277 R4.F56.B261 R4.F56.B229 R4.F56.B213 R4.F56.B197 R4.F56.B181 R4.F56.B133 R4.F56.B117 R4.F56.B101 R4.F56.B85 R4.F56.B53 R4.F56.B37 R4.F56.B21 R4.F56.B5 R4.F56.B315 R4.F56.B299 R4.F56.B283 R4.F56.B267 R4.F56.B235 R4.F56.B219 R4.F56.B203 R4.F56.B187 R4.F56.B139 R4.F56.B123 R4.F56.B107 R4.F56.B91 R4.F56.B59 R4.F56.B43 R4.F56.B27 R4.F56.B11 R4.F56.B308 R4.F56.B292 R4.F56.B276 R4.F56.B260 R4.F56.B228 R4.F56.B212 R4.F56.B196 R4.F56.B180 R4.F56.B132 R4.F56.B116 R4.F56.B100 R4.F56.B84 R4.F56.B52 R4.F56.B36 R4.F56.B20 R4.F56.B4 R4.F55.B319 R4.F55.B303 R4.F55.B287 R4.F55.B271 R4.F55.B239 R4.F55.B223 R4.F55.B207 R4.F55.B191 R4.F55.B143 R4.F55.B127 R4.F55.B111 R4.F55.B95 R4.F55.B63 R4.F55.B47 R4.F55.B31 R4.F55.B15 R4.F55.B304 R4.F55.B288 R4.F55.B272 R4.F55.B256 R4.F55.B224 R4.F55.B208 R4.F55.B192 R4.F55.B176 R4.F55.B128 R4.F55.B112 R4.F55.B96 R4.F55.B80 R4.F55.B48 R4.F55.B32 R4.F55.B16 R4.F55.B0 R4.F55.B318 R4.F55.B302 R4.F55.B286 R4.F55.B270 R4.F55.B238 R4.F55.B222 R4.F55.B206 R4.F55.B190 R4.F55.B142 R4.F55.B126 R4.F55.B110 R4.F55.B94 R4.F55.B62 R4.F55.B46 R4.F55.B30 R4.F55.B14 R4.F55.B305 R4.F55.B289 R4.F55.B273 R4.F55.B257 R4.F55.B225 R4.F55.B209 R4.F55.B193 R4.F55.B177 R4.F55.B129 R4.F55.B113 R4.F55.B97 R4.F55.B81 R4.F55.B49 R4.F55.B33 R4.F55.B17 R4.F55.B1 R4.F55.B317 R4.F55.B301 R4.F55.B285 R4.F55.B269 R4.F55.B237 R4.F55.B221 R4.F55.B205 R4.F55.B189 R4.F55.B141 R4.F55.B125 R4.F55.B109 R4.F55.B93 R4.F55.B61 R4.F55.B45 R4.F55.B29 R4.F55.B13 R4.F55.B306 R4.F55.B290 R4.F55.B274 R4.F55.B258 R4.F55.B226 R4.F55.B210 R4.F55.B194 R4.F55.B178 R4.F55.B130 R4.F55.B114 R4.F55.B98 R4.F55.B82 R4.F55.B50 R4.F55.B34 R4.F55.B18 R4.F55.B2 R4.F55.B316 R4.F55.B300 R4.F55.B284 R4.F55.B268 R4.F55.B236 R4.F55.B220 R4.F55.B204 R4.F55.B188 R4.F55.B140 R4.F55.B124 R4.F55.B108 R4.F55.B92 R4.F55.B60 R4.F55.B44 R4.F55.B28 R4.F55.B12 R4.F55.B307 R4.F55.B291 R4.F55.B275 R4.F55.B259 R4.F55.B227 R4.F55.B211 R4.F55.B195 R4.F55.B179 R4.F55.B131 R4.F55.B115 R4.F55.B99 R4.F55.B83 R4.F55.B51 R4.F55.B35 R4.F55.B19 R4.F55.B3 R4.F55.B312 R4.F55.B296 R4.F55.B280 R4.F55.B264 R4.F55.B232 R4.F55.B216 R4.F55.B200 R4.F55.B184 R4.F55.B136 R4.F55.B120 R4.F55.B104 R4.F55.B88 R4.F55.B56 R4.F55.B40 R4.F55.B24 R4.F55.B8 R4.F55.B311 R4.F55.B295 R4.F55.B279 R4.F55.B263 R4.F55.B231 R4.F55.B215 R4.F55.B199 R4.F55.B183 R4.F55.B135 R4.F55.B119 R4.F55.B103 R4.F55.B87 R4.F55.B55 R4.F55.B39 R4.F55.B23 R4.F55.B7 R4.F55.B313 R4.F55.B297 R4.F55.B281 R4.F55.B265 R4.F55.B233 R4.F55.B217 R4.F55.B201 R4.F55.B185 R4.F55.B137 R4.F55.B121 R4.F55.B105 R4.F55.B89 R4.F55.B57 R4.F55.B41 R4.F55.B25 R4.F55.B9 R4.F55.B310 R4.F55.B294 R4.F55.B278 R4.F55.B262 R4.F55.B230 R4.F55.B214 R4.F55.B198 R4.F55.B182 R4.F55.B134 R4.F55.B118 R4.F55.B102 R4.F55.B86 R4.F55.B54 R4.F55.B38 R4.F55.B22 R4.F55.B6 R4.F55.B314 R4.F55.B298 R4.F55.B282 R4.F55.B266 R4.F55.B234 R4.F55.B218 R4.F55.B202 R4.F55.B186 R4.F55.B138 R4.F55.B122 R4.F55.B106 R4.F55.B90 R4.F55.B58 R4.F55.B42 R4.F55.B26 R4.F55.B10 R4.F55.B309 R4.F55.B293 R4.F55.B277 R4.F55.B261 R4.F55.B229 R4.F55.B213 R4.F55.B197 R4.F55.B181 R4.F55.B133 R4.F55.B117 R4.F55.B101 R4.F55.B85 R4.F55.B53 R4.F55.B37 R4.F55.B21 R4.F55.B5 R4.F55.B315 R4.F55.B299 R4.F55.B283 R4.F55.B267 R4.F55.B235 R4.F55.B219 R4.F55.B203 R4.F55.B187 R4.F55.B139 R4.F55.B123 R4.F55.B107 R4.F55.B91 R4.F55.B59 R4.F55.B43 R4.F55.B27 R4.F55.B11 R4.F55.B308 R4.F55.B292 R4.F55.B276 R4.F55.B260 R4.F55.B228 R4.F55.B212 R4.F55.B196 R4.F55.B180 R4.F55.B132 R4.F55.B116 R4.F55.B100 R4.F55.B84 R4.F55.B52 R4.F55.B36 R4.F55.B20 R4.F55.B4 R4.F54.B319 R4.F54.B303 R4.F54.B287 R4.F54.B271 R4.F54.B239 R4.F54.B223 R4.F54.B207 R4.F54.B191 R4.F54.B143 R4.F54.B127 R4.F54.B111 R4.F54.B95 R4.F54.B63 R4.F54.B47 R4.F54.B31 R4.F54.B15 R4.F54.B304 R4.F54.B288 R4.F54.B272 R4.F54.B256 R4.F54.B224 R4.F54.B208 R4.F54.B192 R4.F54.B176 R4.F54.B128 R4.F54.B112 R4.F54.B96 R4.F54.B80 R4.F54.B48 R4.F54.B32 R4.F54.B16 R4.F54.B0 R4.F54.B318 R4.F54.B302 R4.F54.B286 R4.F54.B270 R4.F54.B238 R4.F54.B222 R4.F54.B206 R4.F54.B190 R4.F54.B142 R4.F54.B126 R4.F54.B110 R4.F54.B94 R4.F54.B62 R4.F54.B46 R4.F54.B30 R4.F54.B14 R4.F54.B305 R4.F54.B289 R4.F54.B273 R4.F54.B257 R4.F54.B225 R4.F54.B209 R4.F54.B193 R4.F54.B177 R4.F54.B129 R4.F54.B113 R4.F54.B97 R4.F54.B81 R4.F54.B49 R4.F54.B33 R4.F54.B17 R4.F54.B1 R4.F54.B317 R4.F54.B301 R4.F54.B285 R4.F54.B269 R4.F54.B237 R4.F54.B221 R4.F54.B205 R4.F54.B189 R4.F54.B141 R4.F54.B125 R4.F54.B109 R4.F54.B93 R4.F54.B61 R4.F54.B45 R4.F54.B29 R4.F54.B13 R4.F54.B306 R4.F54.B290 R4.F54.B274 R4.F54.B258 R4.F54.B226 R4.F54.B210 R4.F54.B194 R4.F54.B178 R4.F54.B130 R4.F54.B114 R4.F54.B98 R4.F54.B82 R4.F54.B50 R4.F54.B34 R4.F54.B18 R4.F54.B2 R4.F54.B316 R4.F54.B300 R4.F54.B284 R4.F54.B268 R4.F54.B236 R4.F54.B220 R4.F54.B204 R4.F54.B188 R4.F54.B140 R4.F54.B124 R4.F54.B108 R4.F54.B92 R4.F54.B60 R4.F54.B44 R4.F54.B28 R4.F54.B12 R4.F54.B307 R4.F54.B291 R4.F54.B275 R4.F54.B259 R4.F54.B227 R4.F54.B211 R4.F54.B195 R4.F54.B179 R4.F54.B131 R4.F54.B115 R4.F54.B99 R4.F54.B83 R4.F54.B51 R4.F54.B35 R4.F54.B19 R4.F54.B3 R4.F54.B312 R4.F54.B296 R4.F54.B280 R4.F54.B264 R4.F54.B232 R4.F54.B216 R4.F54.B200 R4.F54.B184 R4.F54.B136 R4.F54.B120 R4.F54.B104 R4.F54.B88 R4.F54.B56 R4.F54.B40 R4.F54.B24 R4.F54.B8 R4.F54.B311 R4.F54.B295 R4.F54.B279 R4.F54.B263 R4.F54.B231 R4.F54.B215 R4.F54.B199 R4.F54.B183 R4.F54.B135 R4.F54.B119 R4.F54.B103 R4.F54.B87 R4.F54.B55 R4.F54.B39 R4.F54.B23 R4.F54.B7 R4.F54.B313 R4.F54.B297 R4.F54.B281 R4.F54.B265 R4.F54.B233 R4.F54.B217 R4.F54.B201 R4.F54.B185 R4.F54.B137 R4.F54.B121 R4.F54.B105 R4.F54.B89 R4.F54.B57 R4.F54.B41 R4.F54.B25 R4.F54.B9 R4.F54.B310 R4.F54.B294 R4.F54.B278 R4.F54.B262 R4.F54.B230 R4.F54.B214 R4.F54.B198 R4.F54.B182 R4.F54.B134 R4.F54.B118 R4.F54.B102 R4.F54.B86 R4.F54.B54 R4.F54.B38 R4.F54.B22 R4.F54.B6 R4.F54.B314 R4.F54.B298 R4.F54.B282 R4.F54.B266 R4.F54.B234 R4.F54.B218 R4.F54.B202 R4.F54.B186 R4.F54.B138 R4.F54.B122 R4.F54.B106 R4.F54.B90 R4.F54.B58 R4.F54.B42 R4.F54.B26 R4.F54.B10 R4.F54.B309 R4.F54.B293 R4.F54.B277 R4.F54.B261 R4.F54.B229 R4.F54.B213 R4.F54.B197 R4.F54.B181 R4.F54.B133 R4.F54.B117 R4.F54.B101 R4.F54.B85 R4.F54.B53 R4.F54.B37 R4.F54.B21 R4.F54.B5 R4.F54.B315 R4.F54.B299 R4.F54.B283 R4.F54.B267 R4.F54.B235 R4.F54.B219 R4.F54.B203 R4.F54.B187 R4.F54.B139 R4.F54.B123 R4.F54.B107 R4.F54.B91 R4.F54.B59 R4.F54.B43 R4.F54.B27 R4.F54.B11 R4.F54.B308 R4.F54.B292 R4.F54.B276 R4.F54.B260 R4.F54.B228 R4.F54.B212 R4.F54.B196 R4.F54.B180 R4.F54.B132 R4.F54.B116 R4.F54.B100 R4.F54.B84 R4.F54.B52 R4.F54.B36 R4.F54.B20 R4.F54.B4 R4.F53.B319 R4.F53.B303 R4.F53.B287 R4.F53.B271 R4.F53.B239 R4.F53.B223 R4.F53.B207 R4.F53.B191 R4.F53.B143 R4.F53.B127 R4.F53.B111 R4.F53.B95 R4.F53.B63 R4.F53.B47 R4.F53.B31 R4.F53.B15 R4.F53.B304 R4.F53.B288 R4.F53.B272 R4.F53.B256 R4.F53.B224 R4.F53.B208 R4.F53.B192 R4.F53.B176 R4.F53.B128 R4.F53.B112 R4.F53.B96 R4.F53.B80 R4.F53.B48 R4.F53.B32 R4.F53.B16 R4.F53.B0 R4.F53.B318 R4.F53.B302 R4.F53.B286 R4.F53.B270 R4.F53.B238 R4.F53.B222 R4.F53.B206 R4.F53.B190 R4.F53.B142 R4.F53.B126 R4.F53.B110 R4.F53.B94 R4.F53.B62 R4.F53.B46 R4.F53.B30 R4.F53.B14 R4.F53.B305 R4.F53.B289 R4.F53.B273 R4.F53.B257 R4.F53.B225 R4.F53.B209 R4.F53.B193 R4.F53.B177 R4.F53.B129 R4.F53.B113 R4.F53.B97 R4.F53.B81 R4.F53.B49 R4.F53.B33 R4.F53.B17 R4.F53.B1 R4.F53.B317 R4.F53.B301 R4.F53.B285 R4.F53.B269 R4.F53.B237 R4.F53.B221 R4.F53.B205 R4.F53.B189 R4.F53.B141 R4.F53.B125 R4.F53.B109 R4.F53.B93 R4.F53.B61 R4.F53.B45 R4.F53.B29 R4.F53.B13 R4.F53.B306 R4.F53.B290 R4.F53.B274 R4.F53.B258 R4.F53.B226 R4.F53.B210 R4.F53.B194 R4.F53.B178 R4.F53.B130 R4.F53.B114 R4.F53.B98 R4.F53.B82 R4.F53.B50 R4.F53.B34 R4.F53.B18 R4.F53.B2 R4.F53.B316 R4.F53.B300 R4.F53.B284 R4.F53.B268 R4.F53.B236 R4.F53.B220 R4.F53.B204 R4.F53.B188 R4.F53.B140 R4.F53.B124 R4.F53.B108 R4.F53.B92 R4.F53.B60 R4.F53.B44 R4.F53.B28 R4.F53.B12 R4.F53.B307 R4.F53.B291 R4.F53.B275 R4.F53.B259 R4.F53.B227 R4.F53.B211 R4.F53.B195 R4.F53.B179 R4.F53.B131 R4.F53.B115 R4.F53.B99 R4.F53.B83 R4.F53.B51 R4.F53.B35 R4.F53.B19 R4.F53.B3 R4.F53.B312 R4.F53.B296 R4.F53.B280 R4.F53.B264 R4.F53.B232 R4.F53.B216 R4.F53.B200 R4.F53.B184 R4.F53.B136 R4.F53.B120 R4.F53.B104 R4.F53.B88 R4.F53.B56 R4.F53.B40 R4.F53.B24 R4.F53.B8 R4.F53.B311 R4.F53.B295 R4.F53.B279 R4.F53.B263 R4.F53.B231 R4.F53.B215 R4.F53.B199 R4.F53.B183 R4.F53.B135 R4.F53.B119 R4.F53.B103 R4.F53.B87 R4.F53.B55 R4.F53.B39 R4.F53.B23 R4.F53.B7 R4.F53.B313 R4.F53.B297 R4.F53.B281 R4.F53.B265 R4.F53.B233 R4.F53.B217 R4.F53.B201 R4.F53.B185 R4.F53.B137 R4.F53.B121 R4.F53.B105 R4.F53.B89 R4.F53.B57 R4.F53.B41 R4.F53.B25 R4.F53.B9 R4.F53.B310 R4.F53.B294 R4.F53.B278 R4.F53.B262 R4.F53.B230 R4.F53.B214 R4.F53.B198 R4.F53.B182 R4.F53.B134 R4.F53.B118 R4.F53.B102 R4.F53.B86 R4.F53.B54 R4.F53.B38 R4.F53.B22 R4.F53.B6 R4.F53.B314 R4.F53.B298 R4.F53.B282 R4.F53.B266 R4.F53.B234 R4.F53.B218 R4.F53.B202 R4.F53.B186 R4.F53.B138 R4.F53.B122 R4.F53.B106 R4.F53.B90 R4.F53.B58 R4.F53.B42 R4.F53.B26 R4.F53.B10 R4.F53.B309 R4.F53.B293 R4.F53.B277 R4.F53.B261 R4.F53.B229 R4.F53.B213 R4.F53.B197 R4.F53.B181 R4.F53.B133 R4.F53.B117 R4.F53.B101 R4.F53.B85 R4.F53.B53 R4.F53.B37 R4.F53.B21 R4.F53.B5 R4.F53.B315 R4.F53.B299 R4.F53.B283 R4.F53.B267 R4.F53.B235 R4.F53.B219 R4.F53.B203 R4.F53.B187 R4.F53.B139 R4.F53.B123 R4.F53.B107 R4.F53.B91 R4.F53.B59 R4.F53.B43 R4.F53.B27 R4.F53.B11 R4.F53.B308 R4.F53.B292 R4.F53.B276 R4.F53.B260 R4.F53.B228 R4.F53.B212 R4.F53.B196 R4.F53.B180 R4.F53.B132 R4.F53.B116 R4.F53.B100 R4.F53.B84 R4.F53.B52 R4.F53.B36 R4.F53.B20 R4.F53.B4 R4.F52.B319 R4.F52.B303 R4.F52.B287 R4.F52.B271 R4.F52.B239 R4.F52.B223 R4.F52.B207 R4.F52.B191 R4.F52.B143 R4.F52.B127 R4.F52.B111 R4.F52.B95 R4.F52.B63 R4.F52.B47 R4.F52.B31 R4.F52.B15 R4.F52.B304 R4.F52.B288 R4.F52.B272 R4.F52.B256 R4.F52.B224 R4.F52.B208 R4.F52.B192 R4.F52.B176 R4.F52.B128 R4.F52.B112 R4.F52.B96 R4.F52.B80 R4.F52.B48 R4.F52.B32 R4.F52.B16 R4.F52.B0 R4.F52.B318 R4.F52.B302 R4.F52.B286 R4.F52.B270 R4.F52.B238 R4.F52.B222 R4.F52.B206 R4.F52.B190 R4.F52.B142 R4.F52.B126 R4.F52.B110 R4.F52.B94 R4.F52.B62 R4.F52.B46 R4.F52.B30 R4.F52.B14 R4.F52.B305 R4.F52.B289 R4.F52.B273 R4.F52.B257 R4.F52.B225 R4.F52.B209 R4.F52.B193 R4.F52.B177 R4.F52.B129 R4.F52.B113 R4.F52.B97 R4.F52.B81 R4.F52.B49 R4.F52.B33 R4.F52.B17 R4.F52.B1 R4.F52.B317 R4.F52.B301 R4.F52.B285 R4.F52.B269 R4.F52.B237 R4.F52.B221 R4.F52.B205 R4.F52.B189 R4.F52.B141 R4.F52.B125 R4.F52.B109 R4.F52.B93 R4.F52.B61 R4.F52.B45 R4.F52.B29 R4.F52.B13 R4.F52.B306 R4.F52.B290 R4.F52.B274 R4.F52.B258 R4.F52.B226 R4.F52.B210 R4.F52.B194 R4.F52.B178 R4.F52.B130 R4.F52.B114 R4.F52.B98 R4.F52.B82 R4.F52.B50 R4.F52.B34 R4.F52.B18 R4.F52.B2 R4.F52.B316 R4.F52.B300 R4.F52.B284 R4.F52.B268 R4.F52.B236 R4.F52.B220 R4.F52.B204 R4.F52.B188 R4.F52.B140 R4.F52.B124 R4.F52.B108 R4.F52.B92 R4.F52.B60 R4.F52.B44 R4.F52.B28 R4.F52.B12 R4.F52.B307 R4.F52.B291 R4.F52.B275 R4.F52.B259 R4.F52.B227 R4.F52.B211 R4.F52.B195 R4.F52.B179 R4.F52.B131 R4.F52.B115 R4.F52.B99 R4.F52.B83 R4.F52.B51 R4.F52.B35 R4.F52.B19 R4.F52.B3 R4.F52.B312 R4.F52.B296 R4.F52.B280 R4.F52.B264 R4.F52.B232 R4.F52.B216 R4.F52.B200 R4.F52.B184 R4.F52.B136 R4.F52.B120 R4.F52.B104 R4.F52.B88 R4.F52.B56 R4.F52.B40 R4.F52.B24 R4.F52.B8 R4.F52.B311 R4.F52.B295 R4.F52.B279 R4.F52.B263 R4.F52.B231 R4.F52.B215 R4.F52.B199 R4.F52.B183 R4.F52.B135 R4.F52.B119 R4.F52.B103 R4.F52.B87 R4.F52.B55 R4.F52.B39 R4.F52.B23 R4.F52.B7 R4.F52.B313 R4.F52.B297 R4.F52.B281 R4.F52.B265 R4.F52.B233 R4.F52.B217 R4.F52.B201 R4.F52.B185 R4.F52.B137 R4.F52.B121 R4.F52.B105 R4.F52.B89 R4.F52.B57 R4.F52.B41 R4.F52.B25 R4.F52.B9 R4.F52.B310 R4.F52.B294 R4.F52.B278 R4.F52.B262 R4.F52.B230 R4.F52.B214 R4.F52.B198 R4.F52.B182 R4.F52.B134 R4.F52.B118 R4.F52.B102 R4.F52.B86 R4.F52.B54 R4.F52.B38 R4.F52.B22 R4.F52.B6 R4.F52.B314 R4.F52.B298 R4.F52.B282 R4.F52.B266 R4.F52.B234 R4.F52.B218 R4.F52.B202 R4.F52.B186 R4.F52.B138 R4.F52.B122 R4.F52.B106 R4.F52.B90 R4.F52.B58 R4.F52.B42 R4.F52.B26 R4.F52.B10 R4.F52.B309 R4.F52.B293 R4.F52.B277 R4.F52.B261 R4.F52.B229 R4.F52.B213 R4.F52.B197 R4.F52.B181 R4.F52.B133 R4.F52.B117 R4.F52.B101 R4.F52.B85 R4.F52.B53 R4.F52.B37 R4.F52.B21 R4.F52.B5 R4.F52.B315 R4.F52.B299 R4.F52.B283 R4.F52.B267 R4.F52.B235 R4.F52.B219 R4.F52.B203 R4.F52.B187 R4.F52.B139 R4.F52.B123 R4.F52.B107 R4.F52.B91 R4.F52.B59 R4.F52.B43 R4.F52.B27 R4.F52.B11 R4.F52.B308 R4.F52.B292 R4.F52.B276 R4.F52.B260 R4.F52.B228 R4.F52.B212 R4.F52.B196 R4.F52.B180 R4.F52.B132 R4.F52.B116 R4.F52.B100 R4.F52.B84 R4.F52.B52 R4.F52.B36 R4.F52.B20 R4.F52.B4 R4.F51.B319 R4.F51.B303 R4.F51.B287 R4.F51.B271 R4.F51.B239 R4.F51.B223 R4.F51.B207 R4.F51.B191 R4.F51.B143 R4.F51.B127 R4.F51.B111 R4.F51.B95 R4.F51.B63 R4.F51.B47 R4.F51.B31 R4.F51.B15 R4.F51.B304 R4.F51.B288 R4.F51.B272 R4.F51.B256 R4.F51.B224 R4.F51.B208 R4.F51.B192 R4.F51.B176 R4.F51.B128 R4.F51.B112 R4.F51.B96 R4.F51.B80 R4.F51.B48 R4.F51.B32 R4.F51.B16 R4.F51.B0 R4.F51.B318 R4.F51.B302 R4.F51.B286 R4.F51.B270 R4.F51.B238 R4.F51.B222 R4.F51.B206 R4.F51.B190 R4.F51.B142 R4.F51.B126 R4.F51.B110 R4.F51.B94 R4.F51.B62 R4.F51.B46 R4.F51.B30 R4.F51.B14 R4.F51.B305 R4.F51.B289 R4.F51.B273 R4.F51.B257 R4.F51.B225 R4.F51.B209 R4.F51.B193 R4.F51.B177 R4.F51.B129 R4.F51.B113 R4.F51.B97 R4.F51.B81 R4.F51.B49 R4.F51.B33 R4.F51.B17 R4.F51.B1 R4.F51.B317 R4.F51.B301 R4.F51.B285 R4.F51.B269 R4.F51.B237 R4.F51.B221 R4.F51.B205 R4.F51.B189 R4.F51.B141 R4.F51.B125 R4.F51.B109 R4.F51.B93 R4.F51.B61 R4.F51.B45 R4.F51.B29 R4.F51.B13 R4.F51.B306 R4.F51.B290 R4.F51.B274 R4.F51.B258 R4.F51.B226 R4.F51.B210 R4.F51.B194 R4.F51.B178 R4.F51.B130 R4.F51.B114 R4.F51.B98 R4.F51.B82 R4.F51.B50 R4.F51.B34 R4.F51.B18 R4.F51.B2 R4.F51.B316 R4.F51.B300 R4.F51.B284 R4.F51.B268 R4.F51.B236 R4.F51.B220 R4.F51.B204 R4.F51.B188 R4.F51.B140 R4.F51.B124 R4.F51.B108 R4.F51.B92 R4.F51.B60 R4.F51.B44 R4.F51.B28 R4.F51.B12 R4.F51.B307 R4.F51.B291 R4.F51.B275 R4.F51.B259 R4.F51.B227 R4.F51.B211 R4.F51.B195 R4.F51.B179 R4.F51.B131 R4.F51.B115 R4.F51.B99 R4.F51.B83 R4.F51.B51 R4.F51.B35 R4.F51.B19 R4.F51.B3 R4.F51.B312 R4.F51.B296 R4.F51.B280 R4.F51.B264 R4.F51.B232 R4.F51.B216 R4.F51.B200 R4.F51.B184 R4.F51.B136 R4.F51.B120 R4.F51.B104 R4.F51.B88 R4.F51.B56 R4.F51.B40 R4.F51.B24 R4.F51.B8 R4.F51.B311 R4.F51.B295 R4.F51.B279 R4.F51.B263 R4.F51.B231 R4.F51.B215 R4.F51.B199 R4.F51.B183 R4.F51.B135 R4.F51.B119 R4.F51.B103 R4.F51.B87 R4.F51.B55 R4.F51.B39 R4.F51.B23 R4.F51.B7 R4.F51.B313 R4.F51.B297 R4.F51.B281 R4.F51.B265 R4.F51.B233 R4.F51.B217 R4.F51.B201 R4.F51.B185 R4.F51.B137 R4.F51.B121 R4.F51.B105 R4.F51.B89 R4.F51.B57 R4.F51.B41 R4.F51.B25 R4.F51.B9 R4.F51.B310 R4.F51.B294 R4.F51.B278 R4.F51.B262 R4.F51.B230 R4.F51.B214 R4.F51.B198 R4.F51.B182 R4.F51.B134 R4.F51.B118 R4.F51.B102 R4.F51.B86 R4.F51.B54 R4.F51.B38 R4.F51.B22 R4.F51.B6 R4.F51.B314 R4.F51.B298 R4.F51.B282 R4.F51.B266 R4.F51.B234 R4.F51.B218 R4.F51.B202 R4.F51.B186 R4.F51.B138 R4.F51.B122 R4.F51.B106 R4.F51.B90 R4.F51.B58 R4.F51.B42 R4.F51.B26 R4.F51.B10 R4.F51.B309 R4.F51.B293 R4.F51.B277 R4.F51.B261 R4.F51.B229 R4.F51.B213 R4.F51.B197 R4.F51.B181 R4.F51.B133 R4.F51.B117 R4.F51.B101 R4.F51.B85 R4.F51.B53 R4.F51.B37 R4.F51.B21 R4.F51.B5 R4.F51.B315 R4.F51.B299 R4.F51.B283 R4.F51.B267 R4.F51.B235 R4.F51.B219 R4.F51.B203 R4.F51.B187 R4.F51.B139 R4.F51.B123 R4.F51.B107 R4.F51.B91 R4.F51.B59 R4.F51.B43 R4.F51.B27 R4.F51.B11 R4.F51.B308 R4.F51.B292 R4.F51.B276 R4.F51.B260 R4.F51.B228 R4.F51.B212 R4.F51.B196 R4.F51.B180 R4.F51.B132 R4.F51.B116 R4.F51.B100 R4.F51.B84 R4.F51.B52 R4.F51.B36 R4.F51.B20 R4.F51.B4 R4.F50.B319 R4.F50.B303 R4.F50.B287 R4.F50.B271 R4.F50.B239 R4.F50.B223 R4.F50.B207 R4.F50.B191 R4.F50.B143 R4.F50.B127 R4.F50.B111 R4.F50.B95 R4.F50.B63 R4.F50.B47 R4.F50.B31 R4.F50.B15 R4.F50.B304 R4.F50.B288 R4.F50.B272 R4.F50.B256 R4.F50.B224 R4.F50.B208 R4.F50.B192 R4.F50.B176 R4.F50.B128 R4.F50.B112 R4.F50.B96 R4.F50.B80 R4.F50.B48 R4.F50.B32 R4.F50.B16 R4.F50.B0 R4.F50.B318 R4.F50.B302 R4.F50.B286 R4.F50.B270 R4.F50.B238 R4.F50.B222 R4.F50.B206 R4.F50.B190 R4.F50.B142 R4.F50.B126 R4.F50.B110 R4.F50.B94 R4.F50.B62 R4.F50.B46 R4.F50.B30 R4.F50.B14 R4.F50.B305 R4.F50.B289 R4.F50.B273 R4.F50.B257 R4.F50.B225 R4.F50.B209 R4.F50.B193 R4.F50.B177 R4.F50.B129 R4.F50.B113 R4.F50.B97 R4.F50.B81 R4.F50.B49 R4.F50.B33 R4.F50.B17 R4.F50.B1 R4.F50.B317 R4.F50.B301 R4.F50.B285 R4.F50.B269 R4.F50.B237 R4.F50.B221 R4.F50.B205 R4.F50.B189 R4.F50.B141 R4.F50.B125 R4.F50.B109 R4.F50.B93 R4.F50.B61 R4.F50.B45 R4.F50.B29 R4.F50.B13 R4.F50.B306 R4.F50.B290 R4.F50.B274 R4.F50.B258 R4.F50.B226 R4.F50.B210 R4.F50.B194 R4.F50.B178 R4.F50.B130 R4.F50.B114 R4.F50.B98 R4.F50.B82 R4.F50.B50 R4.F50.B34 R4.F50.B18 R4.F50.B2 R4.F50.B316 R4.F50.B300 R4.F50.B284 R4.F50.B268 R4.F50.B236 R4.F50.B220 R4.F50.B204 R4.F50.B188 R4.F50.B140 R4.F50.B124 R4.F50.B108 R4.F50.B92 R4.F50.B60 R4.F50.B44 R4.F50.B28 R4.F50.B12 R4.F50.B307 R4.F50.B291 R4.F50.B275 R4.F50.B259 R4.F50.B227 R4.F50.B211 R4.F50.B195 R4.F50.B179 R4.F50.B131 R4.F50.B115 R4.F50.B99 R4.F50.B83 R4.F50.B51 R4.F50.B35 R4.F50.B19 R4.F50.B3 R4.F50.B312 R4.F50.B296 R4.F50.B280 R4.F50.B264 R4.F50.B232 R4.F50.B216 R4.F50.B200 R4.F50.B184 R4.F50.B136 R4.F50.B120 R4.F50.B104 R4.F50.B88 R4.F50.B56 R4.F50.B40 R4.F50.B24 R4.F50.B8 R4.F50.B311 R4.F50.B295 R4.F50.B279 R4.F50.B263 R4.F50.B231 R4.F50.B215 R4.F50.B199 R4.F50.B183 R4.F50.B135 R4.F50.B119 R4.F50.B103 R4.F50.B87 R4.F50.B55 R4.F50.B39 R4.F50.B23 R4.F50.B7 R4.F50.B313 R4.F50.B297 R4.F50.B281 R4.F50.B265 R4.F50.B233 R4.F50.B217 R4.F50.B201 R4.F50.B185 R4.F50.B137 R4.F50.B121 R4.F50.B105 R4.F50.B89 R4.F50.B57 R4.F50.B41 R4.F50.B25 R4.F50.B9 R4.F50.B310 R4.F50.B294 R4.F50.B278 R4.F50.B262 R4.F50.B230 R4.F50.B214 R4.F50.B198 R4.F50.B182 R4.F50.B134 R4.F50.B118 R4.F50.B102 R4.F50.B86 R4.F50.B54 R4.F50.B38 R4.F50.B22 R4.F50.B6 R4.F50.B314 R4.F50.B298 R4.F50.B282 R4.F50.B266 R4.F50.B234 R4.F50.B218 R4.F50.B202 R4.F50.B186 R4.F50.B138 R4.F50.B122 R4.F50.B106 R4.F50.B90 R4.F50.B58 R4.F50.B42 R4.F50.B26 R4.F50.B10 R4.F50.B309 R4.F50.B293 R4.F50.B277 R4.F50.B261 R4.F50.B229 R4.F50.B213 R4.F50.B197 R4.F50.B181 R4.F50.B133 R4.F50.B117 R4.F50.B101 R4.F50.B85 R4.F50.B53 R4.F50.B37 R4.F50.B21 R4.F50.B5 R4.F50.B315 R4.F50.B299 R4.F50.B283 R4.F50.B267 R4.F50.B235 R4.F50.B219 R4.F50.B203 R4.F50.B187 R4.F50.B139 R4.F50.B123 R4.F50.B107 R4.F50.B91 R4.F50.B59 R4.F50.B43 R4.F50.B27 R4.F50.B11 R4.F50.B308 R4.F50.B292 R4.F50.B276 R4.F50.B260 R4.F50.B228 R4.F50.B212 R4.F50.B196 R4.F50.B180 R4.F50.B132 R4.F50.B116 R4.F50.B100 R4.F50.B84 R4.F50.B52 R4.F50.B36 R4.F50.B20 R4.F50.B4 R4.F49.B319 R4.F49.B303 R4.F49.B287 R4.F49.B271 R4.F49.B239 R4.F49.B223 R4.F49.B207 R4.F49.B191 R4.F49.B143 R4.F49.B127 R4.F49.B111 R4.F49.B95 R4.F49.B63 R4.F49.B47 R4.F49.B31 R4.F49.B15 R4.F49.B304 R4.F49.B288 R4.F49.B272 R4.F49.B256 R4.F49.B224 R4.F49.B208 R4.F49.B192 R4.F49.B176 R4.F49.B128 R4.F49.B112 R4.F49.B96 R4.F49.B80 R4.F49.B48 R4.F49.B32 R4.F49.B16 R4.F49.B0 R4.F49.B318 R4.F49.B302 R4.F49.B286 R4.F49.B270 R4.F49.B238 R4.F49.B222 R4.F49.B206 R4.F49.B190 R4.F49.B142 R4.F49.B126 R4.F49.B110 R4.F49.B94 R4.F49.B62 R4.F49.B46 R4.F49.B30 R4.F49.B14 R4.F49.B305 R4.F49.B289 R4.F49.B273 R4.F49.B257 R4.F49.B225 R4.F49.B209 R4.F49.B193 R4.F49.B177 R4.F49.B129 R4.F49.B113 R4.F49.B97 R4.F49.B81 R4.F49.B49 R4.F49.B33 R4.F49.B17 R4.F49.B1 R4.F49.B317 R4.F49.B301 R4.F49.B285 R4.F49.B269 R4.F49.B237 R4.F49.B221 R4.F49.B205 R4.F49.B189 R4.F49.B141 R4.F49.B125 R4.F49.B109 R4.F49.B93 R4.F49.B61 R4.F49.B45 R4.F49.B29 R4.F49.B13 R4.F49.B306 R4.F49.B290 R4.F49.B274 R4.F49.B258 R4.F49.B226 R4.F49.B210 R4.F49.B194 R4.F49.B178 R4.F49.B130 R4.F49.B114 R4.F49.B98 R4.F49.B82 R4.F49.B50 R4.F49.B34 R4.F49.B18 R4.F49.B2 R4.F49.B316 R4.F49.B300 R4.F49.B284 R4.F49.B268 R4.F49.B236 R4.F49.B220 R4.F49.B204 R4.F49.B188 R4.F49.B140 R4.F49.B124 R4.F49.B108 R4.F49.B92 R4.F49.B60 R4.F49.B44 R4.F49.B28 R4.F49.B12 R4.F49.B307 R4.F49.B291 R4.F49.B275 R4.F49.B259 R4.F49.B227 R4.F49.B211 R4.F49.B195 R4.F49.B179 R4.F49.B131 R4.F49.B115 R4.F49.B99 R4.F49.B83 R4.F49.B51 R4.F49.B35 R4.F49.B19 R4.F49.B3 R4.F49.B312 R4.F49.B296 R4.F49.B280 R4.F49.B264 R4.F49.B232 R4.F49.B216 R4.F49.B200 R4.F49.B184 R4.F49.B136 R4.F49.B120 R4.F49.B104 R4.F49.B88 R4.F49.B56 R4.F49.B40 R4.F49.B24 R4.F49.B8 R4.F49.B311 R4.F49.B295 R4.F49.B279 R4.F49.B263 R4.F49.B231 R4.F49.B215 R4.F49.B199 R4.F49.B183 R4.F49.B135 R4.F49.B119 R4.F49.B103 R4.F49.B87 R4.F49.B55 R4.F49.B39 R4.F49.B23 R4.F49.B7 R4.F49.B313 R4.F49.B297 R4.F49.B281 R4.F49.B265 R4.F49.B233 R4.F49.B217 R4.F49.B201 R4.F49.B185 R4.F49.B137 R4.F49.B121 R4.F49.B105 R4.F49.B89 R4.F49.B57 R4.F49.B41 R4.F49.B25 R4.F49.B9 R4.F49.B310 R4.F49.B294 R4.F49.B278 R4.F49.B262 R4.F49.B230 R4.F49.B214 R4.F49.B198 R4.F49.B182 R4.F49.B134 R4.F49.B118 R4.F49.B102 R4.F49.B86 R4.F49.B54 R4.F49.B38 R4.F49.B22 R4.F49.B6 R4.F49.B314 R4.F49.B298 R4.F49.B282 R4.F49.B266 R4.F49.B234 R4.F49.B218 R4.F49.B202 R4.F49.B186 R4.F49.B138 R4.F49.B122 R4.F49.B106 R4.F49.B90 R4.F49.B58 R4.F49.B42 R4.F49.B26 R4.F49.B10 R4.F49.B309 R4.F49.B293 R4.F49.B277 R4.F49.B261 R4.F49.B229 R4.F49.B213 R4.F49.B197 R4.F49.B181 R4.F49.B133 R4.F49.B117 R4.F49.B101 R4.F49.B85 R4.F49.B53 R4.F49.B37 R4.F49.B21 R4.F49.B5 R4.F49.B315 R4.F49.B299 R4.F49.B283 R4.F49.B267 R4.F49.B235 R4.F49.B219 R4.F49.B203 R4.F49.B187 R4.F49.B139 R4.F49.B123 R4.F49.B107 R4.F49.B91 R4.F49.B59 R4.F49.B43 R4.F49.B27 R4.F49.B11 R4.F49.B308 R4.F49.B292 R4.F49.B276 R4.F49.B260 R4.F49.B228 R4.F49.B212 R4.F49.B196 R4.F49.B180 R4.F49.B132 R4.F49.B116 R4.F49.B100 R4.F49.B84 R4.F49.B52 R4.F49.B36 R4.F49.B20 R4.F49.B4 R4.F48.B319 R4.F48.B303 R4.F48.B287 R4.F48.B271 R4.F48.B239 R4.F48.B223 R4.F48.B207 R4.F48.B191 R4.F48.B143 R4.F48.B127 R4.F48.B111 R4.F48.B95 R4.F48.B63 R4.F48.B47 R4.F48.B31 R4.F48.B15 R4.F48.B304 R4.F48.B288 R4.F48.B272 R4.F48.B256 R4.F48.B224 R4.F48.B208 R4.F48.B192 R4.F48.B176 R4.F48.B128 R4.F48.B112 R4.F48.B96 R4.F48.B80 R4.F48.B48 R4.F48.B32 R4.F48.B16 R4.F48.B0 R4.F48.B318 R4.F48.B302 R4.F48.B286 R4.F48.B270 R4.F48.B238 R4.F48.B222 R4.F48.B206 R4.F48.B190 R4.F48.B142 R4.F48.B126 R4.F48.B110 R4.F48.B94 R4.F48.B62 R4.F48.B46 R4.F48.B30 R4.F48.B14 R4.F48.B305 R4.F48.B289 R4.F48.B273 R4.F48.B257 R4.F48.B225 R4.F48.B209 R4.F48.B193 R4.F48.B177 R4.F48.B129 R4.F48.B113 R4.F48.B97 R4.F48.B81 R4.F48.B49 R4.F48.B33 R4.F48.B17 R4.F48.B1 R4.F48.B317 R4.F48.B301 R4.F48.B285 R4.F48.B269 R4.F48.B237 R4.F48.B221 R4.F48.B205 R4.F48.B189 R4.F48.B141 R4.F48.B125 R4.F48.B109 R4.F48.B93 R4.F48.B61 R4.F48.B45 R4.F48.B29 R4.F48.B13 R4.F48.B306 R4.F48.B290 R4.F48.B274 R4.F48.B258 R4.F48.B226 R4.F48.B210 R4.F48.B194 R4.F48.B178 R4.F48.B130 R4.F48.B114 R4.F48.B98 R4.F48.B82 R4.F48.B50 R4.F48.B34 R4.F48.B18 R4.F48.B2 R4.F48.B316 R4.F48.B300 R4.F48.B284 R4.F48.B268 R4.F48.B236 R4.F48.B220 R4.F48.B204 R4.F48.B188 R4.F48.B140 R4.F48.B124 R4.F48.B108 R4.F48.B92 R4.F48.B60 R4.F48.B44 R4.F48.B28 R4.F48.B12 R4.F48.B307 R4.F48.B291 R4.F48.B275 R4.F48.B259 R4.F48.B227 R4.F48.B211 R4.F48.B195 R4.F48.B179 R4.F48.B131 R4.F48.B115 R4.F48.B99 R4.F48.B83 R4.F48.B51 R4.F48.B35 R4.F48.B19 R4.F48.B3 R4.F48.B312 R4.F48.B296 R4.F48.B280 R4.F48.B264 R4.F48.B232 R4.F48.B216 R4.F48.B200 R4.F48.B184 R4.F48.B136 R4.F48.B120 R4.F48.B104 R4.F48.B88 R4.F48.B56 R4.F48.B40 R4.F48.B24 R4.F48.B8 R4.F48.B311 R4.F48.B295 R4.F48.B279 R4.F48.B263 R4.F48.B231 R4.F48.B215 R4.F48.B199 R4.F48.B183 R4.F48.B135 R4.F48.B119 R4.F48.B103 R4.F48.B87 R4.F48.B55 R4.F48.B39 R4.F48.B23 R4.F48.B7 R4.F48.B313 R4.F48.B297 R4.F48.B281 R4.F48.B265 R4.F48.B233 R4.F48.B217 R4.F48.B201 R4.F48.B185 R4.F48.B137 R4.F48.B121 R4.F48.B105 R4.F48.B89 R4.F48.B57 R4.F48.B41 R4.F48.B25 R4.F48.B9 R4.F48.B310 R4.F48.B294 R4.F48.B278 R4.F48.B262 R4.F48.B230 R4.F48.B214 R4.F48.B198 R4.F48.B182 R4.F48.B134 R4.F48.B118 R4.F48.B102 R4.F48.B86 R4.F48.B54 R4.F48.B38 R4.F48.B22 R4.F48.B6 R4.F48.B314 R4.F48.B298 R4.F48.B282 R4.F48.B266 R4.F48.B234 R4.F48.B218 R4.F48.B202 R4.F48.B186 R4.F48.B138 R4.F48.B122 R4.F48.B106 R4.F48.B90 R4.F48.B58 R4.F48.B42 R4.F48.B26 R4.F48.B10 R4.F48.B309 R4.F48.B293 R4.F48.B277 R4.F48.B261 R4.F48.B229 R4.F48.B213 R4.F48.B197 R4.F48.B181 R4.F48.B133 R4.F48.B117 R4.F48.B101 R4.F48.B85 R4.F48.B53 R4.F48.B37 R4.F48.B21 R4.F48.B5 R4.F48.B315 R4.F48.B299 R4.F48.B283 R4.F48.B267 R4.F48.B235 R4.F48.B219 R4.F48.B203 R4.F48.B187 R4.F48.B139 R4.F48.B123 R4.F48.B107 R4.F48.B91 R4.F48.B59 R4.F48.B43 R4.F48.B27 R4.F48.B11 R4.F48.B308 R4.F48.B292 R4.F48.B276 R4.F48.B260 R4.F48.B228 R4.F48.B212 R4.F48.B196 R4.F48.B180 R4.F48.B132 R4.F48.B116 R4.F48.B100 R4.F48.B84 R4.F48.B52 R4.F48.B36 R4.F48.B20 R4.F48.B4 R4.F47.B319 R4.F47.B303 R4.F47.B287 R4.F47.B271 R4.F47.B239 R4.F47.B223 R4.F47.B207 R4.F47.B191 R4.F47.B143 R4.F47.B127 R4.F47.B111 R4.F47.B95 R4.F47.B63 R4.F47.B47 R4.F47.B31 R4.F47.B15 R4.F47.B304 R4.F47.B288 R4.F47.B272 R4.F47.B256 R4.F47.B224 R4.F47.B208 R4.F47.B192 R4.F47.B176 R4.F47.B128 R4.F47.B112 R4.F47.B96 R4.F47.B80 R4.F47.B48 R4.F47.B32 R4.F47.B16 R4.F47.B0 R4.F47.B318 R4.F47.B302 R4.F47.B286 R4.F47.B270 R4.F47.B238 R4.F47.B222 R4.F47.B206 R4.F47.B190 R4.F47.B142 R4.F47.B126 R4.F47.B110 R4.F47.B94 R4.F47.B62 R4.F47.B46 R4.F47.B30 R4.F47.B14 R4.F47.B305 R4.F47.B289 R4.F47.B273 R4.F47.B257 R4.F47.B225 R4.F47.B209 R4.F47.B193 R4.F47.B177 R4.F47.B129 R4.F47.B113 R4.F47.B97 R4.F47.B81 R4.F47.B49 R4.F47.B33 R4.F47.B17 R4.F47.B1 R4.F47.B317 R4.F47.B301 R4.F47.B285 R4.F47.B269 R4.F47.B237 R4.F47.B221 R4.F47.B205 R4.F47.B189 R4.F47.B141 R4.F47.B125 R4.F47.B109 R4.F47.B93 R4.F47.B61 R4.F47.B45 R4.F47.B29 R4.F47.B13 R4.F47.B306 R4.F47.B290 R4.F47.B274 R4.F47.B258 R4.F47.B226 R4.F47.B210 R4.F47.B194 R4.F47.B178 R4.F47.B130 R4.F47.B114 R4.F47.B98 R4.F47.B82 R4.F47.B50 R4.F47.B34 R4.F47.B18 R4.F47.B2 R4.F47.B316 R4.F47.B300 R4.F47.B284 R4.F47.B268 R4.F47.B236 R4.F47.B220 R4.F47.B204 R4.F47.B188 R4.F47.B140 R4.F47.B124 R4.F47.B108 R4.F47.B92 R4.F47.B60 R4.F47.B44 R4.F47.B28 R4.F47.B12 R4.F47.B307 R4.F47.B291 R4.F47.B275 R4.F47.B259 R4.F47.B227 R4.F47.B211 R4.F47.B195 R4.F47.B179 R4.F47.B131 R4.F47.B115 R4.F47.B99 R4.F47.B83 R4.F47.B51 R4.F47.B35 R4.F47.B19 R4.F47.B3 R4.F47.B312 R4.F47.B296 R4.F47.B280 R4.F47.B264 R4.F47.B232 R4.F47.B216 R4.F47.B200 R4.F47.B184 R4.F47.B136 R4.F47.B120 R4.F47.B104 R4.F47.B88 R4.F47.B56 R4.F47.B40 R4.F47.B24 R4.F47.B8 R4.F47.B311 R4.F47.B295 R4.F47.B279 R4.F47.B263 R4.F47.B231 R4.F47.B215 R4.F47.B199 R4.F47.B183 R4.F47.B135 R4.F47.B119 R4.F47.B103 R4.F47.B87 R4.F47.B55 R4.F47.B39 R4.F47.B23 R4.F47.B7 R4.F47.B313 R4.F47.B297 R4.F47.B281 R4.F47.B265 R4.F47.B233 R4.F47.B217 R4.F47.B201 R4.F47.B185 R4.F47.B137 R4.F47.B121 R4.F47.B105 R4.F47.B89 R4.F47.B57 R4.F47.B41 R4.F47.B25 R4.F47.B9 R4.F47.B310 R4.F47.B294 R4.F47.B278 R4.F47.B262 R4.F47.B230 R4.F47.B214 R4.F47.B198 R4.F47.B182 R4.F47.B134 R4.F47.B118 R4.F47.B102 R4.F47.B86 R4.F47.B54 R4.F47.B38 R4.F47.B22 R4.F47.B6 R4.F47.B314 R4.F47.B298 R4.F47.B282 R4.F47.B266 R4.F47.B234 R4.F47.B218 R4.F47.B202 R4.F47.B186 R4.F47.B138 R4.F47.B122 R4.F47.B106 R4.F47.B90 R4.F47.B58 R4.F47.B42 R4.F47.B26 R4.F47.B10 R4.F47.B309 R4.F47.B293 R4.F47.B277 R4.F47.B261 R4.F47.B229 R4.F47.B213 R4.F47.B197 R4.F47.B181 R4.F47.B133 R4.F47.B117 R4.F47.B101 R4.F47.B85 R4.F47.B53 R4.F47.B37 R4.F47.B21 R4.F47.B5 R4.F47.B315 R4.F47.B299 R4.F47.B283 R4.F47.B267 R4.F47.B235 R4.F47.B219 R4.F47.B203 R4.F47.B187 R4.F47.B139 R4.F47.B123 R4.F47.B107 R4.F47.B91 R4.F47.B59 R4.F47.B43 R4.F47.B27 R4.F47.B11 R4.F47.B308 R4.F47.B292 R4.F47.B276 R4.F47.B260 R4.F47.B228 R4.F47.B212 R4.F47.B196 R4.F47.B180 R4.F47.B132 R4.F47.B116 R4.F47.B100 R4.F47.B84 R4.F47.B52 R4.F47.B36 R4.F47.B20 R4.F47.B4 R4.F46.B319 R4.F46.B303 R4.F46.B287 R4.F46.B271 R4.F46.B239 R4.F46.B223 R4.F46.B207 R4.F46.B191 R4.F46.B143 R4.F46.B127 R4.F46.B111 R4.F46.B95 R4.F46.B63 R4.F46.B47 R4.F46.B31 R4.F46.B15 R4.F46.B304 R4.F46.B288 R4.F46.B272 R4.F46.B256 R4.F46.B224 R4.F46.B208 R4.F46.B192 R4.F46.B176 R4.F46.B128 R4.F46.B112 R4.F46.B96 R4.F46.B80 R4.F46.B48 R4.F46.B32 R4.F46.B16 R4.F46.B0 R4.F46.B318 R4.F46.B302 R4.F46.B286 R4.F46.B270 R4.F46.B238 R4.F46.B222 R4.F46.B206 R4.F46.B190 R4.F46.B142 R4.F46.B126 R4.F46.B110 R4.F46.B94 R4.F46.B62 R4.F46.B46 R4.F46.B30 R4.F46.B14 R4.F46.B305 R4.F46.B289 R4.F46.B273 R4.F46.B257 R4.F46.B225 R4.F46.B209 R4.F46.B193 R4.F46.B177 R4.F46.B129 R4.F46.B113 R4.F46.B97 R4.F46.B81 R4.F46.B49 R4.F46.B33 R4.F46.B17 R4.F46.B1 R4.F46.B317 R4.F46.B301 R4.F46.B285 R4.F46.B269 R4.F46.B237 R4.F46.B221 R4.F46.B205 R4.F46.B189 R4.F46.B141 R4.F46.B125 R4.F46.B109 R4.F46.B93 R4.F46.B61 R4.F46.B45 R4.F46.B29 R4.F46.B13 R4.F46.B306 R4.F46.B290 R4.F46.B274 R4.F46.B258 R4.F46.B226 R4.F46.B210 R4.F46.B194 R4.F46.B178 R4.F46.B130 R4.F46.B114 R4.F46.B98 R4.F46.B82 R4.F46.B50 R4.F46.B34 R4.F46.B18 R4.F46.B2 R4.F46.B316 R4.F46.B300 R4.F46.B284 R4.F46.B268 R4.F46.B236 R4.F46.B220 R4.F46.B204 R4.F46.B188 R4.F46.B140 R4.F46.B124 R4.F46.B108 R4.F46.B92 R4.F46.B60 R4.F46.B44 R4.F46.B28 R4.F46.B12 R4.F46.B307 R4.F46.B291 R4.F46.B275 R4.F46.B259 R4.F46.B227 R4.F46.B211 R4.F46.B195 R4.F46.B179 R4.F46.B131 R4.F46.B115 R4.F46.B99 R4.F46.B83 R4.F46.B51 R4.F46.B35 R4.F46.B19 R4.F46.B3 R4.F46.B312 R4.F46.B296 R4.F46.B280 R4.F46.B264 R4.F46.B232 R4.F46.B216 R4.F46.B200 R4.F46.B184 R4.F46.B136 R4.F46.B120 R4.F46.B104 R4.F46.B88 R4.F46.B56 R4.F46.B40 R4.F46.B24 R4.F46.B8 R4.F46.B311 R4.F46.B295 R4.F46.B279 R4.F46.B263 R4.F46.B231 R4.F46.B215 R4.F46.B199 R4.F46.B183 R4.F46.B135 R4.F46.B119 R4.F46.B103 R4.F46.B87 R4.F46.B55 R4.F46.B39 R4.F46.B23 R4.F46.B7 R4.F46.B313 R4.F46.B297 R4.F46.B281 R4.F46.B265 R4.F46.B233 R4.F46.B217 R4.F46.B201 R4.F46.B185 R4.F46.B137 R4.F46.B121 R4.F46.B105 R4.F46.B89 R4.F46.B57 R4.F46.B41 R4.F46.B25 R4.F46.B9 R4.F46.B310 R4.F46.B294 R4.F46.B278 R4.F46.B262 R4.F46.B230 R4.F46.B214 R4.F46.B198 R4.F46.B182 R4.F46.B134 R4.F46.B118 R4.F46.B102 R4.F46.B86 R4.F46.B54 R4.F46.B38 R4.F46.B22 R4.F46.B6 R4.F46.B314 R4.F46.B298 R4.F46.B282 R4.F46.B266 R4.F46.B234 R4.F46.B218 R4.F46.B202 R4.F46.B186 R4.F46.B138 R4.F46.B122 R4.F46.B106 R4.F46.B90 R4.F46.B58 R4.F46.B42 R4.F46.B26 R4.F46.B10 R4.F46.B309 R4.F46.B293 R4.F46.B277 R4.F46.B261 R4.F46.B229 R4.F46.B213 R4.F46.B197 R4.F46.B181 R4.F46.B133 R4.F46.B117 R4.F46.B101 R4.F46.B85 R4.F46.B53 R4.F46.B37 R4.F46.B21 R4.F46.B5 R4.F46.B315 R4.F46.B299 R4.F46.B283 R4.F46.B267 R4.F46.B235 R4.F46.B219 R4.F46.B203 R4.F46.B187 R4.F46.B139 R4.F46.B123 R4.F46.B107 R4.F46.B91 R4.F46.B59 R4.F46.B43 R4.F46.B27 R4.F46.B11 R4.F46.B308 R4.F46.B292 R4.F46.B276 R4.F46.B260 R4.F46.B228 R4.F46.B212 R4.F46.B196 R4.F46.B180 R4.F46.B132 R4.F46.B116 R4.F46.B100 R4.F46.B84 R4.F46.B52 R4.F46.B36 R4.F46.B20 R4.F46.B4 R4.F45.B319 R4.F45.B303 R4.F45.B287 R4.F45.B271 R4.F45.B239 R4.F45.B223 R4.F45.B207 R4.F45.B191 R4.F45.B143 R4.F45.B127 R4.F45.B111 R4.F45.B95 R4.F45.B63 R4.F45.B47 R4.F45.B31 R4.F45.B15 R4.F45.B304 R4.F45.B288 R4.F45.B272 R4.F45.B256 R4.F45.B224 R4.F45.B208 R4.F45.B192 R4.F45.B176 R4.F45.B128 R4.F45.B112 R4.F45.B96 R4.F45.B80 R4.F45.B48 R4.F45.B32 R4.F45.B16 R4.F45.B0 R4.F45.B318 R4.F45.B302 R4.F45.B286 R4.F45.B270 R4.F45.B238 R4.F45.B222 R4.F45.B206 R4.F45.B190 R4.F45.B142 R4.F45.B126 R4.F45.B110 R4.F45.B94 R4.F45.B62 R4.F45.B46 R4.F45.B30 R4.F45.B14 R4.F45.B305 R4.F45.B289 R4.F45.B273 R4.F45.B257 R4.F45.B225 R4.F45.B209 R4.F45.B193 R4.F45.B177 R4.F45.B129 R4.F45.B113 R4.F45.B97 R4.F45.B81 R4.F45.B49 R4.F45.B33 R4.F45.B17 R4.F45.B1 R4.F45.B317 R4.F45.B301 R4.F45.B285 R4.F45.B269 R4.F45.B237 R4.F45.B221 R4.F45.B205 R4.F45.B189 R4.F45.B141 R4.F45.B125 R4.F45.B109 R4.F45.B93 R4.F45.B61 R4.F45.B45 R4.F45.B29 R4.F45.B13 R4.F45.B306 R4.F45.B290 R4.F45.B274 R4.F45.B258 R4.F45.B226 R4.F45.B210 R4.F45.B194 R4.F45.B178 R4.F45.B130 R4.F45.B114 R4.F45.B98 R4.F45.B82 R4.F45.B50 R4.F45.B34 R4.F45.B18 R4.F45.B2 R4.F45.B316 R4.F45.B300 R4.F45.B284 R4.F45.B268 R4.F45.B236 R4.F45.B220 R4.F45.B204 R4.F45.B188 R4.F45.B140 R4.F45.B124 R4.F45.B108 R4.F45.B92 R4.F45.B60 R4.F45.B44 R4.F45.B28 R4.F45.B12 R4.F45.B307 R4.F45.B291 R4.F45.B275 R4.F45.B259 R4.F45.B227 R4.F45.B211 R4.F45.B195 R4.F45.B179 R4.F45.B131 R4.F45.B115 R4.F45.B99 R4.F45.B83 R4.F45.B51 R4.F45.B35 R4.F45.B19 R4.F45.B3 R4.F45.B312 R4.F45.B296 R4.F45.B280 R4.F45.B264 R4.F45.B232 R4.F45.B216 R4.F45.B200 R4.F45.B184 R4.F45.B136 R4.F45.B120 R4.F45.B104 R4.F45.B88 R4.F45.B56 R4.F45.B40 R4.F45.B24 R4.F45.B8 R4.F45.B311 R4.F45.B295 R4.F45.B279 R4.F45.B263 R4.F45.B231 R4.F45.B215 R4.F45.B199 R4.F45.B183 R4.F45.B135 R4.F45.B119 R4.F45.B103 R4.F45.B87 R4.F45.B55 R4.F45.B39 R4.F45.B23 R4.F45.B7 R4.F45.B313 R4.F45.B297 R4.F45.B281 R4.F45.B265 R4.F45.B233 R4.F45.B217 R4.F45.B201 R4.F45.B185 R4.F45.B137 R4.F45.B121 R4.F45.B105 R4.F45.B89 R4.F45.B57 R4.F45.B41 R4.F45.B25 R4.F45.B9 R4.F45.B310 R4.F45.B294 R4.F45.B278 R4.F45.B262 R4.F45.B230 R4.F45.B214 R4.F45.B198 R4.F45.B182 R4.F45.B134 R4.F45.B118 R4.F45.B102 R4.F45.B86 R4.F45.B54 R4.F45.B38 R4.F45.B22 R4.F45.B6 R4.F45.B314 R4.F45.B298 R4.F45.B282 R4.F45.B266 R4.F45.B234 R4.F45.B218 R4.F45.B202 R4.F45.B186 R4.F45.B138 R4.F45.B122 R4.F45.B106 R4.F45.B90 R4.F45.B58 R4.F45.B42 R4.F45.B26 R4.F45.B10 R4.F45.B309 R4.F45.B293 R4.F45.B277 R4.F45.B261 R4.F45.B229 R4.F45.B213 R4.F45.B197 R4.F45.B181 R4.F45.B133 R4.F45.B117 R4.F45.B101 R4.F45.B85 R4.F45.B53 R4.F45.B37 R4.F45.B21 R4.F45.B5 R4.F45.B315 R4.F45.B299 R4.F45.B283 R4.F45.B267 R4.F45.B235 R4.F45.B219 R4.F45.B203 R4.F45.B187 R4.F45.B139 R4.F45.B123 R4.F45.B107 R4.F45.B91 R4.F45.B59 R4.F45.B43 R4.F45.B27 R4.F45.B11 R4.F45.B308 R4.F45.B292 R4.F45.B276 R4.F45.B260 R4.F45.B228 R4.F45.B212 R4.F45.B196 R4.F45.B180 R4.F45.B132 R4.F45.B116 R4.F45.B100 R4.F45.B84 R4.F45.B52 R4.F45.B36 R4.F45.B20 R4.F45.B4 R4.F44.B319 R4.F44.B303 R4.F44.B287 R4.F44.B271 R4.F44.B239 R4.F44.B223 R4.F44.B207 R4.F44.B191 R4.F44.B143 R4.F44.B127 R4.F44.B111 R4.F44.B95 R4.F44.B63 R4.F44.B47 R4.F44.B31 R4.F44.B15 R4.F44.B304 R4.F44.B288 R4.F44.B272 R4.F44.B256 R4.F44.B224 R4.F44.B208 R4.F44.B192 R4.F44.B176 R4.F44.B128 R4.F44.B112 R4.F44.B96 R4.F44.B80 R4.F44.B48 R4.F44.B32 R4.F44.B16 R4.F44.B0 R4.F44.B318 R4.F44.B302 R4.F44.B286 R4.F44.B270 R4.F44.B238 R4.F44.B222 R4.F44.B206 R4.F44.B190 R4.F44.B142 R4.F44.B126 R4.F44.B110 R4.F44.B94 R4.F44.B62 R4.F44.B46 R4.F44.B30 R4.F44.B14 R4.F44.B305 R4.F44.B289 R4.F44.B273 R4.F44.B257 R4.F44.B225 R4.F44.B209 R4.F44.B193 R4.F44.B177 R4.F44.B129 R4.F44.B113 R4.F44.B97 R4.F44.B81 R4.F44.B49 R4.F44.B33 R4.F44.B17 R4.F44.B1 R4.F44.B317 R4.F44.B301 R4.F44.B285 R4.F44.B269 R4.F44.B237 R4.F44.B221 R4.F44.B205 R4.F44.B189 R4.F44.B141 R4.F44.B125 R4.F44.B109 R4.F44.B93 R4.F44.B61 R4.F44.B45 R4.F44.B29 R4.F44.B13 R4.F44.B306 R4.F44.B290 R4.F44.B274 R4.F44.B258 R4.F44.B226 R4.F44.B210 R4.F44.B194 R4.F44.B178 R4.F44.B130 R4.F44.B114 R4.F44.B98 R4.F44.B82 R4.F44.B50 R4.F44.B34 R4.F44.B18 R4.F44.B2 R4.F44.B316 R4.F44.B300 R4.F44.B284 R4.F44.B268 R4.F44.B236 R4.F44.B220 R4.F44.B204 R4.F44.B188 R4.F44.B140 R4.F44.B124 R4.F44.B108 R4.F44.B92 R4.F44.B60 R4.F44.B44 R4.F44.B28 R4.F44.B12 R4.F44.B307 R4.F44.B291 R4.F44.B275 R4.F44.B259 R4.F44.B227 R4.F44.B211 R4.F44.B195 R4.F44.B179 R4.F44.B131 R4.F44.B115 R4.F44.B99 R4.F44.B83 R4.F44.B51 R4.F44.B35 R4.F44.B19 R4.F44.B3 R4.F44.B312 R4.F44.B296 R4.F44.B280 R4.F44.B264 R4.F44.B232 R4.F44.B216 R4.F44.B200 R4.F44.B184 R4.F44.B136 R4.F44.B120 R4.F44.B104 R4.F44.B88 R4.F44.B56 R4.F44.B40 R4.F44.B24 R4.F44.B8 R4.F44.B311 R4.F44.B295 R4.F44.B279 R4.F44.B263 R4.F44.B231 R4.F44.B215 R4.F44.B199 R4.F44.B183 R4.F44.B135 R4.F44.B119 R4.F44.B103 R4.F44.B87 R4.F44.B55 R4.F44.B39 R4.F44.B23 R4.F44.B7 R4.F44.B313 R4.F44.B297 R4.F44.B281 R4.F44.B265 R4.F44.B233 R4.F44.B217 R4.F44.B201 R4.F44.B185 R4.F44.B137 R4.F44.B121 R4.F44.B105 R4.F44.B89 R4.F44.B57 R4.F44.B41 R4.F44.B25 R4.F44.B9 R4.F44.B310 R4.F44.B294 R4.F44.B278 R4.F44.B262 R4.F44.B230 R4.F44.B214 R4.F44.B198 R4.F44.B182 R4.F44.B134 R4.F44.B118 R4.F44.B102 R4.F44.B86 R4.F44.B54 R4.F44.B38 R4.F44.B22 R4.F44.B6 R4.F44.B314 R4.F44.B298 R4.F44.B282 R4.F44.B266 R4.F44.B234 R4.F44.B218 R4.F44.B202 R4.F44.B186 R4.F44.B138 R4.F44.B122 R4.F44.B106 R4.F44.B90 R4.F44.B58 R4.F44.B42 R4.F44.B26 R4.F44.B10 R4.F44.B309 R4.F44.B293 R4.F44.B277 R4.F44.B261 R4.F44.B229 R4.F44.B213 R4.F44.B197 R4.F44.B181 R4.F44.B133 R4.F44.B117 R4.F44.B101 R4.F44.B85 R4.F44.B53 R4.F44.B37 R4.F44.B21 R4.F44.B5 R4.F44.B315 R4.F44.B299 R4.F44.B283 R4.F44.B267 R4.F44.B235 R4.F44.B219 R4.F44.B203 R4.F44.B187 R4.F44.B139 R4.F44.B123 R4.F44.B107 R4.F44.B91 R4.F44.B59 R4.F44.B43 R4.F44.B27 R4.F44.B11 R4.F44.B308 R4.F44.B292 R4.F44.B276 R4.F44.B260 R4.F44.B228 R4.F44.B212 R4.F44.B196 R4.F44.B180 R4.F44.B132 R4.F44.B116 R4.F44.B100 R4.F44.B84 R4.F44.B52 R4.F44.B36 R4.F44.B20 R4.F44.B4 R4.F43.B319 R4.F43.B303 R4.F43.B287 R4.F43.B271 R4.F43.B239 R4.F43.B223 R4.F43.B207 R4.F43.B191 R4.F43.B143 R4.F43.B127 R4.F43.B111 R4.F43.B95 R4.F43.B63 R4.F43.B47 R4.F43.B31 R4.F43.B15 R4.F43.B304 R4.F43.B288 R4.F43.B272 R4.F43.B256 R4.F43.B224 R4.F43.B208 R4.F43.B192 R4.F43.B176 R4.F43.B128 R4.F43.B112 R4.F43.B96 R4.F43.B80 R4.F43.B48 R4.F43.B32 R4.F43.B16 R4.F43.B0 R4.F43.B318 R4.F43.B302 R4.F43.B286 R4.F43.B270 R4.F43.B238 R4.F43.B222 R4.F43.B206 R4.F43.B190 R4.F43.B142 R4.F43.B126 R4.F43.B110 R4.F43.B94 R4.F43.B62 R4.F43.B46 R4.F43.B30 R4.F43.B14 R4.F43.B305 R4.F43.B289 R4.F43.B273 R4.F43.B257 R4.F43.B225 R4.F43.B209 R4.F43.B193 R4.F43.B177 R4.F43.B129 R4.F43.B113 R4.F43.B97 R4.F43.B81 R4.F43.B49 R4.F43.B33 R4.F43.B17 R4.F43.B1 R4.F43.B317 R4.F43.B301 R4.F43.B285 R4.F43.B269 R4.F43.B237 R4.F43.B221 R4.F43.B205 R4.F43.B189 R4.F43.B141 R4.F43.B125 R4.F43.B109 R4.F43.B93 R4.F43.B61 R4.F43.B45 R4.F43.B29 R4.F43.B13 R4.F43.B306 R4.F43.B290 R4.F43.B274 R4.F43.B258 R4.F43.B226 R4.F43.B210 R4.F43.B194 R4.F43.B178 R4.F43.B130 R4.F43.B114 R4.F43.B98 R4.F43.B82 R4.F43.B50 R4.F43.B34 R4.F43.B18 R4.F43.B2 R4.F43.B316 R4.F43.B300 R4.F43.B284 R4.F43.B268 R4.F43.B236 R4.F43.B220 R4.F43.B204 R4.F43.B188 R4.F43.B140 R4.F43.B124 R4.F43.B108 R4.F43.B92 R4.F43.B60 R4.F43.B44 R4.F43.B28 R4.F43.B12 R4.F43.B307 R4.F43.B291 R4.F43.B275 R4.F43.B259 R4.F43.B227 R4.F43.B211 R4.F43.B195 R4.F43.B179 R4.F43.B131 R4.F43.B115 R4.F43.B99 R4.F43.B83 R4.F43.B51 R4.F43.B35 R4.F43.B19 R4.F43.B3 R4.F43.B312 R4.F43.B296 R4.F43.B280 R4.F43.B264 R4.F43.B232 R4.F43.B216 R4.F43.B200 R4.F43.B184 R4.F43.B136 R4.F43.B120 R4.F43.B104 R4.F43.B88 R4.F43.B56 R4.F43.B40 R4.F43.B24 R4.F43.B8 R4.F43.B311 R4.F43.B295 R4.F43.B279 R4.F43.B263 R4.F43.B231 R4.F43.B215 R4.F43.B199 R4.F43.B183 R4.F43.B135 R4.F43.B119 R4.F43.B103 R4.F43.B87 R4.F43.B55 R4.F43.B39 R4.F43.B23 R4.F43.B7 R4.F43.B313 R4.F43.B297 R4.F43.B281 R4.F43.B265 R4.F43.B233 R4.F43.B217 R4.F43.B201 R4.F43.B185 R4.F43.B137 R4.F43.B121 R4.F43.B105 R4.F43.B89 R4.F43.B57 R4.F43.B41 R4.F43.B25 R4.F43.B9 R4.F43.B310 R4.F43.B294 R4.F43.B278 R4.F43.B262 R4.F43.B230 R4.F43.B214 R4.F43.B198 R4.F43.B182 R4.F43.B134 R4.F43.B118 R4.F43.B102 R4.F43.B86 R4.F43.B54 R4.F43.B38 R4.F43.B22 R4.F43.B6 R4.F43.B314 R4.F43.B298 R4.F43.B282 R4.F43.B266 R4.F43.B234 R4.F43.B218 R4.F43.B202 R4.F43.B186 R4.F43.B138 R4.F43.B122 R4.F43.B106 R4.F43.B90 R4.F43.B58 R4.F43.B42 R4.F43.B26 R4.F43.B10 R4.F43.B309 R4.F43.B293 R4.F43.B277 R4.F43.B261 R4.F43.B229 R4.F43.B213 R4.F43.B197 R4.F43.B181 R4.F43.B133 R4.F43.B117 R4.F43.B101 R4.F43.B85 R4.F43.B53 R4.F43.B37 R4.F43.B21 R4.F43.B5 R4.F43.B315 R4.F43.B299 R4.F43.B283 R4.F43.B267 R4.F43.B235 R4.F43.B219 R4.F43.B203 R4.F43.B187 R4.F43.B139 R4.F43.B123 R4.F43.B107 R4.F43.B91 R4.F43.B59 R4.F43.B43 R4.F43.B27 R4.F43.B11 R4.F43.B308 R4.F43.B292 R4.F43.B276 R4.F43.B260 R4.F43.B228 R4.F43.B212 R4.F43.B196 R4.F43.B180 R4.F43.B132 R4.F43.B116 R4.F43.B100 R4.F43.B84 R4.F43.B52 R4.F43.B36 R4.F43.B20 R4.F43.B4 R4.F42.B319 R4.F42.B303 R4.F42.B287 R4.F42.B271 R4.F42.B239 R4.F42.B223 R4.F42.B207 R4.F42.B191 R4.F42.B143 R4.F42.B127 R4.F42.B111 R4.F42.B95 R4.F42.B63 R4.F42.B47 R4.F42.B31 R4.F42.B15 R4.F42.B304 R4.F42.B288 R4.F42.B272 R4.F42.B256 R4.F42.B224 R4.F42.B208 R4.F42.B192 R4.F42.B176 R4.F42.B128 R4.F42.B112 R4.F42.B96 R4.F42.B80 R4.F42.B48 R4.F42.B32 R4.F42.B16 R4.F42.B0 R4.F42.B318 R4.F42.B302 R4.F42.B286 R4.F42.B270 R4.F42.B238 R4.F42.B222 R4.F42.B206 R4.F42.B190 R4.F42.B142 R4.F42.B126 R4.F42.B110 R4.F42.B94 R4.F42.B62 R4.F42.B46 R4.F42.B30 R4.F42.B14 R4.F42.B305 R4.F42.B289 R4.F42.B273 R4.F42.B257 R4.F42.B225 R4.F42.B209 R4.F42.B193 R4.F42.B177 R4.F42.B129 R4.F42.B113 R4.F42.B97 R4.F42.B81 R4.F42.B49 R4.F42.B33 R4.F42.B17 R4.F42.B1 R4.F42.B317 R4.F42.B301 R4.F42.B285 R4.F42.B269 R4.F42.B237 R4.F42.B221 R4.F42.B205 R4.F42.B189 R4.F42.B141 R4.F42.B125 R4.F42.B109 R4.F42.B93 R4.F42.B61 R4.F42.B45 R4.F42.B29 R4.F42.B13 R4.F42.B306 R4.F42.B290 R4.F42.B274 R4.F42.B258 R4.F42.B226 R4.F42.B210 R4.F42.B194 R4.F42.B178 R4.F42.B130 R4.F42.B114 R4.F42.B98 R4.F42.B82 R4.F42.B50 R4.F42.B34 R4.F42.B18 R4.F42.B2 R4.F42.B316 R4.F42.B300 R4.F42.B284 R4.F42.B268 R4.F42.B236 R4.F42.B220 R4.F42.B204 R4.F42.B188 R4.F42.B140 R4.F42.B124 R4.F42.B108 R4.F42.B92 R4.F42.B60 R4.F42.B44 R4.F42.B28 R4.F42.B12 R4.F42.B307 R4.F42.B291 R4.F42.B275 R4.F42.B259 R4.F42.B227 R4.F42.B211 R4.F42.B195 R4.F42.B179 R4.F42.B131 R4.F42.B115 R4.F42.B99 R4.F42.B83 R4.F42.B51 R4.F42.B35 R4.F42.B19 R4.F42.B3 R4.F42.B312 R4.F42.B296 R4.F42.B280 R4.F42.B264 R4.F42.B232 R4.F42.B216 R4.F42.B200 R4.F42.B184 R4.F42.B136 R4.F42.B120 R4.F42.B104 R4.F42.B88 R4.F42.B56 R4.F42.B40 R4.F42.B24 R4.F42.B8 R4.F42.B311 R4.F42.B295 R4.F42.B279 R4.F42.B263 R4.F42.B231 R4.F42.B215 R4.F42.B199 R4.F42.B183 R4.F42.B135 R4.F42.B119 R4.F42.B103 R4.F42.B87 R4.F42.B55 R4.F42.B39 R4.F42.B23 R4.F42.B7 R4.F42.B313 R4.F42.B297 R4.F42.B281 R4.F42.B265 R4.F42.B233 R4.F42.B217 R4.F42.B201 R4.F42.B185 R4.F42.B137 R4.F42.B121 R4.F42.B105 R4.F42.B89 R4.F42.B57 R4.F42.B41 R4.F42.B25 R4.F42.B9 R4.F42.B310 R4.F42.B294 R4.F42.B278 R4.F42.B262 R4.F42.B230 R4.F42.B214 R4.F42.B198 R4.F42.B182 R4.F42.B134 R4.F42.B118 R4.F42.B102 R4.F42.B86 R4.F42.B54 R4.F42.B38 R4.F42.B22 R4.F42.B6 R4.F42.B314 R4.F42.B298 R4.F42.B282 R4.F42.B266 R4.F42.B234 R4.F42.B218 R4.F42.B202 R4.F42.B186 R4.F42.B138 R4.F42.B122 R4.F42.B106 R4.F42.B90 R4.F42.B58 R4.F42.B42 R4.F42.B26 R4.F42.B10 R4.F42.B309 R4.F42.B293 R4.F42.B277 R4.F42.B261 R4.F42.B229 R4.F42.B213 R4.F42.B197 R4.F42.B181 R4.F42.B133 R4.F42.B117 R4.F42.B101 R4.F42.B85 R4.F42.B53 R4.F42.B37 R4.F42.B21 R4.F42.B5 R4.F42.B315 R4.F42.B299 R4.F42.B283 R4.F42.B267 R4.F42.B235 R4.F42.B219 R4.F42.B203 R4.F42.B187 R4.F42.B139 R4.F42.B123 R4.F42.B107 R4.F42.B91 R4.F42.B59 R4.F42.B43 R4.F42.B27 R4.F42.B11 R4.F42.B308 R4.F42.B292 R4.F42.B276 R4.F42.B260 R4.F42.B228 R4.F42.B212 R4.F42.B196 R4.F42.B180 R4.F42.B132 R4.F42.B116 R4.F42.B100 R4.F42.B84 R4.F42.B52 R4.F42.B36 R4.F42.B20 R4.F42.B4 R4.F41.B319 R4.F41.B303 R4.F41.B287 R4.F41.B271 R4.F41.B239 R4.F41.B223 R4.F41.B207 R4.F41.B191 R4.F41.B143 R4.F41.B127 R4.F41.B111 R4.F41.B95 R4.F41.B63 R4.F41.B47 R4.F41.B31 R4.F41.B15 R4.F41.B304 R4.F41.B288 R4.F41.B272 R4.F41.B256 R4.F41.B224 R4.F41.B208 R4.F41.B192 R4.F41.B176 R4.F41.B128 R4.F41.B112 R4.F41.B96 R4.F41.B80 R4.F41.B48 R4.F41.B32 R4.F41.B16 R4.F41.B0 R4.F41.B318 R4.F41.B302 R4.F41.B286 R4.F41.B270 R4.F41.B238 R4.F41.B222 R4.F41.B206 R4.F41.B190 R4.F41.B142 R4.F41.B126 R4.F41.B110 R4.F41.B94 R4.F41.B62 R4.F41.B46 R4.F41.B30 R4.F41.B14 R4.F41.B305 R4.F41.B289 R4.F41.B273 R4.F41.B257 R4.F41.B225 R4.F41.B209 R4.F41.B193 R4.F41.B177 R4.F41.B129 R4.F41.B113 R4.F41.B97 R4.F41.B81 R4.F41.B49 R4.F41.B33 R4.F41.B17 R4.F41.B1 R4.F41.B317 R4.F41.B301 R4.F41.B285 R4.F41.B269 R4.F41.B237 R4.F41.B221 R4.F41.B205 R4.F41.B189 R4.F41.B141 R4.F41.B125 R4.F41.B109 R4.F41.B93 R4.F41.B61 R4.F41.B45 R4.F41.B29 R4.F41.B13 R4.F41.B306 R4.F41.B290 R4.F41.B274 R4.F41.B258 R4.F41.B226 R4.F41.B210 R4.F41.B194 R4.F41.B178 R4.F41.B130 R4.F41.B114 R4.F41.B98 R4.F41.B82 R4.F41.B50 R4.F41.B34 R4.F41.B18 R4.F41.B2 R4.F41.B316 R4.F41.B300 R4.F41.B284 R4.F41.B268 R4.F41.B236 R4.F41.B220 R4.F41.B204 R4.F41.B188 R4.F41.B140 R4.F41.B124 R4.F41.B108 R4.F41.B92 R4.F41.B60 R4.F41.B44 R4.F41.B28 R4.F41.B12 R4.F41.B307 R4.F41.B291 R4.F41.B275 R4.F41.B259 R4.F41.B227 R4.F41.B211 R4.F41.B195 R4.F41.B179 R4.F41.B131 R4.F41.B115 R4.F41.B99 R4.F41.B83 R4.F41.B51 R4.F41.B35 R4.F41.B19 R4.F41.B3 R4.F41.B312 R4.F41.B296 R4.F41.B280 R4.F41.B264 R4.F41.B232 R4.F41.B216 R4.F41.B200 R4.F41.B184 R4.F41.B136 R4.F41.B120 R4.F41.B104 R4.F41.B88 R4.F41.B56 R4.F41.B40 R4.F41.B24 R4.F41.B8 R4.F41.B311 R4.F41.B295 R4.F41.B279 R4.F41.B263 R4.F41.B231 R4.F41.B215 R4.F41.B199 R4.F41.B183 R4.F41.B135 R4.F41.B119 R4.F41.B103 R4.F41.B87 R4.F41.B55 R4.F41.B39 R4.F41.B23 R4.F41.B7 R4.F41.B313 R4.F41.B297 R4.F41.B281 R4.F41.B265 R4.F41.B233 R4.F41.B217 R4.F41.B201 R4.F41.B185 R4.F41.B137 R4.F41.B121 R4.F41.B105 R4.F41.B89 R4.F41.B57 R4.F41.B41 R4.F41.B25 R4.F41.B9 R4.F41.B310 R4.F41.B294 R4.F41.B278 R4.F41.B262 R4.F41.B230 R4.F41.B214 R4.F41.B198 R4.F41.B182 R4.F41.B134 R4.F41.B118 R4.F41.B102 R4.F41.B86 R4.F41.B54 R4.F41.B38 R4.F41.B22 R4.F41.B6 R4.F41.B314 R4.F41.B298 R4.F41.B282 R4.F41.B266 R4.F41.B234 R4.F41.B218 R4.F41.B202 R4.F41.B186 R4.F41.B138 R4.F41.B122 R4.F41.B106 R4.F41.B90 R4.F41.B58 R4.F41.B42 R4.F41.B26 R4.F41.B10 R4.F41.B309 R4.F41.B293 R4.F41.B277 R4.F41.B261 R4.F41.B229 R4.F41.B213 R4.F41.B197 R4.F41.B181 R4.F41.B133 R4.F41.B117 R4.F41.B101 R4.F41.B85 R4.F41.B53 R4.F41.B37 R4.F41.B21 R4.F41.B5 R4.F41.B315 R4.F41.B299 R4.F41.B283 R4.F41.B267 R4.F41.B235 R4.F41.B219 R4.F41.B203 R4.F41.B187 R4.F41.B139 R4.F41.B123 R4.F41.B107 R4.F41.B91 R4.F41.B59 R4.F41.B43 R4.F41.B27 R4.F41.B11 R4.F41.B308 R4.F41.B292 R4.F41.B276 R4.F41.B260 R4.F41.B228 R4.F41.B212 R4.F41.B196 R4.F41.B180 R4.F41.B132 R4.F41.B116 R4.F41.B100 R4.F41.B84 R4.F41.B52 R4.F41.B36 R4.F41.B20 R4.F41.B4 R4.F40.B319 R4.F40.B303 R4.F40.B287 R4.F40.B271 R4.F40.B239 R4.F40.B223 R4.F40.B207 R4.F40.B191 R4.F40.B143 R4.F40.B127 R4.F40.B111 R4.F40.B95 R4.F40.B63 R4.F40.B47 R4.F40.B31 R4.F40.B15 R4.F40.B304 R4.F40.B288 R4.F40.B272 R4.F40.B256 R4.F40.B224 R4.F40.B208 R4.F40.B192 R4.F40.B176 R4.F40.B128 R4.F40.B112 R4.F40.B96 R4.F40.B80 R4.F40.B48 R4.F40.B32 R4.F40.B16 R4.F40.B0 R4.F40.B318 R4.F40.B302 R4.F40.B286 R4.F40.B270 R4.F40.B238 R4.F40.B222 R4.F40.B206 R4.F40.B190 R4.F40.B142 R4.F40.B126 R4.F40.B110 R4.F40.B94 R4.F40.B62 R4.F40.B46 R4.F40.B30 R4.F40.B14 R4.F40.B305 R4.F40.B289 R4.F40.B273 R4.F40.B257 R4.F40.B225 R4.F40.B209 R4.F40.B193 R4.F40.B177 R4.F40.B129 R4.F40.B113 R4.F40.B97 R4.F40.B81 R4.F40.B49 R4.F40.B33 R4.F40.B17 R4.F40.B1 R4.F40.B317 R4.F40.B301 R4.F40.B285 R4.F40.B269 R4.F40.B237 R4.F40.B221 R4.F40.B205 R4.F40.B189 R4.F40.B141 R4.F40.B125 R4.F40.B109 R4.F40.B93 R4.F40.B61 R4.F40.B45 R4.F40.B29 R4.F40.B13 R4.F40.B306 R4.F40.B290 R4.F40.B274 R4.F40.B258 R4.F40.B226 R4.F40.B210 R4.F40.B194 R4.F40.B178 R4.F40.B130 R4.F40.B114 R4.F40.B98 R4.F40.B82 R4.F40.B50 R4.F40.B34 R4.F40.B18 R4.F40.B2 R4.F40.B316 R4.F40.B300 R4.F40.B284 R4.F40.B268 R4.F40.B236 R4.F40.B220 R4.F40.B204 R4.F40.B188 R4.F40.B140 R4.F40.B124 R4.F40.B108 R4.F40.B92 R4.F40.B60 R4.F40.B44 R4.F40.B28 R4.F40.B12 R4.F40.B307 R4.F40.B291 R4.F40.B275 R4.F40.B259 R4.F40.B227 R4.F40.B211 R4.F40.B195 R4.F40.B179 R4.F40.B131 R4.F40.B115 R4.F40.B99 R4.F40.B83 R4.F40.B51 R4.F40.B35 R4.F40.B19 R4.F40.B3 R4.F40.B312 R4.F40.B296 R4.F40.B280 R4.F40.B264 R4.F40.B232 R4.F40.B216 R4.F40.B200 R4.F40.B184 R4.F40.B136 R4.F40.B120 R4.F40.B104 R4.F40.B88 R4.F40.B56 R4.F40.B40 R4.F40.B24 R4.F40.B8 R4.F40.B311 R4.F40.B295 R4.F40.B279 R4.F40.B263 R4.F40.B231 R4.F40.B215 R4.F40.B199 R4.F40.B183 R4.F40.B135 R4.F40.B119 R4.F40.B103 R4.F40.B87 R4.F40.B55 R4.F40.B39 R4.F40.B23 R4.F40.B7 R4.F40.B313 R4.F40.B297 R4.F40.B281 R4.F40.B265 R4.F40.B233 R4.F40.B217 R4.F40.B201 R4.F40.B185 R4.F40.B137 R4.F40.B121 R4.F40.B105 R4.F40.B89 R4.F40.B57 R4.F40.B41 R4.F40.B25 R4.F40.B9 R4.F40.B310 R4.F40.B294 R4.F40.B278 R4.F40.B262 R4.F40.B230 R4.F40.B214 R4.F40.B198 R4.F40.B182 R4.F40.B134 R4.F40.B118 R4.F40.B102 R4.F40.B86 R4.F40.B54 R4.F40.B38 R4.F40.B22 R4.F40.B6 R4.F40.B314 R4.F40.B298 R4.F40.B282 R4.F40.B266 R4.F40.B234 R4.F40.B218 R4.F40.B202 R4.F40.B186 R4.F40.B138 R4.F40.B122 R4.F40.B106 R4.F40.B90 R4.F40.B58 R4.F40.B42 R4.F40.B26 R4.F40.B10 R4.F40.B309 R4.F40.B293 R4.F40.B277 R4.F40.B261 R4.F40.B229 R4.F40.B213 R4.F40.B197 R4.F40.B181 R4.F40.B133 R4.F40.B117 R4.F40.B101 R4.F40.B85 R4.F40.B53 R4.F40.B37 R4.F40.B21 R4.F40.B5 R4.F40.B315 R4.F40.B299 R4.F40.B283 R4.F40.B267 R4.F40.B235 R4.F40.B219 R4.F40.B203 R4.F40.B187 R4.F40.B139 R4.F40.B123 R4.F40.B107 R4.F40.B91 R4.F40.B59 R4.F40.B43 R4.F40.B27 R4.F40.B11 R4.F40.B308 R4.F40.B292 R4.F40.B276 R4.F40.B260 R4.F40.B228 R4.F40.B212 R4.F40.B196 R4.F40.B180 R4.F40.B132 R4.F40.B116 R4.F40.B100 R4.F40.B84 R4.F40.B52 R4.F40.B36 R4.F40.B20 R4.F40.B4 R4.F39.B319 R4.F39.B303 R4.F39.B287 R4.F39.B271 R4.F39.B239 R4.F39.B223 R4.F39.B207 R4.F39.B191 R4.F39.B143 R4.F39.B127 R4.F39.B111 R4.F39.B95 R4.F39.B63 R4.F39.B47 R4.F39.B31 R4.F39.B15 R4.F39.B304 R4.F39.B288 R4.F39.B272 R4.F39.B256 R4.F39.B224 R4.F39.B208 R4.F39.B192 R4.F39.B176 R4.F39.B128 R4.F39.B112 R4.F39.B96 R4.F39.B80 R4.F39.B48 R4.F39.B32 R4.F39.B16 R4.F39.B0 R4.F39.B318 R4.F39.B302 R4.F39.B286 R4.F39.B270 R4.F39.B238 R4.F39.B222 R4.F39.B206 R4.F39.B190 R4.F39.B142 R4.F39.B126 R4.F39.B110 R4.F39.B94 R4.F39.B62 R4.F39.B46 R4.F39.B30 R4.F39.B14 R4.F39.B305 R4.F39.B289 R4.F39.B273 R4.F39.B257 R4.F39.B225 R4.F39.B209 R4.F39.B193 R4.F39.B177 R4.F39.B129 R4.F39.B113 R4.F39.B97 R4.F39.B81 R4.F39.B49 R4.F39.B33 R4.F39.B17 R4.F39.B1 R4.F39.B317 R4.F39.B301 R4.F39.B285 R4.F39.B269 R4.F39.B237 R4.F39.B221 R4.F39.B205 R4.F39.B189 R4.F39.B141 R4.F39.B125 R4.F39.B109 R4.F39.B93 R4.F39.B61 R4.F39.B45 R4.F39.B29 R4.F39.B13 R4.F39.B306 R4.F39.B290 R4.F39.B274 R4.F39.B258 R4.F39.B226 R4.F39.B210 R4.F39.B194 R4.F39.B178 R4.F39.B130 R4.F39.B114 R4.F39.B98 R4.F39.B82 R4.F39.B50 R4.F39.B34 R4.F39.B18 R4.F39.B2 R4.F39.B316 R4.F39.B300 R4.F39.B284 R4.F39.B268 R4.F39.B236 R4.F39.B220 R4.F39.B204 R4.F39.B188 R4.F39.B140 R4.F39.B124 R4.F39.B108 R4.F39.B92 R4.F39.B60 R4.F39.B44 R4.F39.B28 R4.F39.B12 R4.F39.B307 R4.F39.B291 R4.F39.B275 R4.F39.B259 R4.F39.B227 R4.F39.B211 R4.F39.B195 R4.F39.B179 R4.F39.B131 R4.F39.B115 R4.F39.B99 R4.F39.B83 R4.F39.B51 R4.F39.B35 R4.F39.B19 R4.F39.B3 R4.F39.B312 R4.F39.B296 R4.F39.B280 R4.F39.B264 R4.F39.B232 R4.F39.B216 R4.F39.B200 R4.F39.B184 R4.F39.B136 R4.F39.B120 R4.F39.B104 R4.F39.B88 R4.F39.B56 R4.F39.B40 R4.F39.B24 R4.F39.B8 R4.F39.B311 R4.F39.B295 R4.F39.B279 R4.F39.B263 R4.F39.B231 R4.F39.B215 R4.F39.B199 R4.F39.B183 R4.F39.B135 R4.F39.B119 R4.F39.B103 R4.F39.B87 R4.F39.B55 R4.F39.B39 R4.F39.B23 R4.F39.B7 R4.F39.B313 R4.F39.B297 R4.F39.B281 R4.F39.B265 R4.F39.B233 R4.F39.B217 R4.F39.B201 R4.F39.B185 R4.F39.B137 R4.F39.B121 R4.F39.B105 R4.F39.B89 R4.F39.B57 R4.F39.B41 R4.F39.B25 R4.F39.B9 R4.F39.B310 R4.F39.B294 R4.F39.B278 R4.F39.B262 R4.F39.B230 R4.F39.B214 R4.F39.B198 R4.F39.B182 R4.F39.B134 R4.F39.B118 R4.F39.B102 R4.F39.B86 R4.F39.B54 R4.F39.B38 R4.F39.B22 R4.F39.B6 R4.F39.B314 R4.F39.B298 R4.F39.B282 R4.F39.B266 R4.F39.B234 R4.F39.B218 R4.F39.B202 R4.F39.B186 R4.F39.B138 R4.F39.B122 R4.F39.B106 R4.F39.B90 R4.F39.B58 R4.F39.B42 R4.F39.B26 R4.F39.B10 R4.F39.B309 R4.F39.B293 R4.F39.B277 R4.F39.B261 R4.F39.B229 R4.F39.B213 R4.F39.B197 R4.F39.B181 R4.F39.B133 R4.F39.B117 R4.F39.B101 R4.F39.B85 R4.F39.B53 R4.F39.B37 R4.F39.B21 R4.F39.B5 R4.F39.B315 R4.F39.B299 R4.F39.B283 R4.F39.B267 R4.F39.B235 R4.F39.B219 R4.F39.B203 R4.F39.B187 R4.F39.B139 R4.F39.B123 R4.F39.B107 R4.F39.B91 R4.F39.B59 R4.F39.B43 R4.F39.B27 R4.F39.B11 R4.F39.B308 R4.F39.B292 R4.F39.B276 R4.F39.B260 R4.F39.B228 R4.F39.B212 R4.F39.B196 R4.F39.B180 R4.F39.B132 R4.F39.B116 R4.F39.B100 R4.F39.B84 R4.F39.B52 R4.F39.B36 R4.F39.B20 R4.F39.B4 R4.F38.B319 R4.F38.B303 R4.F38.B287 R4.F38.B271 R4.F38.B239 R4.F38.B223 R4.F38.B207 R4.F38.B191 R4.F38.B143 R4.F38.B127 R4.F38.B111 R4.F38.B95 R4.F38.B63 R4.F38.B47 R4.F38.B31 R4.F38.B15 R4.F38.B304 R4.F38.B288 R4.F38.B272 R4.F38.B256 R4.F38.B224 R4.F38.B208 R4.F38.B192 R4.F38.B176 R4.F38.B128 R4.F38.B112 R4.F38.B96 R4.F38.B80 R4.F38.B48 R4.F38.B32 R4.F38.B16 R4.F38.B0 R4.F38.B318 R4.F38.B302 R4.F38.B286 R4.F38.B270 R4.F38.B238 R4.F38.B222 R4.F38.B206 R4.F38.B190 R4.F38.B142 R4.F38.B126 R4.F38.B110 R4.F38.B94 R4.F38.B62 R4.F38.B46 R4.F38.B30 R4.F38.B14 R4.F38.B305 R4.F38.B289 R4.F38.B273 R4.F38.B257 R4.F38.B225 R4.F38.B209 R4.F38.B193 R4.F38.B177 R4.F38.B129 R4.F38.B113 R4.F38.B97 R4.F38.B81 R4.F38.B49 R4.F38.B33 R4.F38.B17 R4.F38.B1 R4.F38.B317 R4.F38.B301 R4.F38.B285 R4.F38.B269 R4.F38.B237 R4.F38.B221 R4.F38.B205 R4.F38.B189 R4.F38.B141 R4.F38.B125 R4.F38.B109 R4.F38.B93 R4.F38.B61 R4.F38.B45 R4.F38.B29 R4.F38.B13 R4.F38.B306 R4.F38.B290 R4.F38.B274 R4.F38.B258 R4.F38.B226 R4.F38.B210 R4.F38.B194 R4.F38.B178 R4.F38.B130 R4.F38.B114 R4.F38.B98 R4.F38.B82 R4.F38.B50 R4.F38.B34 R4.F38.B18 R4.F38.B2 R4.F38.B316 R4.F38.B300 R4.F38.B284 R4.F38.B268 R4.F38.B236 R4.F38.B220 R4.F38.B204 R4.F38.B188 R4.F38.B140 R4.F38.B124 R4.F38.B108 R4.F38.B92 R4.F38.B60 R4.F38.B44 R4.F38.B28 R4.F38.B12 R4.F38.B307 R4.F38.B291 R4.F38.B275 R4.F38.B259 R4.F38.B227 R4.F38.B211 R4.F38.B195 R4.F38.B179 R4.F38.B131 R4.F38.B115 R4.F38.B99 R4.F38.B83 R4.F38.B51 R4.F38.B35 R4.F38.B19 R4.F38.B3 R4.F38.B312 R4.F38.B296 R4.F38.B280 R4.F38.B264 R4.F38.B232 R4.F38.B216 R4.F38.B200 R4.F38.B184 R4.F38.B136 R4.F38.B120 R4.F38.B104 R4.F38.B88 R4.F38.B56 R4.F38.B40 R4.F38.B24 R4.F38.B8 R4.F38.B311 R4.F38.B295 R4.F38.B279 R4.F38.B263 R4.F38.B231 R4.F38.B215 R4.F38.B199 R4.F38.B183 R4.F38.B135 R4.F38.B119 R4.F38.B103 R4.F38.B87 R4.F38.B55 R4.F38.B39 R4.F38.B23 R4.F38.B7 R4.F38.B313 R4.F38.B297 R4.F38.B281 R4.F38.B265 R4.F38.B233 R4.F38.B217 R4.F38.B201 R4.F38.B185 R4.F38.B137 R4.F38.B121 R4.F38.B105 R4.F38.B89 R4.F38.B57 R4.F38.B41 R4.F38.B25 R4.F38.B9 R4.F38.B310 R4.F38.B294 R4.F38.B278 R4.F38.B262 R4.F38.B230 R4.F38.B214 R4.F38.B198 R4.F38.B182 R4.F38.B134 R4.F38.B118 R4.F38.B102 R4.F38.B86 R4.F38.B54 R4.F38.B38 R4.F38.B22 R4.F38.B6 R4.F38.B314 R4.F38.B298 R4.F38.B282 R4.F38.B266 R4.F38.B234 R4.F38.B218 R4.F38.B202 R4.F38.B186 R4.F38.B138 R4.F38.B122 R4.F38.B106 R4.F38.B90 R4.F38.B58 R4.F38.B42 R4.F38.B26 R4.F38.B10 R4.F38.B309 R4.F38.B293 R4.F38.B277 R4.F38.B261 R4.F38.B229 R4.F38.B213 R4.F38.B197 R4.F38.B181 R4.F38.B133 R4.F38.B117 R4.F38.B101 R4.F38.B85 R4.F38.B53 R4.F38.B37 R4.F38.B21 R4.F38.B5 R4.F38.B315 R4.F38.B299 R4.F38.B283 R4.F38.B267 R4.F38.B235 R4.F38.B219 R4.F38.B203 R4.F38.B187 R4.F38.B139 R4.F38.B123 R4.F38.B107 R4.F38.B91 R4.F38.B59 R4.F38.B43 R4.F38.B27 R4.F38.B11 R4.F38.B308 R4.F38.B292 R4.F38.B276 R4.F38.B260 R4.F38.B228 R4.F38.B212 R4.F38.B196 R4.F38.B180 R4.F38.B132 R4.F38.B116 R4.F38.B100 R4.F38.B84 R4.F38.B52 R4.F38.B36 R4.F38.B20 R4.F38.B4 R4.F37.B319 R4.F37.B303 R4.F37.B287 R4.F37.B271 R4.F37.B239 R4.F37.B223 R4.F37.B207 R4.F37.B191 R4.F37.B143 R4.F37.B127 R4.F37.B111 R4.F37.B95 R4.F37.B63 R4.F37.B47 R4.F37.B31 R4.F37.B15 R4.F37.B304 R4.F37.B288 R4.F37.B272 R4.F37.B256 R4.F37.B224 R4.F37.B208 R4.F37.B192 R4.F37.B176 R4.F37.B128 R4.F37.B112 R4.F37.B96 R4.F37.B80 R4.F37.B48 R4.F37.B32 R4.F37.B16 R4.F37.B0 R4.F37.B318 R4.F37.B302 R4.F37.B286 R4.F37.B270 R4.F37.B238 R4.F37.B222 R4.F37.B206 R4.F37.B190 R4.F37.B142 R4.F37.B126 R4.F37.B110 R4.F37.B94 R4.F37.B62 R4.F37.B46 R4.F37.B30 R4.F37.B14 R4.F37.B305 R4.F37.B289 R4.F37.B273 R4.F37.B257 R4.F37.B225 R4.F37.B209 R4.F37.B193 R4.F37.B177 R4.F37.B129 R4.F37.B113 R4.F37.B97 R4.F37.B81 R4.F37.B49 R4.F37.B33 R4.F37.B17 R4.F37.B1 R4.F37.B317 R4.F37.B301 R4.F37.B285 R4.F37.B269 R4.F37.B237 R4.F37.B221 R4.F37.B205 R4.F37.B189 R4.F37.B141 R4.F37.B125 R4.F37.B109 R4.F37.B93 R4.F37.B61 R4.F37.B45 R4.F37.B29 R4.F37.B13 R4.F37.B306 R4.F37.B290 R4.F37.B274 R4.F37.B258 R4.F37.B226 R4.F37.B210 R4.F37.B194 R4.F37.B178 R4.F37.B130 R4.F37.B114 R4.F37.B98 R4.F37.B82 R4.F37.B50 R4.F37.B34 R4.F37.B18 R4.F37.B2 R4.F37.B316 R4.F37.B300 R4.F37.B284 R4.F37.B268 R4.F37.B236 R4.F37.B220 R4.F37.B204 R4.F37.B188 R4.F37.B140 R4.F37.B124 R4.F37.B108 R4.F37.B92 R4.F37.B60 R4.F37.B44 R4.F37.B28 R4.F37.B12 R4.F37.B307 R4.F37.B291 R4.F37.B275 R4.F37.B259 R4.F37.B227 R4.F37.B211 R4.F37.B195 R4.F37.B179 R4.F37.B131 R4.F37.B115 R4.F37.B99 R4.F37.B83 R4.F37.B51 R4.F37.B35 R4.F37.B19 R4.F37.B3 R4.F37.B312 R4.F37.B296 R4.F37.B280 R4.F37.B264 R4.F37.B232 R4.F37.B216 R4.F37.B200 R4.F37.B184 R4.F37.B136 R4.F37.B120 R4.F37.B104 R4.F37.B88 R4.F37.B56 R4.F37.B40 R4.F37.B24 R4.F37.B8 R4.F37.B311 R4.F37.B295 R4.F37.B279 R4.F37.B263 R4.F37.B231 R4.F37.B215 R4.F37.B199 R4.F37.B183 R4.F37.B135 R4.F37.B119 R4.F37.B103 R4.F37.B87 R4.F37.B55 R4.F37.B39 R4.F37.B23 R4.F37.B7 R4.F37.B313 R4.F37.B297 R4.F37.B281 R4.F37.B265 R4.F37.B233 R4.F37.B217 R4.F37.B201 R4.F37.B185 R4.F37.B137 R4.F37.B121 R4.F37.B105 R4.F37.B89 R4.F37.B57 R4.F37.B41 R4.F37.B25 R4.F37.B9 R4.F37.B310 R4.F37.B294 R4.F37.B278 R4.F37.B262 R4.F37.B230 R4.F37.B214 R4.F37.B198 R4.F37.B182 R4.F37.B134 R4.F37.B118 R4.F37.B102 R4.F37.B86 R4.F37.B54 R4.F37.B38 R4.F37.B22 R4.F37.B6 R4.F37.B314 R4.F37.B298 R4.F37.B282 R4.F37.B266 R4.F37.B234 R4.F37.B218 R4.F37.B202 R4.F37.B186 R4.F37.B138 R4.F37.B122 R4.F37.B106 R4.F37.B90 R4.F37.B58 R4.F37.B42 R4.F37.B26 R4.F37.B10 R4.F37.B309 R4.F37.B293 R4.F37.B277 R4.F37.B261 R4.F37.B229 R4.F37.B213 R4.F37.B197 R4.F37.B181 R4.F37.B133 R4.F37.B117 R4.F37.B101 R4.F37.B85 R4.F37.B53 R4.F37.B37 R4.F37.B21 R4.F37.B5 R4.F37.B315 R4.F37.B299 R4.F37.B283 R4.F37.B267 R4.F37.B235 R4.F37.B219 R4.F37.B203 R4.F37.B187 R4.F37.B139 R4.F37.B123 R4.F37.B107 R4.F37.B91 R4.F37.B59 R4.F37.B43 R4.F37.B27 R4.F37.B11 R4.F37.B308 R4.F37.B292 R4.F37.B276 R4.F37.B260 R4.F37.B228 R4.F37.B212 R4.F37.B196 R4.F37.B180 R4.F37.B132 R4.F37.B116 R4.F37.B100 R4.F37.B84 R4.F37.B52 R4.F37.B36 R4.F37.B20 R4.F37.B4 R4.F36.B319 R4.F36.B303 R4.F36.B287 R4.F36.B271 R4.F36.B239 R4.F36.B223 R4.F36.B207 R4.F36.B191 R4.F36.B143 R4.F36.B127 R4.F36.B111 R4.F36.B95 R4.F36.B63 R4.F36.B47 R4.F36.B31 R4.F36.B15 R4.F36.B304 R4.F36.B288 R4.F36.B272 R4.F36.B256 R4.F36.B224 R4.F36.B208 R4.F36.B192 R4.F36.B176 R4.F36.B128 R4.F36.B112 R4.F36.B96 R4.F36.B80 R4.F36.B48 R4.F36.B32 R4.F36.B16 R4.F36.B0 R4.F36.B318 R4.F36.B302 R4.F36.B286 R4.F36.B270 R4.F36.B238 R4.F36.B222 R4.F36.B206 R4.F36.B190 R4.F36.B142 R4.F36.B126 R4.F36.B110 R4.F36.B94 R4.F36.B62 R4.F36.B46 R4.F36.B30 R4.F36.B14 R4.F36.B305 R4.F36.B289 R4.F36.B273 R4.F36.B257 R4.F36.B225 R4.F36.B209 R4.F36.B193 R4.F36.B177 R4.F36.B129 R4.F36.B113 R4.F36.B97 R4.F36.B81 R4.F36.B49 R4.F36.B33 R4.F36.B17 R4.F36.B1 R4.F36.B317 R4.F36.B301 R4.F36.B285 R4.F36.B269 R4.F36.B237 R4.F36.B221 R4.F36.B205 R4.F36.B189 R4.F36.B141 R4.F36.B125 R4.F36.B109 R4.F36.B93 R4.F36.B61 R4.F36.B45 R4.F36.B29 R4.F36.B13 R4.F36.B306 R4.F36.B290 R4.F36.B274 R4.F36.B258 R4.F36.B226 R4.F36.B210 R4.F36.B194 R4.F36.B178 R4.F36.B130 R4.F36.B114 R4.F36.B98 R4.F36.B82 R4.F36.B50 R4.F36.B34 R4.F36.B18 R4.F36.B2 R4.F36.B316 R4.F36.B300 R4.F36.B284 R4.F36.B268 R4.F36.B236 R4.F36.B220 R4.F36.B204 R4.F36.B188 R4.F36.B140 R4.F36.B124 R4.F36.B108 R4.F36.B92 R4.F36.B60 R4.F36.B44 R4.F36.B28 R4.F36.B12 R4.F36.B307 R4.F36.B291 R4.F36.B275 R4.F36.B259 R4.F36.B227 R4.F36.B211 R4.F36.B195 R4.F36.B179 R4.F36.B131 R4.F36.B115 R4.F36.B99 R4.F36.B83 R4.F36.B51 R4.F36.B35 R4.F36.B19 R4.F36.B3 R4.F36.B312 R4.F36.B296 R4.F36.B280 R4.F36.B264 R4.F36.B232 R4.F36.B216 R4.F36.B200 R4.F36.B184 R4.F36.B136 R4.F36.B120 R4.F36.B104 R4.F36.B88 R4.F36.B56 R4.F36.B40 R4.F36.B24 R4.F36.B8 R4.F36.B311 R4.F36.B295 R4.F36.B279 R4.F36.B263 R4.F36.B231 R4.F36.B215 R4.F36.B199 R4.F36.B183 R4.F36.B135 R4.F36.B119 R4.F36.B103 R4.F36.B87 R4.F36.B55 R4.F36.B39 R4.F36.B23 R4.F36.B7 R4.F36.B313 R4.F36.B297 R4.F36.B281 R4.F36.B265 R4.F36.B233 R4.F36.B217 R4.F36.B201 R4.F36.B185 R4.F36.B137 R4.F36.B121 R4.F36.B105 R4.F36.B89 R4.F36.B57 R4.F36.B41 R4.F36.B25 R4.F36.B9 R4.F36.B310 R4.F36.B294 R4.F36.B278 R4.F36.B262 R4.F36.B230 R4.F36.B214 R4.F36.B198 R4.F36.B182 R4.F36.B134 R4.F36.B118 R4.F36.B102 R4.F36.B86 R4.F36.B54 R4.F36.B38 R4.F36.B22 R4.F36.B6 R4.F36.B314 R4.F36.B298 R4.F36.B282 R4.F36.B266 R4.F36.B234 R4.F36.B218 R4.F36.B202 R4.F36.B186 R4.F36.B138 R4.F36.B122 R4.F36.B106 R4.F36.B90 R4.F36.B58 R4.F36.B42 R4.F36.B26 R4.F36.B10 R4.F36.B309 R4.F36.B293 R4.F36.B277 R4.F36.B261 R4.F36.B229 R4.F36.B213 R4.F36.B197 R4.F36.B181 R4.F36.B133 R4.F36.B117 R4.F36.B101 R4.F36.B85 R4.F36.B53 R4.F36.B37 R4.F36.B21 R4.F36.B5 R4.F36.B315 R4.F36.B299 R4.F36.B283 R4.F36.B267 R4.F36.B235 R4.F36.B219 R4.F36.B203 R4.F36.B187 R4.F36.B139 R4.F36.B123 R4.F36.B107 R4.F36.B91 R4.F36.B59 R4.F36.B43 R4.F36.B27 R4.F36.B11 R4.F36.B308 R4.F36.B292 R4.F36.B276 R4.F36.B260 R4.F36.B228 R4.F36.B212 R4.F36.B196 R4.F36.B180 R4.F36.B132 R4.F36.B116 R4.F36.B100 R4.F36.B84 R4.F36.B52 R4.F36.B36 R4.F36.B20 R4.F36.B4 R4.F35.B319 R4.F35.B303 R4.F35.B287 R4.F35.B271 R4.F35.B239 R4.F35.B223 R4.F35.B207 R4.F35.B191 R4.F35.B143 R4.F35.B127 R4.F35.B111 R4.F35.B95 R4.F35.B63 R4.F35.B47 R4.F35.B31 R4.F35.B15 R4.F35.B304 R4.F35.B288 R4.F35.B272 R4.F35.B256 R4.F35.B224 R4.F35.B208 R4.F35.B192 R4.F35.B176 R4.F35.B128 R4.F35.B112 R4.F35.B96 R4.F35.B80 R4.F35.B48 R4.F35.B32 R4.F35.B16 R4.F35.B0 R4.F35.B318 R4.F35.B302 R4.F35.B286 R4.F35.B270 R4.F35.B238 R4.F35.B222 R4.F35.B206 R4.F35.B190 R4.F35.B142 R4.F35.B126 R4.F35.B110 R4.F35.B94 R4.F35.B62 R4.F35.B46 R4.F35.B30 R4.F35.B14 R4.F35.B305 R4.F35.B289 R4.F35.B273 R4.F35.B257 R4.F35.B225 R4.F35.B209 R4.F35.B193 R4.F35.B177 R4.F35.B129 R4.F35.B113 R4.F35.B97 R4.F35.B81 R4.F35.B49 R4.F35.B33 R4.F35.B17 R4.F35.B1 R4.F35.B317 R4.F35.B301 R4.F35.B285 R4.F35.B269 R4.F35.B237 R4.F35.B221 R4.F35.B205 R4.F35.B189 R4.F35.B141 R4.F35.B125 R4.F35.B109 R4.F35.B93 R4.F35.B61 R4.F35.B45 R4.F35.B29 R4.F35.B13 R4.F35.B306 R4.F35.B290 R4.F35.B274 R4.F35.B258 R4.F35.B226 R4.F35.B210 R4.F35.B194 R4.F35.B178 R4.F35.B130 R4.F35.B114 R4.F35.B98 R4.F35.B82 R4.F35.B50 R4.F35.B34 R4.F35.B18 R4.F35.B2 R4.F35.B316 R4.F35.B300 R4.F35.B284 R4.F35.B268 R4.F35.B236 R4.F35.B220 R4.F35.B204 R4.F35.B188 R4.F35.B140 R4.F35.B124 R4.F35.B108 R4.F35.B92 R4.F35.B60 R4.F35.B44 R4.F35.B28 R4.F35.B12 R4.F35.B307 R4.F35.B291 R4.F35.B275 R4.F35.B259 R4.F35.B227 R4.F35.B211 R4.F35.B195 R4.F35.B179 R4.F35.B131 R4.F35.B115 R4.F35.B99 R4.F35.B83 R4.F35.B51 R4.F35.B35 R4.F35.B19 R4.F35.B3 R4.F35.B312 R4.F35.B296 R4.F35.B280 R4.F35.B264 R4.F35.B232 R4.F35.B216 R4.F35.B200 R4.F35.B184 R4.F35.B136 R4.F35.B120 R4.F35.B104 R4.F35.B88 R4.F35.B56 R4.F35.B40 R4.F35.B24 R4.F35.B8 R4.F35.B311 R4.F35.B295 R4.F35.B279 R4.F35.B263 R4.F35.B231 R4.F35.B215 R4.F35.B199 R4.F35.B183 R4.F35.B135 R4.F35.B119 R4.F35.B103 R4.F35.B87 R4.F35.B55 R4.F35.B39 R4.F35.B23 R4.F35.B7 R4.F35.B313 R4.F35.B297 R4.F35.B281 R4.F35.B265 R4.F35.B233 R4.F35.B217 R4.F35.B201 R4.F35.B185 R4.F35.B137 R4.F35.B121 R4.F35.B105 R4.F35.B89 R4.F35.B57 R4.F35.B41 R4.F35.B25 R4.F35.B9 R4.F35.B310 R4.F35.B294 R4.F35.B278 R4.F35.B262 R4.F35.B230 R4.F35.B214 R4.F35.B198 R4.F35.B182 R4.F35.B134 R4.F35.B118 R4.F35.B102 R4.F35.B86 R4.F35.B54 R4.F35.B38 R4.F35.B22 R4.F35.B6 R4.F35.B314 R4.F35.B298 R4.F35.B282 R4.F35.B266 R4.F35.B234 R4.F35.B218 R4.F35.B202 R4.F35.B186 R4.F35.B138 R4.F35.B122 R4.F35.B106 R4.F35.B90 R4.F35.B58 R4.F35.B42 R4.F35.B26 R4.F35.B10 R4.F35.B309 R4.F35.B293 R4.F35.B277 R4.F35.B261 R4.F35.B229 R4.F35.B213 R4.F35.B197 R4.F35.B181 R4.F35.B133 R4.F35.B117 R4.F35.B101 R4.F35.B85 R4.F35.B53 R4.F35.B37 R4.F35.B21 R4.F35.B5 R4.F35.B315 R4.F35.B299 R4.F35.B283 R4.F35.B267 R4.F35.B235 R4.F35.B219 R4.F35.B203 R4.F35.B187 R4.F35.B139 R4.F35.B123 R4.F35.B107 R4.F35.B91 R4.F35.B59 R4.F35.B43 R4.F35.B27 R4.F35.B11 R4.F35.B308 R4.F35.B292 R4.F35.B276 R4.F35.B260 R4.F35.B228 R4.F35.B212 R4.F35.B196 R4.F35.B180 R4.F35.B132 R4.F35.B116 R4.F35.B100 R4.F35.B84 R4.F35.B52 R4.F35.B36 R4.F35.B20 R4.F35.B4 R4.F34.B319 R4.F34.B303 R4.F34.B287 R4.F34.B271 R4.F34.B239 R4.F34.B223 R4.F34.B207 R4.F34.B191 R4.F34.B143 R4.F34.B127 R4.F34.B111 R4.F34.B95 R4.F34.B63 R4.F34.B47 R4.F34.B31 R4.F34.B15 R4.F34.B304 R4.F34.B288 R4.F34.B272 R4.F34.B256 R4.F34.B224 R4.F34.B208 R4.F34.B192 R4.F34.B176 R4.F34.B128 R4.F34.B112 R4.F34.B96 R4.F34.B80 R4.F34.B48 R4.F34.B32 R4.F34.B16 R4.F34.B0 R4.F34.B318 R4.F34.B302 R4.F34.B286 R4.F34.B270 R4.F34.B238 R4.F34.B222 R4.F34.B206 R4.F34.B190 R4.F34.B142 R4.F34.B126 R4.F34.B110 R4.F34.B94 R4.F34.B62 R4.F34.B46 R4.F34.B30 R4.F34.B14 R4.F34.B305 R4.F34.B289 R4.F34.B273 R4.F34.B257 R4.F34.B225 R4.F34.B209 R4.F34.B193 R4.F34.B177 R4.F34.B129 R4.F34.B113 R4.F34.B97 R4.F34.B81 R4.F34.B49 R4.F34.B33 R4.F34.B17 R4.F34.B1 R4.F34.B317 R4.F34.B301 R4.F34.B285 R4.F34.B269 R4.F34.B237 R4.F34.B221 R4.F34.B205 R4.F34.B189 R4.F34.B141 R4.F34.B125 R4.F34.B109 R4.F34.B93 R4.F34.B61 R4.F34.B45 R4.F34.B29 R4.F34.B13 R4.F34.B306 R4.F34.B290 R4.F34.B274 R4.F34.B258 R4.F34.B226 R4.F34.B210 R4.F34.B194 R4.F34.B178 R4.F34.B130 R4.F34.B114 R4.F34.B98 R4.F34.B82 R4.F34.B50 R4.F34.B34 R4.F34.B18 R4.F34.B2 R4.F34.B316 R4.F34.B300 R4.F34.B284 R4.F34.B268 R4.F34.B236 R4.F34.B220 R4.F34.B204 R4.F34.B188 R4.F34.B140 R4.F34.B124 R4.F34.B108 R4.F34.B92 R4.F34.B60 R4.F34.B44 R4.F34.B28 R4.F34.B12 R4.F34.B307 R4.F34.B291 R4.F34.B275 R4.F34.B259 R4.F34.B227 R4.F34.B211 R4.F34.B195 R4.F34.B179 R4.F34.B131 R4.F34.B115 R4.F34.B99 R4.F34.B83 R4.F34.B51 R4.F34.B35 R4.F34.B19 R4.F34.B3 R4.F34.B312 R4.F34.B296 R4.F34.B280 R4.F34.B264 R4.F34.B232 R4.F34.B216 R4.F34.B200 R4.F34.B184 R4.F34.B136 R4.F34.B120 R4.F34.B104 R4.F34.B88 R4.F34.B56 R4.F34.B40 R4.F34.B24 R4.F34.B8 R4.F34.B311 R4.F34.B295 R4.F34.B279 R4.F34.B263 R4.F34.B231 R4.F34.B215 R4.F34.B199 R4.F34.B183 R4.F34.B135 R4.F34.B119 R4.F34.B103 R4.F34.B87 R4.F34.B55 R4.F34.B39 R4.F34.B23 R4.F34.B7 R4.F34.B313 R4.F34.B297 R4.F34.B281 R4.F34.B265 R4.F34.B233 R4.F34.B217 R4.F34.B201 R4.F34.B185 R4.F34.B137 R4.F34.B121 R4.F34.B105 R4.F34.B89 R4.F34.B57 R4.F34.B41 R4.F34.B25 R4.F34.B9 R4.F34.B310 R4.F34.B294 R4.F34.B278 R4.F34.B262 R4.F34.B230 R4.F34.B214 R4.F34.B198 R4.F34.B182 R4.F34.B134 R4.F34.B118 R4.F34.B102 R4.F34.B86 R4.F34.B54 R4.F34.B38 R4.F34.B22 R4.F34.B6 R4.F34.B314 R4.F34.B298 R4.F34.B282 R4.F34.B266 R4.F34.B234 R4.F34.B218 R4.F34.B202 R4.F34.B186 R4.F34.B138 R4.F34.B122 R4.F34.B106 R4.F34.B90 R4.F34.B58 R4.F34.B42 R4.F34.B26 R4.F34.B10 R4.F34.B309 R4.F34.B293 R4.F34.B277 R4.F34.B261 R4.F34.B229 R4.F34.B213 R4.F34.B197 R4.F34.B181 R4.F34.B133 R4.F34.B117 R4.F34.B101 R4.F34.B85 R4.F34.B53 R4.F34.B37 R4.F34.B21 R4.F34.B5 R4.F34.B315 R4.F34.B299 R4.F34.B283 R4.F34.B267 R4.F34.B235 R4.F34.B219 R4.F34.B203 R4.F34.B187 R4.F34.B139 R4.F34.B123 R4.F34.B107 R4.F34.B91 R4.F34.B59 R4.F34.B43 R4.F34.B27 R4.F34.B11 R4.F34.B308 R4.F34.B292 R4.F34.B276 R4.F34.B260 R4.F34.B228 R4.F34.B212 R4.F34.B196 R4.F34.B180 R4.F34.B132 R4.F34.B116 R4.F34.B100 R4.F34.B84 R4.F34.B52 R4.F34.B36 R4.F34.B20 R4.F34.B4 R4.F33.B319 R4.F33.B303 R4.F33.B287 R4.F33.B271 R4.F33.B239 R4.F33.B223 R4.F33.B207 R4.F33.B191 R4.F33.B143 R4.F33.B127 R4.F33.B111 R4.F33.B95 R4.F33.B63 R4.F33.B47 R4.F33.B31 R4.F33.B15 R4.F33.B304 R4.F33.B288 R4.F33.B272 R4.F33.B256 R4.F33.B224 R4.F33.B208 R4.F33.B192 R4.F33.B176 R4.F33.B128 R4.F33.B112 R4.F33.B96 R4.F33.B80 R4.F33.B48 R4.F33.B32 R4.F33.B16 R4.F33.B0 R4.F33.B318 R4.F33.B302 R4.F33.B286 R4.F33.B270 R4.F33.B238 R4.F33.B222 R4.F33.B206 R4.F33.B190 R4.F33.B142 R4.F33.B126 R4.F33.B110 R4.F33.B94 R4.F33.B62 R4.F33.B46 R4.F33.B30 R4.F33.B14 R4.F33.B305 R4.F33.B289 R4.F33.B273 R4.F33.B257 R4.F33.B225 R4.F33.B209 R4.F33.B193 R4.F33.B177 R4.F33.B129 R4.F33.B113 R4.F33.B97 R4.F33.B81 R4.F33.B49 R4.F33.B33 R4.F33.B17 R4.F33.B1 R4.F33.B317 R4.F33.B301 R4.F33.B285 R4.F33.B269 R4.F33.B237 R4.F33.B221 R4.F33.B205 R4.F33.B189 R4.F33.B141 R4.F33.B125 R4.F33.B109 R4.F33.B93 R4.F33.B61 R4.F33.B45 R4.F33.B29 R4.F33.B13 R4.F33.B306 R4.F33.B290 R4.F33.B274 R4.F33.B258 R4.F33.B226 R4.F33.B210 R4.F33.B194 R4.F33.B178 R4.F33.B130 R4.F33.B114 R4.F33.B98 R4.F33.B82 R4.F33.B50 R4.F33.B34 R4.F33.B18 R4.F33.B2 R4.F33.B316 R4.F33.B300 R4.F33.B284 R4.F33.B268 R4.F33.B236 R4.F33.B220 R4.F33.B204 R4.F33.B188 R4.F33.B140 R4.F33.B124 R4.F33.B108 R4.F33.B92 R4.F33.B60 R4.F33.B44 R4.F33.B28 R4.F33.B12 R4.F33.B307 R4.F33.B291 R4.F33.B275 R4.F33.B259 R4.F33.B227 R4.F33.B211 R4.F33.B195 R4.F33.B179 R4.F33.B131 R4.F33.B115 R4.F33.B99 R4.F33.B83 R4.F33.B51 R4.F33.B35 R4.F33.B19 R4.F33.B3 R4.F33.B312 R4.F33.B296 R4.F33.B280 R4.F33.B264 R4.F33.B232 R4.F33.B216 R4.F33.B200 R4.F33.B184 R4.F33.B136 R4.F33.B120 R4.F33.B104 R4.F33.B88 R4.F33.B56 R4.F33.B40 R4.F33.B24 R4.F33.B8 R4.F33.B311 R4.F33.B295 R4.F33.B279 R4.F33.B263 R4.F33.B231 R4.F33.B215 R4.F33.B199 R4.F33.B183 R4.F33.B135 R4.F33.B119 R4.F33.B103 R4.F33.B87 R4.F33.B55 R4.F33.B39 R4.F33.B23 R4.F33.B7 R4.F33.B313 R4.F33.B297 R4.F33.B281 R4.F33.B265 R4.F33.B233 R4.F33.B217 R4.F33.B201 R4.F33.B185 R4.F33.B137 R4.F33.B121 R4.F33.B105 R4.F33.B89 R4.F33.B57 R4.F33.B41 R4.F33.B25 R4.F33.B9 R4.F33.B310 R4.F33.B294 R4.F33.B278 R4.F33.B262 R4.F33.B230 R4.F33.B214 R4.F33.B198 R4.F33.B182 R4.F33.B134 R4.F33.B118 R4.F33.B102 R4.F33.B86 R4.F33.B54 R4.F33.B38 R4.F33.B22 R4.F33.B6 R4.F33.B314 R4.F33.B298 R4.F33.B282 R4.F33.B266 R4.F33.B234 R4.F33.B218 R4.F33.B202 R4.F33.B186 R4.F33.B138 R4.F33.B122 R4.F33.B106 R4.F33.B90 R4.F33.B58 R4.F33.B42 R4.F33.B26 R4.F33.B10 R4.F33.B309 R4.F33.B293 R4.F33.B277 R4.F33.B261 R4.F33.B229 R4.F33.B213 R4.F33.B197 R4.F33.B181 R4.F33.B133 R4.F33.B117 R4.F33.B101 R4.F33.B85 R4.F33.B53 R4.F33.B37 R4.F33.B21 R4.F33.B5 R4.F33.B315 R4.F33.B299 R4.F33.B283 R4.F33.B267 R4.F33.B235 R4.F33.B219 R4.F33.B203 R4.F33.B187 R4.F33.B139 R4.F33.B123 R4.F33.B107 R4.F33.B91 R4.F33.B59 R4.F33.B43 R4.F33.B27 R4.F33.B11 R4.F33.B308 R4.F33.B292 R4.F33.B276 R4.F33.B260 R4.F33.B228 R4.F33.B212 R4.F33.B196 R4.F33.B180 R4.F33.B132 R4.F33.B116 R4.F33.B100 R4.F33.B84 R4.F33.B52 R4.F33.B36 R4.F33.B20 R4.F33.B4 R4.F32.B319 R4.F32.B303 R4.F32.B287 R4.F32.B271 R4.F32.B239 R4.F32.B223 R4.F32.B207 R4.F32.B191 R4.F32.B143 R4.F32.B127 R4.F32.B111 R4.F32.B95 R4.F32.B63 R4.F32.B47 R4.F32.B31 R4.F32.B15 R4.F32.B304 R4.F32.B288 R4.F32.B272 R4.F32.B256 R4.F32.B224 R4.F32.B208 R4.F32.B192 R4.F32.B176 R4.F32.B128 R4.F32.B112 R4.F32.B96 R4.F32.B80 R4.F32.B48 R4.F32.B32 R4.F32.B16 R4.F32.B0 R4.F32.B318 R4.F32.B302 R4.F32.B286 R4.F32.B270 R4.F32.B238 R4.F32.B222 R4.F32.B206 R4.F32.B190 R4.F32.B142 R4.F32.B126 R4.F32.B110 R4.F32.B94 R4.F32.B62 R4.F32.B46 R4.F32.B30 R4.F32.B14 R4.F32.B305 R4.F32.B289 R4.F32.B273 R4.F32.B257 R4.F32.B225 R4.F32.B209 R4.F32.B193 R4.F32.B177 R4.F32.B129 R4.F32.B113 R4.F32.B97 R4.F32.B81 R4.F32.B49 R4.F32.B33 R4.F32.B17 R4.F32.B1 R4.F32.B317 R4.F32.B301 R4.F32.B285 R4.F32.B269 R4.F32.B237 R4.F32.B221 R4.F32.B205 R4.F32.B189 R4.F32.B141 R4.F32.B125 R4.F32.B109 R4.F32.B93 R4.F32.B61 R4.F32.B45 R4.F32.B29 R4.F32.B13 R4.F32.B306 R4.F32.B290 R4.F32.B274 R4.F32.B258 R4.F32.B226 R4.F32.B210 R4.F32.B194 R4.F32.B178 R4.F32.B130 R4.F32.B114 R4.F32.B98 R4.F32.B82 R4.F32.B50 R4.F32.B34 R4.F32.B18 R4.F32.B2 R4.F32.B316 R4.F32.B300 R4.F32.B284 R4.F32.B268 R4.F32.B236 R4.F32.B220 R4.F32.B204 R4.F32.B188 R4.F32.B140 R4.F32.B124 R4.F32.B108 R4.F32.B92 R4.F32.B60 R4.F32.B44 R4.F32.B28 R4.F32.B12 R4.F32.B307 R4.F32.B291 R4.F32.B275 R4.F32.B259 R4.F32.B227 R4.F32.B211 R4.F32.B195 R4.F32.B179 R4.F32.B131 R4.F32.B115 R4.F32.B99 R4.F32.B83 R4.F32.B51 R4.F32.B35 R4.F32.B19 R4.F32.B3 R4.F32.B312 R4.F32.B296 R4.F32.B280 R4.F32.B264 R4.F32.B232 R4.F32.B216 R4.F32.B200 R4.F32.B184 R4.F32.B136 R4.F32.B120 R4.F32.B104 R4.F32.B88 R4.F32.B56 R4.F32.B40 R4.F32.B24 R4.F32.B8 R4.F32.B311 R4.F32.B295 R4.F32.B279 R4.F32.B263 R4.F32.B231 R4.F32.B215 R4.F32.B199 R4.F32.B183 R4.F32.B135 R4.F32.B119 R4.F32.B103 R4.F32.B87 R4.F32.B55 R4.F32.B39 R4.F32.B23 R4.F32.B7 R4.F32.B313 R4.F32.B297 R4.F32.B281 R4.F32.B265 R4.F32.B233 R4.F32.B217 R4.F32.B201 R4.F32.B185 R4.F32.B137 R4.F32.B121 R4.F32.B105 R4.F32.B89 R4.F32.B57 R4.F32.B41 R4.F32.B25 R4.F32.B9 R4.F32.B310 R4.F32.B294 R4.F32.B278 R4.F32.B262 R4.F32.B230 R4.F32.B214 R4.F32.B198 R4.F32.B182 R4.F32.B134 R4.F32.B118 R4.F32.B102 R4.F32.B86 R4.F32.B54 R4.F32.B38 R4.F32.B22 R4.F32.B6 R4.F32.B314 R4.F32.B298 R4.F32.B282 R4.F32.B266 R4.F32.B234 R4.F32.B218 R4.F32.B202 R4.F32.B186 R4.F32.B138 R4.F32.B122 R4.F32.B106 R4.F32.B90 R4.F32.B58 R4.F32.B42 R4.F32.B26 R4.F32.B10 R4.F32.B309 R4.F32.B293 R4.F32.B277 R4.F32.B261 R4.F32.B229 R4.F32.B213 R4.F32.B197 R4.F32.B181 R4.F32.B133 R4.F32.B117 R4.F32.B101 R4.F32.B85 R4.F32.B53 R4.F32.B37 R4.F32.B21 R4.F32.B5 R4.F32.B315 R4.F32.B299 R4.F32.B283 R4.F32.B267 R4.F32.B235 R4.F32.B219 R4.F32.B203 R4.F32.B187 R4.F32.B139 R4.F32.B123 R4.F32.B107 R4.F32.B91 R4.F32.B59 R4.F32.B43 R4.F32.B27 R4.F32.B11 R4.F32.B308 R4.F32.B292 R4.F32.B276 R4.F32.B260 R4.F32.B228 R4.F32.B212 R4.F32.B196 R4.F32.B180 R4.F32.B132 R4.F32.B116 R4.F32.B100 R4.F32.B84 R4.F32.B52 R4.F32.B36 R4.F32.B20 R4.F32.B4 R4.F31.B319 R4.F31.B303 R4.F31.B287 R4.F31.B271 R4.F31.B239 R4.F31.B223 R4.F31.B207 R4.F31.B191 R4.F31.B143 R4.F31.B127 R4.F31.B111 R4.F31.B95 R4.F31.B63 R4.F31.B47 R4.F31.B31 R4.F31.B15 R4.F31.B304 R4.F31.B288 R4.F31.B272 R4.F31.B256 R4.F31.B224 R4.F31.B208 R4.F31.B192 R4.F31.B176 R4.F31.B128 R4.F31.B112 R4.F31.B96 R4.F31.B80 R4.F31.B48 R4.F31.B32 R4.F31.B16 R4.F31.B0 R4.F31.B318 R4.F31.B302 R4.F31.B286 R4.F31.B270 R4.F31.B238 R4.F31.B222 R4.F31.B206 R4.F31.B190 R4.F31.B142 R4.F31.B126 R4.F31.B110 R4.F31.B94 R4.F31.B62 R4.F31.B46 R4.F31.B30 R4.F31.B14 R4.F31.B305 R4.F31.B289 R4.F31.B273 R4.F31.B257 R4.F31.B225 R4.F31.B209 R4.F31.B193 R4.F31.B177 R4.F31.B129 R4.F31.B113 R4.F31.B97 R4.F31.B81 R4.F31.B49 R4.F31.B33 R4.F31.B17 R4.F31.B1 R4.F31.B317 R4.F31.B301 R4.F31.B285 R4.F31.B269 R4.F31.B237 R4.F31.B221 R4.F31.B205 R4.F31.B189 R4.F31.B141 R4.F31.B125 R4.F31.B109 R4.F31.B93 R4.F31.B61 R4.F31.B45 R4.F31.B29 R4.F31.B13 R4.F31.B306 R4.F31.B290 R4.F31.B274 R4.F31.B258 R4.F31.B226 R4.F31.B210 R4.F31.B194 R4.F31.B178 R4.F31.B130 R4.F31.B114 R4.F31.B98 R4.F31.B82 R4.F31.B50 R4.F31.B34 R4.F31.B18 R4.F31.B2 R4.F31.B316 R4.F31.B300 R4.F31.B284 R4.F31.B268 R4.F31.B236 R4.F31.B220 R4.F31.B204 R4.F31.B188 R4.F31.B140 R4.F31.B124 R4.F31.B108 R4.F31.B92 R4.F31.B60 R4.F31.B44 R4.F31.B28 R4.F31.B12 R4.F31.B307 R4.F31.B291 R4.F31.B275 R4.F31.B259 R4.F31.B227 R4.F31.B211 R4.F31.B195 R4.F31.B179 R4.F31.B131 R4.F31.B115 R4.F31.B99 R4.F31.B83 R4.F31.B51 R4.F31.B35 R4.F31.B19 R4.F31.B3 R4.F31.B312 R4.F31.B296 R4.F31.B280 R4.F31.B264 R4.F31.B232 R4.F31.B216 R4.F31.B200 R4.F31.B184 R4.F31.B136 R4.F31.B120 R4.F31.B104 R4.F31.B88 R4.F31.B56 R4.F31.B40 R4.F31.B24 R4.F31.B8 R4.F31.B311 R4.F31.B295 R4.F31.B279 R4.F31.B263 R4.F31.B231 R4.F31.B215 R4.F31.B199 R4.F31.B183 R4.F31.B135 R4.F31.B119 R4.F31.B103 R4.F31.B87 R4.F31.B55 R4.F31.B39 R4.F31.B23 R4.F31.B7 R4.F31.B313 R4.F31.B297 R4.F31.B281 R4.F31.B265 R4.F31.B233 R4.F31.B217 R4.F31.B201 R4.F31.B185 R4.F31.B137 R4.F31.B121 R4.F31.B105 R4.F31.B89 R4.F31.B57 R4.F31.B41 R4.F31.B25 R4.F31.B9 R4.F31.B310 R4.F31.B294 R4.F31.B278 R4.F31.B262 R4.F31.B230 R4.F31.B214 R4.F31.B198 R4.F31.B182 R4.F31.B134 R4.F31.B118 R4.F31.B102 R4.F31.B86 R4.F31.B54 R4.F31.B38 R4.F31.B22 R4.F31.B6 R4.F31.B314 R4.F31.B298 R4.F31.B282 R4.F31.B266 R4.F31.B234 R4.F31.B218 R4.F31.B202 R4.F31.B186 R4.F31.B138 R4.F31.B122 R4.F31.B106 R4.F31.B90 R4.F31.B58 R4.F31.B42 R4.F31.B26 R4.F31.B10 R4.F31.B309 R4.F31.B293 R4.F31.B277 R4.F31.B261 R4.F31.B229 R4.F31.B213 R4.F31.B197 R4.F31.B181 R4.F31.B133 R4.F31.B117 R4.F31.B101 R4.F31.B85 R4.F31.B53 R4.F31.B37 R4.F31.B21 R4.F31.B5 R4.F31.B315 R4.F31.B299 R4.F31.B283 R4.F31.B267 R4.F31.B235 R4.F31.B219 R4.F31.B203 R4.F31.B187 R4.F31.B139 R4.F31.B123 R4.F31.B107 R4.F31.B91 R4.F31.B59 R4.F31.B43 R4.F31.B27 R4.F31.B11 R4.F31.B308 R4.F31.B292 R4.F31.B276 R4.F31.B260 R4.F31.B228 R4.F31.B212 R4.F31.B196 R4.F31.B180 R4.F31.B132 R4.F31.B116 R4.F31.B100 R4.F31.B84 R4.F31.B52 R4.F31.B36 R4.F31.B20 R4.F31.B4 R4.F30.B319 R4.F30.B303 R4.F30.B287 R4.F30.B271 R4.F30.B239 R4.F30.B223 R4.F30.B207 R4.F30.B191 R4.F30.B143 R4.F30.B127 R4.F30.B111 R4.F30.B95 R4.F30.B63 R4.F30.B47 R4.F30.B31 R4.F30.B15 R4.F30.B304 R4.F30.B288 R4.F30.B272 R4.F30.B256 R4.F30.B224 R4.F30.B208 R4.F30.B192 R4.F30.B176 R4.F30.B128 R4.F30.B112 R4.F30.B96 R4.F30.B80 R4.F30.B48 R4.F30.B32 R4.F30.B16 R4.F30.B0 R4.F30.B318 R4.F30.B302 R4.F30.B286 R4.F30.B270 R4.F30.B238 R4.F30.B222 R4.F30.B206 R4.F30.B190 R4.F30.B142 R4.F30.B126 R4.F30.B110 R4.F30.B94 R4.F30.B62 R4.F30.B46 R4.F30.B30 R4.F30.B14 R4.F30.B305 R4.F30.B289 R4.F30.B273 R4.F30.B257 R4.F30.B225 R4.F30.B209 R4.F30.B193 R4.F30.B177 R4.F30.B129 R4.F30.B113 R4.F30.B97 R4.F30.B81 R4.F30.B49 R4.F30.B33 R4.F30.B17 R4.F30.B1 R4.F30.B317 R4.F30.B301 R4.F30.B285 R4.F30.B269 R4.F30.B237 R4.F30.B221 R4.F30.B205 R4.F30.B189 R4.F30.B141 R4.F30.B125 R4.F30.B109 R4.F30.B93 R4.F30.B61 R4.F30.B45 R4.F30.B29 R4.F30.B13 R4.F30.B306 R4.F30.B290 R4.F30.B274 R4.F30.B258 R4.F30.B226 R4.F30.B210 R4.F30.B194 R4.F30.B178 R4.F30.B130 R4.F30.B114 R4.F30.B98 R4.F30.B82 R4.F30.B50 R4.F30.B34 R4.F30.B18 R4.F30.B2 R4.F30.B316 R4.F30.B300 R4.F30.B284 R4.F30.B268 R4.F30.B236 R4.F30.B220 R4.F30.B204 R4.F30.B188 R4.F30.B140 R4.F30.B124 R4.F30.B108 R4.F30.B92 R4.F30.B60 R4.F30.B44 R4.F30.B28 R4.F30.B12 R4.F30.B307 R4.F30.B291 R4.F30.B275 R4.F30.B259 R4.F30.B227 R4.F30.B211 R4.F30.B195 R4.F30.B179 R4.F30.B131 R4.F30.B115 R4.F30.B99 R4.F30.B83 R4.F30.B51 R4.F30.B35 R4.F30.B19 R4.F30.B3 R4.F30.B312 R4.F30.B296 R4.F30.B280 R4.F30.B264 R4.F30.B232 R4.F30.B216 R4.F30.B200 R4.F30.B184 R4.F30.B136 R4.F30.B120 R4.F30.B104 R4.F30.B88 R4.F30.B56 R4.F30.B40 R4.F30.B24 R4.F30.B8 R4.F30.B311 R4.F30.B295 R4.F30.B279 R4.F30.B263 R4.F30.B231 R4.F30.B215 R4.F30.B199 R4.F30.B183 R4.F30.B135 R4.F30.B119 R4.F30.B103 R4.F30.B87 R4.F30.B55 R4.F30.B39 R4.F30.B23 R4.F30.B7 R4.F30.B313 R4.F30.B297 R4.F30.B281 R4.F30.B265 R4.F30.B233 R4.F30.B217 R4.F30.B201 R4.F30.B185 R4.F30.B137 R4.F30.B121 R4.F30.B105 R4.F30.B89 R4.F30.B57 R4.F30.B41 R4.F30.B25 R4.F30.B9 R4.F30.B310 R4.F30.B294 R4.F30.B278 R4.F30.B262 R4.F30.B230 R4.F30.B214 R4.F30.B198 R4.F30.B182 R4.F30.B134 R4.F30.B118 R4.F30.B102 R4.F30.B86 R4.F30.B54 R4.F30.B38 R4.F30.B22 R4.F30.B6 R4.F30.B314 R4.F30.B298 R4.F30.B282 R4.F30.B266 R4.F30.B234 R4.F30.B218 R4.F30.B202 R4.F30.B186 R4.F30.B138 R4.F30.B122 R4.F30.B106 R4.F30.B90 R4.F30.B58 R4.F30.B42 R4.F30.B26 R4.F30.B10 R4.F30.B309 R4.F30.B293 R4.F30.B277 R4.F30.B261 R4.F30.B229 R4.F30.B213 R4.F30.B197 R4.F30.B181 R4.F30.B133 R4.F30.B117 R4.F30.B101 R4.F30.B85 R4.F30.B53 R4.F30.B37 R4.F30.B21 R4.F30.B5 R4.F30.B315 R4.F30.B299 R4.F30.B283 R4.F30.B267 R4.F30.B235 R4.F30.B219 R4.F30.B203 R4.F30.B187 R4.F30.B139 R4.F30.B123 R4.F30.B107 R4.F30.B91 R4.F30.B59 R4.F30.B43 R4.F30.B27 R4.F30.B11 R4.F30.B308 R4.F30.B292 R4.F30.B276 R4.F30.B260 R4.F30.B228 R4.F30.B212 R4.F30.B196 R4.F30.B180 R4.F30.B132 R4.F30.B116 R4.F30.B100 R4.F30.B84 R4.F30.B52 R4.F30.B36 R4.F30.B20 R4.F30.B4 R4.F29.B319 R4.F29.B303 R4.F29.B287 R4.F29.B271 R4.F29.B239 R4.F29.B223 R4.F29.B207 R4.F29.B191 R4.F29.B143 R4.F29.B127 R4.F29.B111 R4.F29.B95 R4.F29.B63 R4.F29.B47 R4.F29.B31 R4.F29.B15 R4.F29.B304 R4.F29.B288 R4.F29.B272 R4.F29.B256 R4.F29.B224 R4.F29.B208 R4.F29.B192 R4.F29.B176 R4.F29.B128 R4.F29.B112 R4.F29.B96 R4.F29.B80 R4.F29.B48 R4.F29.B32 R4.F29.B16 R4.F29.B0 R4.F29.B318 R4.F29.B302 R4.F29.B286 R4.F29.B270 R4.F29.B238 R4.F29.B222 R4.F29.B206 R4.F29.B190 R4.F29.B142 R4.F29.B126 R4.F29.B110 R4.F29.B94 R4.F29.B62 R4.F29.B46 R4.F29.B30 R4.F29.B14 R4.F29.B305 R4.F29.B289 R4.F29.B273 R4.F29.B257 R4.F29.B225 R4.F29.B209 R4.F29.B193 R4.F29.B177 R4.F29.B129 R4.F29.B113 R4.F29.B97 R4.F29.B81 R4.F29.B49 R4.F29.B33 R4.F29.B17 R4.F29.B1 R4.F29.B317 R4.F29.B301 R4.F29.B285 R4.F29.B269 R4.F29.B237 R4.F29.B221 R4.F29.B205 R4.F29.B189 R4.F29.B141 R4.F29.B125 R4.F29.B109 R4.F29.B93 R4.F29.B61 R4.F29.B45 R4.F29.B29 R4.F29.B13 R4.F29.B306 R4.F29.B290 R4.F29.B274 R4.F29.B258 R4.F29.B226 R4.F29.B210 R4.F29.B194 R4.F29.B178 R4.F29.B130 R4.F29.B114 R4.F29.B98 R4.F29.B82 R4.F29.B50 R4.F29.B34 R4.F29.B18 R4.F29.B2 R4.F29.B316 R4.F29.B300 R4.F29.B284 R4.F29.B268 R4.F29.B236 R4.F29.B220 R4.F29.B204 R4.F29.B188 R4.F29.B140 R4.F29.B124 R4.F29.B108 R4.F29.B92 R4.F29.B60 R4.F29.B44 R4.F29.B28 R4.F29.B12 R4.F29.B307 R4.F29.B291 R4.F29.B275 R4.F29.B259 R4.F29.B227 R4.F29.B211 R4.F29.B195 R4.F29.B179 R4.F29.B131 R4.F29.B115 R4.F29.B99 R4.F29.B83 R4.F29.B51 R4.F29.B35 R4.F29.B19 R4.F29.B3 R4.F29.B312 R4.F29.B296 R4.F29.B280 R4.F29.B264 R4.F29.B232 R4.F29.B216 R4.F29.B200 R4.F29.B184 R4.F29.B136 R4.F29.B120 R4.F29.B104 R4.F29.B88 R4.F29.B56 R4.F29.B40 R4.F29.B24 R4.F29.B8 R4.F29.B311 R4.F29.B295 R4.F29.B279 R4.F29.B263 R4.F29.B231 R4.F29.B215 R4.F29.B199 R4.F29.B183 R4.F29.B135 R4.F29.B119 R4.F29.B103 R4.F29.B87 R4.F29.B55 R4.F29.B39 R4.F29.B23 R4.F29.B7 R4.F29.B313 R4.F29.B297 R4.F29.B281 R4.F29.B265 R4.F29.B233 R4.F29.B217 R4.F29.B201 R4.F29.B185 R4.F29.B137 R4.F29.B121 R4.F29.B105 R4.F29.B89 R4.F29.B57 R4.F29.B41 R4.F29.B25 R4.F29.B9 R4.F29.B310 R4.F29.B294 R4.F29.B278 R4.F29.B262 R4.F29.B230 R4.F29.B214 R4.F29.B198 R4.F29.B182 R4.F29.B134 R4.F29.B118 R4.F29.B102 R4.F29.B86 R4.F29.B54 R4.F29.B38 R4.F29.B22 R4.F29.B6 R4.F29.B314 R4.F29.B298 R4.F29.B282 R4.F29.B266 R4.F29.B234 R4.F29.B218 R4.F29.B202 R4.F29.B186 R4.F29.B138 R4.F29.B122 R4.F29.B106 R4.F29.B90 R4.F29.B58 R4.F29.B42 R4.F29.B26 R4.F29.B10 R4.F29.B309 R4.F29.B293 R4.F29.B277 R4.F29.B261 R4.F29.B229 R4.F29.B213 R4.F29.B197 R4.F29.B181 R4.F29.B133 R4.F29.B117 R4.F29.B101 R4.F29.B85 R4.F29.B53 R4.F29.B37 R4.F29.B21 R4.F29.B5 R4.F29.B315 R4.F29.B299 R4.F29.B283 R4.F29.B267 R4.F29.B235 R4.F29.B219 R4.F29.B203 R4.F29.B187 R4.F29.B139 R4.F29.B123 R4.F29.B107 R4.F29.B91 R4.F29.B59 R4.F29.B43 R4.F29.B27 R4.F29.B11 R4.F29.B308 R4.F29.B292 R4.F29.B276 R4.F29.B260 R4.F29.B228 R4.F29.B212 R4.F29.B196 R4.F29.B180 R4.F29.B132 R4.F29.B116 R4.F29.B100 R4.F29.B84 R4.F29.B52 R4.F29.B36 R4.F29.B20 R4.F29.B4 R4.F28.B319 R4.F28.B303 R4.F28.B287 R4.F28.B271 R4.F28.B239 R4.F28.B223 R4.F28.B207 R4.F28.B191 R4.F28.B143 R4.F28.B127 R4.F28.B111 R4.F28.B95 R4.F28.B63 R4.F28.B47 R4.F28.B31 R4.F28.B15 R4.F28.B304 R4.F28.B288 R4.F28.B272 R4.F28.B256 R4.F28.B224 R4.F28.B208 R4.F28.B192 R4.F28.B176 R4.F28.B128 R4.F28.B112 R4.F28.B96 R4.F28.B80 R4.F28.B48 R4.F28.B32 R4.F28.B16 R4.F28.B0 R4.F28.B318 R4.F28.B302 R4.F28.B286 R4.F28.B270 R4.F28.B238 R4.F28.B222 R4.F28.B206 R4.F28.B190 R4.F28.B142 R4.F28.B126 R4.F28.B110 R4.F28.B94 R4.F28.B62 R4.F28.B46 R4.F28.B30 R4.F28.B14 R4.F28.B305 R4.F28.B289 R4.F28.B273 R4.F28.B257 R4.F28.B225 R4.F28.B209 R4.F28.B193 R4.F28.B177 R4.F28.B129 R4.F28.B113 R4.F28.B97 R4.F28.B81 R4.F28.B49 R4.F28.B33 R4.F28.B17 R4.F28.B1 R4.F28.B317 R4.F28.B301 R4.F28.B285 R4.F28.B269 R4.F28.B237 R4.F28.B221 R4.F28.B205 R4.F28.B189 R4.F28.B141 R4.F28.B125 R4.F28.B109 R4.F28.B93 R4.F28.B61 R4.F28.B45 R4.F28.B29 R4.F28.B13 R4.F28.B306 R4.F28.B290 R4.F28.B274 R4.F28.B258 R4.F28.B226 R4.F28.B210 R4.F28.B194 R4.F28.B178 R4.F28.B130 R4.F28.B114 R4.F28.B98 R4.F28.B82 R4.F28.B50 R4.F28.B34 R4.F28.B18 R4.F28.B2 R4.F28.B316 R4.F28.B300 R4.F28.B284 R4.F28.B268 R4.F28.B236 R4.F28.B220 R4.F28.B204 R4.F28.B188 R4.F28.B140 R4.F28.B124 R4.F28.B108 R4.F28.B92 R4.F28.B60 R4.F28.B44 R4.F28.B28 R4.F28.B12 R4.F28.B307 R4.F28.B291 R4.F28.B275 R4.F28.B259 R4.F28.B227 R4.F28.B211 R4.F28.B195 R4.F28.B179 R4.F28.B131 R4.F28.B115 R4.F28.B99 R4.F28.B83 R4.F28.B51 R4.F28.B35 R4.F28.B19 R4.F28.B3 R4.F28.B312 R4.F28.B296 R4.F28.B280 R4.F28.B264 R4.F28.B232 R4.F28.B216 R4.F28.B200 R4.F28.B184 R4.F28.B136 R4.F28.B120 R4.F28.B104 R4.F28.B88 R4.F28.B56 R4.F28.B40 R4.F28.B24 R4.F28.B8 R4.F28.B311 R4.F28.B295 R4.F28.B279 R4.F28.B263 R4.F28.B231 R4.F28.B215 R4.F28.B199 R4.F28.B183 R4.F28.B135 R4.F28.B119 R4.F28.B103 R4.F28.B87 R4.F28.B55 R4.F28.B39 R4.F28.B23 R4.F28.B7 R4.F28.B313 R4.F28.B297 R4.F28.B281 R4.F28.B265 R4.F28.B233 R4.F28.B217 R4.F28.B201 R4.F28.B185 R4.F28.B137 R4.F28.B121 R4.F28.B105 R4.F28.B89 R4.F28.B57 R4.F28.B41 R4.F28.B25 R4.F28.B9 R4.F28.B310 R4.F28.B294 R4.F28.B278 R4.F28.B262 R4.F28.B230 R4.F28.B214 R4.F28.B198 R4.F28.B182 R4.F28.B134 R4.F28.B118 R4.F28.B102 R4.F28.B86 R4.F28.B54 R4.F28.B38 R4.F28.B22 R4.F28.B6 R4.F28.B314 R4.F28.B298 R4.F28.B282 R4.F28.B266 R4.F28.B234 R4.F28.B218 R4.F28.B202 R4.F28.B186 R4.F28.B138 R4.F28.B122 R4.F28.B106 R4.F28.B90 R4.F28.B58 R4.F28.B42 R4.F28.B26 R4.F28.B10 R4.F28.B309 R4.F28.B293 R4.F28.B277 R4.F28.B261 R4.F28.B229 R4.F28.B213 R4.F28.B197 R4.F28.B181 R4.F28.B133 R4.F28.B117 R4.F28.B101 R4.F28.B85 R4.F28.B53 R4.F28.B37 R4.F28.B21 R4.F28.B5 R4.F28.B315 R4.F28.B299 R4.F28.B283 R4.F28.B267 R4.F28.B235 R4.F28.B219 R4.F28.B203 R4.F28.B187 R4.F28.B139 R4.F28.B123 R4.F28.B107 R4.F28.B91 R4.F28.B59 R4.F28.B43 R4.F28.B27 R4.F28.B11 R4.F28.B308 R4.F28.B292 R4.F28.B276 R4.F28.B260 R4.F28.B228 R4.F28.B212 R4.F28.B196 R4.F28.B180 R4.F28.B132 R4.F28.B116 R4.F28.B100 R4.F28.B84 R4.F28.B52 R4.F28.B36 R4.F28.B20 R4.F28.B4 R4.F27.B319 R4.F27.B303 R4.F27.B287 R4.F27.B271 R4.F27.B239 R4.F27.B223 R4.F27.B207 R4.F27.B191 R4.F27.B143 R4.F27.B127 R4.F27.B111 R4.F27.B95 R4.F27.B63 R4.F27.B47 R4.F27.B31 R4.F27.B15 R4.F27.B304 R4.F27.B288 R4.F27.B272 R4.F27.B256 R4.F27.B224 R4.F27.B208 R4.F27.B192 R4.F27.B176 R4.F27.B128 R4.F27.B112 R4.F27.B96 R4.F27.B80 R4.F27.B48 R4.F27.B32 R4.F27.B16 R4.F27.B0 R4.F27.B318 R4.F27.B302 R4.F27.B286 R4.F27.B270 R4.F27.B238 R4.F27.B222 R4.F27.B206 R4.F27.B190 R4.F27.B142 R4.F27.B126 R4.F27.B110 R4.F27.B94 R4.F27.B62 R4.F27.B46 R4.F27.B30 R4.F27.B14 R4.F27.B305 R4.F27.B289 R4.F27.B273 R4.F27.B257 R4.F27.B225 R4.F27.B209 R4.F27.B193 R4.F27.B177 R4.F27.B129 R4.F27.B113 R4.F27.B97 R4.F27.B81 R4.F27.B49 R4.F27.B33 R4.F27.B17 R4.F27.B1 R4.F27.B317 R4.F27.B301 R4.F27.B285 R4.F27.B269 R4.F27.B237 R4.F27.B221 R4.F27.B205 R4.F27.B189 R4.F27.B141 R4.F27.B125 R4.F27.B109 R4.F27.B93 R4.F27.B61 R4.F27.B45 R4.F27.B29 R4.F27.B13 R4.F27.B306 R4.F27.B290 R4.F27.B274 R4.F27.B258 R4.F27.B226 R4.F27.B210 R4.F27.B194 R4.F27.B178 R4.F27.B130 R4.F27.B114 R4.F27.B98 R4.F27.B82 R4.F27.B50 R4.F27.B34 R4.F27.B18 R4.F27.B2 R4.F27.B316 R4.F27.B300 R4.F27.B284 R4.F27.B268 R4.F27.B236 R4.F27.B220 R4.F27.B204 R4.F27.B188 R4.F27.B140 R4.F27.B124 R4.F27.B108 R4.F27.B92 R4.F27.B60 R4.F27.B44 R4.F27.B28 R4.F27.B12 R4.F27.B307 R4.F27.B291 R4.F27.B275 R4.F27.B259 R4.F27.B227 R4.F27.B211 R4.F27.B195 R4.F27.B179 R4.F27.B131 R4.F27.B115 R4.F27.B99 R4.F27.B83 R4.F27.B51 R4.F27.B35 R4.F27.B19 R4.F27.B3 R4.F27.B312 R4.F27.B296 R4.F27.B280 R4.F27.B264 R4.F27.B232 R4.F27.B216 R4.F27.B200 R4.F27.B184 R4.F27.B136 R4.F27.B120 R4.F27.B104 R4.F27.B88 R4.F27.B56 R4.F27.B40 R4.F27.B24 R4.F27.B8 R4.F27.B311 R4.F27.B295 R4.F27.B279 R4.F27.B263 R4.F27.B231 R4.F27.B215 R4.F27.B199 R4.F27.B183 R4.F27.B135 R4.F27.B119 R4.F27.B103 R4.F27.B87 R4.F27.B55 R4.F27.B39 R4.F27.B23 R4.F27.B7 R4.F27.B313 R4.F27.B297 R4.F27.B281 R4.F27.B265 R4.F27.B233 R4.F27.B217 R4.F27.B201 R4.F27.B185 R4.F27.B137 R4.F27.B121 R4.F27.B105 R4.F27.B89 R4.F27.B57 R4.F27.B41 R4.F27.B25 R4.F27.B9 R4.F27.B310 R4.F27.B294 R4.F27.B278 R4.F27.B262 R4.F27.B230 R4.F27.B214 R4.F27.B198 R4.F27.B182 R4.F27.B134 R4.F27.B118 R4.F27.B102 R4.F27.B86 R4.F27.B54 R4.F27.B38 R4.F27.B22 R4.F27.B6 R4.F27.B314 R4.F27.B298 R4.F27.B282 R4.F27.B266 R4.F27.B234 R4.F27.B218 R4.F27.B202 R4.F27.B186 R4.F27.B138 R4.F27.B122 R4.F27.B106 R4.F27.B90 R4.F27.B58 R4.F27.B42 R4.F27.B26 R4.F27.B10 R4.F27.B309 R4.F27.B293 R4.F27.B277 R4.F27.B261 R4.F27.B229 R4.F27.B213 R4.F27.B197 R4.F27.B181 R4.F27.B133 R4.F27.B117 R4.F27.B101 R4.F27.B85 R4.F27.B53 R4.F27.B37 R4.F27.B21 R4.F27.B5 R4.F27.B315 R4.F27.B299 R4.F27.B283 R4.F27.B267 R4.F27.B235 R4.F27.B219 R4.F27.B203 R4.F27.B187 R4.F27.B139 R4.F27.B123 R4.F27.B107 R4.F27.B91 R4.F27.B59 R4.F27.B43 R4.F27.B27 R4.F27.B11 R4.F27.B308 R4.F27.B292 R4.F27.B276 R4.F27.B260 R4.F27.B228 R4.F27.B212 R4.F27.B196 R4.F27.B180 R4.F27.B132 R4.F27.B116 R4.F27.B100 R4.F27.B84 R4.F27.B52 R4.F27.B36 R4.F27.B20 R4.F27.B4 R4.F26.B319 R4.F26.B303 R4.F26.B287 R4.F26.B271 R4.F26.B239 R4.F26.B223 R4.F26.B207 R4.F26.B191 R4.F26.B143 R4.F26.B127 R4.F26.B111 R4.F26.B95 R4.F26.B63 R4.F26.B47 R4.F26.B31 R4.F26.B15 R4.F26.B304 R4.F26.B288 R4.F26.B272 R4.F26.B256 R4.F26.B224 R4.F26.B208 R4.F26.B192 R4.F26.B176 R4.F26.B128 R4.F26.B112 R4.F26.B96 R4.F26.B80 R4.F26.B48 R4.F26.B32 R4.F26.B16 R4.F26.B0 R4.F26.B318 R4.F26.B302 R4.F26.B286 R4.F26.B270 R4.F26.B238 R4.F26.B222 R4.F26.B206 R4.F26.B190 R4.F26.B142 R4.F26.B126 R4.F26.B110 R4.F26.B94 R4.F26.B62 R4.F26.B46 R4.F26.B30 R4.F26.B14 R4.F26.B305 R4.F26.B289 R4.F26.B273 R4.F26.B257 R4.F26.B225 R4.F26.B209 R4.F26.B193 R4.F26.B177 R4.F26.B129 R4.F26.B113 R4.F26.B97 R4.F26.B81 R4.F26.B49 R4.F26.B33 R4.F26.B17 R4.F26.B1 R4.F26.B317 R4.F26.B301 R4.F26.B285 R4.F26.B269 R4.F26.B237 R4.F26.B221 R4.F26.B205 R4.F26.B189 R4.F26.B141 R4.F26.B125 R4.F26.B109 R4.F26.B93 R4.F26.B61 R4.F26.B45 R4.F26.B29 R4.F26.B13 R4.F26.B306 R4.F26.B290 R4.F26.B274 R4.F26.B258 R4.F26.B226 R4.F26.B210 R4.F26.B194 R4.F26.B178 R4.F26.B130 R4.F26.B114 R4.F26.B98 R4.F26.B82 R4.F26.B50 R4.F26.B34 R4.F26.B18 R4.F26.B2 R4.F26.B316 R4.F26.B300 R4.F26.B284 R4.F26.B268 R4.F26.B236 R4.F26.B220 R4.F26.B204 R4.F26.B188 R4.F26.B140 R4.F26.B124 R4.F26.B108 R4.F26.B92 R4.F26.B60 R4.F26.B44 R4.F26.B28 R4.F26.B12 R4.F26.B307 R4.F26.B291 R4.F26.B275 R4.F26.B259 R4.F26.B227 R4.F26.B211 R4.F26.B195 R4.F26.B179 R4.F26.B131 R4.F26.B115 R4.F26.B99 R4.F26.B83 R4.F26.B51 R4.F26.B35 R4.F26.B19 R4.F26.B3 R4.F26.B312 R4.F26.B296 R4.F26.B280 R4.F26.B264 R4.F26.B232 R4.F26.B216 R4.F26.B200 R4.F26.B184 R4.F26.B136 R4.F26.B120 R4.F26.B104 R4.F26.B88 R4.F26.B56 R4.F26.B40 R4.F26.B24 R4.F26.B8 R4.F26.B311 R4.F26.B295 R4.F26.B279 R4.F26.B263 R4.F26.B231 R4.F26.B215 R4.F26.B199 R4.F26.B183 R4.F26.B135 R4.F26.B119 R4.F26.B103 R4.F26.B87 R4.F26.B55 R4.F26.B39 R4.F26.B23 R4.F26.B7 R4.F26.B313 R4.F26.B297 R4.F26.B281 R4.F26.B265 R4.F26.B233 R4.F26.B217 R4.F26.B201 R4.F26.B185 R4.F26.B137 R4.F26.B121 R4.F26.B105 R4.F26.B89 R4.F26.B57 R4.F26.B41 R4.F26.B25 R4.F26.B9 R4.F26.B310 R4.F26.B294 R4.F26.B278 R4.F26.B262 R4.F26.B230 R4.F26.B214 R4.F26.B198 R4.F26.B182 R4.F26.B134 R4.F26.B118 R4.F26.B102 R4.F26.B86 R4.F26.B54 R4.F26.B38 R4.F26.B22 R4.F26.B6 R4.F26.B314 R4.F26.B298 R4.F26.B282 R4.F26.B266 R4.F26.B234 R4.F26.B218 R4.F26.B202 R4.F26.B186 R4.F26.B138 R4.F26.B122 R4.F26.B106 R4.F26.B90 R4.F26.B58 R4.F26.B42 R4.F26.B26 R4.F26.B10 R4.F26.B309 R4.F26.B293 R4.F26.B277 R4.F26.B261 R4.F26.B229 R4.F26.B213 R4.F26.B197 R4.F26.B181 R4.F26.B133 R4.F26.B117 R4.F26.B101 R4.F26.B85 R4.F26.B53 R4.F26.B37 R4.F26.B21 R4.F26.B5 R4.F26.B315 R4.F26.B299 R4.F26.B283 R4.F26.B267 R4.F26.B235 R4.F26.B219 R4.F26.B203 R4.F26.B187 R4.F26.B139 R4.F26.B123 R4.F26.B107 R4.F26.B91 R4.F26.B59 R4.F26.B43 R4.F26.B27 R4.F26.B11 R4.F26.B308 R4.F26.B292 R4.F26.B276 R4.F26.B260 R4.F26.B228 R4.F26.B212 R4.F26.B196 R4.F26.B180 R4.F26.B132 R4.F26.B116 R4.F26.B100 R4.F26.B84 R4.F26.B52 R4.F26.B36 R4.F26.B20 R4.F26.B4 R4.F25.B319 R4.F25.B303 R4.F25.B287 R4.F25.B271 R4.F25.B239 R4.F25.B223 R4.F25.B207 R4.F25.B191 R4.F25.B143 R4.F25.B127 R4.F25.B111 R4.F25.B95 R4.F25.B63 R4.F25.B47 R4.F25.B31 R4.F25.B15 R4.F25.B304 R4.F25.B288 R4.F25.B272 R4.F25.B256 R4.F25.B224 R4.F25.B208 R4.F25.B192 R4.F25.B176 R4.F25.B128 R4.F25.B112 R4.F25.B96 R4.F25.B80 R4.F25.B48 R4.F25.B32 R4.F25.B16 R4.F25.B0 R4.F25.B318 R4.F25.B302 R4.F25.B286 R4.F25.B270 R4.F25.B238 R4.F25.B222 R4.F25.B206 R4.F25.B190 R4.F25.B142 R4.F25.B126 R4.F25.B110 R4.F25.B94 R4.F25.B62 R4.F25.B46 R4.F25.B30 R4.F25.B14 R4.F25.B305 R4.F25.B289 R4.F25.B273 R4.F25.B257 R4.F25.B225 R4.F25.B209 R4.F25.B193 R4.F25.B177 R4.F25.B129 R4.F25.B113 R4.F25.B97 R4.F25.B81 R4.F25.B49 R4.F25.B33 R4.F25.B17 R4.F25.B1 R4.F25.B317 R4.F25.B301 R4.F25.B285 R4.F25.B269 R4.F25.B237 R4.F25.B221 R4.F25.B205 R4.F25.B189 R4.F25.B141 R4.F25.B125 R4.F25.B109 R4.F25.B93 R4.F25.B61 R4.F25.B45 R4.F25.B29 R4.F25.B13 R4.F25.B306 R4.F25.B290 R4.F25.B274 R4.F25.B258 R4.F25.B226 R4.F25.B210 R4.F25.B194 R4.F25.B178 R4.F25.B130 R4.F25.B114 R4.F25.B98 R4.F25.B82 R4.F25.B50 R4.F25.B34 R4.F25.B18 R4.F25.B2 R4.F25.B316 R4.F25.B300 R4.F25.B284 R4.F25.B268 R4.F25.B236 R4.F25.B220 R4.F25.B204 R4.F25.B188 R4.F25.B140 R4.F25.B124 R4.F25.B108 R4.F25.B92 R4.F25.B60 R4.F25.B44 R4.F25.B28 R4.F25.B12 R4.F25.B307 R4.F25.B291 R4.F25.B275 R4.F25.B259 R4.F25.B227 R4.F25.B211 R4.F25.B195 R4.F25.B179 R4.F25.B131 R4.F25.B115 R4.F25.B99 R4.F25.B83 R4.F25.B51 R4.F25.B35 R4.F25.B19 R4.F25.B3 R4.F25.B312 R4.F25.B296 R4.F25.B280 R4.F25.B264 R4.F25.B232 R4.F25.B216 R4.F25.B200 R4.F25.B184 R4.F25.B136 R4.F25.B120 R4.F25.B104 R4.F25.B88 R4.F25.B56 R4.F25.B40 R4.F25.B24 R4.F25.B8 R4.F25.B311 R4.F25.B295 R4.F25.B279 R4.F25.B263 R4.F25.B231 R4.F25.B215 R4.F25.B199 R4.F25.B183 R4.F25.B135 R4.F25.B119 R4.F25.B103 R4.F25.B87 R4.F25.B55 R4.F25.B39 R4.F25.B23 R4.F25.B7 R4.F25.B313 R4.F25.B297 R4.F25.B281 R4.F25.B265 R4.F25.B233 R4.F25.B217 R4.F25.B201 R4.F25.B185 R4.F25.B137 R4.F25.B121 R4.F25.B105 R4.F25.B89 R4.F25.B57 R4.F25.B41 R4.F25.B25 R4.F25.B9 R4.F25.B310 R4.F25.B294 R4.F25.B278 R4.F25.B262 R4.F25.B230 R4.F25.B214 R4.F25.B198 R4.F25.B182 R4.F25.B134 R4.F25.B118 R4.F25.B102 R4.F25.B86 R4.F25.B54 R4.F25.B38 R4.F25.B22 R4.F25.B6 R4.F25.B314 R4.F25.B298 R4.F25.B282 R4.F25.B266 R4.F25.B234 R4.F25.B218 R4.F25.B202 R4.F25.B186 R4.F25.B138 R4.F25.B122 R4.F25.B106 R4.F25.B90 R4.F25.B58 R4.F25.B42 R4.F25.B26 R4.F25.B10 R4.F25.B309 R4.F25.B293 R4.F25.B277 R4.F25.B261 R4.F25.B229 R4.F25.B213 R4.F25.B197 R4.F25.B181 R4.F25.B133 R4.F25.B117 R4.F25.B101 R4.F25.B85 R4.F25.B53 R4.F25.B37 R4.F25.B21 R4.F25.B5 R4.F25.B315 R4.F25.B299 R4.F25.B283 R4.F25.B267 R4.F25.B235 R4.F25.B219 R4.F25.B203 R4.F25.B187 R4.F25.B139 R4.F25.B123 R4.F25.B107 R4.F25.B91 R4.F25.B59 R4.F25.B43 R4.F25.B27 R4.F25.B11 R4.F25.B308 R4.F25.B292 R4.F25.B276 R4.F25.B260 R4.F25.B228 R4.F25.B212 R4.F25.B196 R4.F25.B180 R4.F25.B132 R4.F25.B116 R4.F25.B100 R4.F25.B84 R4.F25.B52 R4.F25.B36 R4.F25.B20 R4.F25.B4 R4.F24.B319 R4.F24.B303 R4.F24.B287 R4.F24.B271 R4.F24.B239 R4.F24.B223 R4.F24.B207 R4.F24.B191 R4.F24.B143 R4.F24.B127 R4.F24.B111 R4.F24.B95 R4.F24.B63 R4.F24.B47 R4.F24.B31 R4.F24.B15 R4.F24.B304 R4.F24.B288 R4.F24.B272 R4.F24.B256 R4.F24.B224 R4.F24.B208 R4.F24.B192 R4.F24.B176 R4.F24.B128 R4.F24.B112 R4.F24.B96 R4.F24.B80 R4.F24.B48 R4.F24.B32 R4.F24.B16 R4.F24.B0 R4.F24.B318 R4.F24.B302 R4.F24.B286 R4.F24.B270 R4.F24.B238 R4.F24.B222 R4.F24.B206 R4.F24.B190 R4.F24.B142 R4.F24.B126 R4.F24.B110 R4.F24.B94 R4.F24.B62 R4.F24.B46 R4.F24.B30 R4.F24.B14 R4.F24.B305 R4.F24.B289 R4.F24.B273 R4.F24.B257 R4.F24.B225 R4.F24.B209 R4.F24.B193 R4.F24.B177 R4.F24.B129 R4.F24.B113 R4.F24.B97 R4.F24.B81 R4.F24.B49 R4.F24.B33 R4.F24.B17 R4.F24.B1 R4.F24.B317 R4.F24.B301 R4.F24.B285 R4.F24.B269 R4.F24.B237 R4.F24.B221 R4.F24.B205 R4.F24.B189 R4.F24.B141 R4.F24.B125 R4.F24.B109 R4.F24.B93 R4.F24.B61 R4.F24.B45 R4.F24.B29 R4.F24.B13 R4.F24.B306 R4.F24.B290 R4.F24.B274 R4.F24.B258 R4.F24.B226 R4.F24.B210 R4.F24.B194 R4.F24.B178 R4.F24.B130 R4.F24.B114 R4.F24.B98 R4.F24.B82 R4.F24.B50 R4.F24.B34 R4.F24.B18 R4.F24.B2 R4.F24.B316 R4.F24.B300 R4.F24.B284 R4.F24.B268 R4.F24.B236 R4.F24.B220 R4.F24.B204 R4.F24.B188 R4.F24.B140 R4.F24.B124 R4.F24.B108 R4.F24.B92 R4.F24.B60 R4.F24.B44 R4.F24.B28 R4.F24.B12 R4.F24.B307 R4.F24.B291 R4.F24.B275 R4.F24.B259 R4.F24.B227 R4.F24.B211 R4.F24.B195 R4.F24.B179 R4.F24.B131 R4.F24.B115 R4.F24.B99 R4.F24.B83 R4.F24.B51 R4.F24.B35 R4.F24.B19 R4.F24.B3 R4.F24.B312 R4.F24.B296 R4.F24.B280 R4.F24.B264 R4.F24.B232 R4.F24.B216 R4.F24.B200 R4.F24.B184 R4.F24.B136 R4.F24.B120 R4.F24.B104 R4.F24.B88 R4.F24.B56 R4.F24.B40 R4.F24.B24 R4.F24.B8 R4.F24.B311 R4.F24.B295 R4.F24.B279 R4.F24.B263 R4.F24.B231 R4.F24.B215 R4.F24.B199 R4.F24.B183 R4.F24.B135 R4.F24.B119 R4.F24.B103 R4.F24.B87 R4.F24.B55 R4.F24.B39 R4.F24.B23 R4.F24.B7 R4.F24.B313 R4.F24.B297 R4.F24.B281 R4.F24.B265 R4.F24.B233 R4.F24.B217 R4.F24.B201 R4.F24.B185 R4.F24.B137 R4.F24.B121 R4.F24.B105 R4.F24.B89 R4.F24.B57 R4.F24.B41 R4.F24.B25 R4.F24.B9 R4.F24.B310 R4.F24.B294 R4.F24.B278 R4.F24.B262 R4.F24.B230 R4.F24.B214 R4.F24.B198 R4.F24.B182 R4.F24.B134 R4.F24.B118 R4.F24.B102 R4.F24.B86 R4.F24.B54 R4.F24.B38 R4.F24.B22 R4.F24.B6 R4.F24.B314 R4.F24.B298 R4.F24.B282 R4.F24.B266 R4.F24.B234 R4.F24.B218 R4.F24.B202 R4.F24.B186 R4.F24.B138 R4.F24.B122 R4.F24.B106 R4.F24.B90 R4.F24.B58 R4.F24.B42 R4.F24.B26 R4.F24.B10 R4.F24.B309 R4.F24.B293 R4.F24.B277 R4.F24.B261 R4.F24.B229 R4.F24.B213 R4.F24.B197 R4.F24.B181 R4.F24.B133 R4.F24.B117 R4.F24.B101 R4.F24.B85 R4.F24.B53 R4.F24.B37 R4.F24.B21 R4.F24.B5 R4.F24.B315 R4.F24.B299 R4.F24.B283 R4.F24.B267 R4.F24.B235 R4.F24.B219 R4.F24.B203 R4.F24.B187 R4.F24.B139 R4.F24.B123 R4.F24.B107 R4.F24.B91 R4.F24.B59 R4.F24.B43 R4.F24.B27 R4.F24.B11 R4.F24.B308 R4.F24.B292 R4.F24.B276 R4.F24.B260 R4.F24.B228 R4.F24.B212 R4.F24.B196 R4.F24.B180 R4.F24.B132 R4.F24.B116 R4.F24.B100 R4.F24.B84 R4.F24.B52 R4.F24.B36 R4.F24.B20 R4.F24.B4 R4.F23.B319 R4.F23.B303 R4.F23.B287 R4.F23.B271 R4.F23.B239 R4.F23.B223 R4.F23.B207 R4.F23.B191 R4.F23.B143 R4.F23.B127 R4.F23.B111 R4.F23.B95 R4.F23.B63 R4.F23.B47 R4.F23.B31 R4.F23.B15 R4.F23.B304 R4.F23.B288 R4.F23.B272 R4.F23.B256 R4.F23.B224 R4.F23.B208 R4.F23.B192 R4.F23.B176 R4.F23.B128 R4.F23.B112 R4.F23.B96 R4.F23.B80 R4.F23.B48 R4.F23.B32 R4.F23.B16 R4.F23.B0 R4.F23.B318 R4.F23.B302 R4.F23.B286 R4.F23.B270 R4.F23.B238 R4.F23.B222 R4.F23.B206 R4.F23.B190 R4.F23.B142 R4.F23.B126 R4.F23.B110 R4.F23.B94 R4.F23.B62 R4.F23.B46 R4.F23.B30 R4.F23.B14 R4.F23.B305 R4.F23.B289 R4.F23.B273 R4.F23.B257 R4.F23.B225 R4.F23.B209 R4.F23.B193 R4.F23.B177 R4.F23.B129 R4.F23.B113 R4.F23.B97 R4.F23.B81 R4.F23.B49 R4.F23.B33 R4.F23.B17 R4.F23.B1 R4.F23.B317 R4.F23.B301 R4.F23.B285 R4.F23.B269 R4.F23.B237 R4.F23.B221 R4.F23.B205 R4.F23.B189 R4.F23.B141 R4.F23.B125 R4.F23.B109 R4.F23.B93 R4.F23.B61 R4.F23.B45 R4.F23.B29 R4.F23.B13 R4.F23.B306 R4.F23.B290 R4.F23.B274 R4.F23.B258 R4.F23.B226 R4.F23.B210 R4.F23.B194 R4.F23.B178 R4.F23.B130 R4.F23.B114 R4.F23.B98 R4.F23.B82 R4.F23.B50 R4.F23.B34 R4.F23.B18 R4.F23.B2 R4.F23.B316 R4.F23.B300 R4.F23.B284 R4.F23.B268 R4.F23.B236 R4.F23.B220 R4.F23.B204 R4.F23.B188 R4.F23.B140 R4.F23.B124 R4.F23.B108 R4.F23.B92 R4.F23.B60 R4.F23.B44 R4.F23.B28 R4.F23.B12 R4.F23.B307 R4.F23.B291 R4.F23.B275 R4.F23.B259 R4.F23.B227 R4.F23.B211 R4.F23.B195 R4.F23.B179 R4.F23.B131 R4.F23.B115 R4.F23.B99 R4.F23.B83 R4.F23.B51 R4.F23.B35 R4.F23.B19 R4.F23.B3 R4.F23.B312 R4.F23.B296 R4.F23.B280 R4.F23.B264 R4.F23.B232 R4.F23.B216 R4.F23.B200 R4.F23.B184 R4.F23.B136 R4.F23.B120 R4.F23.B104 R4.F23.B88 R4.F23.B56 R4.F23.B40 R4.F23.B24 R4.F23.B8 R4.F23.B311 R4.F23.B295 R4.F23.B279 R4.F23.B263 R4.F23.B231 R4.F23.B215 R4.F23.B199 R4.F23.B183 R4.F23.B135 R4.F23.B119 R4.F23.B103 R4.F23.B87 R4.F23.B55 R4.F23.B39 R4.F23.B23 R4.F23.B7 R4.F23.B313 R4.F23.B297 R4.F23.B281 R4.F23.B265 R4.F23.B233 R4.F23.B217 R4.F23.B201 R4.F23.B185 R4.F23.B137 R4.F23.B121 R4.F23.B105 R4.F23.B89 R4.F23.B57 R4.F23.B41 R4.F23.B25 R4.F23.B9 R4.F23.B310 R4.F23.B294 R4.F23.B278 R4.F23.B262 R4.F23.B230 R4.F23.B214 R4.F23.B198 R4.F23.B182 R4.F23.B134 R4.F23.B118 R4.F23.B102 R4.F23.B86 R4.F23.B54 R4.F23.B38 R4.F23.B22 R4.F23.B6 R4.F23.B314 R4.F23.B298 R4.F23.B282 R4.F23.B266 R4.F23.B234 R4.F23.B218 R4.F23.B202 R4.F23.B186 R4.F23.B138 R4.F23.B122 R4.F23.B106 R4.F23.B90 R4.F23.B58 R4.F23.B42 R4.F23.B26 R4.F23.B10 R4.F23.B309 R4.F23.B293 R4.F23.B277 R4.F23.B261 R4.F23.B229 R4.F23.B213 R4.F23.B197 R4.F23.B181 R4.F23.B133 R4.F23.B117 R4.F23.B101 R4.F23.B85 R4.F23.B53 R4.F23.B37 R4.F23.B21 R4.F23.B5 R4.F23.B315 R4.F23.B299 R4.F23.B283 R4.F23.B267 R4.F23.B235 R4.F23.B219 R4.F23.B203 R4.F23.B187 R4.F23.B139 R4.F23.B123 R4.F23.B107 R4.F23.B91 R4.F23.B59 R4.F23.B43 R4.F23.B27 R4.F23.B11 R4.F23.B308 R4.F23.B292 R4.F23.B276 R4.F23.B260 R4.F23.B228 R4.F23.B212 R4.F23.B196 R4.F23.B180 R4.F23.B132 R4.F23.B116 R4.F23.B100 R4.F23.B84 R4.F23.B52 R4.F23.B36 R4.F23.B20 R4.F23.B4 R4.F22.B319 R4.F22.B303 R4.F22.B287 R4.F22.B271 R4.F22.B239 R4.F22.B223 R4.F22.B207 R4.F22.B191 R4.F22.B143 R4.F22.B127 R4.F22.B111 R4.F22.B95 R4.F22.B63 R4.F22.B47 R4.F22.B31 R4.F22.B15 R4.F22.B304 R4.F22.B288 R4.F22.B272 R4.F22.B256 R4.F22.B224 R4.F22.B208 R4.F22.B192 R4.F22.B176 R4.F22.B128 R4.F22.B112 R4.F22.B96 R4.F22.B80 R4.F22.B48 R4.F22.B32 R4.F22.B16 R4.F22.B0 R4.F22.B318 R4.F22.B302 R4.F22.B286 R4.F22.B270 R4.F22.B238 R4.F22.B222 R4.F22.B206 R4.F22.B190 R4.F22.B142 R4.F22.B126 R4.F22.B110 R4.F22.B94 R4.F22.B62 R4.F22.B46 R4.F22.B30 R4.F22.B14 R4.F22.B305 R4.F22.B289 R4.F22.B273 R4.F22.B257 R4.F22.B225 R4.F22.B209 R4.F22.B193 R4.F22.B177 R4.F22.B129 R4.F22.B113 R4.F22.B97 R4.F22.B81 R4.F22.B49 R4.F22.B33 R4.F22.B17 R4.F22.B1 R4.F22.B317 R4.F22.B301 R4.F22.B285 R4.F22.B269 R4.F22.B237 R4.F22.B221 R4.F22.B205 R4.F22.B189 R4.F22.B141 R4.F22.B125 R4.F22.B109 R4.F22.B93 R4.F22.B61 R4.F22.B45 R4.F22.B29 R4.F22.B13 R4.F22.B306 R4.F22.B290 R4.F22.B274 R4.F22.B258 R4.F22.B226 R4.F22.B210 R4.F22.B194 R4.F22.B178 R4.F22.B130 R4.F22.B114 R4.F22.B98 R4.F22.B82 R4.F22.B50 R4.F22.B34 R4.F22.B18 R4.F22.B2 R4.F22.B316 R4.F22.B300 R4.F22.B284 R4.F22.B268 R4.F22.B236 R4.F22.B220 R4.F22.B204 R4.F22.B188 R4.F22.B140 R4.F22.B124 R4.F22.B108 R4.F22.B92 R4.F22.B60 R4.F22.B44 R4.F22.B28 R4.F22.B12 R4.F22.B307 R4.F22.B291 R4.F22.B275 R4.F22.B259 R4.F22.B227 R4.F22.B211 R4.F22.B195 R4.F22.B179 R4.F22.B131 R4.F22.B115 R4.F22.B99 R4.F22.B83 R4.F22.B51 R4.F22.B35 R4.F22.B19 R4.F22.B3 R4.F22.B312 R4.F22.B296 R4.F22.B280 R4.F22.B264 R4.F22.B232 R4.F22.B216 R4.F22.B200 R4.F22.B184 R4.F22.B136 R4.F22.B120 R4.F22.B104 R4.F22.B88 R4.F22.B56 R4.F22.B40 R4.F22.B24 R4.F22.B8 R4.F22.B311 R4.F22.B295 R4.F22.B279 R4.F22.B263 R4.F22.B231 R4.F22.B215 R4.F22.B199 R4.F22.B183 R4.F22.B135 R4.F22.B119 R4.F22.B103 R4.F22.B87 R4.F22.B55 R4.F22.B39 R4.F22.B23 R4.F22.B7 R4.F22.B313 R4.F22.B297 R4.F22.B281 R4.F22.B265 R4.F22.B233 R4.F22.B217 R4.F22.B201 R4.F22.B185 R4.F22.B137 R4.F22.B121 R4.F22.B105 R4.F22.B89 R4.F22.B57 R4.F22.B41 R4.F22.B25 R4.F22.B9 R4.F22.B310 R4.F22.B294 R4.F22.B278 R4.F22.B262 R4.F22.B230 R4.F22.B214 R4.F22.B198 R4.F22.B182 R4.F22.B134 R4.F22.B118 R4.F22.B102 R4.F22.B86 R4.F22.B54 R4.F22.B38 R4.F22.B22 R4.F22.B6 R4.F22.B314 R4.F22.B298 R4.F22.B282 R4.F22.B266 R4.F22.B234 R4.F22.B218 R4.F22.B202 R4.F22.B186 R4.F22.B138 R4.F22.B122 R4.F22.B106 R4.F22.B90 R4.F22.B58 R4.F22.B42 R4.F22.B26 R4.F22.B10 R4.F22.B309 R4.F22.B293 R4.F22.B277 R4.F22.B261 R4.F22.B229 R4.F22.B213 R4.F22.B197 R4.F22.B181 R4.F22.B133 R4.F22.B117 R4.F22.B101 R4.F22.B85 R4.F22.B53 R4.F22.B37 R4.F22.B21 R4.F22.B5 R4.F22.B315 R4.F22.B299 R4.F22.B283 R4.F22.B267 R4.F22.B235 R4.F22.B219 R4.F22.B203 R4.F22.B187 R4.F22.B139 R4.F22.B123 R4.F22.B107 R4.F22.B91 R4.F22.B59 R4.F22.B43 R4.F22.B27 R4.F22.B11 R4.F22.B308 R4.F22.B292 R4.F22.B276 R4.F22.B260 R4.F22.B228 R4.F22.B212 R4.F22.B196 R4.F22.B180 R4.F22.B132 R4.F22.B116 R4.F22.B100 R4.F22.B84 R4.F22.B52 R4.F22.B36 R4.F22.B20 R4.F22.B4 R4.F21.B319 R4.F21.B303 R4.F21.B287 R4.F21.B271 R4.F21.B239 R4.F21.B223 R4.F21.B207 R4.F21.B191 R4.F21.B143 R4.F21.B127 R4.F21.B111 R4.F21.B95 R4.F21.B63 R4.F21.B47 R4.F21.B31 R4.F21.B15 R4.F21.B304 R4.F21.B288 R4.F21.B272 R4.F21.B256 R4.F21.B224 R4.F21.B208 R4.F21.B192 R4.F21.B176 R4.F21.B128 R4.F21.B112 R4.F21.B96 R4.F21.B80 R4.F21.B48 R4.F21.B32 R4.F21.B16 R4.F21.B0 R4.F21.B318 R4.F21.B302 R4.F21.B286 R4.F21.B270 R4.F21.B238 R4.F21.B222 R4.F21.B206 R4.F21.B190 R4.F21.B142 R4.F21.B126 R4.F21.B110 R4.F21.B94 R4.F21.B62 R4.F21.B46 R4.F21.B30 R4.F21.B14 R4.F21.B305 R4.F21.B289 R4.F21.B273 R4.F21.B257 R4.F21.B225 R4.F21.B209 R4.F21.B193 R4.F21.B177 R4.F21.B129 R4.F21.B113 R4.F21.B97 R4.F21.B81 R4.F21.B49 R4.F21.B33 R4.F21.B17 R4.F21.B1 R4.F21.B317 R4.F21.B301 R4.F21.B285 R4.F21.B269 R4.F21.B237 R4.F21.B221 R4.F21.B205 R4.F21.B189 R4.F21.B141 R4.F21.B125 R4.F21.B109 R4.F21.B93 R4.F21.B61 R4.F21.B45 R4.F21.B29 R4.F21.B13 R4.F21.B306 R4.F21.B290 R4.F21.B274 R4.F21.B258 R4.F21.B226 R4.F21.B210 R4.F21.B194 R4.F21.B178 R4.F21.B130 R4.F21.B114 R4.F21.B98 R4.F21.B82 R4.F21.B50 R4.F21.B34 R4.F21.B18 R4.F21.B2 R4.F21.B316 R4.F21.B300 R4.F21.B284 R4.F21.B268 R4.F21.B236 R4.F21.B220 R4.F21.B204 R4.F21.B188 R4.F21.B140 R4.F21.B124 R4.F21.B108 R4.F21.B92 R4.F21.B60 R4.F21.B44 R4.F21.B28 R4.F21.B12 R4.F21.B307 R4.F21.B291 R4.F21.B275 R4.F21.B259 R4.F21.B227 R4.F21.B211 R4.F21.B195 R4.F21.B179 R4.F21.B131 R4.F21.B115 R4.F21.B99 R4.F21.B83 R4.F21.B51 R4.F21.B35 R4.F21.B19 R4.F21.B3 R4.F21.B312 R4.F21.B296 R4.F21.B280 R4.F21.B264 R4.F21.B232 R4.F21.B216 R4.F21.B200 R4.F21.B184 R4.F21.B136 R4.F21.B120 R4.F21.B104 R4.F21.B88 R4.F21.B56 R4.F21.B40 R4.F21.B24 R4.F21.B8 R4.F21.B311 R4.F21.B295 R4.F21.B279 R4.F21.B263 R4.F21.B231 R4.F21.B215 R4.F21.B199 R4.F21.B183 R4.F21.B135 R4.F21.B119 R4.F21.B103 R4.F21.B87 R4.F21.B55 R4.F21.B39 R4.F21.B23 R4.F21.B7 R4.F21.B313 R4.F21.B297 R4.F21.B281 R4.F21.B265 R4.F21.B233 R4.F21.B217 R4.F21.B201 R4.F21.B185 R4.F21.B137 R4.F21.B121 R4.F21.B105 R4.F21.B89 R4.F21.B57 R4.F21.B41 R4.F21.B25 R4.F21.B9 R4.F21.B310 R4.F21.B294 R4.F21.B278 R4.F21.B262 R4.F21.B230 R4.F21.B214 R4.F21.B198 R4.F21.B182 R4.F21.B134 R4.F21.B118 R4.F21.B102 R4.F21.B86 R4.F21.B54 R4.F21.B38 R4.F21.B22 R4.F21.B6 R4.F21.B314 R4.F21.B298 R4.F21.B282 R4.F21.B266 R4.F21.B234 R4.F21.B218 R4.F21.B202 R4.F21.B186 R4.F21.B138 R4.F21.B122 R4.F21.B106 R4.F21.B90 R4.F21.B58 R4.F21.B42 R4.F21.B26 R4.F21.B10 R4.F21.B309 R4.F21.B293 R4.F21.B277 R4.F21.B261 R4.F21.B229 R4.F21.B213 R4.F21.B197 R4.F21.B181 R4.F21.B133 R4.F21.B117 R4.F21.B101 R4.F21.B85 R4.F21.B53 R4.F21.B37 R4.F21.B21 R4.F21.B5 R4.F21.B315 R4.F21.B299 R4.F21.B283 R4.F21.B267 R4.F21.B235 R4.F21.B219 R4.F21.B203 R4.F21.B187 R4.F21.B139 R4.F21.B123 R4.F21.B107 R4.F21.B91 R4.F21.B59 R4.F21.B43 R4.F21.B27 R4.F21.B11 R4.F21.B308 R4.F21.B292 R4.F21.B276 R4.F21.B260 R4.F21.B228 R4.F21.B212 R4.F21.B196 R4.F21.B180 R4.F21.B132 R4.F21.B116 R4.F21.B100 R4.F21.B84 R4.F21.B52 R4.F21.B36 R4.F21.B20 R4.F21.B4 R4.F20.B319 R4.F20.B303 R4.F20.B287 R4.F20.B271 R4.F20.B239 R4.F20.B223 R4.F20.B207 R4.F20.B191 R4.F20.B143 R4.F20.B127 R4.F20.B111 R4.F20.B95 R4.F20.B63 R4.F20.B47 R4.F20.B31 R4.F20.B15 R4.F20.B304 R4.F20.B288 R4.F20.B272 R4.F20.B256 R4.F20.B224 R4.F20.B208 R4.F20.B192 R4.F20.B176 R4.F20.B128 R4.F20.B112 R4.F20.B96 R4.F20.B80 R4.F20.B48 R4.F20.B32 R4.F20.B16 R4.F20.B0 R4.F20.B318 R4.F20.B302 R4.F20.B286 R4.F20.B270 R4.F20.B238 R4.F20.B222 R4.F20.B206 R4.F20.B190 R4.F20.B142 R4.F20.B126 R4.F20.B110 R4.F20.B94 R4.F20.B62 R4.F20.B46 R4.F20.B30 R4.F20.B14 R4.F20.B305 R4.F20.B289 R4.F20.B273 R4.F20.B257 R4.F20.B225 R4.F20.B209 R4.F20.B193 R4.F20.B177 R4.F20.B129 R4.F20.B113 R4.F20.B97 R4.F20.B81 R4.F20.B49 R4.F20.B33 R4.F20.B17 R4.F20.B1 R4.F20.B317 R4.F20.B301 R4.F20.B285 R4.F20.B269 R4.F20.B237 R4.F20.B221 R4.F20.B205 R4.F20.B189 R4.F20.B141 R4.F20.B125 R4.F20.B109 R4.F20.B93 R4.F20.B61 R4.F20.B45 R4.F20.B29 R4.F20.B13 R4.F20.B306 R4.F20.B290 R4.F20.B274 R4.F20.B258 R4.F20.B226 R4.F20.B210 R4.F20.B194 R4.F20.B178 R4.F20.B130 R4.F20.B114 R4.F20.B98 R4.F20.B82 R4.F20.B50 R4.F20.B34 R4.F20.B18 R4.F20.B2 R4.F20.B316 R4.F20.B300 R4.F20.B284 R4.F20.B268 R4.F20.B236 R4.F20.B220 R4.F20.B204 R4.F20.B188 R4.F20.B140 R4.F20.B124 R4.F20.B108 R4.F20.B92 R4.F20.B60 R4.F20.B44 R4.F20.B28 R4.F20.B12 R4.F20.B307 R4.F20.B291 R4.F20.B275 R4.F20.B259 R4.F20.B227 R4.F20.B211 R4.F20.B195 R4.F20.B179 R4.F20.B131 R4.F20.B115 R4.F20.B99 R4.F20.B83 R4.F20.B51 R4.F20.B35 R4.F20.B19 R4.F20.B3 R4.F20.B312 R4.F20.B296 R4.F20.B280 R4.F20.B264 R4.F20.B232 R4.F20.B216 R4.F20.B200 R4.F20.B184 R4.F20.B136 R4.F20.B120 R4.F20.B104 R4.F20.B88 R4.F20.B56 R4.F20.B40 R4.F20.B24 R4.F20.B8 R4.F20.B311 R4.F20.B295 R4.F20.B279 R4.F20.B263 R4.F20.B231 R4.F20.B215 R4.F20.B199 R4.F20.B183 R4.F20.B135 R4.F20.B119 R4.F20.B103 R4.F20.B87 R4.F20.B55 R4.F20.B39 R4.F20.B23 R4.F20.B7 R4.F20.B313 R4.F20.B297 R4.F20.B281 R4.F20.B265 R4.F20.B233 R4.F20.B217 R4.F20.B201 R4.F20.B185 R4.F20.B137 R4.F20.B121 R4.F20.B105 R4.F20.B89 R4.F20.B57 R4.F20.B41 R4.F20.B25 R4.F20.B9 R4.F20.B310 R4.F20.B294 R4.F20.B278 R4.F20.B262 R4.F20.B230 R4.F20.B214 R4.F20.B198 R4.F20.B182 R4.F20.B134 R4.F20.B118 R4.F20.B102 R4.F20.B86 R4.F20.B54 R4.F20.B38 R4.F20.B22 R4.F20.B6 R4.F20.B314 R4.F20.B298 R4.F20.B282 R4.F20.B266 R4.F20.B234 R4.F20.B218 R4.F20.B202 R4.F20.B186 R4.F20.B138 R4.F20.B122 R4.F20.B106 R4.F20.B90 R4.F20.B58 R4.F20.B42 R4.F20.B26 R4.F20.B10 R4.F20.B309 R4.F20.B293 R4.F20.B277 R4.F20.B261 R4.F20.B229 R4.F20.B213 R4.F20.B197 R4.F20.B181 R4.F20.B133 R4.F20.B117 R4.F20.B101 R4.F20.B85 R4.F20.B53 R4.F20.B37 R4.F20.B21 R4.F20.B5 R4.F20.B315 R4.F20.B299 R4.F20.B283 R4.F20.B267 R4.F20.B235 R4.F20.B219 R4.F20.B203 R4.F20.B187 R4.F20.B139 R4.F20.B123 R4.F20.B107 R4.F20.B91 R4.F20.B59 R4.F20.B43 R4.F20.B27 R4.F20.B11 R4.F20.B308 R4.F20.B292 R4.F20.B276 R4.F20.B260 R4.F20.B228 R4.F20.B212 R4.F20.B196 R4.F20.B180 R4.F20.B132 R4.F20.B116 R4.F20.B100 R4.F20.B84 R4.F20.B52 R4.F20.B36 R4.F20.B20 R4.F20.B4 R4.F19.B319 R4.F19.B303 R4.F19.B287 R4.F19.B271 R4.F19.B239 R4.F19.B223 R4.F19.B207 R4.F19.B191 R4.F19.B143 R4.F19.B127 R4.F19.B111 R4.F19.B95 R4.F19.B63 R4.F19.B47 R4.F19.B31 R4.F19.B15 R4.F19.B304 R4.F19.B288 R4.F19.B272 R4.F19.B256 R4.F19.B224 R4.F19.B208 R4.F19.B192 R4.F19.B176 R4.F19.B128 R4.F19.B112 R4.F19.B96 R4.F19.B80 R4.F19.B48 R4.F19.B32 R4.F19.B16 R4.F19.B0 R4.F19.B318 R4.F19.B302 R4.F19.B286 R4.F19.B270 R4.F19.B238 R4.F19.B222 R4.F19.B206 R4.F19.B190 R4.F19.B142 R4.F19.B126 R4.F19.B110 R4.F19.B94 R4.F19.B62 R4.F19.B46 R4.F19.B30 R4.F19.B14 R4.F19.B305 R4.F19.B289 R4.F19.B273 R4.F19.B257 R4.F19.B225 R4.F19.B209 R4.F19.B193 R4.F19.B177 R4.F19.B129 R4.F19.B113 R4.F19.B97 R4.F19.B81 R4.F19.B49 R4.F19.B33 R4.F19.B17 R4.F19.B1 R4.F19.B317 R4.F19.B301 R4.F19.B285 R4.F19.B269 R4.F19.B237 R4.F19.B221 R4.F19.B205 R4.F19.B189 R4.F19.B141 R4.F19.B125 R4.F19.B109 R4.F19.B93 R4.F19.B61 R4.F19.B45 R4.F19.B29 R4.F19.B13 R4.F19.B306 R4.F19.B290 R4.F19.B274 R4.F19.B258 R4.F19.B226 R4.F19.B210 R4.F19.B194 R4.F19.B178 R4.F19.B130 R4.F19.B114 R4.F19.B98 R4.F19.B82 R4.F19.B50 R4.F19.B34 R4.F19.B18 R4.F19.B2 R4.F19.B316 R4.F19.B300 R4.F19.B284 R4.F19.B268 R4.F19.B236 R4.F19.B220 R4.F19.B204 R4.F19.B188 R4.F19.B140 R4.F19.B124 R4.F19.B108 R4.F19.B92 R4.F19.B60 R4.F19.B44 R4.F19.B28 R4.F19.B12 R4.F19.B307 R4.F19.B291 R4.F19.B275 R4.F19.B259 R4.F19.B227 R4.F19.B211 R4.F19.B195 R4.F19.B179 R4.F19.B131 R4.F19.B115 R4.F19.B99 R4.F19.B83 R4.F19.B51 R4.F19.B35 R4.F19.B19 R4.F19.B3 R4.F19.B312 R4.F19.B296 R4.F19.B280 R4.F19.B264 R4.F19.B232 R4.F19.B216 R4.F19.B200 R4.F19.B184 R4.F19.B136 R4.F19.B120 R4.F19.B104 R4.F19.B88 R4.F19.B56 R4.F19.B40 R4.F19.B24 R4.F19.B8 R4.F19.B311 R4.F19.B295 R4.F19.B279 R4.F19.B263 R4.F19.B231 R4.F19.B215 R4.F19.B199 R4.F19.B183 R4.F19.B135 R4.F19.B119 R4.F19.B103 R4.F19.B87 R4.F19.B55 R4.F19.B39 R4.F19.B23 R4.F19.B7 R4.F19.B313 R4.F19.B297 R4.F19.B281 R4.F19.B265 R4.F19.B233 R4.F19.B217 R4.F19.B201 R4.F19.B185 R4.F19.B137 R4.F19.B121 R4.F19.B105 R4.F19.B89 R4.F19.B57 R4.F19.B41 R4.F19.B25 R4.F19.B9 R4.F19.B310 R4.F19.B294 R4.F19.B278 R4.F19.B262 R4.F19.B230 R4.F19.B214 R4.F19.B198 R4.F19.B182 R4.F19.B134 R4.F19.B118 R4.F19.B102 R4.F19.B86 R4.F19.B54 R4.F19.B38 R4.F19.B22 R4.F19.B6 R4.F19.B314 R4.F19.B298 R4.F19.B282 R4.F19.B266 R4.F19.B234 R4.F19.B218 R4.F19.B202 R4.F19.B186 R4.F19.B138 R4.F19.B122 R4.F19.B106 R4.F19.B90 R4.F19.B58 R4.F19.B42 R4.F19.B26 R4.F19.B10 R4.F19.B309 R4.F19.B293 R4.F19.B277 R4.F19.B261 R4.F19.B229 R4.F19.B213 R4.F19.B197 R4.F19.B181 R4.F19.B133 R4.F19.B117 R4.F19.B101 R4.F19.B85 R4.F19.B53 R4.F19.B37 R4.F19.B21 R4.F19.B5 R4.F19.B315 R4.F19.B299 R4.F19.B283 R4.F19.B267 R4.F19.B235 R4.F19.B219 R4.F19.B203 R4.F19.B187 R4.F19.B139 R4.F19.B123 R4.F19.B107 R4.F19.B91 R4.F19.B59 R4.F19.B43 R4.F19.B27 R4.F19.B11 R4.F19.B308 R4.F19.B292 R4.F19.B276 R4.F19.B260 R4.F19.B228 R4.F19.B212 R4.F19.B196 R4.F19.B180 R4.F19.B132 R4.F19.B116 R4.F19.B100 R4.F19.B84 R4.F19.B52 R4.F19.B36 R4.F19.B20 R4.F19.B4 R4.F18.B319 R4.F18.B303 R4.F18.B287 R4.F18.B271 R4.F18.B239 R4.F18.B223 R4.F18.B207 R4.F18.B191 R4.F18.B143 R4.F18.B127 R4.F18.B111 R4.F18.B95 R4.F18.B63 R4.F18.B47 R4.F18.B31 R4.F18.B15 R4.F18.B304 R4.F18.B288 R4.F18.B272 R4.F18.B256 R4.F18.B224 R4.F18.B208 R4.F18.B192 R4.F18.B176 R4.F18.B128 R4.F18.B112 R4.F18.B96 R4.F18.B80 R4.F18.B48 R4.F18.B32 R4.F18.B16 R4.F18.B0 R4.F18.B318 R4.F18.B302 R4.F18.B286 R4.F18.B270 R4.F18.B238 R4.F18.B222 R4.F18.B206 R4.F18.B190 R4.F18.B142 R4.F18.B126 R4.F18.B110 R4.F18.B94 R4.F18.B62 R4.F18.B46 R4.F18.B30 R4.F18.B14 R4.F18.B305 R4.F18.B289 R4.F18.B273 R4.F18.B257 R4.F18.B225 R4.F18.B209 R4.F18.B193 R4.F18.B177 R4.F18.B129 R4.F18.B113 R4.F18.B97 R4.F18.B81 R4.F18.B49 R4.F18.B33 R4.F18.B17 R4.F18.B1 R4.F18.B317 R4.F18.B301 R4.F18.B285 R4.F18.B269 R4.F18.B237 R4.F18.B221 R4.F18.B205 R4.F18.B189 R4.F18.B141 R4.F18.B125 R4.F18.B109 R4.F18.B93 R4.F18.B61 R4.F18.B45 R4.F18.B29 R4.F18.B13 R4.F18.B306 R4.F18.B290 R4.F18.B274 R4.F18.B258 R4.F18.B226 R4.F18.B210 R4.F18.B194 R4.F18.B178 R4.F18.B130 R4.F18.B114 R4.F18.B98 R4.F18.B82 R4.F18.B50 R4.F18.B34 R4.F18.B18 R4.F18.B2 R4.F18.B316 R4.F18.B300 R4.F18.B284 R4.F18.B268 R4.F18.B236 R4.F18.B220 R4.F18.B204 R4.F18.B188 R4.F18.B140 R4.F18.B124 R4.F18.B108 R4.F18.B92 R4.F18.B60 R4.F18.B44 R4.F18.B28 R4.F18.B12 R4.F18.B307 R4.F18.B291 R4.F18.B275 R4.F18.B259 R4.F18.B227 R4.F18.B211 R4.F18.B195 R4.F18.B179 R4.F18.B131 R4.F18.B115 R4.F18.B99 R4.F18.B83 R4.F18.B51 R4.F18.B35 R4.F18.B19 R4.F18.B3 R4.F18.B312 R4.F18.B296 R4.F18.B280 R4.F18.B264 R4.F18.B232 R4.F18.B216 R4.F18.B200 R4.F18.B184 R4.F18.B136 R4.F18.B120 R4.F18.B104 R4.F18.B88 R4.F18.B56 R4.F18.B40 R4.F18.B24 R4.F18.B8 R4.F18.B311 R4.F18.B295 R4.F18.B279 R4.F18.B263 R4.F18.B231 R4.F18.B215 R4.F18.B199 R4.F18.B183 R4.F18.B135 R4.F18.B119 R4.F18.B103 R4.F18.B87 R4.F18.B55 R4.F18.B39 R4.F18.B23 R4.F18.B7 R4.F18.B313 R4.F18.B297 R4.F18.B281 R4.F18.B265 R4.F18.B233 R4.F18.B217 R4.F18.B201 R4.F18.B185 R4.F18.B137 R4.F18.B121 R4.F18.B105 R4.F18.B89 R4.F18.B57 R4.F18.B41 R4.F18.B25 R4.F18.B9 R4.F18.B310 R4.F18.B294 R4.F18.B278 R4.F18.B262 R4.F18.B230 R4.F18.B214 R4.F18.B198 R4.F18.B182 R4.F18.B134 R4.F18.B118 R4.F18.B102 R4.F18.B86 R4.F18.B54 R4.F18.B38 R4.F18.B22 R4.F18.B6 R4.F18.B314 R4.F18.B298 R4.F18.B282 R4.F18.B266 R4.F18.B234 R4.F18.B218 R4.F18.B202 R4.F18.B186 R4.F18.B138 R4.F18.B122 R4.F18.B106 R4.F18.B90 R4.F18.B58 R4.F18.B42 R4.F18.B26 R4.F18.B10 R4.F18.B309 R4.F18.B293 R4.F18.B277 R4.F18.B261 R4.F18.B229 R4.F18.B213 R4.F18.B197 R4.F18.B181 R4.F18.B133 R4.F18.B117 R4.F18.B101 R4.F18.B85 R4.F18.B53 R4.F18.B37 R4.F18.B21 R4.F18.B5 R4.F18.B315 R4.F18.B299 R4.F18.B283 R4.F18.B267 R4.F18.B235 R4.F18.B219 R4.F18.B203 R4.F18.B187 R4.F18.B139 R4.F18.B123 R4.F18.B107 R4.F18.B91 R4.F18.B59 R4.F18.B43 R4.F18.B27 R4.F18.B11 R4.F18.B308 R4.F18.B292 R4.F18.B276 R4.F18.B260 R4.F18.B228 R4.F18.B212 R4.F18.B196 R4.F18.B180 R4.F18.B132 R4.F18.B116 R4.F18.B100 R4.F18.B84 R4.F18.B52 R4.F18.B36 R4.F18.B20 R4.F18.B4 R4.F17.B319 R4.F17.B303 R4.F17.B287 R4.F17.B271 R4.F17.B239 R4.F17.B223 R4.F17.B207 R4.F17.B191 R4.F17.B143 R4.F17.B127 R4.F17.B111 R4.F17.B95 R4.F17.B63 R4.F17.B47 R4.F17.B31 R4.F17.B15 R4.F17.B304 R4.F17.B288 R4.F17.B272 R4.F17.B256 R4.F17.B224 R4.F17.B208 R4.F17.B192 R4.F17.B176 R4.F17.B128 R4.F17.B112 R4.F17.B96 R4.F17.B80 R4.F17.B48 R4.F17.B32 R4.F17.B16 R4.F17.B0 R4.F17.B318 R4.F17.B302 R4.F17.B286 R4.F17.B270 R4.F17.B238 R4.F17.B222 R4.F17.B206 R4.F17.B190 R4.F17.B142 R4.F17.B126 R4.F17.B110 R4.F17.B94 R4.F17.B62 R4.F17.B46 R4.F17.B30 R4.F17.B14 R4.F17.B305 R4.F17.B289 R4.F17.B273 R4.F17.B257 R4.F17.B225 R4.F17.B209 R4.F17.B193 R4.F17.B177 R4.F17.B129 R4.F17.B113 R4.F17.B97 R4.F17.B81 R4.F17.B49 R4.F17.B33 R4.F17.B17 R4.F17.B1 R4.F17.B317 R4.F17.B301 R4.F17.B285 R4.F17.B269 R4.F17.B237 R4.F17.B221 R4.F17.B205 R4.F17.B189 R4.F17.B141 R4.F17.B125 R4.F17.B109 R4.F17.B93 R4.F17.B61 R4.F17.B45 R4.F17.B29 R4.F17.B13 R4.F17.B306 R4.F17.B290 R4.F17.B274 R4.F17.B258 R4.F17.B226 R4.F17.B210 R4.F17.B194 R4.F17.B178 R4.F17.B130 R4.F17.B114 R4.F17.B98 R4.F17.B82 R4.F17.B50 R4.F17.B34 R4.F17.B18 R4.F17.B2 R4.F17.B316 R4.F17.B300 R4.F17.B284 R4.F17.B268 R4.F17.B236 R4.F17.B220 R4.F17.B204 R4.F17.B188 R4.F17.B140 R4.F17.B124 R4.F17.B108 R4.F17.B92 R4.F17.B60 R4.F17.B44 R4.F17.B28 R4.F17.B12 R4.F17.B307 R4.F17.B291 R4.F17.B275 R4.F17.B259 R4.F17.B227 R4.F17.B211 R4.F17.B195 R4.F17.B179 R4.F17.B131 R4.F17.B115 R4.F17.B99 R4.F17.B83 R4.F17.B51 R4.F17.B35 R4.F17.B19 R4.F17.B3 R4.F17.B312 R4.F17.B296 R4.F17.B280 R4.F17.B264 R4.F17.B232 R4.F17.B216 R4.F17.B200 R4.F17.B184 R4.F17.B136 R4.F17.B120 R4.F17.B104 R4.F17.B88 R4.F17.B56 R4.F17.B40 R4.F17.B24 R4.F17.B8 R4.F17.B311 R4.F17.B295 R4.F17.B279 R4.F17.B263 R4.F17.B231 R4.F17.B215 R4.F17.B199 R4.F17.B183 R4.F17.B135 R4.F17.B119 R4.F17.B103 R4.F17.B87 R4.F17.B55 R4.F17.B39 R4.F17.B23 R4.F17.B7 R4.F17.B313 R4.F17.B297 R4.F17.B281 R4.F17.B265 R4.F17.B233 R4.F17.B217 R4.F17.B201 R4.F17.B185 R4.F17.B137 R4.F17.B121 R4.F17.B105 R4.F17.B89 R4.F17.B57 R4.F17.B41 R4.F17.B25 R4.F17.B9 R4.F17.B310 R4.F17.B294 R4.F17.B278 R4.F17.B262 R4.F17.B230 R4.F17.B214 R4.F17.B198 R4.F17.B182 R4.F17.B134 R4.F17.B118 R4.F17.B102 R4.F17.B86 R4.F17.B54 R4.F17.B38 R4.F17.B22 R4.F17.B6 R4.F17.B314 R4.F17.B298 R4.F17.B282 R4.F17.B266 R4.F17.B234 R4.F17.B218 R4.F17.B202 R4.F17.B186 R4.F17.B138 R4.F17.B122 R4.F17.B106 R4.F17.B90 R4.F17.B58 R4.F17.B42 R4.F17.B26 R4.F17.B10 R4.F17.B309 R4.F17.B293 R4.F17.B277 R4.F17.B261 R4.F17.B229 R4.F17.B213 R4.F17.B197 R4.F17.B181 R4.F17.B133 R4.F17.B117 R4.F17.B101 R4.F17.B85 R4.F17.B53 R4.F17.B37 R4.F17.B21 R4.F17.B5 R4.F17.B315 R4.F17.B299 R4.F17.B283 R4.F17.B267 R4.F17.B235 R4.F17.B219 R4.F17.B203 R4.F17.B187 R4.F17.B139 R4.F17.B123 R4.F17.B107 R4.F17.B91 R4.F17.B59 R4.F17.B43 R4.F17.B27 R4.F17.B11 R4.F17.B308 R4.F17.B292 R4.F17.B276 R4.F17.B260 R4.F17.B228 R4.F17.B212 R4.F17.B196 R4.F17.B180 R4.F17.B132 R4.F17.B116 R4.F17.B100 R4.F17.B84 R4.F17.B52 R4.F17.B36 R4.F17.B20 R4.F17.B4 R4.F16.B319 R4.F16.B303 R4.F16.B287 R4.F16.B271 R4.F16.B239 R4.F16.B223 R4.F16.B207 R4.F16.B191 R4.F16.B143 R4.F16.B127 R4.F16.B111 R4.F16.B95 R4.F16.B63 R4.F16.B47 R4.F16.B31 R4.F16.B15 R4.F16.B304 R4.F16.B288 R4.F16.B272 R4.F16.B256 R4.F16.B224 R4.F16.B208 R4.F16.B192 R4.F16.B176 R4.F16.B128 R4.F16.B112 R4.F16.B96 R4.F16.B80 R4.F16.B48 R4.F16.B32 R4.F16.B16 R4.F16.B0 R4.F16.B318 R4.F16.B302 R4.F16.B286 R4.F16.B270 R4.F16.B238 R4.F16.B222 R4.F16.B206 R4.F16.B190 R4.F16.B142 R4.F16.B126 R4.F16.B110 R4.F16.B94 R4.F16.B62 R4.F16.B46 R4.F16.B30 R4.F16.B14 R4.F16.B305 R4.F16.B289 R4.F16.B273 R4.F16.B257 R4.F16.B225 R4.F16.B209 R4.F16.B193 R4.F16.B177 R4.F16.B129 R4.F16.B113 R4.F16.B97 R4.F16.B81 R4.F16.B49 R4.F16.B33 R4.F16.B17 R4.F16.B1 R4.F16.B317 R4.F16.B301 R4.F16.B285 R4.F16.B269 R4.F16.B237 R4.F16.B221 R4.F16.B205 R4.F16.B189 R4.F16.B141 R4.F16.B125 R4.F16.B109 R4.F16.B93 R4.F16.B61 R4.F16.B45 R4.F16.B29 R4.F16.B13 R4.F16.B306 R4.F16.B290 R4.F16.B274 R4.F16.B258 R4.F16.B226 R4.F16.B210 R4.F16.B194 R4.F16.B178 R4.F16.B130 R4.F16.B114 R4.F16.B98 R4.F16.B82 R4.F16.B50 R4.F16.B34 R4.F16.B18 R4.F16.B2 R4.F16.B316 R4.F16.B300 R4.F16.B284 R4.F16.B268 R4.F16.B236 R4.F16.B220 R4.F16.B204 R4.F16.B188 R4.F16.B140 R4.F16.B124 R4.F16.B108 R4.F16.B92 R4.F16.B60 R4.F16.B44 R4.F16.B28 R4.F16.B12 R4.F16.B307 R4.F16.B291 R4.F16.B275 R4.F16.B259 R4.F16.B227 R4.F16.B211 R4.F16.B195 R4.F16.B179 R4.F16.B131 R4.F16.B115 R4.F16.B99 R4.F16.B83 R4.F16.B51 R4.F16.B35 R4.F16.B19 R4.F16.B3 R4.F16.B312 R4.F16.B296 R4.F16.B280 R4.F16.B264 R4.F16.B232 R4.F16.B216 R4.F16.B200 R4.F16.B184 R4.F16.B136 R4.F16.B120 R4.F16.B104 R4.F16.B88 R4.F16.B56 R4.F16.B40 R4.F16.B24 R4.F16.B8 R4.F16.B311 R4.F16.B295 R4.F16.B279 R4.F16.B263 R4.F16.B231 R4.F16.B215 R4.F16.B199 R4.F16.B183 R4.F16.B135 R4.F16.B119 R4.F16.B103 R4.F16.B87 R4.F16.B55 R4.F16.B39 R4.F16.B23 R4.F16.B7 R4.F16.B313 R4.F16.B297 R4.F16.B281 R4.F16.B265 R4.F16.B233 R4.F16.B217 R4.F16.B201 R4.F16.B185 R4.F16.B137 R4.F16.B121 R4.F16.B105 R4.F16.B89 R4.F16.B57 R4.F16.B41 R4.F16.B25 R4.F16.B9 R4.F16.B310 R4.F16.B294 R4.F16.B278 R4.F16.B262 R4.F16.B230 R4.F16.B214 R4.F16.B198 R4.F16.B182 R4.F16.B134 R4.F16.B118 R4.F16.B102 R4.F16.B86 R4.F16.B54 R4.F16.B38 R4.F16.B22 R4.F16.B6 R4.F16.B314 R4.F16.B298 R4.F16.B282 R4.F16.B266 R4.F16.B234 R4.F16.B218 R4.F16.B202 R4.F16.B186 R4.F16.B138 R4.F16.B122 R4.F16.B106 R4.F16.B90 R4.F16.B58 R4.F16.B42 R4.F16.B26 R4.F16.B10 R4.F16.B309 R4.F16.B293 R4.F16.B277 R4.F16.B261 R4.F16.B229 R4.F16.B213 R4.F16.B197 R4.F16.B181 R4.F16.B133 R4.F16.B117 R4.F16.B101 R4.F16.B85 R4.F16.B53 R4.F16.B37 R4.F16.B21 R4.F16.B5 R4.F16.B315 R4.F16.B299 R4.F16.B283 R4.F16.B267 R4.F16.B235 R4.F16.B219 R4.F16.B203 R4.F16.B187 R4.F16.B139 R4.F16.B123 R4.F16.B107 R4.F16.B91 R4.F16.B59 R4.F16.B43 R4.F16.B27 R4.F16.B11 R4.F16.B308 R4.F16.B292 R4.F16.B276 R4.F16.B260 R4.F16.B228 R4.F16.B212 R4.F16.B196 R4.F16.B180 R4.F16.B132 R4.F16.B116 R4.F16.B100 R4.F16.B84 R4.F16.B52 R4.F16.B36 R4.F16.B20 R4.F16.B4 R4.F15.B319 R4.F15.B303 R4.F15.B287 R4.F15.B271 R4.F15.B239 R4.F15.B223 R4.F15.B207 R4.F15.B191 R4.F15.B143 R4.F15.B127 R4.F15.B111 R4.F15.B95 R4.F15.B63 R4.F15.B47 R4.F15.B31 R4.F15.B15 R4.F15.B304 R4.F15.B288 R4.F15.B272 R4.F15.B256 R4.F15.B224 R4.F15.B208 R4.F15.B192 R4.F15.B176 R4.F15.B128 R4.F15.B112 R4.F15.B96 R4.F15.B80 R4.F15.B48 R4.F15.B32 R4.F15.B16 R4.F15.B0 R4.F15.B318 R4.F15.B302 R4.F15.B286 R4.F15.B270 R4.F15.B238 R4.F15.B222 R4.F15.B206 R4.F15.B190 R4.F15.B142 R4.F15.B126 R4.F15.B110 R4.F15.B94 R4.F15.B62 R4.F15.B46 R4.F15.B30 R4.F15.B14 R4.F15.B305 R4.F15.B289 R4.F15.B273 R4.F15.B257 R4.F15.B225 R4.F15.B209 R4.F15.B193 R4.F15.B177 R4.F15.B129 R4.F15.B113 R4.F15.B97 R4.F15.B81 R4.F15.B49 R4.F15.B33 R4.F15.B17 R4.F15.B1 R4.F15.B317 R4.F15.B301 R4.F15.B285 R4.F15.B269 R4.F15.B237 R4.F15.B221 R4.F15.B205 R4.F15.B189 R4.F15.B141 R4.F15.B125 R4.F15.B109 R4.F15.B93 R4.F15.B61 R4.F15.B45 R4.F15.B29 R4.F15.B13 R4.F15.B306 R4.F15.B290 R4.F15.B274 R4.F15.B258 R4.F15.B226 R4.F15.B210 R4.F15.B194 R4.F15.B178 R4.F15.B130 R4.F15.B114 R4.F15.B98 R4.F15.B82 R4.F15.B50 R4.F15.B34 R4.F15.B18 R4.F15.B2 R4.F15.B316 R4.F15.B300 R4.F15.B284 R4.F15.B268 R4.F15.B236 R4.F15.B220 R4.F15.B204 R4.F15.B188 R4.F15.B140 R4.F15.B124 R4.F15.B108 R4.F15.B92 R4.F15.B60 R4.F15.B44 R4.F15.B28 R4.F15.B12 R4.F15.B307 R4.F15.B291 R4.F15.B275 R4.F15.B259 R4.F15.B227 R4.F15.B211 R4.F15.B195 R4.F15.B179 R4.F15.B131 R4.F15.B115 R4.F15.B99 R4.F15.B83 R4.F15.B51 R4.F15.B35 R4.F15.B19 R4.F15.B3 R4.F15.B312 R4.F15.B296 R4.F15.B280 R4.F15.B264 R4.F15.B232 R4.F15.B216 R4.F15.B200 R4.F15.B184 R4.F15.B136 R4.F15.B120 R4.F15.B104 R4.F15.B88 R4.F15.B56 R4.F15.B40 R4.F15.B24 R4.F15.B8 R4.F15.B311 R4.F15.B295 R4.F15.B279 R4.F15.B263 R4.F15.B231 R4.F15.B215 R4.F15.B199 R4.F15.B183 R4.F15.B135 R4.F15.B119 R4.F15.B103 R4.F15.B87 R4.F15.B55 R4.F15.B39 R4.F15.B23 R4.F15.B7 R4.F15.B313 R4.F15.B297 R4.F15.B281 R4.F15.B265 R4.F15.B233 R4.F15.B217 R4.F15.B201 R4.F15.B185 R4.F15.B137 R4.F15.B121 R4.F15.B105 R4.F15.B89 R4.F15.B57 R4.F15.B41 R4.F15.B25 R4.F15.B9 R4.F15.B310 R4.F15.B294 R4.F15.B278 R4.F15.B262 R4.F15.B230 R4.F15.B214 R4.F15.B198 R4.F15.B182 R4.F15.B134 R4.F15.B118 R4.F15.B102 R4.F15.B86 R4.F15.B54 R4.F15.B38 R4.F15.B22 R4.F15.B6 R4.F15.B314 R4.F15.B298 R4.F15.B282 R4.F15.B266 R4.F15.B234 R4.F15.B218 R4.F15.B202 R4.F15.B186 R4.F15.B138 R4.F15.B122 R4.F15.B106 R4.F15.B90 R4.F15.B58 R4.F15.B42 R4.F15.B26 R4.F15.B10 R4.F15.B309 R4.F15.B293 R4.F15.B277 R4.F15.B261 R4.F15.B229 R4.F15.B213 R4.F15.B197 R4.F15.B181 R4.F15.B133 R4.F15.B117 R4.F15.B101 R4.F15.B85 R4.F15.B53 R4.F15.B37 R4.F15.B21 R4.F15.B5 R4.F15.B315 R4.F15.B299 R4.F15.B283 R4.F15.B267 R4.F15.B235 R4.F15.B219 R4.F15.B203 R4.F15.B187 R4.F15.B139 R4.F15.B123 R4.F15.B107 R4.F15.B91 R4.F15.B59 R4.F15.B43 R4.F15.B27 R4.F15.B11 R4.F15.B308 R4.F15.B292 R4.F15.B276 R4.F15.B260 R4.F15.B228 R4.F15.B212 R4.F15.B196 R4.F15.B180 R4.F15.B132 R4.F15.B116 R4.F15.B100 R4.F15.B84 R4.F15.B52 R4.F15.B36 R4.F15.B20 R4.F15.B4 R4.F14.B319 R4.F14.B303 R4.F14.B287 R4.F14.B271 R4.F14.B239 R4.F14.B223 R4.F14.B207 R4.F14.B191 R4.F14.B143 R4.F14.B127 R4.F14.B111 R4.F14.B95 R4.F14.B63 R4.F14.B47 R4.F14.B31 R4.F14.B15 R4.F14.B304 R4.F14.B288 R4.F14.B272 R4.F14.B256 R4.F14.B224 R4.F14.B208 R4.F14.B192 R4.F14.B176 R4.F14.B128 R4.F14.B112 R4.F14.B96 R4.F14.B80 R4.F14.B48 R4.F14.B32 R4.F14.B16 R4.F14.B0 R4.F14.B318 R4.F14.B302 R4.F14.B286 R4.F14.B270 R4.F14.B238 R4.F14.B222 R4.F14.B206 R4.F14.B190 R4.F14.B142 R4.F14.B126 R4.F14.B110 R4.F14.B94 R4.F14.B62 R4.F14.B46 R4.F14.B30 R4.F14.B14 R4.F14.B305 R4.F14.B289 R4.F14.B273 R4.F14.B257 R4.F14.B225 R4.F14.B209 R4.F14.B193 R4.F14.B177 R4.F14.B129 R4.F14.B113 R4.F14.B97 R4.F14.B81 R4.F14.B49 R4.F14.B33 R4.F14.B17 R4.F14.B1 R4.F14.B317 R4.F14.B301 R4.F14.B285 R4.F14.B269 R4.F14.B237 R4.F14.B221 R4.F14.B205 R4.F14.B189 R4.F14.B141 R4.F14.B125 R4.F14.B109 R4.F14.B93 R4.F14.B61 R4.F14.B45 R4.F14.B29 R4.F14.B13 R4.F14.B306 R4.F14.B290 R4.F14.B274 R4.F14.B258 R4.F14.B226 R4.F14.B210 R4.F14.B194 R4.F14.B178 R4.F14.B130 R4.F14.B114 R4.F14.B98 R4.F14.B82 R4.F14.B50 R4.F14.B34 R4.F14.B18 R4.F14.B2 R4.F14.B316 R4.F14.B300 R4.F14.B284 R4.F14.B268 R4.F14.B236 R4.F14.B220 R4.F14.B204 R4.F14.B188 R4.F14.B140 R4.F14.B124 R4.F14.B108 R4.F14.B92 R4.F14.B60 R4.F14.B44 R4.F14.B28 R4.F14.B12 R4.F14.B307 R4.F14.B291 R4.F14.B275 R4.F14.B259 R4.F14.B227 R4.F14.B211 R4.F14.B195 R4.F14.B179 R4.F14.B131 R4.F14.B115 R4.F14.B99 R4.F14.B83 R4.F14.B51 R4.F14.B35 R4.F14.B19 R4.F14.B3 R4.F14.B312 R4.F14.B296 R4.F14.B280 R4.F14.B264 R4.F14.B232 R4.F14.B216 R4.F14.B200 R4.F14.B184 R4.F14.B136 R4.F14.B120 R4.F14.B104 R4.F14.B88 R4.F14.B56 R4.F14.B40 R4.F14.B24 R4.F14.B8 R4.F14.B311 R4.F14.B295 R4.F14.B279 R4.F14.B263 R4.F14.B231 R4.F14.B215 R4.F14.B199 R4.F14.B183 R4.F14.B135 R4.F14.B119 R4.F14.B103 R4.F14.B87 R4.F14.B55 R4.F14.B39 R4.F14.B23 R4.F14.B7 R4.F14.B313 R4.F14.B297 R4.F14.B281 R4.F14.B265 R4.F14.B233 R4.F14.B217 R4.F14.B201 R4.F14.B185 R4.F14.B137 R4.F14.B121 R4.F14.B105 R4.F14.B89 R4.F14.B57 R4.F14.B41 R4.F14.B25 R4.F14.B9 R4.F14.B310 R4.F14.B294 R4.F14.B278 R4.F14.B262 R4.F14.B230 R4.F14.B214 R4.F14.B198 R4.F14.B182 R4.F14.B134 R4.F14.B118 R4.F14.B102 R4.F14.B86 R4.F14.B54 R4.F14.B38 R4.F14.B22 R4.F14.B6 R4.F14.B314 R4.F14.B298 R4.F14.B282 R4.F14.B266 R4.F14.B234 R4.F14.B218 R4.F14.B202 R4.F14.B186 R4.F14.B138 R4.F14.B122 R4.F14.B106 R4.F14.B90 R4.F14.B58 R4.F14.B42 R4.F14.B26 R4.F14.B10 R4.F14.B309 R4.F14.B293 R4.F14.B277 R4.F14.B261 R4.F14.B229 R4.F14.B213 R4.F14.B197 R4.F14.B181 R4.F14.B133 R4.F14.B117 R4.F14.B101 R4.F14.B85 R4.F14.B53 R4.F14.B37 R4.F14.B21 R4.F14.B5 R4.F14.B315 R4.F14.B299 R4.F14.B283 R4.F14.B267 R4.F14.B235 R4.F14.B219 R4.F14.B203 R4.F14.B187 R4.F14.B139 R4.F14.B123 R4.F14.B107 R4.F14.B91 R4.F14.B59 R4.F14.B43 R4.F14.B27 R4.F14.B11 R4.F14.B308 R4.F14.B292 R4.F14.B276 R4.F14.B260 R4.F14.B228 R4.F14.B212 R4.F14.B196 R4.F14.B180 R4.F14.B132 R4.F14.B116 R4.F14.B100 R4.F14.B84 R4.F14.B52 R4.F14.B36 R4.F14.B20 R4.F14.B4 R4.F13.B319 R4.F13.B303 R4.F13.B287 R4.F13.B271 R4.F13.B239 R4.F13.B223 R4.F13.B207 R4.F13.B191 R4.F13.B143 R4.F13.B127 R4.F13.B111 R4.F13.B95 R4.F13.B63 R4.F13.B47 R4.F13.B31 R4.F13.B15 R4.F13.B304 R4.F13.B288 R4.F13.B272 R4.F13.B256 R4.F13.B224 R4.F13.B208 R4.F13.B192 R4.F13.B176 R4.F13.B128 R4.F13.B112 R4.F13.B96 R4.F13.B80 R4.F13.B48 R4.F13.B32 R4.F13.B16 R4.F13.B0 R4.F13.B318 R4.F13.B302 R4.F13.B286 R4.F13.B270 R4.F13.B238 R4.F13.B222 R4.F13.B206 R4.F13.B190 R4.F13.B142 R4.F13.B126 R4.F13.B110 R4.F13.B94 R4.F13.B62 R4.F13.B46 R4.F13.B30 R4.F13.B14 R4.F13.B305 R4.F13.B289 R4.F13.B273 R4.F13.B257 R4.F13.B225 R4.F13.B209 R4.F13.B193 R4.F13.B177 R4.F13.B129 R4.F13.B113 R4.F13.B97 R4.F13.B81 R4.F13.B49 R4.F13.B33 R4.F13.B17 R4.F13.B1 R4.F13.B317 R4.F13.B301 R4.F13.B285 R4.F13.B269 R4.F13.B237 R4.F13.B221 R4.F13.B205 R4.F13.B189 R4.F13.B141 R4.F13.B125 R4.F13.B109 R4.F13.B93 R4.F13.B61 R4.F13.B45 R4.F13.B29 R4.F13.B13 R4.F13.B306 R4.F13.B290 R4.F13.B274 R4.F13.B258 R4.F13.B226 R4.F13.B210 R4.F13.B194 R4.F13.B178 R4.F13.B130 R4.F13.B114 R4.F13.B98 R4.F13.B82 R4.F13.B50 R4.F13.B34 R4.F13.B18 R4.F13.B2 R4.F13.B316 R4.F13.B300 R4.F13.B284 R4.F13.B268 R4.F13.B236 R4.F13.B220 R4.F13.B204 R4.F13.B188 R4.F13.B140 R4.F13.B124 R4.F13.B108 R4.F13.B92 R4.F13.B60 R4.F13.B44 R4.F13.B28 R4.F13.B12 R4.F13.B307 R4.F13.B291 R4.F13.B275 R4.F13.B259 R4.F13.B227 R4.F13.B211 R4.F13.B195 R4.F13.B179 R4.F13.B131 R4.F13.B115 R4.F13.B99 R4.F13.B83 R4.F13.B51 R4.F13.B35 R4.F13.B19 R4.F13.B3 R4.F13.B312 R4.F13.B296 R4.F13.B280 R4.F13.B264 R4.F13.B232 R4.F13.B216 R4.F13.B200 R4.F13.B184 R4.F13.B136 R4.F13.B120 R4.F13.B104 R4.F13.B88 R4.F13.B56 R4.F13.B40 R4.F13.B24 R4.F13.B8 R4.F13.B311 R4.F13.B295 R4.F13.B279 R4.F13.B263 R4.F13.B231 R4.F13.B215 R4.F13.B199 R4.F13.B183 R4.F13.B135 R4.F13.B119 R4.F13.B103 R4.F13.B87 R4.F13.B55 R4.F13.B39 R4.F13.B23 R4.F13.B7 R4.F13.B313 R4.F13.B297 R4.F13.B281 R4.F13.B265 R4.F13.B233 R4.F13.B217 R4.F13.B201 R4.F13.B185 R4.F13.B137 R4.F13.B121 R4.F13.B105 R4.F13.B89 R4.F13.B57 R4.F13.B41 R4.F13.B25 R4.F13.B9 R4.F13.B310 R4.F13.B294 R4.F13.B278 R4.F13.B262 R4.F13.B230 R4.F13.B214 R4.F13.B198 R4.F13.B182 R4.F13.B134 R4.F13.B118 R4.F13.B102 R4.F13.B86 R4.F13.B54 R4.F13.B38 R4.F13.B22 R4.F13.B6 R4.F13.B314 R4.F13.B298 R4.F13.B282 R4.F13.B266 R4.F13.B234 R4.F13.B218 R4.F13.B202 R4.F13.B186 R4.F13.B138 R4.F13.B122 R4.F13.B106 R4.F13.B90 R4.F13.B58 R4.F13.B42 R4.F13.B26 R4.F13.B10 R4.F13.B309 R4.F13.B293 R4.F13.B277 R4.F13.B261 R4.F13.B229 R4.F13.B213 R4.F13.B197 R4.F13.B181 R4.F13.B133 R4.F13.B117 R4.F13.B101 R4.F13.B85 R4.F13.B53 R4.F13.B37 R4.F13.B21 R4.F13.B5 R4.F13.B315 R4.F13.B299 R4.F13.B283 R4.F13.B267 R4.F13.B235 R4.F13.B219 R4.F13.B203 R4.F13.B187 R4.F13.B139 R4.F13.B123 R4.F13.B107 R4.F13.B91 R4.F13.B59 R4.F13.B43 R4.F13.B27 R4.F13.B11 R4.F13.B308 R4.F13.B292 R4.F13.B276 R4.F13.B260 R4.F13.B228 R4.F13.B212 R4.F13.B196 R4.F13.B180 R4.F13.B132 R4.F13.B116 R4.F13.B100 R4.F13.B84 R4.F13.B52 R4.F13.B36 R4.F13.B20 R4.F13.B4 R4.F12.B319 R4.F12.B303 R4.F12.B287 R4.F12.B271 R4.F12.B239 R4.F12.B223 R4.F12.B207 R4.F12.B191 R4.F12.B143 R4.F12.B127 R4.F12.B111 R4.F12.B95 R4.F12.B63 R4.F12.B47 R4.F12.B31 R4.F12.B15 R4.F12.B304 R4.F12.B288 R4.F12.B272 R4.F12.B256 R4.F12.B224 R4.F12.B208 R4.F12.B192 R4.F12.B176 R4.F12.B128 R4.F12.B112 R4.F12.B96 R4.F12.B80 R4.F12.B48 R4.F12.B32 R4.F12.B16 R4.F12.B0 R4.F12.B318 R4.F12.B302 R4.F12.B286 R4.F12.B270 R4.F12.B238 R4.F12.B222 R4.F12.B206 R4.F12.B190 R4.F12.B142 R4.F12.B126 R4.F12.B110 R4.F12.B94 R4.F12.B62 R4.F12.B46 R4.F12.B30 R4.F12.B14 R4.F12.B305 R4.F12.B289 R4.F12.B273 R4.F12.B257 R4.F12.B225 R4.F12.B209 R4.F12.B193 R4.F12.B177 R4.F12.B129 R4.F12.B113 R4.F12.B97 R4.F12.B81 R4.F12.B49 R4.F12.B33 R4.F12.B17 R4.F12.B1 R4.F12.B317 R4.F12.B301 R4.F12.B285 R4.F12.B269 R4.F12.B237 R4.F12.B221 R4.F12.B205 R4.F12.B189 R4.F12.B141 R4.F12.B125 R4.F12.B109 R4.F12.B93 R4.F12.B61 R4.F12.B45 R4.F12.B29 R4.F12.B13 R4.F12.B306 R4.F12.B290 R4.F12.B274 R4.F12.B258 R4.F12.B226 R4.F12.B210 R4.F12.B194 R4.F12.B178 R4.F12.B130 R4.F12.B114 R4.F12.B98 R4.F12.B82 R4.F12.B50 R4.F12.B34 R4.F12.B18 R4.F12.B2 R4.F12.B316 R4.F12.B300 R4.F12.B284 R4.F12.B268 R4.F12.B236 R4.F12.B220 R4.F12.B204 R4.F12.B188 R4.F12.B140 R4.F12.B124 R4.F12.B108 R4.F12.B92 R4.F12.B60 R4.F12.B44 R4.F12.B28 R4.F12.B12 R4.F12.B307 R4.F12.B291 R4.F12.B275 R4.F12.B259 R4.F12.B227 R4.F12.B211 R4.F12.B195 R4.F12.B179 R4.F12.B131 R4.F12.B115 R4.F12.B99 R4.F12.B83 R4.F12.B51 R4.F12.B35 R4.F12.B19 R4.F12.B3 R4.F12.B312 R4.F12.B296 R4.F12.B280 R4.F12.B264 R4.F12.B232 R4.F12.B216 R4.F12.B200 R4.F12.B184 R4.F12.B136 R4.F12.B120 R4.F12.B104 R4.F12.B88 R4.F12.B56 R4.F12.B40 R4.F12.B24 R4.F12.B8 R4.F12.B311 R4.F12.B295 R4.F12.B279 R4.F12.B263 R4.F12.B231 R4.F12.B215 R4.F12.B199 R4.F12.B183 R4.F12.B135 R4.F12.B119 R4.F12.B103 R4.F12.B87 R4.F12.B55 R4.F12.B39 R4.F12.B23 R4.F12.B7 R4.F12.B313 R4.F12.B297 R4.F12.B281 R4.F12.B265 R4.F12.B233 R4.F12.B217 R4.F12.B201 R4.F12.B185 R4.F12.B137 R4.F12.B121 R4.F12.B105 R4.F12.B89 R4.F12.B57 R4.F12.B41 R4.F12.B25 R4.F12.B9 R4.F12.B310 R4.F12.B294 R4.F12.B278 R4.F12.B262 R4.F12.B230 R4.F12.B214 R4.F12.B198 R4.F12.B182 R4.F12.B134 R4.F12.B118 R4.F12.B102 R4.F12.B86 R4.F12.B54 R4.F12.B38 R4.F12.B22 R4.F12.B6 R4.F12.B314 R4.F12.B298 R4.F12.B282 R4.F12.B266 R4.F12.B234 R4.F12.B218 R4.F12.B202 R4.F12.B186 R4.F12.B138 R4.F12.B122 R4.F12.B106 R4.F12.B90 R4.F12.B58 R4.F12.B42 R4.F12.B26 R4.F12.B10 R4.F12.B309 R4.F12.B293 R4.F12.B277 R4.F12.B261 R4.F12.B229 R4.F12.B213 R4.F12.B197 R4.F12.B181 R4.F12.B133 R4.F12.B117 R4.F12.B101 R4.F12.B85 R4.F12.B53 R4.F12.B37 R4.F12.B21 R4.F12.B5 R4.F12.B315 R4.F12.B299 R4.F12.B283 R4.F12.B267 R4.F12.B235 R4.F12.B219 R4.F12.B203 R4.F12.B187 R4.F12.B139 R4.F12.B123 R4.F12.B107 R4.F12.B91 R4.F12.B59 R4.F12.B43 R4.F12.B27 R4.F12.B11 R4.F12.B308 R4.F12.B292 R4.F12.B276 R4.F12.B260 R4.F12.B228 R4.F12.B212 R4.F12.B196 R4.F12.B180 R4.F12.B132 R4.F12.B116 R4.F12.B100 R4.F12.B84 R4.F12.B52 R4.F12.B36 R4.F12.B20 R4.F12.B4 R4.F11.B319 R4.F11.B303 R4.F11.B287 R4.F11.B271 R4.F11.B239 R4.F11.B223 R4.F11.B207 R4.F11.B191 R4.F11.B143 R4.F11.B127 R4.F11.B111 R4.F11.B95 R4.F11.B63 R4.F11.B47 R4.F11.B31 R4.F11.B15 R4.F11.B304 R4.F11.B288 R4.F11.B272 R4.F11.B256 R4.F11.B224 R4.F11.B208 R4.F11.B192 R4.F11.B176 R4.F11.B128 R4.F11.B112 R4.F11.B96 R4.F11.B80 R4.F11.B48 R4.F11.B32 R4.F11.B16 R4.F11.B0 R4.F11.B318 R4.F11.B302 R4.F11.B286 R4.F11.B270 R4.F11.B238 R4.F11.B222 R4.F11.B206 R4.F11.B190 R4.F11.B142 R4.F11.B126 R4.F11.B110 R4.F11.B94 R4.F11.B62 R4.F11.B46 R4.F11.B30 R4.F11.B14 R4.F11.B305 R4.F11.B289 R4.F11.B273 R4.F11.B257 R4.F11.B225 R4.F11.B209 R4.F11.B193 R4.F11.B177 R4.F11.B129 R4.F11.B113 R4.F11.B97 R4.F11.B81 R4.F11.B49 R4.F11.B33 R4.F11.B17 R4.F11.B1 R4.F11.B317 R4.F11.B301 R4.F11.B285 R4.F11.B269 R4.F11.B237 R4.F11.B221 R4.F11.B205 R4.F11.B189 R4.F11.B141 R4.F11.B125 R4.F11.B109 R4.F11.B93 R4.F11.B61 R4.F11.B45 R4.F11.B29 R4.F11.B13 R4.F11.B306 R4.F11.B290 R4.F11.B274 R4.F11.B258 R4.F11.B226 R4.F11.B210 R4.F11.B194 R4.F11.B178 R4.F11.B130 R4.F11.B114 R4.F11.B98 R4.F11.B82 R4.F11.B50 R4.F11.B34 R4.F11.B18 R4.F11.B2 R4.F11.B316 R4.F11.B300 R4.F11.B284 R4.F11.B268 R4.F11.B236 R4.F11.B220 R4.F11.B204 R4.F11.B188 R4.F11.B140 R4.F11.B124 R4.F11.B108 R4.F11.B92 R4.F11.B60 R4.F11.B44 R4.F11.B28 R4.F11.B12 R4.F11.B307 R4.F11.B291 R4.F11.B275 R4.F11.B259 R4.F11.B227 R4.F11.B211 R4.F11.B195 R4.F11.B179 R4.F11.B131 R4.F11.B115 R4.F11.B99 R4.F11.B83 R4.F11.B51 R4.F11.B35 R4.F11.B19 R4.F11.B3 R4.F11.B312 R4.F11.B296 R4.F11.B280 R4.F11.B264 R4.F11.B232 R4.F11.B216 R4.F11.B200 R4.F11.B184 R4.F11.B136 R4.F11.B120 R4.F11.B104 R4.F11.B88 R4.F11.B56 R4.F11.B40 R4.F11.B24 R4.F11.B8 R4.F11.B311 R4.F11.B295 R4.F11.B279 R4.F11.B263 R4.F11.B231 R4.F11.B215 R4.F11.B199 R4.F11.B183 R4.F11.B135 R4.F11.B119 R4.F11.B103 R4.F11.B87 R4.F11.B55 R4.F11.B39 R4.F11.B23 R4.F11.B7 R4.F11.B313 R4.F11.B297 R4.F11.B281 R4.F11.B265 R4.F11.B233 R4.F11.B217 R4.F11.B201 R4.F11.B185 R4.F11.B137 R4.F11.B121 R4.F11.B105 R4.F11.B89 R4.F11.B57 R4.F11.B41 R4.F11.B25 R4.F11.B9 R4.F11.B310 R4.F11.B294 R4.F11.B278 R4.F11.B262 R4.F11.B230 R4.F11.B214 R4.F11.B198 R4.F11.B182 R4.F11.B134 R4.F11.B118 R4.F11.B102 R4.F11.B86 R4.F11.B54 R4.F11.B38 R4.F11.B22 R4.F11.B6 R4.F11.B314 R4.F11.B298 R4.F11.B282 R4.F11.B266 R4.F11.B234 R4.F11.B218 R4.F11.B202 R4.F11.B186 R4.F11.B138 R4.F11.B122 R4.F11.B106 R4.F11.B90 R4.F11.B58 R4.F11.B42 R4.F11.B26 R4.F11.B10 R4.F11.B309 R4.F11.B293 R4.F11.B277 R4.F11.B261 R4.F11.B229 R4.F11.B213 R4.F11.B197 R4.F11.B181 R4.F11.B133 R4.F11.B117 R4.F11.B101 R4.F11.B85 R4.F11.B53 R4.F11.B37 R4.F11.B21 R4.F11.B5 R4.F11.B315 R4.F11.B299 R4.F11.B283 R4.F11.B267 R4.F11.B235 R4.F11.B219 R4.F11.B203 R4.F11.B187 R4.F11.B139 R4.F11.B123 R4.F11.B107 R4.F11.B91 R4.F11.B59 R4.F11.B43 R4.F11.B27 R4.F11.B11 R4.F11.B308 R4.F11.B292 R4.F11.B276 R4.F11.B260 R4.F11.B228 R4.F11.B212 R4.F11.B196 R4.F11.B180 R4.F11.B132 R4.F11.B116 R4.F11.B100 R4.F11.B84 R4.F11.B52 R4.F11.B36 R4.F11.B20 R4.F11.B4 R4.F10.B319 R4.F10.B303 R4.F10.B287 R4.F10.B271 R4.F10.B239 R4.F10.B223 R4.F10.B207 R4.F10.B191 R4.F10.B143 R4.F10.B127 R4.F10.B111 R4.F10.B95 R4.F10.B63 R4.F10.B47 R4.F10.B31 R4.F10.B15 R4.F10.B304 R4.F10.B288 R4.F10.B272 R4.F10.B256 R4.F10.B224 R4.F10.B208 R4.F10.B192 R4.F10.B176 R4.F10.B128 R4.F10.B112 R4.F10.B96 R4.F10.B80 R4.F10.B48 R4.F10.B32 R4.F10.B16 R4.F10.B0 R4.F10.B318 R4.F10.B302 R4.F10.B286 R4.F10.B270 R4.F10.B238 R4.F10.B222 R4.F10.B206 R4.F10.B190 R4.F10.B142 R4.F10.B126 R4.F10.B110 R4.F10.B94 R4.F10.B62 R4.F10.B46 R4.F10.B30 R4.F10.B14 R4.F10.B305 R4.F10.B289 R4.F10.B273 R4.F10.B257 R4.F10.B225 R4.F10.B209 R4.F10.B193 R4.F10.B177 R4.F10.B129 R4.F10.B113 R4.F10.B97 R4.F10.B81 R4.F10.B49 R4.F10.B33 R4.F10.B17 R4.F10.B1 R4.F10.B317 R4.F10.B301 R4.F10.B285 R4.F10.B269 R4.F10.B237 R4.F10.B221 R4.F10.B205 R4.F10.B189 R4.F10.B141 R4.F10.B125 R4.F10.B109 R4.F10.B93 R4.F10.B61 R4.F10.B45 R4.F10.B29 R4.F10.B13 R4.F10.B306 R4.F10.B290 R4.F10.B274 R4.F10.B258 R4.F10.B226 R4.F10.B210 R4.F10.B194 R4.F10.B178 R4.F10.B130 R4.F10.B114 R4.F10.B98 R4.F10.B82 R4.F10.B50 R4.F10.B34 R4.F10.B18 R4.F10.B2 R4.F10.B316 R4.F10.B300 R4.F10.B284 R4.F10.B268 R4.F10.B236 R4.F10.B220 R4.F10.B204 R4.F10.B188 R4.F10.B140 R4.F10.B124 R4.F10.B108 R4.F10.B92 R4.F10.B60 R4.F10.B44 R4.F10.B28 R4.F10.B12 R4.F10.B307 R4.F10.B291 R4.F10.B275 R4.F10.B259 R4.F10.B227 R4.F10.B211 R4.F10.B195 R4.F10.B179 R4.F10.B131 R4.F10.B115 R4.F10.B99 R4.F10.B83 R4.F10.B51 R4.F10.B35 R4.F10.B19 R4.F10.B3 R4.F10.B312 R4.F10.B296 R4.F10.B280 R4.F10.B264 R4.F10.B232 R4.F10.B216 R4.F10.B200 R4.F10.B184 R4.F10.B136 R4.F10.B120 R4.F10.B104 R4.F10.B88 R4.F10.B56 R4.F10.B40 R4.F10.B24 R4.F10.B8 R4.F10.B311 R4.F10.B295 R4.F10.B279 R4.F10.B263 R4.F10.B231 R4.F10.B215 R4.F10.B199 R4.F10.B183 R4.F10.B135 R4.F10.B119 R4.F10.B103 R4.F10.B87 R4.F10.B55 R4.F10.B39 R4.F10.B23 R4.F10.B7 R4.F10.B313 R4.F10.B297 R4.F10.B281 R4.F10.B265 R4.F10.B233 R4.F10.B217 R4.F10.B201 R4.F10.B185 R4.F10.B137 R4.F10.B121 R4.F10.B105 R4.F10.B89 R4.F10.B57 R4.F10.B41 R4.F10.B25 R4.F10.B9 R4.F10.B310 R4.F10.B294 R4.F10.B278 R4.F10.B262 R4.F10.B230 R4.F10.B214 R4.F10.B198 R4.F10.B182 R4.F10.B134 R4.F10.B118 R4.F10.B102 R4.F10.B86 R4.F10.B54 R4.F10.B38 R4.F10.B22 R4.F10.B6 R4.F10.B314 R4.F10.B298 R4.F10.B282 R4.F10.B266 R4.F10.B234 R4.F10.B218 R4.F10.B202 R4.F10.B186 R4.F10.B138 R4.F10.B122 R4.F10.B106 R4.F10.B90 R4.F10.B58 R4.F10.B42 R4.F10.B26 R4.F10.B10 R4.F10.B309 R4.F10.B293 R4.F10.B277 R4.F10.B261 R4.F10.B229 R4.F10.B213 R4.F10.B197 R4.F10.B181 R4.F10.B133 R4.F10.B117 R4.F10.B101 R4.F10.B85 R4.F10.B53 R4.F10.B37 R4.F10.B21 R4.F10.B5 R4.F10.B315 R4.F10.B299 R4.F10.B283 R4.F10.B267 R4.F10.B235 R4.F10.B219 R4.F10.B203 R4.F10.B187 R4.F10.B139 R4.F10.B123 R4.F10.B107 R4.F10.B91 R4.F10.B59 R4.F10.B43 R4.F10.B27 R4.F10.B11 R4.F10.B308 R4.F10.B292 R4.F10.B276 R4.F10.B260 R4.F10.B228 R4.F10.B212 R4.F10.B196 R4.F10.B180 R4.F10.B132 R4.F10.B116 R4.F10.B100 R4.F10.B84 R4.F10.B52 R4.F10.B36 R4.F10.B20 R4.F10.B4 R4.F9.B319 R4.F9.B303 R4.F9.B287 R4.F9.B271 R4.F9.B239 R4.F9.B223 R4.F9.B207 R4.F9.B191 R4.F9.B143 R4.F9.B127 R4.F9.B111 R4.F9.B95 R4.F9.B63 R4.F9.B47 R4.F9.B31 R4.F9.B15 R4.F9.B304 R4.F9.B288 R4.F9.B272 R4.F9.B256 R4.F9.B224 R4.F9.B208 R4.F9.B192 R4.F9.B176 R4.F9.B128 R4.F9.B112 R4.F9.B96 R4.F9.B80 R4.F9.B48 R4.F9.B32 R4.F9.B16 R4.F9.B0 R4.F9.B318 R4.F9.B302 R4.F9.B286 R4.F9.B270 R4.F9.B238 R4.F9.B222 R4.F9.B206 R4.F9.B190 R4.F9.B142 R4.F9.B126 R4.F9.B110 R4.F9.B94 R4.F9.B62 R4.F9.B46 R4.F9.B30 R4.F9.B14 R4.F9.B305 R4.F9.B289 R4.F9.B273 R4.F9.B257 R4.F9.B225 R4.F9.B209 R4.F9.B193 R4.F9.B177 R4.F9.B129 R4.F9.B113 R4.F9.B97 R4.F9.B81 R4.F9.B49 R4.F9.B33 R4.F9.B17 R4.F9.B1 R4.F9.B317 R4.F9.B301 R4.F9.B285 R4.F9.B269 R4.F9.B237 R4.F9.B221 R4.F9.B205 R4.F9.B189 R4.F9.B141 R4.F9.B125 R4.F9.B109 R4.F9.B93 R4.F9.B61 R4.F9.B45 R4.F9.B29 R4.F9.B13 R4.F9.B306 R4.F9.B290 R4.F9.B274 R4.F9.B258 R4.F9.B226 R4.F9.B210 R4.F9.B194 R4.F9.B178 R4.F9.B130 R4.F9.B114 R4.F9.B98 R4.F9.B82 R4.F9.B50 R4.F9.B34 R4.F9.B18 R4.F9.B2 R4.F9.B316 R4.F9.B300 R4.F9.B284 R4.F9.B268 R4.F9.B236 R4.F9.B220 R4.F9.B204 R4.F9.B188 R4.F9.B140 R4.F9.B124 R4.F9.B108 R4.F9.B92 R4.F9.B60 R4.F9.B44 R4.F9.B28 R4.F9.B12 R4.F9.B307 R4.F9.B291 R4.F9.B275 R4.F9.B259 R4.F9.B227 R4.F9.B211 R4.F9.B195 R4.F9.B179 R4.F9.B131 R4.F9.B115 R4.F9.B99 R4.F9.B83 R4.F9.B51 R4.F9.B35 R4.F9.B19 R4.F9.B3 R4.F9.B312 R4.F9.B296 R4.F9.B280 R4.F9.B264 R4.F9.B232 R4.F9.B216 R4.F9.B200 R4.F9.B184 R4.F9.B136 R4.F9.B120 R4.F9.B104 R4.F9.B88 R4.F9.B56 R4.F9.B40 R4.F9.B24 R4.F9.B8 R4.F9.B311 R4.F9.B295 R4.F9.B279 R4.F9.B263 R4.F9.B231 R4.F9.B215 R4.F9.B199 R4.F9.B183 R4.F9.B135 R4.F9.B119 R4.F9.B103 R4.F9.B87 R4.F9.B55 R4.F9.B39 R4.F9.B23 R4.F9.B7 R4.F9.B313 R4.F9.B297 R4.F9.B281 R4.F9.B265 R4.F9.B233 R4.F9.B217 R4.F9.B201 R4.F9.B185 R4.F9.B137 R4.F9.B121 R4.F9.B105 R4.F9.B89 R4.F9.B57 R4.F9.B41 R4.F9.B25 R4.F9.B9 R4.F9.B310 R4.F9.B294 R4.F9.B278 R4.F9.B262 R4.F9.B230 R4.F9.B214 R4.F9.B198 R4.F9.B182 R4.F9.B134 R4.F9.B118 R4.F9.B102 R4.F9.B86 R4.F9.B54 R4.F9.B38 R4.F9.B22 R4.F9.B6 R4.F9.B314 R4.F9.B298 R4.F9.B282 R4.F9.B266 R4.F9.B234 R4.F9.B218 R4.F9.B202 R4.F9.B186 R4.F9.B138 R4.F9.B122 R4.F9.B106 R4.F9.B90 R4.F9.B58 R4.F9.B42 R4.F9.B26 R4.F9.B10 R4.F9.B309 R4.F9.B293 R4.F9.B277 R4.F9.B261 R4.F9.B229 R4.F9.B213 R4.F9.B197 R4.F9.B181 R4.F9.B133 R4.F9.B117 R4.F9.B101 R4.F9.B85 R4.F9.B53 R4.F9.B37 R4.F9.B21 R4.F9.B5 R4.F9.B315 R4.F9.B299 R4.F9.B283 R4.F9.B267 R4.F9.B235 R4.F9.B219 R4.F9.B203 R4.F9.B187 R4.F9.B139 R4.F9.B123 R4.F9.B107 R4.F9.B91 R4.F9.B59 R4.F9.B43 R4.F9.B27 R4.F9.B11 R4.F9.B308 R4.F9.B292 R4.F9.B276 R4.F9.B260 R4.F9.B228 R4.F9.B212 R4.F9.B196 R4.F9.B180 R4.F9.B132 R4.F9.B116 R4.F9.B100 R4.F9.B84 R4.F9.B52 R4.F9.B36 R4.F9.B20 R4.F9.B4 R4.F8.B319 R4.F8.B303 R4.F8.B287 R4.F8.B271 R4.F8.B239 R4.F8.B223 R4.F8.B207 R4.F8.B191 R4.F8.B143 R4.F8.B127 R4.F8.B111 R4.F8.B95 R4.F8.B63 R4.F8.B47 R4.F8.B31 R4.F8.B15 R4.F8.B304 R4.F8.B288 R4.F8.B272 R4.F8.B256 R4.F8.B224 R4.F8.B208 R4.F8.B192 R4.F8.B176 R4.F8.B128 R4.F8.B112 R4.F8.B96 R4.F8.B80 R4.F8.B48 R4.F8.B32 R4.F8.B16 R4.F8.B0 R4.F8.B318 R4.F8.B302 R4.F8.B286 R4.F8.B270 R4.F8.B238 R4.F8.B222 R4.F8.B206 R4.F8.B190 R4.F8.B142 R4.F8.B126 R4.F8.B110 R4.F8.B94 R4.F8.B62 R4.F8.B46 R4.F8.B30 R4.F8.B14 R4.F8.B305 R4.F8.B289 R4.F8.B273 R4.F8.B257 R4.F8.B225 R4.F8.B209 R4.F8.B193 R4.F8.B177 R4.F8.B129 R4.F8.B113 R4.F8.B97 R4.F8.B81 R4.F8.B49 R4.F8.B33 R4.F8.B17 R4.F8.B1 R4.F8.B317 R4.F8.B301 R4.F8.B285 R4.F8.B269 R4.F8.B237 R4.F8.B221 R4.F8.B205 R4.F8.B189 R4.F8.B141 R4.F8.B125 R4.F8.B109 R4.F8.B93 R4.F8.B61 R4.F8.B45 R4.F8.B29 R4.F8.B13 R4.F8.B306 R4.F8.B290 R4.F8.B274 R4.F8.B258 R4.F8.B226 R4.F8.B210 R4.F8.B194 R4.F8.B178 R4.F8.B130 R4.F8.B114 R4.F8.B98 R4.F8.B82 R4.F8.B50 R4.F8.B34 R4.F8.B18 R4.F8.B2 R4.F8.B316 R4.F8.B300 R4.F8.B284 R4.F8.B268 R4.F8.B236 R4.F8.B220 R4.F8.B204 R4.F8.B188 R4.F8.B140 R4.F8.B124 R4.F8.B108 R4.F8.B92 R4.F8.B60 R4.F8.B44 R4.F8.B28 R4.F8.B12 R4.F8.B307 R4.F8.B291 R4.F8.B275 R4.F8.B259 R4.F8.B227 R4.F8.B211 R4.F8.B195 R4.F8.B179 R4.F8.B131 R4.F8.B115 R4.F8.B99 R4.F8.B83 R4.F8.B51 R4.F8.B35 R4.F8.B19 R4.F8.B3 R4.F8.B312 R4.F8.B296 R4.F8.B280 R4.F8.B264 R4.F8.B232 R4.F8.B216 R4.F8.B200 R4.F8.B184 R4.F8.B136 R4.F8.B120 R4.F8.B104 R4.F8.B88 R4.F8.B56 R4.F8.B40 R4.F8.B24 R4.F8.B8 R4.F8.B311 R4.F8.B295 R4.F8.B279 R4.F8.B263 R4.F8.B231 R4.F8.B215 R4.F8.B199 R4.F8.B183 R4.F8.B135 R4.F8.B119 R4.F8.B103 R4.F8.B87 R4.F8.B55 R4.F8.B39 R4.F8.B23 R4.F8.B7 R4.F8.B313 R4.F8.B297 R4.F8.B281 R4.F8.B265 R4.F8.B233 R4.F8.B217 R4.F8.B201 R4.F8.B185 R4.F8.B137 R4.F8.B121 R4.F8.B105 R4.F8.B89 R4.F8.B57 R4.F8.B41 R4.F8.B25 R4.F8.B9 R4.F8.B310 R4.F8.B294 R4.F8.B278 R4.F8.B262 R4.F8.B230 R4.F8.B214 R4.F8.B198 R4.F8.B182 R4.F8.B134 R4.F8.B118 R4.F8.B102 R4.F8.B86 R4.F8.B54 R4.F8.B38 R4.F8.B22 R4.F8.B6 R4.F8.B314 R4.F8.B298 R4.F8.B282 R4.F8.B266 R4.F8.B234 R4.F8.B218 R4.F8.B202 R4.F8.B186 R4.F8.B138 R4.F8.B122 R4.F8.B106 R4.F8.B90 R4.F8.B58 R4.F8.B42 R4.F8.B26 R4.F8.B10 R4.F8.B309 R4.F8.B293 R4.F8.B277 R4.F8.B261 R4.F8.B229 R4.F8.B213 R4.F8.B197 R4.F8.B181 R4.F8.B133 R4.F8.B117 R4.F8.B101 R4.F8.B85 R4.F8.B53 R4.F8.B37 R4.F8.B21 R4.F8.B5 R4.F8.B315 R4.F8.B299 R4.F8.B283 R4.F8.B267 R4.F8.B235 R4.F8.B219 R4.F8.B203 R4.F8.B187 R4.F8.B139 R4.F8.B123 R4.F8.B107 R4.F8.B91 R4.F8.B59 R4.F8.B43 R4.F8.B27 R4.F8.B11 R4.F8.B308 R4.F8.B292 R4.F8.B276 R4.F8.B260 R4.F8.B228 R4.F8.B212 R4.F8.B196 R4.F8.B180 R4.F8.B132 R4.F8.B116 R4.F8.B100 R4.F8.B84 R4.F8.B52 R4.F8.B36 R4.F8.B20 R4.F8.B4 R4.F7.B319 R4.F7.B303 R4.F7.B287 R4.F7.B271 R4.F7.B239 R4.F7.B223 R4.F7.B207 R4.F7.B191 R4.F7.B143 R4.F7.B127 R4.F7.B111 R4.F7.B95 R4.F7.B63 R4.F7.B47 R4.F7.B31 R4.F7.B15 R4.F7.B304 R4.F7.B288 R4.F7.B272 R4.F7.B256 R4.F7.B224 R4.F7.B208 R4.F7.B192 R4.F7.B176 R4.F7.B128 R4.F7.B112 R4.F7.B96 R4.F7.B80 R4.F7.B48 R4.F7.B32 R4.F7.B16 R4.F7.B0 R4.F7.B318 R4.F7.B302 R4.F7.B286 R4.F7.B270 R4.F7.B238 R4.F7.B222 R4.F7.B206 R4.F7.B190 R4.F7.B142 R4.F7.B126 R4.F7.B110 R4.F7.B94 R4.F7.B62 R4.F7.B46 R4.F7.B30 R4.F7.B14 R4.F7.B305 R4.F7.B289 R4.F7.B273 R4.F7.B257 R4.F7.B225 R4.F7.B209 R4.F7.B193 R4.F7.B177 R4.F7.B129 R4.F7.B113 R4.F7.B97 R4.F7.B81 R4.F7.B49 R4.F7.B33 R4.F7.B17 R4.F7.B1 R4.F7.B317 R4.F7.B301 R4.F7.B285 R4.F7.B269 R4.F7.B237 R4.F7.B221 R4.F7.B205 R4.F7.B189 R4.F7.B141 R4.F7.B125 R4.F7.B109 R4.F7.B93 R4.F7.B61 R4.F7.B45 R4.F7.B29 R4.F7.B13 R4.F7.B306 R4.F7.B290 R4.F7.B274 R4.F7.B258 R4.F7.B226 R4.F7.B210 R4.F7.B194 R4.F7.B178 R4.F7.B130 R4.F7.B114 R4.F7.B98 R4.F7.B82 R4.F7.B50 R4.F7.B34 R4.F7.B18 R4.F7.B2 R4.F7.B316 R4.F7.B300 R4.F7.B284 R4.F7.B268 R4.F7.B236 R4.F7.B220 R4.F7.B204 R4.F7.B188 R4.F7.B140 R4.F7.B124 R4.F7.B108 R4.F7.B92 R4.F7.B60 R4.F7.B44 R4.F7.B28 R4.F7.B12 R4.F7.B307 R4.F7.B291 R4.F7.B275 R4.F7.B259 R4.F7.B227 R4.F7.B211 R4.F7.B195 R4.F7.B179 R4.F7.B131 R4.F7.B115 R4.F7.B99 R4.F7.B83 R4.F7.B51 R4.F7.B35 R4.F7.B19 R4.F7.B3 R4.F7.B312 R4.F7.B296 R4.F7.B280 R4.F7.B264 R4.F7.B232 R4.F7.B216 R4.F7.B200 R4.F7.B184 R4.F7.B136 R4.F7.B120 R4.F7.B104 R4.F7.B88 R4.F7.B56 R4.F7.B40 R4.F7.B24 R4.F7.B8 R4.F7.B311 R4.F7.B295 R4.F7.B279 R4.F7.B263 R4.F7.B231 R4.F7.B215 R4.F7.B199 R4.F7.B183 R4.F7.B135 R4.F7.B119 R4.F7.B103 R4.F7.B87 R4.F7.B55 R4.F7.B39 R4.F7.B23 R4.F7.B7 R4.F7.B313 R4.F7.B297 R4.F7.B281 R4.F7.B265 R4.F7.B233 R4.F7.B217 R4.F7.B201 R4.F7.B185 R4.F7.B137 R4.F7.B121 R4.F7.B105 R4.F7.B89 R4.F7.B57 R4.F7.B41 R4.F7.B25 R4.F7.B9 R4.F7.B310 R4.F7.B294 R4.F7.B278 R4.F7.B262 R4.F7.B230 R4.F7.B214 R4.F7.B198 R4.F7.B182 R4.F7.B134 R4.F7.B118 R4.F7.B102 R4.F7.B86 R4.F7.B54 R4.F7.B38 R4.F7.B22 R4.F7.B6 R4.F7.B314 R4.F7.B298 R4.F7.B282 R4.F7.B266 R4.F7.B234 R4.F7.B218 R4.F7.B202 R4.F7.B186 R4.F7.B138 R4.F7.B122 R4.F7.B106 R4.F7.B90 R4.F7.B58 R4.F7.B42 R4.F7.B26 R4.F7.B10 R4.F7.B309 R4.F7.B293 R4.F7.B277 R4.F7.B261 R4.F7.B229 R4.F7.B213 R4.F7.B197 R4.F7.B181 R4.F7.B133 R4.F7.B117 R4.F7.B101 R4.F7.B85 R4.F7.B53 R4.F7.B37 R4.F7.B21 R4.F7.B5 R4.F7.B315 R4.F7.B299 R4.F7.B283 R4.F7.B267 R4.F7.B235 R4.F7.B219 R4.F7.B203 R4.F7.B187 R4.F7.B139 R4.F7.B123 R4.F7.B107 R4.F7.B91 R4.F7.B59 R4.F7.B43 R4.F7.B27 R4.F7.B11 R4.F7.B308 R4.F7.B292 R4.F7.B276 R4.F7.B260 R4.F7.B228 R4.F7.B212 R4.F7.B196 R4.F7.B180 R4.F7.B132 R4.F7.B116 R4.F7.B100 R4.F7.B84 R4.F7.B52 R4.F7.B36 R4.F7.B20 R4.F7.B4 R4.F6.B319 R4.F6.B303 R4.F6.B287 R4.F6.B271 R4.F6.B239 R4.F6.B223 R4.F6.B207 R4.F6.B191 R4.F6.B143 R4.F6.B127 R4.F6.B111 R4.F6.B95 R4.F6.B63 R4.F6.B47 R4.F6.B31 R4.F6.B15 R4.F6.B304 R4.F6.B288 R4.F6.B272 R4.F6.B256 R4.F6.B224 R4.F6.B208 R4.F6.B192 R4.F6.B176 R4.F6.B128 R4.F6.B112 R4.F6.B96 R4.F6.B80 R4.F6.B48 R4.F6.B32 R4.F6.B16 R4.F6.B0 R4.F6.B318 R4.F6.B302 R4.F6.B286 R4.F6.B270 R4.F6.B238 R4.F6.B222 R4.F6.B206 R4.F6.B190 R4.F6.B142 R4.F6.B126 R4.F6.B110 R4.F6.B94 R4.F6.B62 R4.F6.B46 R4.F6.B30 R4.F6.B14 R4.F6.B305 R4.F6.B289 R4.F6.B273 R4.F6.B257 R4.F6.B225 R4.F6.B209 R4.F6.B193 R4.F6.B177 R4.F6.B129 R4.F6.B113 R4.F6.B97 R4.F6.B81 R4.F6.B49 R4.F6.B33 R4.F6.B17 R4.F6.B1 R4.F6.B317 R4.F6.B301 R4.F6.B285 R4.F6.B269 R4.F6.B237 R4.F6.B221 R4.F6.B205 R4.F6.B189 R4.F6.B141 R4.F6.B125 R4.F6.B109 R4.F6.B93 R4.F6.B61 R4.F6.B45 R4.F6.B29 R4.F6.B13 R4.F6.B306 R4.F6.B290 R4.F6.B274 R4.F6.B258 R4.F6.B226 R4.F6.B210 R4.F6.B194 R4.F6.B178 R4.F6.B130 R4.F6.B114 R4.F6.B98 R4.F6.B82 R4.F6.B50 R4.F6.B34 R4.F6.B18 R4.F6.B2 R4.F6.B316 R4.F6.B300 R4.F6.B284 R4.F6.B268 R4.F6.B236 R4.F6.B220 R4.F6.B204 R4.F6.B188 R4.F6.B140 R4.F6.B124 R4.F6.B108 R4.F6.B92 R4.F6.B60 R4.F6.B44 R4.F6.B28 R4.F6.B12 R4.F6.B307 R4.F6.B291 R4.F6.B275 R4.F6.B259 R4.F6.B227 R4.F6.B211 R4.F6.B195 R4.F6.B179 R4.F6.B131 R4.F6.B115 R4.F6.B99 R4.F6.B83 R4.F6.B51 R4.F6.B35 R4.F6.B19 R4.F6.B3 R4.F6.B312 R4.F6.B296 R4.F6.B280 R4.F6.B264 R4.F6.B232 R4.F6.B216 R4.F6.B200 R4.F6.B184 R4.F6.B136 R4.F6.B120 R4.F6.B104 R4.F6.B88 R4.F6.B56 R4.F6.B40 R4.F6.B24 R4.F6.B8 R4.F6.B311 R4.F6.B295 R4.F6.B279 R4.F6.B263 R4.F6.B231 R4.F6.B215 R4.F6.B199 R4.F6.B183 R4.F6.B135 R4.F6.B119 R4.F6.B103 R4.F6.B87 R4.F6.B55 R4.F6.B39 R4.F6.B23 R4.F6.B7 R4.F6.B313 R4.F6.B297 R4.F6.B281 R4.F6.B265 R4.F6.B233 R4.F6.B217 R4.F6.B201 R4.F6.B185 R4.F6.B137 R4.F6.B121 R4.F6.B105 R4.F6.B89 R4.F6.B57 R4.F6.B41 R4.F6.B25 R4.F6.B9 R4.F6.B310 R4.F6.B294 R4.F6.B278 R4.F6.B262 R4.F6.B230 R4.F6.B214 R4.F6.B198 R4.F6.B182 R4.F6.B134 R4.F6.B118 R4.F6.B102 R4.F6.B86 R4.F6.B54 R4.F6.B38 R4.F6.B22 R4.F6.B6 R4.F6.B314 R4.F6.B298 R4.F6.B282 R4.F6.B266 R4.F6.B234 R4.F6.B218 R4.F6.B202 R4.F6.B186 R4.F6.B138 R4.F6.B122 R4.F6.B106 R4.F6.B90 R4.F6.B58 R4.F6.B42 R4.F6.B26 R4.F6.B10 R4.F6.B309 R4.F6.B293 R4.F6.B277 R4.F6.B261 R4.F6.B229 R4.F6.B213 R4.F6.B197 R4.F6.B181 R4.F6.B133 R4.F6.B117 R4.F6.B101 R4.F6.B85 R4.F6.B53 R4.F6.B37 R4.F6.B21 R4.F6.B5 R4.F6.B315 R4.F6.B299 R4.F6.B283 R4.F6.B267 R4.F6.B235 R4.F6.B219 R4.F6.B203 R4.F6.B187 R4.F6.B139 R4.F6.B123 R4.F6.B107 R4.F6.B91 R4.F6.B59 R4.F6.B43 R4.F6.B27 R4.F6.B11 R4.F6.B308 R4.F6.B292 R4.F6.B276 R4.F6.B260 R4.F6.B228 R4.F6.B212 R4.F6.B196 R4.F6.B180 R4.F6.B132 R4.F6.B116 R4.F6.B100 R4.F6.B84 R4.F6.B52 R4.F6.B36 R4.F6.B20 R4.F6.B4 R4.F5.B319 R4.F5.B303 R4.F5.B287 R4.F5.B271 R4.F5.B239 R4.F5.B223 R4.F5.B207 R4.F5.B191 R4.F5.B143 R4.F5.B127 R4.F5.B111 R4.F5.B95 R4.F5.B63 R4.F5.B47 R4.F5.B31 R4.F5.B15 R4.F5.B304 R4.F5.B288 R4.F5.B272 R4.F5.B256 R4.F5.B224 R4.F5.B208 R4.F5.B192 R4.F5.B176 R4.F5.B128 R4.F5.B112 R4.F5.B96 R4.F5.B80 R4.F5.B48 R4.F5.B32 R4.F5.B16 R4.F5.B0 R4.F5.B318 R4.F5.B302 R4.F5.B286 R4.F5.B270 R4.F5.B238 R4.F5.B222 R4.F5.B206 R4.F5.B190 R4.F5.B142 R4.F5.B126 R4.F5.B110 R4.F5.B94 R4.F5.B62 R4.F5.B46 R4.F5.B30 R4.F5.B14 R4.F5.B305 R4.F5.B289 R4.F5.B273 R4.F5.B257 R4.F5.B225 R4.F5.B209 R4.F5.B193 R4.F5.B177 R4.F5.B129 R4.F5.B113 R4.F5.B97 R4.F5.B81 R4.F5.B49 R4.F5.B33 R4.F5.B17 R4.F5.B1 R4.F5.B317 R4.F5.B301 R4.F5.B285 R4.F5.B269 R4.F5.B237 R4.F5.B221 R4.F5.B205 R4.F5.B189 R4.F5.B141 R4.F5.B125 R4.F5.B109 R4.F5.B93 R4.F5.B61 R4.F5.B45 R4.F5.B29 R4.F5.B13 R4.F5.B306 R4.F5.B290 R4.F5.B274 R4.F5.B258 R4.F5.B226 R4.F5.B210 R4.F5.B194 R4.F5.B178 R4.F5.B130 R4.F5.B114 R4.F5.B98 R4.F5.B82 R4.F5.B50 R4.F5.B34 R4.F5.B18 R4.F5.B2 R4.F5.B316 R4.F5.B300 R4.F5.B284 R4.F5.B268 R4.F5.B236 R4.F5.B220 R4.F5.B204 R4.F5.B188 R4.F5.B140 R4.F5.B124 R4.F5.B108 R4.F5.B92 R4.F5.B60 R4.F5.B44 R4.F5.B28 R4.F5.B12 R4.F5.B307 R4.F5.B291 R4.F5.B275 R4.F5.B259 R4.F5.B227 R4.F5.B211 R4.F5.B195 R4.F5.B179 R4.F5.B131 R4.F5.B115 R4.F5.B99 R4.F5.B83 R4.F5.B51 R4.F5.B35 R4.F5.B19 R4.F5.B3 R4.F5.B312 R4.F5.B296 R4.F5.B280 R4.F5.B264 R4.F5.B232 R4.F5.B216 R4.F5.B200 R4.F5.B184 R4.F5.B136 R4.F5.B120 R4.F5.B104 R4.F5.B88 R4.F5.B56 R4.F5.B40 R4.F5.B24 R4.F5.B8 R4.F5.B311 R4.F5.B295 R4.F5.B279 R4.F5.B263 R4.F5.B231 R4.F5.B215 R4.F5.B199 R4.F5.B183 R4.F5.B135 R4.F5.B119 R4.F5.B103 R4.F5.B87 R4.F5.B55 R4.F5.B39 R4.F5.B23 R4.F5.B7 R4.F5.B313 R4.F5.B297 R4.F5.B281 R4.F5.B265 R4.F5.B233 R4.F5.B217 R4.F5.B201 R4.F5.B185 R4.F5.B137 R4.F5.B121 R4.F5.B105 R4.F5.B89 R4.F5.B57 R4.F5.B41 R4.F5.B25 R4.F5.B9 R4.F5.B310 R4.F5.B294 R4.F5.B278 R4.F5.B262 R4.F5.B230 R4.F5.B214 R4.F5.B198 R4.F5.B182 R4.F5.B134 R4.F5.B118 R4.F5.B102 R4.F5.B86 R4.F5.B54 R4.F5.B38 R4.F5.B22 R4.F5.B6 R4.F5.B314 R4.F5.B298 R4.F5.B282 R4.F5.B266 R4.F5.B234 R4.F5.B218 R4.F5.B202 R4.F5.B186 R4.F5.B138 R4.F5.B122 R4.F5.B106 R4.F5.B90 R4.F5.B58 R4.F5.B42 R4.F5.B26 R4.F5.B10 R4.F5.B309 R4.F5.B293 R4.F5.B277 R4.F5.B261 R4.F5.B229 R4.F5.B213 R4.F5.B197 R4.F5.B181 R4.F5.B133 R4.F5.B117 R4.F5.B101 R4.F5.B85 R4.F5.B53 R4.F5.B37 R4.F5.B21 R4.F5.B5 R4.F5.B315 R4.F5.B299 R4.F5.B283 R4.F5.B267 R4.F5.B235 R4.F5.B219 R4.F5.B203 R4.F5.B187 R4.F5.B139 R4.F5.B123 R4.F5.B107 R4.F5.B91 R4.F5.B59 R4.F5.B43 R4.F5.B27 R4.F5.B11 R4.F5.B308 R4.F5.B292 R4.F5.B276 R4.F5.B260 R4.F5.B228 R4.F5.B212 R4.F5.B196 R4.F5.B180 R4.F5.B132 R4.F5.B116 R4.F5.B100 R4.F5.B84 R4.F5.B52 R4.F5.B36 R4.F5.B20 R4.F5.B4 R4.F4.B319 R4.F4.B303 R4.F4.B287 R4.F4.B271 R4.F4.B239 R4.F4.B223 R4.F4.B207 R4.F4.B191 R4.F4.B143 R4.F4.B127 R4.F4.B111 R4.F4.B95 R4.F4.B63 R4.F4.B47 R4.F4.B31 R4.F4.B15 R4.F4.B304 R4.F4.B288 R4.F4.B272 R4.F4.B256 R4.F4.B224 R4.F4.B208 R4.F4.B192 R4.F4.B176 R4.F4.B128 R4.F4.B112 R4.F4.B96 R4.F4.B80 R4.F4.B48 R4.F4.B32 R4.F4.B16 R4.F4.B0 R4.F4.B318 R4.F4.B302 R4.F4.B286 R4.F4.B270 R4.F4.B238 R4.F4.B222 R4.F4.B206 R4.F4.B190 R4.F4.B142 R4.F4.B126 R4.F4.B110 R4.F4.B94 R4.F4.B62 R4.F4.B46 R4.F4.B30 R4.F4.B14 R4.F4.B305 R4.F4.B289 R4.F4.B273 R4.F4.B257 R4.F4.B225 R4.F4.B209 R4.F4.B193 R4.F4.B177 R4.F4.B129 R4.F4.B113 R4.F4.B97 R4.F4.B81 R4.F4.B49 R4.F4.B33 R4.F4.B17 R4.F4.B1 R4.F4.B317 R4.F4.B301 R4.F4.B285 R4.F4.B269 R4.F4.B237 R4.F4.B221 R4.F4.B205 R4.F4.B189 R4.F4.B141 R4.F4.B125 R4.F4.B109 R4.F4.B93 R4.F4.B61 R4.F4.B45 R4.F4.B29 R4.F4.B13 R4.F4.B306 R4.F4.B290 R4.F4.B274 R4.F4.B258 R4.F4.B226 R4.F4.B210 R4.F4.B194 R4.F4.B178 R4.F4.B130 R4.F4.B114 R4.F4.B98 R4.F4.B82 R4.F4.B50 R4.F4.B34 R4.F4.B18 R4.F4.B2 R4.F4.B316 R4.F4.B300 R4.F4.B284 R4.F4.B268 R4.F4.B236 R4.F4.B220 R4.F4.B204 R4.F4.B188 R4.F4.B140 R4.F4.B124 R4.F4.B108 R4.F4.B92 R4.F4.B60 R4.F4.B44 R4.F4.B28 R4.F4.B12 R4.F4.B307 R4.F4.B291 R4.F4.B275 R4.F4.B259 R4.F4.B227 R4.F4.B211 R4.F4.B195 R4.F4.B179 R4.F4.B131 R4.F4.B115 R4.F4.B99 R4.F4.B83 R4.F4.B51 R4.F4.B35 R4.F4.B19 R4.F4.B3 R4.F4.B312 R4.F4.B296 R4.F4.B280 R4.F4.B264 R4.F4.B232 R4.F4.B216 R4.F4.B200 R4.F4.B184 R4.F4.B136 R4.F4.B120 R4.F4.B104 R4.F4.B88 R4.F4.B56 R4.F4.B40 R4.F4.B24 R4.F4.B8 R4.F4.B311 R4.F4.B295 R4.F4.B279 R4.F4.B263 R4.F4.B231 R4.F4.B215 R4.F4.B199 R4.F4.B183 R4.F4.B135 R4.F4.B119 R4.F4.B103 R4.F4.B87 R4.F4.B55 R4.F4.B39 R4.F4.B23 R4.F4.B7 R4.F4.B313 R4.F4.B297 R4.F4.B281 R4.F4.B265 R4.F4.B233 R4.F4.B217 R4.F4.B201 R4.F4.B185 R4.F4.B137 R4.F4.B121 R4.F4.B105 R4.F4.B89 R4.F4.B57 R4.F4.B41 R4.F4.B25 R4.F4.B9 R4.F4.B310 R4.F4.B294 R4.F4.B278 R4.F4.B262 R4.F4.B230 R4.F4.B214 R4.F4.B198 R4.F4.B182 R4.F4.B134 R4.F4.B118 R4.F4.B102 R4.F4.B86 R4.F4.B54 R4.F4.B38 R4.F4.B22 R4.F4.B6 R4.F4.B314 R4.F4.B298 R4.F4.B282 R4.F4.B266 R4.F4.B234 R4.F4.B218 R4.F4.B202 R4.F4.B186 R4.F4.B138 R4.F4.B122 R4.F4.B106 R4.F4.B90 R4.F4.B58 R4.F4.B42 R4.F4.B26 R4.F4.B10 R4.F4.B309 R4.F4.B293 R4.F4.B277 R4.F4.B261 R4.F4.B229 R4.F4.B213 R4.F4.B197 R4.F4.B181 R4.F4.B133 R4.F4.B117 R4.F4.B101 R4.F4.B85 R4.F4.B53 R4.F4.B37 R4.F4.B21 R4.F4.B5 R4.F4.B315 R4.F4.B299 R4.F4.B283 R4.F4.B267 R4.F4.B235 R4.F4.B219 R4.F4.B203 R4.F4.B187 R4.F4.B139 R4.F4.B123 R4.F4.B107 R4.F4.B91 R4.F4.B59 R4.F4.B43 R4.F4.B27 R4.F4.B11 R4.F4.B308 R4.F4.B292 R4.F4.B276 R4.F4.B260 R4.F4.B228 R4.F4.B212 R4.F4.B196 R4.F4.B180 R4.F4.B132 R4.F4.B116 R4.F4.B100 R4.F4.B84 R4.F4.B52 R4.F4.B36 R4.F4.B20 R4.F4.B4 R4.F3.B319 R4.F3.B303 R4.F3.B287 R4.F3.B271 R4.F3.B239 R4.F3.B223 R4.F3.B207 R4.F3.B191 R4.F3.B143 R4.F3.B127 R4.F3.B111 R4.F3.B95 R4.F3.B63 R4.F3.B47 R4.F3.B31 R4.F3.B15 R4.F3.B304 R4.F3.B288 R4.F3.B272 R4.F3.B256 R4.F3.B224 R4.F3.B208 R4.F3.B192 R4.F3.B176 R4.F3.B128 R4.F3.B112 R4.F3.B96 R4.F3.B80 R4.F3.B48 R4.F3.B32 R4.F3.B16 R4.F3.B0 R4.F3.B318 R4.F3.B302 R4.F3.B286 R4.F3.B270 R4.F3.B238 R4.F3.B222 R4.F3.B206 R4.F3.B190 R4.F3.B142 R4.F3.B126 R4.F3.B110 R4.F3.B94 R4.F3.B62 R4.F3.B46 R4.F3.B30 R4.F3.B14 R4.F3.B305 R4.F3.B289 R4.F3.B273 R4.F3.B257 R4.F3.B225 R4.F3.B209 R4.F3.B193 R4.F3.B177 R4.F3.B129 R4.F3.B113 R4.F3.B97 R4.F3.B81 R4.F3.B49 R4.F3.B33 R4.F3.B17 R4.F3.B1 R4.F3.B317 R4.F3.B301 R4.F3.B285 R4.F3.B269 R4.F3.B237 R4.F3.B221 R4.F3.B205 R4.F3.B189 R4.F3.B141 R4.F3.B125 R4.F3.B109 R4.F3.B93 R4.F3.B61 R4.F3.B45 R4.F3.B29 R4.F3.B13 R4.F3.B306 R4.F3.B290 R4.F3.B274 R4.F3.B258 R4.F3.B226 R4.F3.B210 R4.F3.B194 R4.F3.B178 R4.F3.B130 R4.F3.B114 R4.F3.B98 R4.F3.B82 R4.F3.B50 R4.F3.B34 R4.F3.B18 R4.F3.B2 R4.F3.B316 R4.F3.B300 R4.F3.B284 R4.F3.B268 R4.F3.B236 R4.F3.B220 R4.F3.B204 R4.F3.B188 R4.F3.B140 R4.F3.B124 R4.F3.B108 R4.F3.B92 R4.F3.B60 R4.F3.B44 R4.F3.B28 R4.F3.B12 R4.F3.B307 R4.F3.B291 R4.F3.B275 R4.F3.B259 R4.F3.B227 R4.F3.B211 R4.F3.B195 R4.F3.B179 R4.F3.B131 R4.F3.B115 R4.F3.B99 R4.F3.B83 R4.F3.B51 R4.F3.B35 R4.F3.B19 R4.F3.B3 R4.F3.B312 R4.F3.B296 R4.F3.B280 R4.F3.B264 R4.F3.B232 R4.F3.B216 R4.F3.B200 R4.F3.B184 R4.F3.B136 R4.F3.B120 R4.F3.B104 R4.F3.B88 R4.F3.B56 R4.F3.B40 R4.F3.B24 R4.F3.B8 R4.F3.B311 R4.F3.B295 R4.F3.B279 R4.F3.B263 R4.F3.B231 R4.F3.B215 R4.F3.B199 R4.F3.B183 R4.F3.B135 R4.F3.B119 R4.F3.B103 R4.F3.B87 R4.F3.B55 R4.F3.B39 R4.F3.B23 R4.F3.B7 R4.F3.B313 R4.F3.B297 R4.F3.B281 R4.F3.B265 R4.F3.B233 R4.F3.B217 R4.F3.B201 R4.F3.B185 R4.F3.B137 R4.F3.B121 R4.F3.B105 R4.F3.B89 R4.F3.B57 R4.F3.B41 R4.F3.B25 R4.F3.B9 R4.F3.B310 R4.F3.B294 R4.F3.B278 R4.F3.B262 R4.F3.B230 R4.F3.B214 R4.F3.B198 R4.F3.B182 R4.F3.B134 R4.F3.B118 R4.F3.B102 R4.F3.B86 R4.F3.B54 R4.F3.B38 R4.F3.B22 R4.F3.B6 R4.F3.B314 R4.F3.B298 R4.F3.B282 R4.F3.B266 R4.F3.B234 R4.F3.B218 R4.F3.B202 R4.F3.B186 R4.F3.B138 R4.F3.B122 R4.F3.B106 R4.F3.B90 R4.F3.B58 R4.F3.B42 R4.F3.B26 R4.F3.B10 R4.F3.B309 R4.F3.B293 R4.F3.B277 R4.F3.B261 R4.F3.B229 R4.F3.B213 R4.F3.B197 R4.F3.B181 R4.F3.B133 R4.F3.B117 R4.F3.B101 R4.F3.B85 R4.F3.B53 R4.F3.B37 R4.F3.B21 R4.F3.B5 R4.F3.B315 R4.F3.B299 R4.F3.B283 R4.F3.B267 R4.F3.B235 R4.F3.B219 R4.F3.B203 R4.F3.B187 R4.F3.B139 R4.F3.B123 R4.F3.B107 R4.F3.B91 R4.F3.B59 R4.F3.B43 R4.F3.B27 R4.F3.B11 R4.F3.B308 R4.F3.B292 R4.F3.B276 R4.F3.B260 R4.F3.B228 R4.F3.B212 R4.F3.B196 R4.F3.B180 R4.F3.B132 R4.F3.B116 R4.F3.B100 R4.F3.B84 R4.F3.B52 R4.F3.B36 R4.F3.B20 R4.F3.B4 R4.F2.B319 R4.F2.B303 R4.F2.B287 R4.F2.B271 R4.F2.B239 R4.F2.B223 R4.F2.B207 R4.F2.B191 R4.F2.B143 R4.F2.B127 R4.F2.B111 R4.F2.B95 R4.F2.B63 R4.F2.B47 R4.F2.B31 R4.F2.B15 R4.F2.B304 R4.F2.B288 R4.F2.B272 R4.F2.B256 R4.F2.B224 R4.F2.B208 R4.F2.B192 R4.F2.B176 R4.F2.B128 R4.F2.B112 R4.F2.B96 R4.F2.B80 R4.F2.B48 R4.F2.B32 R4.F2.B16 R4.F2.B0 R4.F2.B318 R4.F2.B302 R4.F2.B286 R4.F2.B270 R4.F2.B238 R4.F2.B222 R4.F2.B206 R4.F2.B190 R4.F2.B142 R4.F2.B126 R4.F2.B110 R4.F2.B94 R4.F2.B62 R4.F2.B46 R4.F2.B30 R4.F2.B14 R4.F2.B305 R4.F2.B289 R4.F2.B273 R4.F2.B257 R4.F2.B225 R4.F2.B209 R4.F2.B193 R4.F2.B177 R4.F2.B129 R4.F2.B113 R4.F2.B97 R4.F2.B81 R4.F2.B49 R4.F2.B33 R4.F2.B17 R4.F2.B1 R4.F2.B317 R4.F2.B301 R4.F2.B285 R4.F2.B269 R4.F2.B237 R4.F2.B221 R4.F2.B205 R4.F2.B189 R4.F2.B141 R4.F2.B125 R4.F2.B109 R4.F2.B93 R4.F2.B61 R4.F2.B45 R4.F2.B29 R4.F2.B13 R4.F2.B306 R4.F2.B290 R4.F2.B274 R4.F2.B258 R4.F2.B226 R4.F2.B210 R4.F2.B194 R4.F2.B178 R4.F2.B130 R4.F2.B114 R4.F2.B98 R4.F2.B82 R4.F2.B50 R4.F2.B34 R4.F2.B18 R4.F2.B2 R4.F2.B316 R4.F2.B300 R4.F2.B284 R4.F2.B268 R4.F2.B236 R4.F2.B220 R4.F2.B204 R4.F2.B188 R4.F2.B140 R4.F2.B124 R4.F2.B108 R4.F2.B92 R4.F2.B60 R4.F2.B44 R4.F2.B28 R4.F2.B12 R4.F2.B307 R4.F2.B291 R4.F2.B275 R4.F2.B259 R4.F2.B227 R4.F2.B211 R4.F2.B195 R4.F2.B179 R4.F2.B131 R4.F2.B115 R4.F2.B99 R4.F2.B83 R4.F2.B51 R4.F2.B35 R4.F2.B19 R4.F2.B3 R4.F2.B312 R4.F2.B296 R4.F2.B280 R4.F2.B264 R4.F2.B232 R4.F2.B216 R4.F2.B200 R4.F2.B184 R4.F2.B136 R4.F2.B120 R4.F2.B104 R4.F2.B88 R4.F2.B56 R4.F2.B40 R4.F2.B24 R4.F2.B8 R4.F2.B311 R4.F2.B295 R4.F2.B279 R4.F2.B263 R4.F2.B231 R4.F2.B215 R4.F2.B199 R4.F2.B183 R4.F2.B135 R4.F2.B119 R4.F2.B103 R4.F2.B87 R4.F2.B55 R4.F2.B39 R4.F2.B23 R4.F2.B7 R4.F2.B313 R4.F2.B297 R4.F2.B281 R4.F2.B265 R4.F2.B233 R4.F2.B217 R4.F2.B201 R4.F2.B185 R4.F2.B137 R4.F2.B121 R4.F2.B105 R4.F2.B89 R4.F2.B57 R4.F2.B41 R4.F2.B25 R4.F2.B9 R4.F2.B310 R4.F2.B294 R4.F2.B278 R4.F2.B262 R4.F2.B230 R4.F2.B214 R4.F2.B198 R4.F2.B182 R4.F2.B134 R4.F2.B118 R4.F2.B102 R4.F2.B86 R4.F2.B54 R4.F2.B38 R4.F2.B22 R4.F2.B6 R4.F2.B314 R4.F2.B298 R4.F2.B282 R4.F2.B266 R4.F2.B234 R4.F2.B218 R4.F2.B202 R4.F2.B186 R4.F2.B138 R4.F2.B122 R4.F2.B106 R4.F2.B90 R4.F2.B58 R4.F2.B42 R4.F2.B26 R4.F2.B10 R4.F2.B309 R4.F2.B293 R4.F2.B277 R4.F2.B261 R4.F2.B229 R4.F2.B213 R4.F2.B197 R4.F2.B181 R4.F2.B133 R4.F2.B117 R4.F2.B101 R4.F2.B85 R4.F2.B53 R4.F2.B37 R4.F2.B21 R4.F2.B5 R4.F2.B315 R4.F2.B299 R4.F2.B283 R4.F2.B267 R4.F2.B235 R4.F2.B219 R4.F2.B203 R4.F2.B187 R4.F2.B139 R4.F2.B123 R4.F2.B107 R4.F2.B91 R4.F2.B59 R4.F2.B43 R4.F2.B27 R4.F2.B11 R4.F2.B308 R4.F2.B292 R4.F2.B276 R4.F2.B260 R4.F2.B228 R4.F2.B212 R4.F2.B196 R4.F2.B180 R4.F2.B132 R4.F2.B116 R4.F2.B100 R4.F2.B84 R4.F2.B52 R4.F2.B36 R4.F2.B20 R4.F2.B4 R4.F1.B319 R4.F1.B303 R4.F1.B287 R4.F1.B271 R4.F1.B239 R4.F1.B223 R4.F1.B207 R4.F1.B191 R4.F1.B143 R4.F1.B127 R4.F1.B111 R4.F1.B95 R4.F1.B63 R4.F1.B47 R4.F1.B31 R4.F1.B15 R4.F1.B304 R4.F1.B288 R4.F1.B272 R4.F1.B256 R4.F1.B224 R4.F1.B208 R4.F1.B192 R4.F1.B176 R4.F1.B128 R4.F1.B112 R4.F1.B96 R4.F1.B80 R4.F1.B48 R4.F1.B32 R4.F1.B16 R4.F1.B0 R4.F1.B318 R4.F1.B302 R4.F1.B286 R4.F1.B270 R4.F1.B238 R4.F1.B222 R4.F1.B206 R4.F1.B190 R4.F1.B142 R4.F1.B126 R4.F1.B110 R4.F1.B94 R4.F1.B62 R4.F1.B46 R4.F1.B30 R4.F1.B14 R4.F1.B305 R4.F1.B289 R4.F1.B273 R4.F1.B257 R4.F1.B225 R4.F1.B209 R4.F1.B193 R4.F1.B177 R4.F1.B129 R4.F1.B113 R4.F1.B97 R4.F1.B81 R4.F1.B49 R4.F1.B33 R4.F1.B17 R4.F1.B1 R4.F1.B317 R4.F1.B301 R4.F1.B285 R4.F1.B269 R4.F1.B237 R4.F1.B221 R4.F1.B205 R4.F1.B189 R4.F1.B141 R4.F1.B125 R4.F1.B109 R4.F1.B93 R4.F1.B61 R4.F1.B45 R4.F1.B29 R4.F1.B13 R4.F1.B306 R4.F1.B290 R4.F1.B274 R4.F1.B258 R4.F1.B226 R4.F1.B210 R4.F1.B194 R4.F1.B178 R4.F1.B130 R4.F1.B114 R4.F1.B98 R4.F1.B82 R4.F1.B50 R4.F1.B34 R4.F1.B18 R4.F1.B2 R4.F1.B316 R4.F1.B300 R4.F1.B284 R4.F1.B268 R4.F1.B236 R4.F1.B220 R4.F1.B204 R4.F1.B188 R4.F1.B140 R4.F1.B124 R4.F1.B108 R4.F1.B92 R4.F1.B60 R4.F1.B44 R4.F1.B28 R4.F1.B12 R4.F1.B307 R4.F1.B291 R4.F1.B275 R4.F1.B259 R4.F1.B227 R4.F1.B211 R4.F1.B195 R4.F1.B179 R4.F1.B131 R4.F1.B115 R4.F1.B99 R4.F1.B83 R4.F1.B51 R4.F1.B35 R4.F1.B19 R4.F1.B3 R4.F1.B312 R4.F1.B296 R4.F1.B280 R4.F1.B264 R4.F1.B232 R4.F1.B216 R4.F1.B200 R4.F1.B184 R4.F1.B136 R4.F1.B120 R4.F1.B104 R4.F1.B88 R4.F1.B56 R4.F1.B40 R4.F1.B24 R4.F1.B8 R4.F1.B311 R4.F1.B295 R4.F1.B279 R4.F1.B263 R4.F1.B231 R4.F1.B215 R4.F1.B199 R4.F1.B183 R4.F1.B135 R4.F1.B119 R4.F1.B103 R4.F1.B87 R4.F1.B55 R4.F1.B39 R4.F1.B23 R4.F1.B7 R4.F1.B313 R4.F1.B297 R4.F1.B281 R4.F1.B265 R4.F1.B233 R4.F1.B217 R4.F1.B201 R4.F1.B185 R4.F1.B137 R4.F1.B121 R4.F1.B105 R4.F1.B89 R4.F1.B57 R4.F1.B41 R4.F1.B25 R4.F1.B9 R4.F1.B310 R4.F1.B294 R4.F1.B278 R4.F1.B262 R4.F1.B230 R4.F1.B214 R4.F1.B198 R4.F1.B182 R4.F1.B134 R4.F1.B118 R4.F1.B102 R4.F1.B86 R4.F1.B54 R4.F1.B38 R4.F1.B22 R4.F1.B6 R4.F1.B314 R4.F1.B298 R4.F1.B282 R4.F1.B266 R4.F1.B234 R4.F1.B218 R4.F1.B202 R4.F1.B186 R4.F1.B138 R4.F1.B122 R4.F1.B106 R4.F1.B90 R4.F1.B58 R4.F1.B42 R4.F1.B26 R4.F1.B10 R4.F1.B309 R4.F1.B293 R4.F1.B277 R4.F1.B261 R4.F1.B229 R4.F1.B213 R4.F1.B197 R4.F1.B181 R4.F1.B133 R4.F1.B117 R4.F1.B101 R4.F1.B85 R4.F1.B53 R4.F1.B37 R4.F1.B21 R4.F1.B5 R4.F1.B315 R4.F1.B299 R4.F1.B283 R4.F1.B267 R4.F1.B235 R4.F1.B219 R4.F1.B203 R4.F1.B187 R4.F1.B139 R4.F1.B123 R4.F1.B107 R4.F1.B91 R4.F1.B59 R4.F1.B43 R4.F1.B27 R4.F1.B11 R4.F1.B308 R4.F1.B292 R4.F1.B276 R4.F1.B260 R4.F1.B228 R4.F1.B212 R4.F1.B196 R4.F1.B180 R4.F1.B132 R4.F1.B116 R4.F1.B100 R4.F1.B84 R4.F1.B52 R4.F1.B36 R4.F1.B20 R4.F1.B4 R4.F0.B319 R4.F0.B303 R4.F0.B287 R4.F0.B271 R4.F0.B239 R4.F0.B223 R4.F0.B207 R4.F0.B191 R4.F0.B143 R4.F0.B127 R4.F0.B111 R4.F0.B95 R4.F0.B63 R4.F0.B47 R4.F0.B31 R4.F0.B15 R4.F0.B304 R4.F0.B288 R4.F0.B272 R4.F0.B256 R4.F0.B224 R4.F0.B208 R4.F0.B192 R4.F0.B176 R4.F0.B128 R4.F0.B112 R4.F0.B96 R4.F0.B80 R4.F0.B48 R4.F0.B32 R4.F0.B16 R4.F0.B0 R4.F0.B318 R4.F0.B302 R4.F0.B286 R4.F0.B270 R4.F0.B238 R4.F0.B222 R4.F0.B206 R4.F0.B190 R4.F0.B142 R4.F0.B126 R4.F0.B110 R4.F0.B94 R4.F0.B62 R4.F0.B46 R4.F0.B30 R4.F0.B14 R4.F0.B305 R4.F0.B289 R4.F0.B273 R4.F0.B257 R4.F0.B225 R4.F0.B209 R4.F0.B193 R4.F0.B177 R4.F0.B129 R4.F0.B113 R4.F0.B97 R4.F0.B81 R4.F0.B49 R4.F0.B33 R4.F0.B17 R4.F0.B1 R4.F0.B317 R4.F0.B301 R4.F0.B285 R4.F0.B269 R4.F0.B237 R4.F0.B221 R4.F0.B205 R4.F0.B189 R4.F0.B141 R4.F0.B125 R4.F0.B109 R4.F0.B93 R4.F0.B61 R4.F0.B45 R4.F0.B29 R4.F0.B13 R4.F0.B306 R4.F0.B290 R4.F0.B274 R4.F0.B258 R4.F0.B226 R4.F0.B210 R4.F0.B194 R4.F0.B178 R4.F0.B130 R4.F0.B114 R4.F0.B98 R4.F0.B82 R4.F0.B50 R4.F0.B34 R4.F0.B18 R4.F0.B2 R4.F0.B316 R4.F0.B300 R4.F0.B284 R4.F0.B268 R4.F0.B236 R4.F0.B220 R4.F0.B204 R4.F0.B188 R4.F0.B140 R4.F0.B124 R4.F0.B108 R4.F0.B92 R4.F0.B60 R4.F0.B44 R4.F0.B28 R4.F0.B12 R4.F0.B307 R4.F0.B291 R4.F0.B275 R4.F0.B259 R4.F0.B227 R4.F0.B211 R4.F0.B195 R4.F0.B179 R4.F0.B131 R4.F0.B115 R4.F0.B99 R4.F0.B83 R4.F0.B51 R4.F0.B35 R4.F0.B19 R4.F0.B3 R4.F0.B312 R4.F0.B296 R4.F0.B280 R4.F0.B264 R4.F0.B232 R4.F0.B216 R4.F0.B200 R4.F0.B184 R4.F0.B136 R4.F0.B120 R4.F0.B104 R4.F0.B88 R4.F0.B56 R4.F0.B40 R4.F0.B24 R4.F0.B8 R4.F0.B311 R4.F0.B295 R4.F0.B279 R4.F0.B263 R4.F0.B231 R4.F0.B215 R4.F0.B199 R4.F0.B183 R4.F0.B135 R4.F0.B119 R4.F0.B103 R4.F0.B87 R4.F0.B55 R4.F0.B39 R4.F0.B23 R4.F0.B7 R4.F0.B313 R4.F0.B297 R4.F0.B281 R4.F0.B265 R4.F0.B233 R4.F0.B217 R4.F0.B201 R4.F0.B185 R4.F0.B137 R4.F0.B121 R4.F0.B105 R4.F0.B89 R4.F0.B57 R4.F0.B41 R4.F0.B25 R4.F0.B9 R4.F0.B310 R4.F0.B294 R4.F0.B278 R4.F0.B262 R4.F0.B230 R4.F0.B214 R4.F0.B198 R4.F0.B182 R4.F0.B134 R4.F0.B118 R4.F0.B102 R4.F0.B86 R4.F0.B54 R4.F0.B38 R4.F0.B22 R4.F0.B6 R4.F0.B314 R4.F0.B298 R4.F0.B282 R4.F0.B266 R4.F0.B234 R4.F0.B218 R4.F0.B202 R4.F0.B186 R4.F0.B138 R4.F0.B122 R4.F0.B106 R4.F0.B90 R4.F0.B58 R4.F0.B42 R4.F0.B26 R4.F0.B10 R4.F0.B309 R4.F0.B293 R4.F0.B277 R4.F0.B261 R4.F0.B229 R4.F0.B213 R4.F0.B197 R4.F0.B181 R4.F0.B133 R4.F0.B117 R4.F0.B101 R4.F0.B85 R4.F0.B53 R4.F0.B37 R4.F0.B21 R4.F0.B5 R4.F0.B315 R4.F0.B299 R4.F0.B283 R4.F0.B267 R4.F0.B235 R4.F0.B219 R4.F0.B203 R4.F0.B187 R4.F0.B139 R4.F0.B123 R4.F0.B107 R4.F0.B91 R4.F0.B59 R4.F0.B43 R4.F0.B27 R4.F0.B11 R4.F0.B308 R4.F0.B292 R4.F0.B276 R4.F0.B260 R4.F0.B228 R4.F0.B212 R4.F0.B196 R4.F0.B180 R4.F0.B132 R4.F0.B116 R4.F0.B100 R4.F0.B84 R4.F0.B52 R4.F0.B36 R4.F0.B20 R4.F0.B4 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATAP: R4.F63.B255 R4.F63.B79 R4.F63.B240 R4.F63.B64 R4.F63.B254 R4.F63.B78 R4.F63.B241 R4.F63.B65 R4.F63.B253 R4.F63.B77 R4.F63.B242 R4.F63.B66 R4.F63.B252 R4.F63.B76 R4.F63.B243 R4.F63.B67 R4.F63.B248 R4.F63.B72 R4.F63.B247 R4.F63.B71 R4.F63.B249 R4.F63.B73 R4.F63.B246 R4.F63.B70 R4.F63.B250 R4.F63.B74 R4.F63.B245 R4.F63.B69 R4.F63.B251 R4.F63.B75 R4.F63.B244 R4.F63.B68 R4.F62.B255 R4.F62.B79 R4.F62.B240 R4.F62.B64 R4.F62.B254 R4.F62.B78 R4.F62.B241 R4.F62.B65 R4.F62.B253 R4.F62.B77 R4.F62.B242 R4.F62.B66 R4.F62.B252 R4.F62.B76 R4.F62.B243 R4.F62.B67 R4.F62.B248 R4.F62.B72 R4.F62.B247 R4.F62.B71 R4.F62.B249 R4.F62.B73 R4.F62.B246 R4.F62.B70 R4.F62.B250 R4.F62.B74 R4.F62.B245 R4.F62.B69 R4.F62.B251 R4.F62.B75 R4.F62.B244 R4.F62.B68 R4.F61.B255 R4.F61.B79 R4.F61.B240 R4.F61.B64 R4.F61.B254 R4.F61.B78 R4.F61.B241 R4.F61.B65 R4.F61.B253 R4.F61.B77 R4.F61.B242 R4.F61.B66 R4.F61.B252 R4.F61.B76 R4.F61.B243 R4.F61.B67 R4.F61.B248 R4.F61.B72 R4.F61.B247 R4.F61.B71 R4.F61.B249 R4.F61.B73 R4.F61.B246 R4.F61.B70 R4.F61.B250 R4.F61.B74 R4.F61.B245 R4.F61.B69 R4.F61.B251 R4.F61.B75 R4.F61.B244 R4.F61.B68 R4.F60.B255 R4.F60.B79 R4.F60.B240 R4.F60.B64 R4.F60.B254 R4.F60.B78 R4.F60.B241 R4.F60.B65 R4.F60.B253 R4.F60.B77 R4.F60.B242 R4.F60.B66 R4.F60.B252 R4.F60.B76 R4.F60.B243 R4.F60.B67 R4.F60.B248 R4.F60.B72 R4.F60.B247 R4.F60.B71 R4.F60.B249 R4.F60.B73 R4.F60.B246 R4.F60.B70 R4.F60.B250 R4.F60.B74 R4.F60.B245 R4.F60.B69 R4.F60.B251 R4.F60.B75 R4.F60.B244 R4.F60.B68 R4.F59.B255 R4.F59.B79 R4.F59.B240 R4.F59.B64 R4.F59.B254 R4.F59.B78 R4.F59.B241 R4.F59.B65 R4.F59.B253 R4.F59.B77 R4.F59.B242 R4.F59.B66 R4.F59.B252 R4.F59.B76 R4.F59.B243 R4.F59.B67 R4.F59.B248 R4.F59.B72 R4.F59.B247 R4.F59.B71 R4.F59.B249 R4.F59.B73 R4.F59.B246 R4.F59.B70 R4.F59.B250 R4.F59.B74 R4.F59.B245 R4.F59.B69 R4.F59.B251 R4.F59.B75 R4.F59.B244 R4.F59.B68 R4.F58.B255 R4.F58.B79 R4.F58.B240 R4.F58.B64 R4.F58.B254 R4.F58.B78 R4.F58.B241 R4.F58.B65 R4.F58.B253 R4.F58.B77 R4.F58.B242 R4.F58.B66 R4.F58.B252 R4.F58.B76 R4.F58.B243 R4.F58.B67 R4.F58.B248 R4.F58.B72 R4.F58.B247 R4.F58.B71 R4.F58.B249 R4.F58.B73 R4.F58.B246 R4.F58.B70 R4.F58.B250 R4.F58.B74 R4.F58.B245 R4.F58.B69 R4.F58.B251 R4.F58.B75 R4.F58.B244 R4.F58.B68 R4.F57.B255 R4.F57.B79 R4.F57.B240 R4.F57.B64 R4.F57.B254 R4.F57.B78 R4.F57.B241 R4.F57.B65 R4.F57.B253 R4.F57.B77 R4.F57.B242 R4.F57.B66 R4.F57.B252 R4.F57.B76 R4.F57.B243 R4.F57.B67 R4.F57.B248 R4.F57.B72 R4.F57.B247 R4.F57.B71 R4.F57.B249 R4.F57.B73 R4.F57.B246 R4.F57.B70 R4.F57.B250 R4.F57.B74 R4.F57.B245 R4.F57.B69 R4.F57.B251 R4.F57.B75 R4.F57.B244 R4.F57.B68 R4.F56.B255 R4.F56.B79 R4.F56.B240 R4.F56.B64 R4.F56.B254 R4.F56.B78 R4.F56.B241 R4.F56.B65 R4.F56.B253 R4.F56.B77 R4.F56.B242 R4.F56.B66 R4.F56.B252 R4.F56.B76 R4.F56.B243 R4.F56.B67 R4.F56.B248 R4.F56.B72 R4.F56.B247 R4.F56.B71 R4.F56.B249 R4.F56.B73 R4.F56.B246 R4.F56.B70 R4.F56.B250 R4.F56.B74 R4.F56.B245 R4.F56.B69 R4.F56.B251 R4.F56.B75 R4.F56.B244 R4.F56.B68 R4.F55.B255 R4.F55.B79 R4.F55.B240 R4.F55.B64 R4.F55.B254 R4.F55.B78 R4.F55.B241 R4.F55.B65 R4.F55.B253 R4.F55.B77 R4.F55.B242 R4.F55.B66 R4.F55.B252 R4.F55.B76 R4.F55.B243 R4.F55.B67 R4.F55.B248 R4.F55.B72 R4.F55.B247 R4.F55.B71 R4.F55.B249 R4.F55.B73 R4.F55.B246 R4.F55.B70 R4.F55.B250 R4.F55.B74 R4.F55.B245 R4.F55.B69 R4.F55.B251 R4.F55.B75 R4.F55.B244 R4.F55.B68 R4.F54.B255 R4.F54.B79 R4.F54.B240 R4.F54.B64 R4.F54.B254 R4.F54.B78 R4.F54.B241 R4.F54.B65 R4.F54.B253 R4.F54.B77 R4.F54.B242 R4.F54.B66 R4.F54.B252 R4.F54.B76 R4.F54.B243 R4.F54.B67 R4.F54.B248 R4.F54.B72 R4.F54.B247 R4.F54.B71 R4.F54.B249 R4.F54.B73 R4.F54.B246 R4.F54.B70 R4.F54.B250 R4.F54.B74 R4.F54.B245 R4.F54.B69 R4.F54.B251 R4.F54.B75 R4.F54.B244 R4.F54.B68 R4.F53.B255 R4.F53.B79 R4.F53.B240 R4.F53.B64 R4.F53.B254 R4.F53.B78 R4.F53.B241 R4.F53.B65 R4.F53.B253 R4.F53.B77 R4.F53.B242 R4.F53.B66 R4.F53.B252 R4.F53.B76 R4.F53.B243 R4.F53.B67 R4.F53.B248 R4.F53.B72 R4.F53.B247 R4.F53.B71 R4.F53.B249 R4.F53.B73 R4.F53.B246 R4.F53.B70 R4.F53.B250 R4.F53.B74 R4.F53.B245 R4.F53.B69 R4.F53.B251 R4.F53.B75 R4.F53.B244 R4.F53.B68 R4.F52.B255 R4.F52.B79 R4.F52.B240 R4.F52.B64 R4.F52.B254 R4.F52.B78 R4.F52.B241 R4.F52.B65 R4.F52.B253 R4.F52.B77 R4.F52.B242 R4.F52.B66 R4.F52.B252 R4.F52.B76 R4.F52.B243 R4.F52.B67 R4.F52.B248 R4.F52.B72 R4.F52.B247 R4.F52.B71 R4.F52.B249 R4.F52.B73 R4.F52.B246 R4.F52.B70 R4.F52.B250 R4.F52.B74 R4.F52.B245 R4.F52.B69 R4.F52.B251 R4.F52.B75 R4.F52.B244 R4.F52.B68 R4.F51.B255 R4.F51.B79 R4.F51.B240 R4.F51.B64 R4.F51.B254 R4.F51.B78 R4.F51.B241 R4.F51.B65 R4.F51.B253 R4.F51.B77 R4.F51.B242 R4.F51.B66 R4.F51.B252 R4.F51.B76 R4.F51.B243 R4.F51.B67 R4.F51.B248 R4.F51.B72 R4.F51.B247 R4.F51.B71 R4.F51.B249 R4.F51.B73 R4.F51.B246 R4.F51.B70 R4.F51.B250 R4.F51.B74 R4.F51.B245 R4.F51.B69 R4.F51.B251 R4.F51.B75 R4.F51.B244 R4.F51.B68 R4.F50.B255 R4.F50.B79 R4.F50.B240 R4.F50.B64 R4.F50.B254 R4.F50.B78 R4.F50.B241 R4.F50.B65 R4.F50.B253 R4.F50.B77 R4.F50.B242 R4.F50.B66 R4.F50.B252 R4.F50.B76 R4.F50.B243 R4.F50.B67 R4.F50.B248 R4.F50.B72 R4.F50.B247 R4.F50.B71 R4.F50.B249 R4.F50.B73 R4.F50.B246 R4.F50.B70 R4.F50.B250 R4.F50.B74 R4.F50.B245 R4.F50.B69 R4.F50.B251 R4.F50.B75 R4.F50.B244 R4.F50.B68 R4.F49.B255 R4.F49.B79 R4.F49.B240 R4.F49.B64 R4.F49.B254 R4.F49.B78 R4.F49.B241 R4.F49.B65 R4.F49.B253 R4.F49.B77 R4.F49.B242 R4.F49.B66 R4.F49.B252 R4.F49.B76 R4.F49.B243 R4.F49.B67 R4.F49.B248 R4.F49.B72 R4.F49.B247 R4.F49.B71 R4.F49.B249 R4.F49.B73 R4.F49.B246 R4.F49.B70 R4.F49.B250 R4.F49.B74 R4.F49.B245 R4.F49.B69 R4.F49.B251 R4.F49.B75 R4.F49.B244 R4.F49.B68 R4.F48.B255 R4.F48.B79 R4.F48.B240 R4.F48.B64 R4.F48.B254 R4.F48.B78 R4.F48.B241 R4.F48.B65 R4.F48.B253 R4.F48.B77 R4.F48.B242 R4.F48.B66 R4.F48.B252 R4.F48.B76 R4.F48.B243 R4.F48.B67 R4.F48.B248 R4.F48.B72 R4.F48.B247 R4.F48.B71 R4.F48.B249 R4.F48.B73 R4.F48.B246 R4.F48.B70 R4.F48.B250 R4.F48.B74 R4.F48.B245 R4.F48.B69 R4.F48.B251 R4.F48.B75 R4.F48.B244 R4.F48.B68 R4.F47.B255 R4.F47.B79 R4.F47.B240 R4.F47.B64 R4.F47.B254 R4.F47.B78 R4.F47.B241 R4.F47.B65 R4.F47.B253 R4.F47.B77 R4.F47.B242 R4.F47.B66 R4.F47.B252 R4.F47.B76 R4.F47.B243 R4.F47.B67 R4.F47.B248 R4.F47.B72 R4.F47.B247 R4.F47.B71 R4.F47.B249 R4.F47.B73 R4.F47.B246 R4.F47.B70 R4.F47.B250 R4.F47.B74 R4.F47.B245 R4.F47.B69 R4.F47.B251 R4.F47.B75 R4.F47.B244 R4.F47.B68 R4.F46.B255 R4.F46.B79 R4.F46.B240 R4.F46.B64 R4.F46.B254 R4.F46.B78 R4.F46.B241 R4.F46.B65 R4.F46.B253 R4.F46.B77 R4.F46.B242 R4.F46.B66 R4.F46.B252 R4.F46.B76 R4.F46.B243 R4.F46.B67 R4.F46.B248 R4.F46.B72 R4.F46.B247 R4.F46.B71 R4.F46.B249 R4.F46.B73 R4.F46.B246 R4.F46.B70 R4.F46.B250 R4.F46.B74 R4.F46.B245 R4.F46.B69 R4.F46.B251 R4.F46.B75 R4.F46.B244 R4.F46.B68 R4.F45.B255 R4.F45.B79 R4.F45.B240 R4.F45.B64 R4.F45.B254 R4.F45.B78 R4.F45.B241 R4.F45.B65 R4.F45.B253 R4.F45.B77 R4.F45.B242 R4.F45.B66 R4.F45.B252 R4.F45.B76 R4.F45.B243 R4.F45.B67 R4.F45.B248 R4.F45.B72 R4.F45.B247 R4.F45.B71 R4.F45.B249 R4.F45.B73 R4.F45.B246 R4.F45.B70 R4.F45.B250 R4.F45.B74 R4.F45.B245 R4.F45.B69 R4.F45.B251 R4.F45.B75 R4.F45.B244 R4.F45.B68 R4.F44.B255 R4.F44.B79 R4.F44.B240 R4.F44.B64 R4.F44.B254 R4.F44.B78 R4.F44.B241 R4.F44.B65 R4.F44.B253 R4.F44.B77 R4.F44.B242 R4.F44.B66 R4.F44.B252 R4.F44.B76 R4.F44.B243 R4.F44.B67 R4.F44.B248 R4.F44.B72 R4.F44.B247 R4.F44.B71 R4.F44.B249 R4.F44.B73 R4.F44.B246 R4.F44.B70 R4.F44.B250 R4.F44.B74 R4.F44.B245 R4.F44.B69 R4.F44.B251 R4.F44.B75 R4.F44.B244 R4.F44.B68 R4.F43.B255 R4.F43.B79 R4.F43.B240 R4.F43.B64 R4.F43.B254 R4.F43.B78 R4.F43.B241 R4.F43.B65 R4.F43.B253 R4.F43.B77 R4.F43.B242 R4.F43.B66 R4.F43.B252 R4.F43.B76 R4.F43.B243 R4.F43.B67 R4.F43.B248 R4.F43.B72 R4.F43.B247 R4.F43.B71 R4.F43.B249 R4.F43.B73 R4.F43.B246 R4.F43.B70 R4.F43.B250 R4.F43.B74 R4.F43.B245 R4.F43.B69 R4.F43.B251 R4.F43.B75 R4.F43.B244 R4.F43.B68 R4.F42.B255 R4.F42.B79 R4.F42.B240 R4.F42.B64 R4.F42.B254 R4.F42.B78 R4.F42.B241 R4.F42.B65 R4.F42.B253 R4.F42.B77 R4.F42.B242 R4.F42.B66 R4.F42.B252 R4.F42.B76 R4.F42.B243 R4.F42.B67 R4.F42.B248 R4.F42.B72 R4.F42.B247 R4.F42.B71 R4.F42.B249 R4.F42.B73 R4.F42.B246 R4.F42.B70 R4.F42.B250 R4.F42.B74 R4.F42.B245 R4.F42.B69 R4.F42.B251 R4.F42.B75 R4.F42.B244 R4.F42.B68 R4.F41.B255 R4.F41.B79 R4.F41.B240 R4.F41.B64 R4.F41.B254 R4.F41.B78 R4.F41.B241 R4.F41.B65 R4.F41.B253 R4.F41.B77 R4.F41.B242 R4.F41.B66 R4.F41.B252 R4.F41.B76 R4.F41.B243 R4.F41.B67 R4.F41.B248 R4.F41.B72 R4.F41.B247 R4.F41.B71 R4.F41.B249 R4.F41.B73 R4.F41.B246 R4.F41.B70 R4.F41.B250 R4.F41.B74 R4.F41.B245 R4.F41.B69 R4.F41.B251 R4.F41.B75 R4.F41.B244 R4.F41.B68 R4.F40.B255 R4.F40.B79 R4.F40.B240 R4.F40.B64 R4.F40.B254 R4.F40.B78 R4.F40.B241 R4.F40.B65 R4.F40.B253 R4.F40.B77 R4.F40.B242 R4.F40.B66 R4.F40.B252 R4.F40.B76 R4.F40.B243 R4.F40.B67 R4.F40.B248 R4.F40.B72 R4.F40.B247 R4.F40.B71 R4.F40.B249 R4.F40.B73 R4.F40.B246 R4.F40.B70 R4.F40.B250 R4.F40.B74 R4.F40.B245 R4.F40.B69 R4.F40.B251 R4.F40.B75 R4.F40.B244 R4.F40.B68 R4.F39.B255 R4.F39.B79 R4.F39.B240 R4.F39.B64 R4.F39.B254 R4.F39.B78 R4.F39.B241 R4.F39.B65 R4.F39.B253 R4.F39.B77 R4.F39.B242 R4.F39.B66 R4.F39.B252 R4.F39.B76 R4.F39.B243 R4.F39.B67 R4.F39.B248 R4.F39.B72 R4.F39.B247 R4.F39.B71 R4.F39.B249 R4.F39.B73 R4.F39.B246 R4.F39.B70 R4.F39.B250 R4.F39.B74 R4.F39.B245 R4.F39.B69 R4.F39.B251 R4.F39.B75 R4.F39.B244 R4.F39.B68 R4.F38.B255 R4.F38.B79 R4.F38.B240 R4.F38.B64 R4.F38.B254 R4.F38.B78 R4.F38.B241 R4.F38.B65 R4.F38.B253 R4.F38.B77 R4.F38.B242 R4.F38.B66 R4.F38.B252 R4.F38.B76 R4.F38.B243 R4.F38.B67 R4.F38.B248 R4.F38.B72 R4.F38.B247 R4.F38.B71 R4.F38.B249 R4.F38.B73 R4.F38.B246 R4.F38.B70 R4.F38.B250 R4.F38.B74 R4.F38.B245 R4.F38.B69 R4.F38.B251 R4.F38.B75 R4.F38.B244 R4.F38.B68 R4.F37.B255 R4.F37.B79 R4.F37.B240 R4.F37.B64 R4.F37.B254 R4.F37.B78 R4.F37.B241 R4.F37.B65 R4.F37.B253 R4.F37.B77 R4.F37.B242 R4.F37.B66 R4.F37.B252 R4.F37.B76 R4.F37.B243 R4.F37.B67 R4.F37.B248 R4.F37.B72 R4.F37.B247 R4.F37.B71 R4.F37.B249 R4.F37.B73 R4.F37.B246 R4.F37.B70 R4.F37.B250 R4.F37.B74 R4.F37.B245 R4.F37.B69 R4.F37.B251 R4.F37.B75 R4.F37.B244 R4.F37.B68 R4.F36.B255 R4.F36.B79 R4.F36.B240 R4.F36.B64 R4.F36.B254 R4.F36.B78 R4.F36.B241 R4.F36.B65 R4.F36.B253 R4.F36.B77 R4.F36.B242 R4.F36.B66 R4.F36.B252 R4.F36.B76 R4.F36.B243 R4.F36.B67 R4.F36.B248 R4.F36.B72 R4.F36.B247 R4.F36.B71 R4.F36.B249 R4.F36.B73 R4.F36.B246 R4.F36.B70 R4.F36.B250 R4.F36.B74 R4.F36.B245 R4.F36.B69 R4.F36.B251 R4.F36.B75 R4.F36.B244 R4.F36.B68 R4.F35.B255 R4.F35.B79 R4.F35.B240 R4.F35.B64 R4.F35.B254 R4.F35.B78 R4.F35.B241 R4.F35.B65 R4.F35.B253 R4.F35.B77 R4.F35.B242 R4.F35.B66 R4.F35.B252 R4.F35.B76 R4.F35.B243 R4.F35.B67 R4.F35.B248 R4.F35.B72 R4.F35.B247 R4.F35.B71 R4.F35.B249 R4.F35.B73 R4.F35.B246 R4.F35.B70 R4.F35.B250 R4.F35.B74 R4.F35.B245 R4.F35.B69 R4.F35.B251 R4.F35.B75 R4.F35.B244 R4.F35.B68 R4.F34.B255 R4.F34.B79 R4.F34.B240 R4.F34.B64 R4.F34.B254 R4.F34.B78 R4.F34.B241 R4.F34.B65 R4.F34.B253 R4.F34.B77 R4.F34.B242 R4.F34.B66 R4.F34.B252 R4.F34.B76 R4.F34.B243 R4.F34.B67 R4.F34.B248 R4.F34.B72 R4.F34.B247 R4.F34.B71 R4.F34.B249 R4.F34.B73 R4.F34.B246 R4.F34.B70 R4.F34.B250 R4.F34.B74 R4.F34.B245 R4.F34.B69 R4.F34.B251 R4.F34.B75 R4.F34.B244 R4.F34.B68 R4.F33.B255 R4.F33.B79 R4.F33.B240 R4.F33.B64 R4.F33.B254 R4.F33.B78 R4.F33.B241 R4.F33.B65 R4.F33.B253 R4.F33.B77 R4.F33.B242 R4.F33.B66 R4.F33.B252 R4.F33.B76 R4.F33.B243 R4.F33.B67 R4.F33.B248 R4.F33.B72 R4.F33.B247 R4.F33.B71 R4.F33.B249 R4.F33.B73 R4.F33.B246 R4.F33.B70 R4.F33.B250 R4.F33.B74 R4.F33.B245 R4.F33.B69 R4.F33.B251 R4.F33.B75 R4.F33.B244 R4.F33.B68 R4.F32.B255 R4.F32.B79 R4.F32.B240 R4.F32.B64 R4.F32.B254 R4.F32.B78 R4.F32.B241 R4.F32.B65 R4.F32.B253 R4.F32.B77 R4.F32.B242 R4.F32.B66 R4.F32.B252 R4.F32.B76 R4.F32.B243 R4.F32.B67 R4.F32.B248 R4.F32.B72 R4.F32.B247 R4.F32.B71 R4.F32.B249 R4.F32.B73 R4.F32.B246 R4.F32.B70 R4.F32.B250 R4.F32.B74 R4.F32.B245 R4.F32.B69 R4.F32.B251 R4.F32.B75 R4.F32.B244 R4.F32.B68 R4.F31.B255 R4.F31.B79 R4.F31.B240 R4.F31.B64 R4.F31.B254 R4.F31.B78 R4.F31.B241 R4.F31.B65 R4.F31.B253 R4.F31.B77 R4.F31.B242 R4.F31.B66 R4.F31.B252 R4.F31.B76 R4.F31.B243 R4.F31.B67 R4.F31.B248 R4.F31.B72 R4.F31.B247 R4.F31.B71 R4.F31.B249 R4.F31.B73 R4.F31.B246 R4.F31.B70 R4.F31.B250 R4.F31.B74 R4.F31.B245 R4.F31.B69 R4.F31.B251 R4.F31.B75 R4.F31.B244 R4.F31.B68 R4.F30.B255 R4.F30.B79 R4.F30.B240 R4.F30.B64 R4.F30.B254 R4.F30.B78 R4.F30.B241 R4.F30.B65 R4.F30.B253 R4.F30.B77 R4.F30.B242 R4.F30.B66 R4.F30.B252 R4.F30.B76 R4.F30.B243 R4.F30.B67 R4.F30.B248 R4.F30.B72 R4.F30.B247 R4.F30.B71 R4.F30.B249 R4.F30.B73 R4.F30.B246 R4.F30.B70 R4.F30.B250 R4.F30.B74 R4.F30.B245 R4.F30.B69 R4.F30.B251 R4.F30.B75 R4.F30.B244 R4.F30.B68 R4.F29.B255 R4.F29.B79 R4.F29.B240 R4.F29.B64 R4.F29.B254 R4.F29.B78 R4.F29.B241 R4.F29.B65 R4.F29.B253 R4.F29.B77 R4.F29.B242 R4.F29.B66 R4.F29.B252 R4.F29.B76 R4.F29.B243 R4.F29.B67 R4.F29.B248 R4.F29.B72 R4.F29.B247 R4.F29.B71 R4.F29.B249 R4.F29.B73 R4.F29.B246 R4.F29.B70 R4.F29.B250 R4.F29.B74 R4.F29.B245 R4.F29.B69 R4.F29.B251 R4.F29.B75 R4.F29.B244 R4.F29.B68 R4.F28.B255 R4.F28.B79 R4.F28.B240 R4.F28.B64 R4.F28.B254 R4.F28.B78 R4.F28.B241 R4.F28.B65 R4.F28.B253 R4.F28.B77 R4.F28.B242 R4.F28.B66 R4.F28.B252 R4.F28.B76 R4.F28.B243 R4.F28.B67 R4.F28.B248 R4.F28.B72 R4.F28.B247 R4.F28.B71 R4.F28.B249 R4.F28.B73 R4.F28.B246 R4.F28.B70 R4.F28.B250 R4.F28.B74 R4.F28.B245 R4.F28.B69 R4.F28.B251 R4.F28.B75 R4.F28.B244 R4.F28.B68 R4.F27.B255 R4.F27.B79 R4.F27.B240 R4.F27.B64 R4.F27.B254 R4.F27.B78 R4.F27.B241 R4.F27.B65 R4.F27.B253 R4.F27.B77 R4.F27.B242 R4.F27.B66 R4.F27.B252 R4.F27.B76 R4.F27.B243 R4.F27.B67 R4.F27.B248 R4.F27.B72 R4.F27.B247 R4.F27.B71 R4.F27.B249 R4.F27.B73 R4.F27.B246 R4.F27.B70 R4.F27.B250 R4.F27.B74 R4.F27.B245 R4.F27.B69 R4.F27.B251 R4.F27.B75 R4.F27.B244 R4.F27.B68 R4.F26.B255 R4.F26.B79 R4.F26.B240 R4.F26.B64 R4.F26.B254 R4.F26.B78 R4.F26.B241 R4.F26.B65 R4.F26.B253 R4.F26.B77 R4.F26.B242 R4.F26.B66 R4.F26.B252 R4.F26.B76 R4.F26.B243 R4.F26.B67 R4.F26.B248 R4.F26.B72 R4.F26.B247 R4.F26.B71 R4.F26.B249 R4.F26.B73 R4.F26.B246 R4.F26.B70 R4.F26.B250 R4.F26.B74 R4.F26.B245 R4.F26.B69 R4.F26.B251 R4.F26.B75 R4.F26.B244 R4.F26.B68 R4.F25.B255 R4.F25.B79 R4.F25.B240 R4.F25.B64 R4.F25.B254 R4.F25.B78 R4.F25.B241 R4.F25.B65 R4.F25.B253 R4.F25.B77 R4.F25.B242 R4.F25.B66 R4.F25.B252 R4.F25.B76 R4.F25.B243 R4.F25.B67 R4.F25.B248 R4.F25.B72 R4.F25.B247 R4.F25.B71 R4.F25.B249 R4.F25.B73 R4.F25.B246 R4.F25.B70 R4.F25.B250 R4.F25.B74 R4.F25.B245 R4.F25.B69 R4.F25.B251 R4.F25.B75 R4.F25.B244 R4.F25.B68 R4.F24.B255 R4.F24.B79 R4.F24.B240 R4.F24.B64 R4.F24.B254 R4.F24.B78 R4.F24.B241 R4.F24.B65 R4.F24.B253 R4.F24.B77 R4.F24.B242 R4.F24.B66 R4.F24.B252 R4.F24.B76 R4.F24.B243 R4.F24.B67 R4.F24.B248 R4.F24.B72 R4.F24.B247 R4.F24.B71 R4.F24.B249 R4.F24.B73 R4.F24.B246 R4.F24.B70 R4.F24.B250 R4.F24.B74 R4.F24.B245 R4.F24.B69 R4.F24.B251 R4.F24.B75 R4.F24.B244 R4.F24.B68 R4.F23.B255 R4.F23.B79 R4.F23.B240 R4.F23.B64 R4.F23.B254 R4.F23.B78 R4.F23.B241 R4.F23.B65 R4.F23.B253 R4.F23.B77 R4.F23.B242 R4.F23.B66 R4.F23.B252 R4.F23.B76 R4.F23.B243 R4.F23.B67 R4.F23.B248 R4.F23.B72 R4.F23.B247 R4.F23.B71 R4.F23.B249 R4.F23.B73 R4.F23.B246 R4.F23.B70 R4.F23.B250 R4.F23.B74 R4.F23.B245 R4.F23.B69 R4.F23.B251 R4.F23.B75 R4.F23.B244 R4.F23.B68 R4.F22.B255 R4.F22.B79 R4.F22.B240 R4.F22.B64 R4.F22.B254 R4.F22.B78 R4.F22.B241 R4.F22.B65 R4.F22.B253 R4.F22.B77 R4.F22.B242 R4.F22.B66 R4.F22.B252 R4.F22.B76 R4.F22.B243 R4.F22.B67 R4.F22.B248 R4.F22.B72 R4.F22.B247 R4.F22.B71 R4.F22.B249 R4.F22.B73 R4.F22.B246 R4.F22.B70 R4.F22.B250 R4.F22.B74 R4.F22.B245 R4.F22.B69 R4.F22.B251 R4.F22.B75 R4.F22.B244 R4.F22.B68 R4.F21.B255 R4.F21.B79 R4.F21.B240 R4.F21.B64 R4.F21.B254 R4.F21.B78 R4.F21.B241 R4.F21.B65 R4.F21.B253 R4.F21.B77 R4.F21.B242 R4.F21.B66 R4.F21.B252 R4.F21.B76 R4.F21.B243 R4.F21.B67 R4.F21.B248 R4.F21.B72 R4.F21.B247 R4.F21.B71 R4.F21.B249 R4.F21.B73 R4.F21.B246 R4.F21.B70 R4.F21.B250 R4.F21.B74 R4.F21.B245 R4.F21.B69 R4.F21.B251 R4.F21.B75 R4.F21.B244 R4.F21.B68 R4.F20.B255 R4.F20.B79 R4.F20.B240 R4.F20.B64 R4.F20.B254 R4.F20.B78 R4.F20.B241 R4.F20.B65 R4.F20.B253 R4.F20.B77 R4.F20.B242 R4.F20.B66 R4.F20.B252 R4.F20.B76 R4.F20.B243 R4.F20.B67 R4.F20.B248 R4.F20.B72 R4.F20.B247 R4.F20.B71 R4.F20.B249 R4.F20.B73 R4.F20.B246 R4.F20.B70 R4.F20.B250 R4.F20.B74 R4.F20.B245 R4.F20.B69 R4.F20.B251 R4.F20.B75 R4.F20.B244 R4.F20.B68 R4.F19.B255 R4.F19.B79 R4.F19.B240 R4.F19.B64 R4.F19.B254 R4.F19.B78 R4.F19.B241 R4.F19.B65 R4.F19.B253 R4.F19.B77 R4.F19.B242 R4.F19.B66 R4.F19.B252 R4.F19.B76 R4.F19.B243 R4.F19.B67 R4.F19.B248 R4.F19.B72 R4.F19.B247 R4.F19.B71 R4.F19.B249 R4.F19.B73 R4.F19.B246 R4.F19.B70 R4.F19.B250 R4.F19.B74 R4.F19.B245 R4.F19.B69 R4.F19.B251 R4.F19.B75 R4.F19.B244 R4.F19.B68 R4.F18.B255 R4.F18.B79 R4.F18.B240 R4.F18.B64 R4.F18.B254 R4.F18.B78 R4.F18.B241 R4.F18.B65 R4.F18.B253 R4.F18.B77 R4.F18.B242 R4.F18.B66 R4.F18.B252 R4.F18.B76 R4.F18.B243 R4.F18.B67 R4.F18.B248 R4.F18.B72 R4.F18.B247 R4.F18.B71 R4.F18.B249 R4.F18.B73 R4.F18.B246 R4.F18.B70 R4.F18.B250 R4.F18.B74 R4.F18.B245 R4.F18.B69 R4.F18.B251 R4.F18.B75 R4.F18.B244 R4.F18.B68 R4.F17.B255 R4.F17.B79 R4.F17.B240 R4.F17.B64 R4.F17.B254 R4.F17.B78 R4.F17.B241 R4.F17.B65 R4.F17.B253 R4.F17.B77 R4.F17.B242 R4.F17.B66 R4.F17.B252 R4.F17.B76 R4.F17.B243 R4.F17.B67 R4.F17.B248 R4.F17.B72 R4.F17.B247 R4.F17.B71 R4.F17.B249 R4.F17.B73 R4.F17.B246 R4.F17.B70 R4.F17.B250 R4.F17.B74 R4.F17.B245 R4.F17.B69 R4.F17.B251 R4.F17.B75 R4.F17.B244 R4.F17.B68 R4.F16.B255 R4.F16.B79 R4.F16.B240 R4.F16.B64 R4.F16.B254 R4.F16.B78 R4.F16.B241 R4.F16.B65 R4.F16.B253 R4.F16.B77 R4.F16.B242 R4.F16.B66 R4.F16.B252 R4.F16.B76 R4.F16.B243 R4.F16.B67 R4.F16.B248 R4.F16.B72 R4.F16.B247 R4.F16.B71 R4.F16.B249 R4.F16.B73 R4.F16.B246 R4.F16.B70 R4.F16.B250 R4.F16.B74 R4.F16.B245 R4.F16.B69 R4.F16.B251 R4.F16.B75 R4.F16.B244 R4.F16.B68 R4.F15.B255 R4.F15.B79 R4.F15.B240 R4.F15.B64 R4.F15.B254 R4.F15.B78 R4.F15.B241 R4.F15.B65 R4.F15.B253 R4.F15.B77 R4.F15.B242 R4.F15.B66 R4.F15.B252 R4.F15.B76 R4.F15.B243 R4.F15.B67 R4.F15.B248 R4.F15.B72 R4.F15.B247 R4.F15.B71 R4.F15.B249 R4.F15.B73 R4.F15.B246 R4.F15.B70 R4.F15.B250 R4.F15.B74 R4.F15.B245 R4.F15.B69 R4.F15.B251 R4.F15.B75 R4.F15.B244 R4.F15.B68 R4.F14.B255 R4.F14.B79 R4.F14.B240 R4.F14.B64 R4.F14.B254 R4.F14.B78 R4.F14.B241 R4.F14.B65 R4.F14.B253 R4.F14.B77 R4.F14.B242 R4.F14.B66 R4.F14.B252 R4.F14.B76 R4.F14.B243 R4.F14.B67 R4.F14.B248 R4.F14.B72 R4.F14.B247 R4.F14.B71 R4.F14.B249 R4.F14.B73 R4.F14.B246 R4.F14.B70 R4.F14.B250 R4.F14.B74 R4.F14.B245 R4.F14.B69 R4.F14.B251 R4.F14.B75 R4.F14.B244 R4.F14.B68 R4.F13.B255 R4.F13.B79 R4.F13.B240 R4.F13.B64 R4.F13.B254 R4.F13.B78 R4.F13.B241 R4.F13.B65 R4.F13.B253 R4.F13.B77 R4.F13.B242 R4.F13.B66 R4.F13.B252 R4.F13.B76 R4.F13.B243 R4.F13.B67 R4.F13.B248 R4.F13.B72 R4.F13.B247 R4.F13.B71 R4.F13.B249 R4.F13.B73 R4.F13.B246 R4.F13.B70 R4.F13.B250 R4.F13.B74 R4.F13.B245 R4.F13.B69 R4.F13.B251 R4.F13.B75 R4.F13.B244 R4.F13.B68 R4.F12.B255 R4.F12.B79 R4.F12.B240 R4.F12.B64 R4.F12.B254 R4.F12.B78 R4.F12.B241 R4.F12.B65 R4.F12.B253 R4.F12.B77 R4.F12.B242 R4.F12.B66 R4.F12.B252 R4.F12.B76 R4.F12.B243 R4.F12.B67 R4.F12.B248 R4.F12.B72 R4.F12.B247 R4.F12.B71 R4.F12.B249 R4.F12.B73 R4.F12.B246 R4.F12.B70 R4.F12.B250 R4.F12.B74 R4.F12.B245 R4.F12.B69 R4.F12.B251 R4.F12.B75 R4.F12.B244 R4.F12.B68 R4.F11.B255 R4.F11.B79 R4.F11.B240 R4.F11.B64 R4.F11.B254 R4.F11.B78 R4.F11.B241 R4.F11.B65 R4.F11.B253 R4.F11.B77 R4.F11.B242 R4.F11.B66 R4.F11.B252 R4.F11.B76 R4.F11.B243 R4.F11.B67 R4.F11.B248 R4.F11.B72 R4.F11.B247 R4.F11.B71 R4.F11.B249 R4.F11.B73 R4.F11.B246 R4.F11.B70 R4.F11.B250 R4.F11.B74 R4.F11.B245 R4.F11.B69 R4.F11.B251 R4.F11.B75 R4.F11.B244 R4.F11.B68 R4.F10.B255 R4.F10.B79 R4.F10.B240 R4.F10.B64 R4.F10.B254 R4.F10.B78 R4.F10.B241 R4.F10.B65 R4.F10.B253 R4.F10.B77 R4.F10.B242 R4.F10.B66 R4.F10.B252 R4.F10.B76 R4.F10.B243 R4.F10.B67 R4.F10.B248 R4.F10.B72 R4.F10.B247 R4.F10.B71 R4.F10.B249 R4.F10.B73 R4.F10.B246 R4.F10.B70 R4.F10.B250 R4.F10.B74 R4.F10.B245 R4.F10.B69 R4.F10.B251 R4.F10.B75 R4.F10.B244 R4.F10.B68 R4.F9.B255 R4.F9.B79 R4.F9.B240 R4.F9.B64 R4.F9.B254 R4.F9.B78 R4.F9.B241 R4.F9.B65 R4.F9.B253 R4.F9.B77 R4.F9.B242 R4.F9.B66 R4.F9.B252 R4.F9.B76 R4.F9.B243 R4.F9.B67 R4.F9.B248 R4.F9.B72 R4.F9.B247 R4.F9.B71 R4.F9.B249 R4.F9.B73 R4.F9.B246 R4.F9.B70 R4.F9.B250 R4.F9.B74 R4.F9.B245 R4.F9.B69 R4.F9.B251 R4.F9.B75 R4.F9.B244 R4.F9.B68 R4.F8.B255 R4.F8.B79 R4.F8.B240 R4.F8.B64 R4.F8.B254 R4.F8.B78 R4.F8.B241 R4.F8.B65 R4.F8.B253 R4.F8.B77 R4.F8.B242 R4.F8.B66 R4.F8.B252 R4.F8.B76 R4.F8.B243 R4.F8.B67 R4.F8.B248 R4.F8.B72 R4.F8.B247 R4.F8.B71 R4.F8.B249 R4.F8.B73 R4.F8.B246 R4.F8.B70 R4.F8.B250 R4.F8.B74 R4.F8.B245 R4.F8.B69 R4.F8.B251 R4.F8.B75 R4.F8.B244 R4.F8.B68 R4.F7.B255 R4.F7.B79 R4.F7.B240 R4.F7.B64 R4.F7.B254 R4.F7.B78 R4.F7.B241 R4.F7.B65 R4.F7.B253 R4.F7.B77 R4.F7.B242 R4.F7.B66 R4.F7.B252 R4.F7.B76 R4.F7.B243 R4.F7.B67 R4.F7.B248 R4.F7.B72 R4.F7.B247 R4.F7.B71 R4.F7.B249 R4.F7.B73 R4.F7.B246 R4.F7.B70 R4.F7.B250 R4.F7.B74 R4.F7.B245 R4.F7.B69 R4.F7.B251 R4.F7.B75 R4.F7.B244 R4.F7.B68 R4.F6.B255 R4.F6.B79 R4.F6.B240 R4.F6.B64 R4.F6.B254 R4.F6.B78 R4.F6.B241 R4.F6.B65 R4.F6.B253 R4.F6.B77 R4.F6.B242 R4.F6.B66 R4.F6.B252 R4.F6.B76 R4.F6.B243 R4.F6.B67 R4.F6.B248 R4.F6.B72 R4.F6.B247 R4.F6.B71 R4.F6.B249 R4.F6.B73 R4.F6.B246 R4.F6.B70 R4.F6.B250 R4.F6.B74 R4.F6.B245 R4.F6.B69 R4.F6.B251 R4.F6.B75 R4.F6.B244 R4.F6.B68 R4.F5.B255 R4.F5.B79 R4.F5.B240 R4.F5.B64 R4.F5.B254 R4.F5.B78 R4.F5.B241 R4.F5.B65 R4.F5.B253 R4.F5.B77 R4.F5.B242 R4.F5.B66 R4.F5.B252 R4.F5.B76 R4.F5.B243 R4.F5.B67 R4.F5.B248 R4.F5.B72 R4.F5.B247 R4.F5.B71 R4.F5.B249 R4.F5.B73 R4.F5.B246 R4.F5.B70 R4.F5.B250 R4.F5.B74 R4.F5.B245 R4.F5.B69 R4.F5.B251 R4.F5.B75 R4.F5.B244 R4.F5.B68 R4.F4.B255 R4.F4.B79 R4.F4.B240 R4.F4.B64 R4.F4.B254 R4.F4.B78 R4.F4.B241 R4.F4.B65 R4.F4.B253 R4.F4.B77 R4.F4.B242 R4.F4.B66 R4.F4.B252 R4.F4.B76 R4.F4.B243 R4.F4.B67 R4.F4.B248 R4.F4.B72 R4.F4.B247 R4.F4.B71 R4.F4.B249 R4.F4.B73 R4.F4.B246 R4.F4.B70 R4.F4.B250 R4.F4.B74 R4.F4.B245 R4.F4.B69 R4.F4.B251 R4.F4.B75 R4.F4.B244 R4.F4.B68 R4.F3.B255 R4.F3.B79 R4.F3.B240 R4.F3.B64 R4.F3.B254 R4.F3.B78 R4.F3.B241 R4.F3.B65 R4.F3.B253 R4.F3.B77 R4.F3.B242 R4.F3.B66 R4.F3.B252 R4.F3.B76 R4.F3.B243 R4.F3.B67 R4.F3.B248 R4.F3.B72 R4.F3.B247 R4.F3.B71 R4.F3.B249 R4.F3.B73 R4.F3.B246 R4.F3.B70 R4.F3.B250 R4.F3.B74 R4.F3.B245 R4.F3.B69 R4.F3.B251 R4.F3.B75 R4.F3.B244 R4.F3.B68 R4.F2.B255 R4.F2.B79 R4.F2.B240 R4.F2.B64 R4.F2.B254 R4.F2.B78 R4.F2.B241 R4.F2.B65 R4.F2.B253 R4.F2.B77 R4.F2.B242 R4.F2.B66 R4.F2.B252 R4.F2.B76 R4.F2.B243 R4.F2.B67 R4.F2.B248 R4.F2.B72 R4.F2.B247 R4.F2.B71 R4.F2.B249 R4.F2.B73 R4.F2.B246 R4.F2.B70 R4.F2.B250 R4.F2.B74 R4.F2.B245 R4.F2.B69 R4.F2.B251 R4.F2.B75 R4.F2.B244 R4.F2.B68 R4.F1.B255 R4.F1.B79 R4.F1.B240 R4.F1.B64 R4.F1.B254 R4.F1.B78 R4.F1.B241 R4.F1.B65 R4.F1.B253 R4.F1.B77 R4.F1.B242 R4.F1.B66 R4.F1.B252 R4.F1.B76 R4.F1.B243 R4.F1.B67 R4.F1.B248 R4.F1.B72 R4.F1.B247 R4.F1.B71 R4.F1.B249 R4.F1.B73 R4.F1.B246 R4.F1.B70 R4.F1.B250 R4.F1.B74 R4.F1.B245 R4.F1.B69 R4.F1.B251 R4.F1.B75 R4.F1.B244 R4.F1.B68 R4.F0.B255 R4.F0.B79 R4.F0.B240 R4.F0.B64 R4.F0.B254 R4.F0.B78 R4.F0.B241 R4.F0.B65 R4.F0.B253 R4.F0.B77 R4.F0.B242 R4.F0.B66 R4.F0.B252 R4.F0.B76 R4.F0.B243 R4.F0.B67 R4.F0.B248 R4.F0.B72 R4.F0.B247 R4.F0.B71 R4.F0.B249 R4.F0.B73 R4.F0.B246 R4.F0.B70 R4.F0.B250 R4.F0.B74 R4.F0.B245 R4.F0.B69 R4.F0.B251 R4.F0.B75 R4.F0.B244 R4.F0.B68 inv 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:DATA_WIDTH_A: R1.F1.B77 R1.F1.B79 R1.F1.B78
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:DATA_WIDTH_B: R2.F1.B2 R2.F1.B0 R2.F1.B1
		000: 1
		100: 18
		001: 2
		101: 36
		010: 4
		011: 9
	BRAM:INIT_A: R3.F1.B7 R0.F1.B71 R3.F1.B0 R0.F1.B64 R3.F1.B71 R3.F1.B55 R3.F1.B39 R3.F1.B23 R2.F1.B71 R2.F1.B55 R2.F1.B39 R2.F1.B23 R1.F1.B55 R1.F1.B39 R1.F1.B23 R1.F1.B7 R0.F1.B55 R0.F1.B39 R0.F1.B23 R0.F1.B7 R3.F1.B64 R3.F1.B48 R3.F1.B32 R3.F1.B16 R2.F1.B64 R2.F1.B48 R2.F1.B32 R2.F1.B16 R1.F1.B48 R1.F1.B32 R1.F1.B16 R1.F1.B0 R0.F1.B48 R0.F1.B32 R0.F1.B16 R0.F1.B0 inv 111111111111111111111111111111111111
	BRAM:INIT_B: R3.F1.B15 R0.F1.B79 R3.F1.B8 R0.F1.B72 R3.F1.B79 R3.F1.B63 R3.F1.B47 R3.F1.B31 R2.F1.B79 R2.F1.B63 R2.F1.B47 R2.F1.B31 R1.F1.B63 R1.F1.B47 R1.F1.B31 R1.F1.B15 R0.F1.B63 R0.F1.B47 R0.F1.B31 R0.F1.B15 R3.F1.B72 R3.F1.B56 R3.F1.B40 R3.F1.B24 R2.F1.B72 R2.F1.B56 R2.F1.B40 R2.F1.B24 R1.F1.B56 R1.F1.B40 R1.F1.B24 R1.F1.B8 R0.F1.B56 R0.F1.B40 R0.F1.B24 R0.F1.B8 inv 111111111111111111111111111111111111
	BRAM:SAVEDATA: R4.F63.B148 R4.F62.B148 R4.F61.B148 R4.F60.B148 R4.F59.B148 R4.F58.B148 R4.F57.B148 R4.F56.B148 R4.F55.B148 R4.F54.B148 R4.F53.B148 R4.F52.B148 R4.F51.B148 R4.F50.B148 R4.F49.B148 R4.F48.B148 R4.F47.B148 R4.F46.B148 R4.F45.B148 R4.F44.B148 R4.F43.B148 R4.F42.B148 R4.F41.B148 R4.F40.B148 R4.F39.B148 R4.F38.B148 R4.F37.B148 R4.F36.B148 R4.F35.B148 R4.F34.B148 R4.F33.B148 R4.F32.B148 R4.F31.B148 R4.F30.B148 R4.F29.B148 R4.F28.B148 R4.F27.B148 R4.F26.B148 R4.F25.B148 R4.F24.B148 R4.F23.B148 R4.F22.B148 R4.F21.B148 R4.F20.B148 R4.F19.B148 R4.F18.B148 R4.F17.B148 R4.F16.B148 R4.F15.B148 R4.F14.B148 R4.F13.B148 R4.F12.B148 R4.F11.B148 R4.F10.B148 R4.F9.B148 R4.F8.B148 R4.F7.B148 R4.F6.B148 R4.F5.B148 R4.F4.B148 R4.F3.B148 R4.F2.B148 R4.F1.B148 R4.F0.B148 inv 0000000000000000000000000000000000000000000000000000000000000000
	BRAM:SRVAL_A: R3.F1.B4 R0.F1.B68 R3.F1.B3 R0.F1.B67 R3.F1.B68 R3.F1.B52 R3.F1.B36 R3.F1.B20 R2.F1.B68 R2.F1.B52 R2.F1.B36 R2.F1.B20 R1.F1.B52 R1.F1.B36 R1.F1.B20 R1.F1.B4 R0.F1.B52 R0.F1.B36 R0.F1.B20 R0.F1.B4 R3.F1.B67 R3.F1.B51 R3.F1.B35 R3.F1.B19 R2.F1.B67 R2.F1.B51 R2.F1.B35 R2.F1.B19 R1.F1.B51 R1.F1.B35 R1.F1.B19 R1.F1.B3 R0.F1.B51 R0.F1.B35 R0.F1.B19 R0.F1.B3 inv 111111111111111111111111111111111111
	BRAM:SRVAL_B: R3.F1.B12 R0.F1.B76 R3.F1.B11 R0.F1.B75 R3.F1.B76 R3.F1.B60 R3.F1.B44 R3.F1.B28 R2.F1.B76 R2.F1.B60 R2.F1.B44 R2.F1.B28 R1.F1.B60 R1.F1.B44 R1.F1.B28 R1.F1.B12 R0.F1.B60 R0.F1.B44 R0.F1.B28 R0.F1.B12 R3.F1.B75 R3.F1.B59 R3.F1.B43 R3.F1.B27 R2.F1.B75 R2.F1.B59 R2.F1.B43 R2.F1.B27 R1.F1.B59 R1.F1.B43 R1.F1.B27 R1.F1.B11 R0.F1.B59 R0.F1.B43 R0.F1.B27 R0.F1.B11 inv 111111111111111111111111111111111111
	BRAM:WRITE_MODE_A: R1.F1.B76 R1.F1.B75
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	BRAM:WRITE_MODE_B: R2.F1.B3 R2.F1.B4
		01: NO_CHANGE
		10: READ_FIRST
		00: WRITE_FIRST
	MULT:REG: R3.F1.B73 inv 0
}

bstile CLB {
	SLICE[0]:BYOUTUSED: R0.F0.B22 inv 0
	SLICE[0]:CY0F: R0.F0.B10 R0.F0.B9 R0.F0.B13
		111: 0
		101: 1
		000: BX
		011: F1
		001: F2
		100: PROD
	SLICE[0]:CY0G: R0.F0.B29 R0.F0.B30 R0.F0.B26
		111: 0
		101: 1
		000: BY
		011: G1
		001: G2
		100: PROD
	SLICE[0]:CYINIT: R0.F0.B2
		0: BX
		1: CIN
	SLICE[0]:CYSELF: R0.F0.B5
		0: 1
		1: F
	SLICE[0]:CYSELG: R0.F0.B18
		0: 1
		1: G
	SLICE[0]:DIF_MUX: R0.F0.B1
		0: ALT
		1: BX
	SLICE[0]:DIG_MUX: R0.F0.B38
		0: ALT
		1: BY
	SLICE[0]:DXMUX: R0.F0.B3
		0: BX
		1: X
	SLICE[0]:DYMUX: R0.F0.B12
		0: BY
		1: Y
	SLICE[0]:F: R0.F1.B0 R0.F1.B1 R0.F1.B2 R0.F1.B3 R0.F1.B4 R0.F1.B5 R0.F1.B6 R0.F1.B7 R0.F1.B8 R0.F1.B9 R0.F1.B10 R0.F1.B11 R0.F1.B12 R0.F1.B13 R0.F1.B14 R0.F1.B15 inv 1111111111111111
	SLICE[0]:FFX_INIT: R0.F1.B17 inv 1
	SLICE[0]:FFX_SRVAL: R0.F0.B0 inv 1
	SLICE[0]:FFY_INIT: R0.F2.B17 inv 1
	SLICE[0]:FFY_SRVAL: R0.F0.B15 inv 1
	SLICE[0]:FF_LATCH: R0.F0.B4 inv 0
	SLICE[0]:FF_REV_ENABLE: R0.F0.B11 inv 0
	SLICE[0]:FF_SR_ENABLE: R0.F1.B22 inv 1
	SLICE[0]:FF_SR_SYNC: R0.F0.B16 inv 0
	SLICE[0]:FXMUX: R0.F0.B14 R0.F0.B6
		00: F
		01: F5
		11: FXOR
	SLICE[0]:F_RAM: R0.F1.B18 inv 0
	SLICE[0]:F_SHIFT: R0.F1.B16 inv 0
	SLICE[0]:G: R0.F1.B39 R0.F1.B38 R0.F1.B37 R0.F1.B36 R0.F1.B35 R0.F1.B34 R0.F1.B33 R0.F1.B32 R0.F1.B31 R0.F1.B30 R0.F1.B29 R0.F1.B28 R0.F1.B27 R0.F1.B26 R0.F1.B25 R0.F1.B24 inv 1111111111111111
	SLICE[0]:GYMUX: R0.F0.B25 R0.F0.B33
		01: FX
		00: G
		11: GXOR
		10: SOPOUT
	SLICE[0]:G_RAM: R0.F1.B20 inv 0
	SLICE[0]:G_SHIFT: R0.F1.B21 inv 0
	SLICE[0]:INV.BX: R0.F8.B16 inv 0
	SLICE[0]:INV.BY: R0.F8.B23 inv 0
	SLICE[0]:SLICEWE0USED: R0.F0.B17 inv 0
	SLICE[0]:SOPEXTSEL: R0.F0.B32
		0: 0
		1: SOPIN
	SLICE[0]:XBMUX: R0.F0.B21
		0: FCY
		1: FMC15
	SLICE[0]:YBMUX: R0.F0.B34
		0: GCY
		1: GMC15
	SLICE[1]:BYOUTUSED: R0.F0.B62 inv 0
	SLICE[1]:CY0F: R0.F0.B50 R0.F0.B49 R0.F0.B53
		111: 0
		101: 1
		000: BX
		011: F1
		001: F2
		100: PROD
	SLICE[1]:CY0G: R0.F0.B69 R0.F0.B70 R0.F0.B66
		111: 0
		101: 1
		000: BY
		011: G1
		001: G2
		100: PROD
	SLICE[1]:CYINIT: R0.F0.B42
		0: BX
		1: CIN
	SLICE[1]:CYSELF: R0.F0.B45
		0: 1
		1: F
	SLICE[1]:CYSELG: R0.F0.B58
		0: 1
		1: G
	SLICE[1]:DIF_MUX: R0.F0.B41
		0: ALT
		1: BX
	SLICE[1]:DIG_MUX: R0.F0.B78
		0: ALT
		1: BY
	SLICE[1]:DXMUX: R0.F0.B43
		0: BX
		1: X
	SLICE[1]:DYMUX: R0.F0.B52
		0: BY
		1: Y
	SLICE[1]:F: R0.F1.B40 R0.F1.B41 R0.F1.B42 R0.F1.B43 R0.F1.B44 R0.F1.B45 R0.F1.B46 R0.F1.B47 R0.F1.B48 R0.F1.B49 R0.F1.B50 R0.F1.B51 R0.F1.B52 R0.F1.B53 R0.F1.B54 R0.F1.B55 inv 1111111111111111
	SLICE[1]:FFX_INIT: R0.F1.B57 inv 1
	SLICE[1]:FFX_SRVAL: R0.F0.B40 inv 1
	SLICE[1]:FFY_INIT: R0.F2.B57 inv 1
	SLICE[1]:FFY_SRVAL: R0.F0.B55 inv 1
	SLICE[1]:FF_LATCH: R0.F0.B44 inv 0
	SLICE[1]:FF_REV_ENABLE: R0.F0.B51 inv 0
	SLICE[1]:FF_SR_ENABLE: R0.F1.B62 inv 1
	SLICE[1]:FF_SR_SYNC: R0.F0.B56 inv 0
	SLICE[1]:FXMUX: R0.F0.B54 R0.F0.B46
		00: F
		01: F5
		11: FXOR
	SLICE[1]:F_RAM: R0.F1.B58 inv 0
	SLICE[1]:F_SHIFT: R0.F1.B56 inv 0
	SLICE[1]:G: R0.F1.B79 R0.F1.B78 R0.F1.B77 R0.F1.B76 R0.F1.B75 R0.F1.B74 R0.F1.B73 R0.F1.B72 R0.F1.B71 R0.F1.B70 R0.F1.B69 R0.F1.B68 R0.F1.B67 R0.F1.B66 R0.F1.B65 R0.F1.B64 inv 1111111111111111
	SLICE[1]:GYMUX: R0.F0.B65 R0.F0.B73
		01: FX
		00: G
		11: GXOR
		10: SOPOUT
	SLICE[1]:G_RAM: R0.F1.B60 inv 0
	SLICE[1]:G_SHIFT: R0.F1.B61 inv 0
	SLICE[1]:INV.BX: R0.F8.B63 inv 0
	SLICE[1]:INV.BY: R0.F8.B56 inv 0
	SLICE[1]:SLICEWE0USED: R0.F0.B57 inv 0
	SLICE[1]:SOPEXTSEL: R0.F0.B72
		0: 0
		1: SOPIN
	SLICE[1]:XBMUX: R0.F0.B61
		0: FCY
		1: FMC15
	SLICE[1]:YBMUX: R0.F0.B74
		0: GCY
		1: GMC15
	SLICE[2]:BYOUTUSED: R0.F3.B22 inv 0
	SLICE[2]:CY0F: R0.F3.B10 R0.F3.B9 R0.F3.B13
		111: 0
		101: 1
		000: BX
		011: F1
		001: F2
		100: PROD
	SLICE[2]:CY0G: R0.F3.B29 R0.F3.B30 R0.F3.B26
		111: 0
		101: 1
		000: BY
		011: G1
		001: G2
		100: PROD
	SLICE[2]:CYINIT: R0.F3.B2
		0: BX
		1: CIN
	SLICE[2]:CYSELF: R0.F3.B5
		0: 1
		1: F
	SLICE[2]:CYSELG: R0.F3.B18
		0: 1
		1: G
	SLICE[2]:DIF_MUX: R0.F3.B1
		0: ALT
		1: BX
	SLICE[2]:DIG_MUX: R0.F3.B38
		0: ALT
		1: BY
	SLICE[2]:DXMUX: R0.F0.B36
		0: BX
		1: X
	SLICE[2]:DYMUX: R0.F0.B27
		0: BY
		1: Y
	SLICE[2]:F: R0.F2.B0 R0.F2.B1 R0.F2.B2 R0.F2.B3 R0.F2.B4 R0.F2.B5 R0.F2.B6 R0.F2.B7 R0.F2.B8 R0.F2.B9 R0.F2.B10 R0.F2.B11 R0.F2.B12 R0.F2.B13 R0.F2.B14 R0.F2.B15 inv 1111111111111111
	SLICE[2]:FFX_INIT: R0.F1.B19 inv 1
	SLICE[2]:FFX_SRVAL: R0.F0.B39 inv 1
	SLICE[2]:FFY_INIT: R0.F2.B19 inv 1
	SLICE[2]:FFY_SRVAL: R0.F0.B24 inv 1
	SLICE[2]:FF_LATCH: R0.F0.B35 inv 0
	SLICE[2]:FF_REV_ENABLE: R0.F0.B28 inv 0
	SLICE[2]:FF_SR_ENABLE: R0.F2.B22 inv 1
	SLICE[2]:FF_SR_SYNC: R0.F0.B23 inv 0
	SLICE[2]:FXMUX: R0.F3.B14 R0.F3.B6
		00: F
		01: F5
		11: FXOR
	SLICE[2]:F_RAM: R0.F2.B18 inv 0
	SLICE[2]:F_SHIFT: R0.F2.B16 inv 0
	SLICE[2]:G: R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 R0.F2.B34 R0.F2.B33 R0.F2.B32 R0.F2.B31 R0.F2.B30 R0.F2.B29 R0.F2.B28 R0.F2.B27 R0.F2.B26 R0.F2.B25 R0.F2.B24 inv 1111111111111111
	SLICE[2]:GYMUX: R0.F3.B25 R0.F3.B33
		01: FX
		00: G
		11: GXOR
		10: SOPOUT
	SLICE[2]:G_RAM: R0.F2.B20 inv 0
	SLICE[2]:G_SHIFT: R0.F2.B21 inv 0
	SLICE[2]:INV.BX: R0.F8.B19 inv 0
	SLICE[2]:INV.BY: R0.F8.B20 inv 0
	SLICE[2]:SLICEWE0USED: R0.F3.B17 inv 0
	SLICE[2]:SOPEXTSEL: R0.F0.B31
		0: 0
		1: SOPIN
	SLICE[2]:XBMUX: R0.F3.B21
		0: FCY
		1: FMC15
	SLICE[2]:YBMUX: R0.F3.B34
		0: GCY
		1: GMC15
	SLICE[3]:BYOUTUSED: R0.F3.B62 inv 0
	SLICE[3]:CY0F: R0.F3.B50 R0.F3.B49 R0.F3.B53
		111: 0
		101: 1
		000: BX
		011: F1
		001: F2
		100: PROD
	SLICE[3]:CY0G: R0.F3.B69 R0.F3.B70 R0.F3.B66
		111: 0
		101: 1
		000: BY
		011: G1
		001: G2
		100: PROD
	SLICE[3]:CYINIT: R0.F3.B42
		0: BX
		1: CIN
	SLICE[3]:CYSELF: R0.F3.B45
		0: 1
		1: F
	SLICE[3]:CYSELG: R0.F3.B58
		0: 1
		1: G
	SLICE[3]:DIF_MUX: R0.F3.B41
		0: ALT
		1: BX
	SLICE[3]:DIG_MUX: R0.F3.B78
		0: ALT
		1: BY
	SLICE[3]:DXMUX: R0.F0.B76
		0: BX
		1: X
	SLICE[3]:DYMUX: R0.F0.B67
		0: BY
		1: Y
	SLICE[3]:F: R0.F2.B40 R0.F2.B41 R0.F2.B42 R0.F2.B43 R0.F2.B44 R0.F2.B45 R0.F2.B46 R0.F2.B47 R0.F2.B48 R0.F2.B49 R0.F2.B50 R0.F2.B51 R0.F2.B52 R0.F2.B53 R0.F2.B54 R0.F2.B55 inv 1111111111111111
	SLICE[3]:FFX_INIT: R0.F1.B59 inv 1
	SLICE[3]:FFX_SRVAL: R0.F0.B79 inv 1
	SLICE[3]:FFY_INIT: R0.F2.B59 inv 1
	SLICE[3]:FFY_SRVAL: R0.F0.B64 inv 1
	SLICE[3]:FF_LATCH: R0.F0.B75 inv 0
	SLICE[3]:FF_REV_ENABLE: R0.F0.B68 inv 0
	SLICE[3]:FF_SR_ENABLE: R0.F2.B62 inv 1
	SLICE[3]:FF_SR_SYNC: R0.F0.B63 inv 0
	SLICE[3]:FXMUX: R0.F3.B54 R0.F3.B46
		00: F
		01: F5
		11: FXOR
	SLICE[3]:F_RAM: R0.F2.B58 inv 0
	SLICE[3]:F_SHIFT: R0.F2.B56 inv 0
	SLICE[3]:G: R0.F2.B79 R0.F2.B78 R0.F2.B77 R0.F2.B76 R0.F2.B75 R0.F2.B74 R0.F2.B73 R0.F2.B72 R0.F2.B71 R0.F2.B70 R0.F2.B69 R0.F2.B68 R0.F2.B67 R0.F2.B66 R0.F2.B65 R0.F2.B64 inv 1111111111111111
	SLICE[3]:GYMUX: R0.F3.B65 R0.F3.B73
		01: FX
		00: G
		11: GXOR
		10: SOPOUT
	SLICE[3]:G_RAM: R0.F2.B60 inv 0
	SLICE[3]:G_SHIFT: R0.F2.B61 inv 0
	SLICE[3]:INV.BX: R0.F8.B60 inv 0
	SLICE[3]:INV.BY: R0.F8.B59 inv 0
	SLICE[3]:SLICEWE0USED: R0.F3.B57 inv 0
	SLICE[3]:SOPEXTSEL: R0.F0.B71
		0: 0
		1: SOPIN
	SLICE[3]:XBMUX: R0.F3.B61
		0: FCY
		1: FMC15
	SLICE[3]:YBMUX: R0.F3.B74
		0: GCY
		1: GMC15
	TBUF[0]:OUT_A: R0.F0.B19 inv 0
	TBUF[0]:OUT_B: R0.F0.B59 inv 0
	TBUF[1]:OUT_A: R0.F0.B20 inv 0
	TBUF[1]:OUT_B: R0.F0.B37 inv 0
	TBUS:JOINER_E: R0.F0.B60 inv 0
}

bstile CLK_N_V2 {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B72
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F1.B8 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B69 R0.F0.B70 R0.F0.B71 R0.F0.B68
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B73
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F1.B20 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B76 R0.F0.B75 R0.F0.B74 R0.F0.B77
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[2]:DISABLE_ATTR: R1.F0.B2
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F1.B32 inv 1
	BUFGMUX[2]:MUX.CLK: R0.F0.B79 R1.F0.B0 R1.F0.B1 R0.F0.B78
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[3]:DISABLE_ATTR: R1.F0.B3
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R0.F1.B44 inv 1
	BUFGMUX[3]:MUX.CLK: R1.F0.B6 R1.F0.B5 R1.F0.B4 R1.F0.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[4]:DISABLE_ATTR: R0.F3.B72
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B8 inv 1
	BUFGMUX[4]:MUX.CLK: R0.F3.B69 R0.F3.B70 R0.F3.B71 R0.F3.B68
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[5]:DISABLE_ATTR: R0.F3.B73
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F2.B20 inv 1
	BUFGMUX[5]:MUX.CLK: R0.F3.B76 R0.F3.B75 R0.F3.B74 R0.F3.B77
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[6]:DISABLE_ATTR: R1.F3.B2
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B32 inv 1
	BUFGMUX[6]:MUX.CLK: R0.F3.B79 R1.F3.B0 R1.F3.B1 R0.F3.B78
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[7]:DISABLE_ATTR: R1.F3.B3
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F2.B44 inv 1
	BUFGMUX[7]:MUX.CLK: R1.F3.B6 R1.F3.B5 R1.F3.B4 R1.F3.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
}

bstile CLK_N_V2P {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B72
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F1.B8 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B69 R0.F0.B70 R0.F0.B71 R0.F0.B68
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B73
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F1.B20 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B76 R0.F0.B75 R0.F0.B74 R0.F0.B77
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[2]:DISABLE_ATTR: R1.F0.B2
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F1.B32 inv 1
	BUFGMUX[2]:MUX.CLK: R0.F0.B79 R1.F0.B0 R1.F0.B1 R0.F0.B78
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[3]:DISABLE_ATTR: R1.F0.B3
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R0.F1.B44 inv 1
	BUFGMUX[3]:MUX.CLK: R1.F0.B6 R1.F0.B5 R1.F0.B4 R1.F0.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[4]:DISABLE_ATTR: R0.F3.B72
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B8 inv 1
	BUFGMUX[4]:MUX.CLK: R0.F3.B69 R0.F3.B70 R0.F3.B71 R0.F3.B68
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[5]:DISABLE_ATTR: R0.F3.B73
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F2.B20 inv 1
	BUFGMUX[5]:MUX.CLK: R0.F3.B76 R0.F3.B75 R0.F3.B74 R0.F3.B77
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[6]:DISABLE_ATTR: R1.F3.B2
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B32 inv 1
	BUFGMUX[6]:MUX.CLK: R0.F3.B79 R1.F3.B0 R1.F3.B1 R0.F3.B78
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[7]:DISABLE_ATTR: R1.F3.B3
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F2.B44 inv 1
	BUFGMUX[7]:MUX.CLK: R1.F3.B6 R1.F3.B5 R1.F3.B4 R1.F3.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
}

bstile CLK_N_V2PX {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B72
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F1.B8 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B69 R0.F0.B70 R0.F0.B71 R0.F0.B68
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B73
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F1.B20 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B76 R0.F0.B75 R0.F0.B74 R0.F0.B77
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[2]:DISABLE_ATTR: R1.F0.B2
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F1.B32 inv 1
	BUFGMUX[2]:MUX.CLK: R0.F0.B79 R1.F0.B0 R1.F0.B1 R0.F0.B78
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[3]:DISABLE_ATTR: R1.F0.B3
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R0.F1.B44 inv 1
	BUFGMUX[3]:MUX.CLK: R1.F0.B6 R1.F0.B5 R1.F0.B4 R1.F0.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[4]:DISABLE_ATTR: R0.F3.B72
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B8 inv 1
	BUFGMUX[4]:MUX.CLK: R0.F3.B69 R0.F3.B70 R0.F3.B71 R0.F3.B68
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[5]:DISABLE_ATTR: R0.F3.B73
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F2.B20 inv 1
	BUFGMUX[5]:MUX.CLK: R0.F3.B76 R0.F3.B75 R0.F3.B74 R0.F3.B77
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[6]:DISABLE_ATTR: R1.F3.B2
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B32 inv 1
	BUFGMUX[6]:MUX.CLK: R0.F3.B79 R1.F3.B0 R1.F3.B1 R0.F3.B78
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[7]:DISABLE_ATTR: R1.F3.B3
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F2.B44 inv 1
	BUFGMUX[7]:MUX.CLK: R1.F3.B6 R1.F3.B5 R1.F3.B4 R1.F3.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
}

bstile CLK_S_V2 {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B6
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F1.B34 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B10
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B5
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F1.B46 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B2 R0.F0.B3 R0.F0.B4 R0.F0.B1
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[2]:DISABLE_ATTR: R1.F0.B12
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F1.B58 inv 1
	BUFGMUX[2]:MUX.CLK: R1.F0.B15 R1.F0.B14 R1.F0.B13 R0.F0.B0
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[3]:DISABLE_ATTR: R1.F0.B11
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R0.F1.B70 inv 1
	BUFGMUX[3]:MUX.CLK: R1.F0.B8 R1.F0.B9 R1.F0.B10 R1.F0.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[4]:DISABLE_ATTR: R0.F3.B6
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B34 inv 1
	BUFGMUX[4]:MUX.CLK: R0.F3.B9 R0.F3.B8 R0.F3.B7 R0.F3.B10
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[5]:DISABLE_ATTR: R0.F3.B5
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F2.B46 inv 1
	BUFGMUX[5]:MUX.CLK: R0.F3.B2 R0.F3.B3 R0.F3.B4 R0.F3.B1
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[6]:DISABLE_ATTR: R1.F3.B12
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B58 inv 1
	BUFGMUX[6]:MUX.CLK: R1.F3.B15 R1.F3.B14 R1.F3.B13 R0.F3.B0
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[7]:DISABLE_ATTR: R1.F3.B11
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F2.B70 inv 1
	BUFGMUX[7]:MUX.CLK: R1.F3.B8 R1.F3.B9 R1.F3.B10 R1.F3.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
}

bstile CLK_S_V2P {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B6
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F1.B34 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B10
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B5
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F1.B46 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B2 R0.F0.B3 R0.F0.B4 R0.F0.B1
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[2]:DISABLE_ATTR: R1.F0.B12
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F1.B58 inv 1
	BUFGMUX[2]:MUX.CLK: R1.F0.B15 R1.F0.B14 R1.F0.B13 R0.F0.B0
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[3]:DISABLE_ATTR: R1.F0.B11
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R0.F1.B70 inv 1
	BUFGMUX[3]:MUX.CLK: R1.F0.B8 R1.F0.B9 R1.F0.B10 R1.F0.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[4]:DISABLE_ATTR: R0.F3.B6
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B34 inv 1
	BUFGMUX[4]:MUX.CLK: R0.F3.B9 R0.F3.B8 R0.F3.B7 R0.F3.B10
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[5]:DISABLE_ATTR: R0.F3.B5
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F2.B46 inv 1
	BUFGMUX[5]:MUX.CLK: R0.F3.B2 R0.F3.B3 R0.F3.B4 R0.F3.B1
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[6]:DISABLE_ATTR: R1.F3.B12
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B58 inv 1
	BUFGMUX[6]:MUX.CLK: R1.F3.B15 R1.F3.B14 R1.F3.B13 R0.F3.B0
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[7]:DISABLE_ATTR: R1.F3.B11
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F2.B70 inv 1
	BUFGMUX[7]:MUX.CLK: R1.F3.B8 R1.F3.B9 R1.F3.B10 R1.F3.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
}

bstile CLK_S_V2PX {
	BUFGMUX[0]:DISABLE_ATTR: R0.F0.B6
		1: HIGH
		0: LOW
	BUFGMUX[0]:INV.S: R0.F1.B34 inv 1
	BUFGMUX[0]:MUX.CLK: R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B10
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[1]:DISABLE_ATTR: R0.F0.B5
		1: HIGH
		0: LOW
	BUFGMUX[1]:INV.S: R0.F1.B46 inv 1
	BUFGMUX[1]:MUX.CLK: R0.F0.B2 R0.F0.B3 R0.F0.B4 R0.F0.B1
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[2]:DISABLE_ATTR: R1.F0.B12
		1: HIGH
		0: LOW
	BUFGMUX[2]:INV.S: R0.F1.B58 inv 1
	BUFGMUX[2]:MUX.CLK: R1.F0.B15 R1.F0.B14 R1.F0.B13 R0.F0.B0
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[3]:DISABLE_ATTR: R1.F0.B11
		1: HIGH
		0: LOW
	BUFGMUX[3]:INV.S: R0.F1.B70 inv 1
	BUFGMUX[3]:MUX.CLK: R1.F0.B8 R1.F0.B9 R1.F0.B10 R1.F0.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[4]:DISABLE_ATTR: R0.F3.B6
		1: HIGH
		0: LOW
	BUFGMUX[4]:INV.S: R0.F2.B34 inv 1
	BUFGMUX[4]:MUX.CLK: R0.F3.B9 R0.F3.B8 R0.F3.B7 R0.F3.B10
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[5]:DISABLE_ATTR: R0.F3.B5
		1: HIGH
		0: LOW
	BUFGMUX[5]:INV.S: R0.F2.B46 inv 1
	BUFGMUX[5]:MUX.CLK: R0.F3.B2 R0.F3.B3 R0.F3.B4 R0.F3.B1
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[6]:DISABLE_ATTR: R1.F3.B12
		1: HIGH
		0: LOW
	BUFGMUX[6]:INV.S: R0.F2.B58 inv 1
	BUFGMUX[6]:MUX.CLK: R1.F3.B15 R1.F3.B14 R1.F3.B13 R0.F3.B0
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
	BUFGMUX[7]:DISABLE_ATTR: R1.F3.B11
		1: HIGH
		0: LOW
	BUFGMUX[7]:INV.S: R0.F2.B70 inv 1
	BUFGMUX[7]:MUX.CLK: R1.F3.B8 R1.F3.B9 R1.F3.B10 R1.F3.B7
		0010: CKI
		0100: DCM_OUT_L
		1000: DCM_OUT_R
		0001: INT
}

bstile CNR_NE_V2 {
	BSCAN:TDO_ENABLE: R0.F3.B20 R0.F2.B20 inv 00
	BSCAN:USERID: R0.F3.B19 R0.F2.B19 R0.F3.B18 R0.F2.B18 R0.F3.B17 R0.F2.B17 R0.F3.B16 R0.F2.B16 R0.F3.B15 R0.F2.B15 R0.F3.B14 R0.F2.B14 R0.F3.B13 R0.F2.B13 R0.F3.B12 R0.F2.B12 R0.F3.B11 R0.F2.B11 R0.F3.B10 R0.F2.B10 R0.F3.B9 R0.F2.B9 R0.F3.B8 R0.F2.B8 R0.F3.B7 R0.F2.B7 R0.F3.B6 R0.F2.B6 R0.F3.B5 R0.F2.B5 R0.F3.B4 R0.F2.B4 inv 11111111111111111111111111111111
	DCI[0]:ENABLE: R0.F2.B42 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F3.B31 inv 0
	DCI[0]:LVDSBIAS: R0.F3.B44 R0.F2.B45 R0.F3.B45 R0.F2.B46 R0.F3.B46 R0.F2.B47 R0.F3.B47 R0.F2.B48 R0.F3.B48 inv 000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F2.B37 R0.F3.B37 R0.F2.B38 R0.F3.B38 R0.F2.B39 inv 00000
	DCI[0]:PMASK_TERM_SPLIT: R0.F2.B32 R0.F3.B32 R0.F2.B33 R0.F3.B33 R0.F2.B34 inv 00000
	DCI[0]:PMASK_TERM_VCC: R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F2.B36 R0.F3.B36 inv 00000
	DCI[0]:TEST_ENABLE: R0.F2.B31 inv 0
	DCI[1]:ENABLE: R1.F10.B7 inv 0
	DCI[1]:FORCE_DONE_HIGH: R1.F9.B8 inv 0
	DCI[1]:LVDSBIAS: R1.F13.B7 R1.F13.B11 R1.F13.B9 R1.F12.B9 R1.F12.B11 R1.F12.B10 R1.F12.B7 R1.F12.B6 R1.F12.B8 inv 000000000
	DCI[1]:NMASK_TERM_SPLIT: R1.F11.B6 R1.F11.B8 R1.F11.B10 R1.F11.B7 R1.F11.B11 inv 00000
	DCI[1]:PMASK_TERM_SPLIT: R1.F9.B10 R1.F9.B7 R1.F9.B11 R1.F9.B9 R1.F8.B9 inv 00000
	DCI[1]:PMASK_TERM_VCC: R1.F8.B10 R1.F8.B11 R1.F8.B7 R1.F8.B6 R1.F8.B8 inv 00000
	DCI[1]:TEST_ENABLE: R1.F9.B6 inv 0
	MISC:TCKPIN: R1.F3.B7 R1.F3.B10
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TDOPIN: R1.F3.B9 R1.F3.B11
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TEST_LL: R1.F6.B9 inv 0
	MISC:TMSPIN: R1.F3.B6 R1.F3.B8
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
}

bstile CNR_NE_V2P {
	BSCAN:TDO_ENABLE: R0.F3.B20 R0.F2.B20 inv 00
	BSCAN:USERID: R0.F3.B19 R0.F2.B19 R0.F3.B18 R0.F2.B18 R0.F3.B17 R0.F2.B17 R0.F3.B16 R0.F2.B16 R0.F3.B15 R0.F2.B15 R0.F3.B14 R0.F2.B14 R0.F3.B13 R0.F2.B13 R0.F3.B12 R0.F2.B12 R0.F3.B11 R0.F2.B11 R0.F3.B10 R0.F2.B10 R0.F3.B9 R0.F2.B9 R0.F3.B8 R0.F2.B8 R0.F3.B7 R0.F2.B7 R0.F3.B6 R0.F2.B6 R0.F3.B5 R0.F2.B5 R0.F3.B4 R0.F2.B4 inv 11111111111111111111111111111111
	DCI[0]:ENABLE: R0.F2.B42 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F3.B31 inv 0
	DCI[0]:LVDSBIAS: R0.F3.B44 R0.F2.B45 R0.F3.B45 R0.F2.B46 R0.F3.B46 R0.F2.B47 R0.F3.B47 R0.F2.B48 R0.F3.B48 inv 000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F2.B37 R0.F3.B37 R0.F2.B38 R0.F3.B38 R0.F2.B39 inv 00000
	DCI[0]:PMASK_TERM_SPLIT: R0.F2.B32 R0.F3.B32 R0.F2.B33 R0.F3.B33 R0.F2.B34 inv 00000
	DCI[0]:PMASK_TERM_VCC: R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F2.B36 R0.F3.B36 inv 00000
	DCI[0]:QUIET: R0.F3.B39 inv 0
	DCI[0]:TEST_ENABLE: R0.F2.B31 inv 0
	DCI[1]:ENABLE: R1.F10.B7 inv 0
	DCI[1]:FORCE_DONE_HIGH: R1.F9.B8 inv 0
	DCI[1]:LVDSBIAS: R1.F13.B7 R1.F13.B11 R1.F13.B9 R1.F12.B9 R1.F12.B11 R1.F12.B10 R1.F12.B7 R1.F12.B6 R1.F12.B8 inv 000000000
	DCI[1]:NMASK_TERM_SPLIT: R1.F11.B6 R1.F11.B8 R1.F11.B10 R1.F11.B7 R1.F11.B11 inv 00000
	DCI[1]:PMASK_TERM_SPLIT: R1.F9.B10 R1.F9.B7 R1.F9.B11 R1.F9.B9 R1.F8.B9 inv 00000
	DCI[1]:PMASK_TERM_VCC: R1.F8.B10 R1.F8.B11 R1.F8.B7 R1.F8.B6 R1.F8.B8 inv 00000
	DCI[1]:QUIET: R1.F11.B9 inv 0
	DCI[1]:TEST_ENABLE: R1.F9.B6 inv 0
	JTAGPPC:ENABLE: R0.F3.B42 inv 0
	MISC:TCKPIN: R1.F3.B7 R1.F3.B10
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TDOPIN: R1.F3.B9 R1.F3.B11
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TEST_LL: R1.F6.B9 inv 0
	MISC:TMSPIN: R1.F3.B6 R1.F3.B8
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
}

bstile CNR_NW_V2 {
	DCI[0]:ENABLE: R0.F2.B42 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F3.B31 inv 0
	DCI[0]:LVDSBIAS: R0.F3.B44 R0.F2.B45 R0.F3.B45 R0.F2.B46 R0.F3.B46 R0.F2.B47 R0.F3.B47 R0.F2.B48 R0.F3.B48 inv 000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F2.B37 R0.F3.B37 R0.F2.B38 R0.F3.B38 R0.F2.B39 inv 00000
	DCI[0]:PMASK_TERM_SPLIT: R0.F2.B32 R0.F3.B32 R0.F2.B33 R0.F3.B33 R0.F2.B34 inv 00000
	DCI[0]:PMASK_TERM_VCC: R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F2.B36 R0.F3.B36 inv 00000
	DCI[0]:TEST_ENABLE: R0.F2.B31 inv 0
	DCI[1]:ENABLE: R1.F10.B7 inv 0
	DCI[1]:FORCE_DONE_HIGH: R1.F9.B8 inv 0
	DCI[1]:LVDSBIAS: R1.F13.B7 R1.F13.B11 R1.F13.B9 R1.F12.B9 R1.F12.B11 R1.F12.B10 R1.F12.B7 R1.F12.B6 R1.F12.B8 inv 000000000
	DCI[1]:NMASK_TERM_SPLIT: R1.F11.B6 R1.F11.B8 R1.F11.B10 R1.F11.B7 R1.F11.B11 inv 00000
	DCI[1]:PMASK_TERM_SPLIT: R1.F9.B10 R1.F9.B7 R1.F9.B11 R1.F9.B9 R1.F8.B9 inv 00000
	DCI[1]:PMASK_TERM_VCC: R1.F8.B10 R1.F8.B11 R1.F8.B7 R1.F8.B6 R1.F8.B8 inv 00000
	DCI[1]:TEST_ENABLE: R1.F9.B6 inv 0
	MISC:HSWAPENPIN: R1.F6.B8 R1.F6.B10
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:PROGPIN: R1.F6.B11
		1: PULLNONE
		0: PULLUP
	MISC:TDIPIN: R1.F6.B6 R1.F6.B7
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TEST_LL: R1.F6.B9 inv 0
}

bstile CNR_NW_V2P {
	DCI[0]:ENABLE: R0.F2.B42 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F3.B31 inv 0
	DCI[0]:LVDSBIAS: R0.F3.B44 R0.F2.B45 R0.F3.B45 R0.F2.B46 R0.F3.B46 R0.F2.B47 R0.F3.B47 R0.F2.B48 R0.F3.B48 inv 000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F2.B37 R0.F3.B37 R0.F2.B38 R0.F3.B38 R0.F2.B39 inv 00000
	DCI[0]:PMASK_TERM_SPLIT: R0.F2.B32 R0.F3.B32 R0.F2.B33 R0.F3.B33 R0.F2.B34 inv 00000
	DCI[0]:PMASK_TERM_VCC: R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F2.B36 R0.F3.B36 inv 00000
	DCI[0]:QUIET: R0.F3.B39 inv 0
	DCI[0]:TEST_ENABLE: R0.F2.B31 inv 0
	DCI[1]:ENABLE: R1.F10.B7 inv 0
	DCI[1]:FORCE_DONE_HIGH: R1.F9.B8 inv 0
	DCI[1]:LVDSBIAS: R1.F13.B7 R1.F13.B11 R1.F13.B9 R1.F12.B9 R1.F12.B11 R1.F12.B10 R1.F12.B7 R1.F12.B6 R1.F12.B8 inv 000000000
	DCI[1]:NMASK_TERM_SPLIT: R1.F11.B6 R1.F11.B8 R1.F11.B10 R1.F11.B7 R1.F11.B11 inv 00000
	DCI[1]:PMASK_TERM_SPLIT: R1.F9.B10 R1.F9.B7 R1.F9.B11 R1.F9.B9 R1.F8.B9 inv 00000
	DCI[1]:PMASK_TERM_VCC: R1.F8.B10 R1.F8.B11 R1.F8.B7 R1.F8.B6 R1.F8.B8 inv 00000
	DCI[1]:QUIET: R1.F11.B9 inv 0
	DCI[1]:TEST_ENABLE: R1.F9.B6 inv 0
	MISC:HSWAPENPIN: R1.F6.B8 R1.F6.B10
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:PROGPIN: R1.F6.B11
		1: PULLNONE
		0: PULLUP
	MISC:TDIPIN: R1.F6.B6 R1.F6.B7
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TEST_LL: R1.F6.B9 inv 0
}

bstile CNR_SE_V2 {
	DCI[0]:ENABLE: R0.F2.B42 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F3.B31 inv 0
	DCI[0]:LVDSBIAS: R0.F3.B44 R0.F2.B45 R0.F3.B45 R0.F2.B46 R0.F3.B46 R0.F2.B47 R0.F3.B47 R0.F2.B48 R0.F3.B48 inv 000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F2.B37 R0.F3.B37 R0.F2.B38 R0.F3.B38 R0.F2.B39 inv 00000
	DCI[0]:PMASK_TERM_SPLIT: R0.F2.B32 R0.F3.B32 R0.F2.B33 R0.F3.B33 R0.F2.B34 inv 00000
	DCI[0]:PMASK_TERM_VCC: R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F2.B36 R0.F3.B36 inv 00000
	DCI[0]:TEST_ENABLE: R0.F2.B31 inv 0
	DCI[1]:ENABLE: R1.F10.B7 inv 0
	DCI[1]:FORCE_DONE_HIGH: R1.F9.B8 inv 0
	DCI[1]:LVDSBIAS: R1.F13.B7 R1.F13.B11 R1.F13.B9 R1.F12.B9 R1.F12.B11 R1.F12.B10 R1.F12.B7 R1.F12.B6 R1.F12.B8 inv 000000000
	DCI[1]:NMASK_TERM_SPLIT: R1.F11.B6 R1.F11.B8 R1.F11.B10 R1.F11.B7 R1.F11.B11 inv 00000
	DCI[1]:PMASK_TERM_SPLIT: R1.F9.B10 R1.F9.B7 R1.F9.B11 R1.F9.B9 R1.F8.B9 inv 00000
	DCI[1]:PMASK_TERM_VCC: R1.F8.B10 R1.F8.B11 R1.F8.B7 R1.F8.B6 R1.F8.B8 inv 00000
	DCI[1]:TEST_ENABLE: R1.F9.B6 inv 0
	ICAP:ENABLE: R0.F2.B6 inv 0
	MISC:CCLKPIN: R0.F3.B7
		1: PULLNONE
		0: PULLUP
	MISC:DONEPIN: R0.F3.B6
		1: PULLNONE
		0: PULLUP
	MISC:POWERDOWNPIN: R0.F2.B7
		1: PULLNONE
		0: PULLUP
	STARTUP:GSR_SYNC: R0.F3.B5 inv 0
	STARTUP:GTS_GSR_ENABLE: R0.F2.B4 inv 0
	STARTUP:GTS_SYNC: R0.F2.B5 inv 0
	STARTUP:GWE_SYNC: R0.F3.B4 inv 0
}

bstile CNR_SE_V2P {
	DCI[0]:ENABLE: R0.F2.B42 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F3.B31 inv 0
	DCI[0]:LVDSBIAS: R0.F3.B44 R0.F2.B45 R0.F3.B45 R0.F2.B46 R0.F3.B46 R0.F2.B47 R0.F3.B47 R0.F2.B48 R0.F3.B48 inv 000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F2.B37 R0.F3.B37 R0.F2.B38 R0.F3.B38 R0.F2.B39 inv 00000
	DCI[0]:PMASK_TERM_SPLIT: R0.F2.B32 R0.F3.B32 R0.F2.B33 R0.F3.B33 R0.F2.B34 inv 00000
	DCI[0]:PMASK_TERM_VCC: R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F2.B36 R0.F3.B36 inv 00000
	DCI[0]:QUIET: R0.F3.B39 inv 0
	DCI[0]:TEST_ENABLE: R0.F2.B31 inv 0
	DCI[1]:ENABLE: R1.F10.B7 inv 0
	DCI[1]:FORCE_DONE_HIGH: R1.F9.B8 inv 0
	DCI[1]:LVDSBIAS: R1.F13.B7 R1.F13.B11 R1.F13.B9 R1.F12.B9 R1.F12.B11 R1.F12.B10 R1.F12.B7 R1.F12.B6 R1.F12.B8 inv 000000000
	DCI[1]:NMASK_TERM_SPLIT: R1.F11.B6 R1.F11.B8 R1.F11.B10 R1.F11.B7 R1.F11.B11 inv 00000
	DCI[1]:PMASK_TERM_SPLIT: R1.F9.B10 R1.F9.B7 R1.F9.B11 R1.F9.B9 R1.F8.B9 inv 00000
	DCI[1]:PMASK_TERM_VCC: R1.F8.B10 R1.F8.B11 R1.F8.B7 R1.F8.B6 R1.F8.B8 inv 00000
	DCI[1]:QUIET: R1.F11.B9 inv 0
	DCI[1]:TEST_ENABLE: R1.F9.B6 inv 0
	ICAP:ENABLE: R0.F2.B6 inv 0
	MISC:CCLKPIN: R0.F3.B7
		1: PULLNONE
		0: PULLUP
	MISC:DONEPIN: R0.F3.B6
		1: PULLNONE
		0: PULLUP
	MISC:POWERDOWNPIN: R0.F2.B7
		1: PULLNONE
		0: PULLUP
	STARTUP:GSR_SYNC: R0.F3.B5 inv 0
	STARTUP:GTS_GSR_ENABLE: R0.F2.B4 inv 0
	STARTUP:GTS_SYNC: R0.F2.B5 inv 0
	STARTUP:GWE_SYNC: R0.F3.B4 inv 0
}

bstile CNR_SW_V2 {
	DCI[0]:ENABLE: R0.F2.B42 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F3.B31 inv 0
	DCI[0]:LVDSBIAS: R0.F3.B44 R0.F2.B45 R0.F3.B45 R0.F2.B46 R0.F3.B46 R0.F2.B47 R0.F3.B47 R0.F2.B48 R0.F3.B48 inv 000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F2.B37 R0.F3.B37 R0.F2.B38 R0.F3.B38 R0.F2.B39 inv 00000
	DCI[0]:PMASK_TERM_SPLIT: R0.F2.B32 R0.F3.B32 R0.F2.B33 R0.F3.B33 R0.F2.B34 inv 00000
	DCI[0]:PMASK_TERM_VCC: R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F2.B36 R0.F3.B36 inv 00000
	DCI[0]:TEST_ENABLE: R0.F2.B31 inv 0
	DCI[1]:ENABLE: R1.F10.B7 inv 0
	DCI[1]:FORCE_DONE_HIGH: R1.F9.B8 inv 0
	DCI[1]:LVDSBIAS: R1.F13.B7 R1.F13.B11 R1.F13.B9 R1.F12.B9 R1.F12.B11 R1.F12.B10 R1.F12.B7 R1.F12.B6 R1.F12.B8 inv 000000000
	DCI[1]:NMASK_TERM_SPLIT: R1.F11.B6 R1.F11.B8 R1.F11.B10 R1.F11.B7 R1.F11.B11 inv 00000
	DCI[1]:PMASK_TERM_SPLIT: R1.F9.B10 R1.F9.B7 R1.F9.B11 R1.F9.B9 R1.F8.B9 inv 00000
	DCI[1]:PMASK_TERM_VCC: R1.F8.B10 R1.F8.B11 R1.F8.B7 R1.F8.B6 R1.F8.B8 inv 00000
	DCI[1]:TEST_ENABLE: R1.F9.B6 inv 0
	MISC:BCLK_DIV2: R1.F17.B8 R1.F17.B7 R1.F17.B6 R1.F17.B9 R1.F17.B10 inv 00000
	MISC:DCI_ALTVR: R1.F18.B9 inv 0
	MISC:DCI_CLK_ENABLE: R1.F18.B10 inv 0
	MISC:DISABLEBANDGAP: R1.F16.B6 inv 0
	MISC:M0PIN: R1.F16.B11 R1.F16.B10
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:M1PIN: R1.F17.B11 R1.F16.B9
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:M2PIN: R1.F16.B8 R1.F16.B7
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:RAISEVGG: R1.F19.B8 R1.F19.B6 inv 00
	MISC:ZCLK_DIV2: R1.F19.B10 R1.F19.B7 R1.F19.B11 R1.F19.B9 R1.F18.B11 inv 00000
}

bstile CNR_SW_V2P {
	DCI[0]:ENABLE: R0.F2.B42 inv 0
	DCI[0]:FORCE_DONE_HIGH: R0.F3.B31 inv 0
	DCI[0]:LVDSBIAS: R0.F3.B44 R0.F2.B45 R0.F3.B45 R0.F2.B46 R0.F3.B46 R0.F2.B47 R0.F3.B47 R0.F2.B48 R0.F3.B48 inv 000000000
	DCI[0]:NMASK_TERM_SPLIT: R0.F2.B37 R0.F3.B37 R0.F2.B38 R0.F3.B38 R0.F2.B39 inv 00000
	DCI[0]:PMASK_TERM_SPLIT: R0.F2.B32 R0.F3.B32 R0.F2.B33 R0.F3.B33 R0.F2.B34 inv 00000
	DCI[0]:PMASK_TERM_VCC: R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F2.B36 R0.F3.B36 inv 00000
	DCI[0]:QUIET: R0.F3.B39 inv 0
	DCI[0]:TEST_ENABLE: R0.F2.B31 inv 0
	DCI[1]:ENABLE: R1.F10.B7 inv 0
	DCI[1]:FORCE_DONE_HIGH: R1.F9.B8 inv 0
	DCI[1]:LVDSBIAS: R1.F13.B7 R1.F13.B11 R1.F13.B9 R1.F12.B9 R1.F12.B11 R1.F12.B10 R1.F12.B7 R1.F12.B6 R1.F12.B8 inv 000000000
	DCI[1]:NMASK_TERM_SPLIT: R1.F11.B6 R1.F11.B8 R1.F11.B10 R1.F11.B7 R1.F11.B11 inv 00000
	DCI[1]:PMASK_TERM_SPLIT: R1.F9.B10 R1.F9.B7 R1.F9.B11 R1.F9.B9 R1.F8.B9 inv 00000
	DCI[1]:PMASK_TERM_VCC: R1.F8.B10 R1.F8.B11 R1.F8.B7 R1.F8.B6 R1.F8.B8 inv 00000
	DCI[1]:QUIET: R1.F11.B9 inv 0
	DCI[1]:TEST_ENABLE: R1.F9.B6 inv 0
	MISC:BCLK_DIV2: R1.F17.B8 R1.F17.B7 R1.F17.B6 R1.F17.B9 R1.F17.B10 inv 00000
	MISC:DCI_CLK_ENABLE: R1.F18.B10 inv 0
	MISC:DISABLEBANDGAP: R1.F16.B6 inv 0
	MISC:DISABLEVGGGENERATION: R1.F18.B8 inv 0
	MISC:M0PIN: R1.F16.B11 R1.F16.B10
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:M1PIN: R1.F17.B11 R1.F16.B9
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:M2PIN: R1.F16.B8 R1.F16.B7
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:RAISEVGG: R1.F19.B8 R1.F19.B6 inv 00
	MISC:ZCLK_DIV2: R1.F19.B10 R1.F19.B7 R1.F19.B11 R1.F19.B9 R1.F18.B11 inv 00000
}

bstile DCMCONN_N {
	DCMCONN:BUF.OUTBUS0: R0.F21.B10 inv 0
	DCMCONN:BUF.OUTBUS1: R0.F20.B9 inv 0
	DCMCONN:BUF.OUTBUS2: R0.F21.B11 inv 0
	DCMCONN:BUF.OUTBUS3: R0.F20.B6 inv 0
	DCMCONN:BUF.OUTBUS4: R0.F20.B11 inv 0
	DCMCONN:BUF.OUTBUS5: R0.F20.B10 inv 0
	DCMCONN:BUF.OUTBUS6: R0.F20.B7 inv 0
	DCMCONN:BUF.OUTBUS7: R0.F20.B8 inv 0
}

bstile DCMCONN_S {
	DCMCONN:BUF.OUTBUS0: R0.F21.B10 inv 0
	DCMCONN:BUF.OUTBUS1: R0.F20.B9 inv 0
	DCMCONN:BUF.OUTBUS2: R0.F21.B11 inv 0
	DCMCONN:BUF.OUTBUS3: R0.F20.B6 inv 0
	DCMCONN:BUF.OUTBUS4: R0.F20.B11 inv 0
	DCMCONN:BUF.OUTBUS5: R0.F20.B10 inv 0
	DCMCONN:BUF.OUTBUS6: R0.F20.B7 inv 0
	DCMCONN:BUF.OUTBUS7: R0.F20.B8 inv 0
}

bstile DCM_V2 {
	DCM:CLKDV_COUNT_FALL: R0.F0.B43 R0.F0.B42 R0.F0.B41 R0.F0.B40 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R0.F0.B47 R0.F0.B46 R0.F0.B45 R0.F0.B44 inv 0000
	DCM:CLKDV_COUNT_MAX: R0.F0.B39 R0.F0.B38 R0.F0.B37 R0.F0.B36 inv 0000
	DCM:CLKDV_MODE: R0.F0.B52
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R0.F0.B51 R0.F0.B50 inv 00
	DCM:CLKDV_PHASE_RISE: R0.F0.B49 R0.F0.B48 inv 00
	DCM:CLKFB_IOB: R0.F3.B6 inv 0
	DCM:CLKFX_DIVIDE: R0.F3.B27 R0.F3.B26 R0.F3.B25 R0.F3.B24 R0.F3.B23 R0.F3.B22 R0.F3.B21 R0.F3.B20 R0.F3.B19 R0.F3.B18 R0.F3.B17 R0.F3.B16 inv 000000000000
	DCM:CLKFX_MULTIPLY: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 R0.F3.B35 R0.F3.B34 R0.F3.B33 R0.F3.B32 R0.F3.B31 R0.F3.B30 R0.F3.B29 R0.F3.B28 inv 000000000000
	DCM:CLKIN_DIVIDE_BY_2: R0.F3.B0 inv 0
	DCM:CLKIN_IOB: R0.F3.B5 inv 0
	DCM:CLK_FEEDBACK: R0.F0.B55
		0: 1X
		1: 2X
	DCM:COIN_WINDOW: R0.F3.B14 R0.F3.B13
		00: 0
		01: 1
		10: 2
		11: 3
	DCM:COM: R0.F3.B15 R0.F3.B14 R0.F3.B13 R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 R0.F3.B8 R0.F3.B7 R0.F3.B6 R0.F3.B5 R0.F3.B4 R0.F3.B3 R0.F3.B2 R0.F3.B1 R0.F3.B0 R0.F0.B79 R0.F0.B78 R0.F0.B77 R0.F0.B76 R0.F0.B75 R0.F0.B74 R0.F0.B73 R0.F0.B72 R0.F0.B71 R0.F0.B70 R0.F0.B69 R0.F0.B68 R0.F0.B67 R0.F0.B66 R0.F0.B65 R0.F0.B64 inv 00000000000000000000000000000000
	DCM:DESKEW_ADJUST: R0.F3.B4 R0.F3.B3 R0.F3.B2 R0.F3.B1 inv 0000
	DCM:DFS: R0.F3.B47 R0.F3.B46 R0.F3.B45 R0.F3.B44 R0.F3.B43 R0.F3.B42 R0.F3.B41 R0.F3.B40 R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 R0.F3.B35 R0.F3.B34 R0.F3.B33 R0.F3.B32 R0.F3.B31 R0.F3.B30 R0.F3.B29 R0.F3.B28 R0.F3.B27 R0.F3.B26 R0.F3.B25 R0.F3.B24 R0.F3.B23 R0.F3.B22 R0.F3.B21 R0.F3.B20 R0.F3.B19 R0.F3.B18 R0.F3.B17 R0.F3.B16 inv 00000000000000000000000000000000
	DCM:DFS_ENABLE: R0.F0.B16 inv 0
	DCM:DFS_FEEDBACK: R0.F3.B43 inv 0
	DCM:DFS_FREQUENCY_MODE: R0.F3.B44
		1: HIGH
		0: LOW
	DCM:DLLC: R0.F0.B63 R0.F0.B62 R0.F0.B61 R0.F0.B60 R0.F0.B59 R0.F0.B58 R0.F0.B57 R0.F0.B56 R0.F0.B55 R0.F0.B54 R0.F0.B53 R0.F0.B52 R0.F0.B51 R0.F0.B50 R0.F0.B49 R0.F0.B48 R0.F0.B47 R0.F0.B46 R0.F0.B45 R0.F0.B44 R0.F0.B43 R0.F0.B42 R0.F0.B41 R0.F0.B40 R0.F0.B39 R0.F0.B38 R0.F0.B37 R0.F0.B36 R0.F0.B35 R0.F0.B34 R0.F0.B33 R0.F0.B32 inv 00000000000000000000000000000000
	DCM:DLLS: R0.F0.B31 R0.F0.B30 R0.F0.B29 R0.F0.B28 R0.F0.B27 R0.F0.B26 R0.F0.B25 R0.F0.B24 R0.F0.B23 R0.F0.B22 R0.F0.B21 R0.F0.B20 R0.F0.B19 R0.F0.B18 R0.F0.B17 R0.F0.B16 R0.F0.B15 R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R0.F0.B17 inv 0
	DCM:DLL_FREQUENCY_MODE: R0.F0.B56
		1: HIGH
		0: LOW
	DCM:DSS_ENABLE: R0.F0.B20 inv 0
	DCM:DSS_MODE: R0.F0.B31 R0.F0.B30
		00: SPREAD_2
		01: SPREAD_4
		10: SPREAD_6
		11: SPREAD_8
	DCM:DUTY_CYCLE_CORRECTION: R0.F0.B35 R0.F0.B34 R0.F0.B33 R0.F0.B32 inv 0000
	DCM:ENABLE.CLK0: R0.F3.B49 inv 0
	DCM:ENABLE.CLK180: R0.F3.B51 inv 0
	DCM:ENABLE.CLK270: R0.F3.B52 inv 0
	DCM:ENABLE.CLK2X: R0.F3.B53 inv 0
	DCM:ENABLE.CLK2X180: R0.F3.B54 inv 0
	DCM:ENABLE.CLK90: R0.F3.B50 inv 0
	DCM:ENABLE.CLKDV: R0.F3.B55 inv 0
	DCM:ENABLE.CLKFB: R0.F0.B18 inv 0
	DCM:ENABLE.CLKFX: R0.F3.B57 inv 0
	DCM:ENABLE.CLKFX180: R0.F3.B56 inv 0
	DCM:ENABLE.CONCUR: R0.F3.B58 inv 0
	DCM:EN_DUMMY_OSC: R1.F7.B11 R1.F7.B7 R1.F7.B6 inv 000
	DCM:EN_DUMMY_OSC_OR_NON_STOP: R1.F7.B9 inv 0
	DCM:EN_OSC_COARSE: R1.F6.B9 inv 0
	DCM:FACTORY_JF1: R0.F0.B15 R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 inv 00000000
	DCM:FACTORY_JF2: R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 00000000
	DCM:INV.CTLGO: R0.F3.B71 inv 1
	DCM:INV.CTLMODE: R0.F3.B72 inv 1
	DCM:INV.CTLOSC1: R0.F3.B70 inv 1
	DCM:INV.CTLOSC2: R0.F3.B69 inv 1
	DCM:INV.CTLSEL0: R0.F3.B66 inv 1
	DCM:INV.CTLSEL1: R0.F3.B67 inv 1
	DCM:INV.CTLSEL2: R0.F3.B68 inv 1
	DCM:INV.DSSEN: R0.F3.B61 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B74 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B73 inv 1
	DCM:INV.PSEN: R0.F3.B63 inv 1
	DCM:INV.PSINCDEC: R0.F3.B64 inv 1
	DCM:INV.RST: R0.F3.B65 inv 1
	DCM:INV.STSADRS0: R0.F3.B75 inv 1
	DCM:INV.STSADRS1: R0.F3.B76 inv 1
	DCM:INV.STSADRS2: R0.F3.B77 inv 1
	DCM:INV.STSADRS3: R0.F3.B78 inv 1
	DCM:MISC: R0.F3.B79 R0.F3.B78 R0.F3.B77 R0.F3.B76 R0.F3.B75 R0.F3.B74 R0.F3.B73 R0.F3.B72 R0.F3.B71 R0.F3.B70 R0.F3.B69 R0.F3.B68 R0.F3.B67 R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 R0.F3.B62 R0.F3.B61 R0.F3.B60 R0.F3.B59 R0.F3.B58 R0.F3.B57 R0.F3.B56 R0.F3.B55 R0.F3.B54 R0.F3.B53 R0.F3.B52 R0.F3.B51 R0.F3.B50 R0.F3.B49 R0.F3.B48 inv 00000000000000000000000000000000
	DCM:NON_STOP: R0.F3.B15 inv 0
	DCM:PHASE_SHIFT: R0.F0.B29 R0.F0.B28 R0.F0.B27 R0.F0.B26 R0.F0.B25 R0.F0.B24 R0.F0.B23 R0.F0.B22 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R0.F0.B21 inv 0
	DCM:PL_CENTERED: R0.F3.B47 inv 0
	DCM:PS_CENTERED: R0.F0.B57 inv 0
	DCM:PS_ENABLE: R0.F0.B19 inv 0
	DCM:PS_MODE: R0.F0.B58
		0: CLKFB
		1: CLKIN
	DCM:SEL_PL_DLY: R0.F3.B46 R0.F3.B45
		00: 0
		01: 1
		10: 2
		11: 3
	DCM:STARTUP_WAIT: R0.F3.B59 inv 0
	DCM:STATUS1: R0.F0.B60 inv 0
	DCM:STATUS7: R0.F0.B59 inv 0
	DCM:TEST_ENABLE: R0.F3.B79 inv 0
	DCM:TEST_OSC: R0.F0.B54 R0.F0.B53
		01: 180
		10: 270
		11: 360
		00: 90
	DCM:VBG_PD: R0.F3.B12 R0.F3.B11 inv 00
	DCM:VBG_SEL: R0.F3.B10 R0.F3.B9 R0.F3.B8 inv 000
	DCM:ZD2_BY1: R1.F7.B10 inv 0
}

bstile DCM_V2P {
	DCM:CLKDV_COUNT_FALL: R0.F0.B43 R0.F0.B42 R0.F0.B41 R0.F0.B40 inv 0000
	DCM:CLKDV_COUNT_FALL_2: R0.F0.B47 R0.F0.B46 R0.F0.B45 R0.F0.B44 inv 0000
	DCM:CLKDV_COUNT_MAX: R0.F0.B39 R0.F0.B38 R0.F0.B37 R0.F0.B36 inv 0000
	DCM:CLKDV_MODE: R0.F0.B52
		0: HALF
		1: INT
	DCM:CLKDV_PHASE_FALL: R0.F0.B51 R0.F0.B50 inv 00
	DCM:CLKDV_PHASE_RISE: R0.F0.B49 R0.F0.B48 inv 00
	DCM:CLKFB_IOB: R0.F3.B6 inv 0
	DCM:CLKFX_DIVIDE: R0.F3.B27 R0.F3.B26 R0.F3.B25 R0.F3.B24 R0.F3.B23 R0.F3.B22 R0.F3.B21 R0.F3.B20 R0.F3.B19 R0.F3.B18 R0.F3.B17 R0.F3.B16 inv 000000000000
	DCM:CLKFX_MULTIPLY: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 R0.F3.B35 R0.F3.B34 R0.F3.B33 R0.F3.B32 R0.F3.B31 R0.F3.B30 R0.F3.B29 R0.F3.B28 inv 000000000000
	DCM:CLKIN_DIVIDE_BY_2: R0.F3.B0 inv 0
	DCM:CLKIN_IOB: R0.F3.B5 inv 0
	DCM:CLK_FEEDBACK: R0.F0.B55
		0: 1X
		1: 2X
	DCM:COIN_WINDOW: R0.F3.B14 R0.F3.B13
		00: 0
		01: 1
		10: 2
		11: 3
	DCM:COM: R0.F3.B15 R0.F3.B14 R0.F3.B13 R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 R0.F3.B8 R0.F3.B7 R0.F3.B6 R0.F3.B5 R0.F3.B4 R0.F3.B3 R0.F3.B2 R0.F3.B1 R0.F3.B0 R0.F0.B79 R0.F0.B78 R0.F0.B77 R0.F0.B76 R0.F0.B75 R0.F0.B74 R0.F0.B73 R0.F0.B72 R0.F0.B71 R0.F0.B70 R0.F0.B69 R0.F0.B68 R0.F0.B67 R0.F0.B66 R0.F0.B65 R0.F0.B64 inv 00000000000000000000000000000000
	DCM:DESKEW_ADJUST: R0.F3.B4 R0.F3.B3 R0.F3.B2 R0.F3.B1 inv 0000
	DCM:DFS: R0.F3.B47 R0.F3.B46 R0.F3.B45 R0.F3.B44 R0.F3.B43 R0.F3.B42 R0.F3.B41 R0.F3.B40 R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 R0.F3.B35 R0.F3.B34 R0.F3.B33 R0.F3.B32 R0.F3.B31 R0.F3.B30 R0.F3.B29 R0.F3.B28 R0.F3.B27 R0.F3.B26 R0.F3.B25 R0.F3.B24 R0.F3.B23 R0.F3.B22 R0.F3.B21 R0.F3.B20 R0.F3.B19 R0.F3.B18 R0.F3.B17 R0.F3.B16 inv 00000000000000000000000000000000
	DCM:DFS_ENABLE: R0.F0.B16 inv 0
	DCM:DFS_FEEDBACK: R0.F3.B43 inv 0
	DCM:DFS_FREQUENCY_MODE: R0.F3.B44
		1: HIGH
		0: LOW
	DCM:DLLC: R0.F0.B63 R0.F0.B62 R0.F0.B61 R0.F0.B60 R0.F0.B59 R0.F0.B58 R0.F0.B57 R0.F0.B56 R0.F0.B55 R0.F0.B54 R0.F0.B53 R0.F0.B52 R0.F0.B51 R0.F0.B50 R0.F0.B49 R0.F0.B48 R0.F0.B47 R0.F0.B46 R0.F0.B45 R0.F0.B44 R0.F0.B43 R0.F0.B42 R0.F0.B41 R0.F0.B40 R0.F0.B39 R0.F0.B38 R0.F0.B37 R0.F0.B36 R0.F0.B35 R0.F0.B34 R0.F0.B33 R0.F0.B32 inv 00000000000000000000000000000000
	DCM:DLLS: R0.F0.B31 R0.F0.B30 R0.F0.B29 R0.F0.B28 R0.F0.B27 R0.F0.B26 R0.F0.B25 R0.F0.B24 R0.F0.B23 R0.F0.B22 R0.F0.B21 R0.F0.B20 R0.F0.B19 R0.F0.B18 R0.F0.B17 R0.F0.B16 R0.F0.B15 R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 00000000000000000000000000000000
	DCM:DLL_ENABLE: R0.F0.B17 inv 0
	DCM:DLL_FREQUENCY_MODE: R0.F0.B56
		1: HIGH
		0: LOW
	DCM:DSS_ENABLE: R0.F0.B20 inv 0
	DCM:DSS_MODE: R0.F0.B31 R0.F0.B30
		00: SPREAD_2
		01: SPREAD_4
		10: SPREAD_6
		11: SPREAD_8
	DCM:DUTY_CYCLE_CORRECTION: R0.F0.B35 R0.F0.B34 R0.F0.B33 R0.F0.B32 inv 0000
	DCM:ENABLE.CLK0: R0.F3.B49 inv 0
	DCM:ENABLE.CLK180: R0.F3.B51 inv 0
	DCM:ENABLE.CLK270: R0.F3.B52 inv 0
	DCM:ENABLE.CLK2X: R0.F3.B53 inv 0
	DCM:ENABLE.CLK2X180: R0.F3.B54 inv 0
	DCM:ENABLE.CLK90: R0.F3.B50 inv 0
	DCM:ENABLE.CLKDV: R0.F3.B55 inv 0
	DCM:ENABLE.CLKFB: R0.F0.B18 inv 0
	DCM:ENABLE.CLKFX: R0.F3.B57 inv 0
	DCM:ENABLE.CLKFX180: R0.F3.B56 inv 0
	DCM:ENABLE.CONCUR: R0.F3.B58 inv 0
	DCM:EN_DUMMY_OSC: R1.F7.B11 R1.F7.B7 R1.F7.B6 inv 000
	DCM:EN_DUMMY_OSC_OR_NON_STOP: R1.F7.B9 inv 0
	DCM:EN_OSC_COARSE: R1.F6.B9 inv 0
	DCM:FACTORY_JF1: R0.F0.B15 R0.F0.B14 R0.F0.B13 R0.F0.B12 R0.F0.B11 R0.F0.B10 R0.F0.B9 R0.F0.B8 inv 00000000
	DCM:FACTORY_JF2: R0.F0.B7 R0.F0.B6 R0.F0.B5 R0.F0.B4 R0.F0.B3 R0.F0.B2 R0.F0.B1 R0.F0.B0 inv 00000000
	DCM:INV.CTLGO: R0.F3.B71 inv 1
	DCM:INV.CTLMODE: R0.F3.B72 inv 1
	DCM:INV.CTLOSC1: R0.F3.B70 inv 1
	DCM:INV.CTLOSC2: R0.F3.B69 inv 1
	DCM:INV.CTLSEL0: R0.F3.B66 inv 1
	DCM:INV.CTLSEL1: R0.F3.B67 inv 1
	DCM:INV.CTLSEL2: R0.F3.B68 inv 1
	DCM:INV.DSSEN: R0.F3.B61 inv 1
	DCM:INV.FREEZEDFS: R0.F3.B74 inv 1
	DCM:INV.FREEZEDLL: R0.F3.B73 inv 1
	DCM:INV.PSEN: R0.F3.B63 inv 1
	DCM:INV.PSINCDEC: R0.F3.B64 inv 1
	DCM:INV.RST: R0.F3.B65 inv 1
	DCM:INV.STSADRS0: R0.F3.B75 inv 1
	DCM:INV.STSADRS1: R0.F3.B76 inv 1
	DCM:INV.STSADRS2: R0.F3.B77 inv 1
	DCM:INV.STSADRS3: R0.F3.B78 inv 1
	DCM:INV.STSADRS4: R0.F3.B60 inv 1
	DCM:MISC: R0.F3.B79 R0.F3.B78 R0.F3.B77 R0.F3.B76 R0.F3.B75 R0.F3.B74 R0.F3.B73 R0.F3.B72 R0.F3.B71 R0.F3.B70 R0.F3.B69 R0.F3.B68 R0.F3.B67 R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 R0.F3.B62 R0.F3.B61 R0.F3.B60 R0.F3.B59 R0.F3.B58 R0.F3.B57 R0.F3.B56 R0.F3.B55 R0.F3.B54 R0.F3.B53 R0.F3.B52 R0.F3.B51 R0.F3.B50 R0.F3.B49 R0.F3.B48 inv 00000000000000000000000000000000
	DCM:NON_STOP: R0.F3.B15 inv 0
	DCM:PHASE_SHIFT: R0.F0.B29 R0.F0.B28 R0.F0.B27 R0.F0.B26 R0.F0.B25 R0.F0.B24 R0.F0.B23 R0.F0.B22 inv 00000000
	DCM:PHASE_SHIFT_NEGATIVE: R0.F0.B21 inv 0
	DCM:PL_CENTERED: R0.F3.B47 inv 0
	DCM:PS_CENTERED: R0.F0.B57 inv 0
	DCM:PS_ENABLE: R0.F0.B19 inv 0
	DCM:PS_MODE: R0.F0.B58
		0: CLKFB
		1: CLKIN
	DCM:RESET_PS_SEL: R1.F4.B10 inv 0
	DCM:SEL_PL_DLY: R0.F3.B46 R0.F3.B45
		00: 0
		01: 1
		10: 2
		11: 3
	DCM:STARTUP_WAIT: R0.F3.B59 inv 0
	DCM:STATUS1: R0.F0.B60 inv 0
	DCM:STATUS7: R0.F0.B59 inv 0
	DCM:TEST_ENABLE: R0.F3.B79 inv 0
	DCM:TEST_OSC: R0.F0.B54 R0.F0.B53
		01: 180
		10: 270
		11: 360
		00: 90
	DCM:VBG_PD: R0.F3.B12 R0.F3.B11 inv 00
	DCM:VBG_SEL: R0.F3.B10 R0.F3.B9 R0.F3.B8 inv 000
	DCM:ZD1_BY1: R1.F7.B8 inv 0
	DCM:ZD2_BY1: R1.F7.B10 inv 0
}

bstile HCLK {
	HCLK:BUF.OUT_B0: R0.F3.B0 inv 0
	HCLK:BUF.OUT_B1: R0.F5.B0 inv 0
	HCLK:BUF.OUT_B2: R0.F7.B0 inv 0
	HCLK:BUF.OUT_B3: R0.F9.B0 inv 0
	HCLK:BUF.OUT_B4: R0.F11.B0 inv 0
	HCLK:BUF.OUT_B5: R0.F13.B0 inv 0
	HCLK:BUF.OUT_B6: R0.F15.B0 inv 0
	HCLK:BUF.OUT_B7: R0.F17.B0 inv 0
	HCLK:BUF.OUT_T0: R0.F0.B0 inv 0
	HCLK:BUF.OUT_T1: R0.F4.B0 inv 0
	HCLK:BUF.OUT_T2: R0.F6.B0 inv 0
	HCLK:BUF.OUT_T3: R0.F8.B0 inv 0
	HCLK:BUF.OUT_T4: R0.F10.B0 inv 0
	HCLK:BUF.OUT_T5: R0.F12.B0 inv 0
	HCLK:BUF.OUT_T6: R0.F14.B0 inv 0
	HCLK:BUF.OUT_T7: R0.F16.B0 inv 0
}

bstile HROW {
	HROW:MUX.OUT_L0: R0.F3.B25
		0: IN_B0
		1: IN_T0
	HROW:MUX.OUT_L1: R0.F3.B57
		0: IN_B1
		1: IN_T1
	HROW:MUX.OUT_L2: R1.F3.B25
		0: IN_B2
		1: IN_T2
	HROW:MUX.OUT_L3: R1.F3.B57
		0: IN_B3
		1: IN_T3
	HROW:MUX.OUT_L4: R3.F3.B57
		0: IN_B4
		1: IN_T4
	HROW:MUX.OUT_L5: R3.F3.B25
		0: IN_B5
		1: IN_T5
	HROW:MUX.OUT_L6: R2.F3.B57
		0: IN_B6
		1: IN_T6
	HROW:MUX.OUT_L7: R2.F3.B25
		0: IN_B7
		1: IN_T7
	HROW:MUX.OUT_R0: R0.F0.B25
		0: IN_B0
		1: IN_T0
	HROW:MUX.OUT_R1: R0.F0.B57
		0: IN_B1
		1: IN_T1
	HROW:MUX.OUT_R2: R1.F0.B25
		0: IN_B2
		1: IN_T2
	HROW:MUX.OUT_R3: R1.F0.B57
		0: IN_B3
		1: IN_T3
	HROW:MUX.OUT_R4: R3.F0.B57
		0: IN_B4
		1: IN_T4
	HROW:MUX.OUT_R5: R3.F0.B25
		0: IN_B5
		1: IN_T5
	HROW:MUX.OUT_R6: R2.F0.B57
		0: IN_B6
		1: IN_T6
	HROW:MUX.OUT_R7: R2.F0.B25
		0: IN_B7
		1: IN_T7
}

bstile HROW_N {
	HROW:MUX.OUT_L0: R0.F3.B25
		0: IN_B0
		1: IN_T0
	HROW:MUX.OUT_L1: R0.F3.B57
		0: IN_B1
		1: IN_T1
	HROW:MUX.OUT_L2: R1.F3.B25
		0: IN_B2
		1: IN_T2
	HROW:MUX.OUT_L3: R1.F3.B57
		0: IN_B3
		1: IN_T3
	HROW:MUX.OUT_L4: R3.F3.B10
		0: IN_B4
		1: IN_T4
	HROW:MUX.OUT_L5: R3.F2.B10
		0: IN_B5
		1: IN_T5
	HROW:MUX.OUT_L6: R3.F3.B11
		0: IN_B6
		1: IN_T6
	HROW:MUX.OUT_L7: R3.F2.B11
		0: IN_B7
		1: IN_T7
	HROW:MUX.OUT_R0: R0.F0.B25
		0: IN_B0
		1: IN_T0
	HROW:MUX.OUT_R1: R0.F0.B57
		0: IN_B1
		1: IN_T1
	HROW:MUX.OUT_R2: R1.F0.B25
		0: IN_B2
		1: IN_T2
	HROW:MUX.OUT_R3: R1.F0.B57
		0: IN_B3
		1: IN_T3
	HROW:MUX.OUT_R4: R3.F0.B10
		0: IN_B4
		1: IN_T4
	HROW:MUX.OUT_R5: R3.F1.B10
		0: IN_B5
		1: IN_T5
	HROW:MUX.OUT_R6: R3.F0.B11
		0: IN_B6
		1: IN_T6
	HROW:MUX.OUT_R7: R3.F1.B11
		0: IN_B7
		1: IN_T7
}

bstile HROW_S {
	HROW:MUX.OUT_L0: R0.F3.B5
		0: IN_B0
		1: IN_T0
	HROW:MUX.OUT_L1: R0.F2.B5
		0: IN_B1
		1: IN_T1
	HROW:MUX.OUT_L2: R0.F3.B4
		0: IN_B2
		1: IN_T2
	HROW:MUX.OUT_L3: R0.F2.B4
		0: IN_B3
		1: IN_T3
	HROW:MUX.OUT_L4: R3.F3.B57
		0: IN_B4
		1: IN_T4
	HROW:MUX.OUT_L5: R3.F3.B25
		0: IN_B5
		1: IN_T5
	HROW:MUX.OUT_L6: R2.F3.B57
		0: IN_B6
		1: IN_T6
	HROW:MUX.OUT_L7: R2.F3.B25
		0: IN_B7
		1: IN_T7
	HROW:MUX.OUT_R0: R0.F0.B5
		0: IN_B0
		1: IN_T0
	HROW:MUX.OUT_R1: R0.F1.B5
		0: IN_B1
		1: IN_T1
	HROW:MUX.OUT_R2: R0.F0.B4
		0: IN_B2
		1: IN_T2
	HROW:MUX.OUT_R3: R0.F1.B4
		0: IN_B3
		1: IN_T3
	HROW:MUX.OUT_R4: R3.F0.B57
		0: IN_B4
		1: IN_T4
	HROW:MUX.OUT_R5: R3.F0.B25
		0: IN_B5
		1: IN_T5
	HROW:MUX.OUT_R6: R2.F0.B57
		0: IN_B6
		1: IN_T6
	HROW:MUX.OUT_R7: R2.F0.B25
		0: IN_B7
		1: IN_T7
}

bstile IOB_V2P_EN2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B60 inv 1
	IOB[0]:DCI_MODE: R1.F2.B67 R1.F2.B75 R1.F3.B74 R1.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R1.F2.B72 inv 0
	IOB[0]:IBUF_MODE: R1.F3.B69 R1.F2.B69 R1.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R1.F2.B66 R1.F2.B65 R1.F2.B64 R1.F2.B63 R1.F2.B62 inv 00110
	IOB[0]:OUTPUT_ENABLE: R1.F3.B70 R1.F2.B71 inv 00
	IOB[0]:OUTPUT_MISC: R1.F3.B61 R1.F2.B61 inv 00
	IOB[0]:PDRIVE: R1.F3.B66 R1.F3.B65 R1.F3.B64 R1.F3.B63 inv 0011
	IOB[0]:PULL: R1.F3.B68 R1.F2.B68 R1.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F3.B58 R1.F3.B62 R1.F2.B58 R1.F2.B59 R1.F3.B59 inv 00000
	IOB[0]:VR: R1.F3.B75 inv 0
	IOB[0]:VREF: R1.F3.B71 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B33 inv 1
	IOB[1]:DCI_MODE: R1.F2.B40 R1.F2.B48 R1.F3.B47 R1.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R1.F2.B45 inv 0
	IOB[1]:IBUF_MODE: R1.F3.B42 R1.F2.B42 R1.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R1.F2.B39 R1.F2.B38 R1.F2.B37 R1.F2.B36 R1.F2.B35 inv 00110
	IOB[1]:OUTPUT_DIFF: R1.F2.B60 R1.F2.B46 R1.F2.B33 R1.F2.B73 inv 0000
	IOB[1]:OUTPUT_ENABLE: R1.F3.B43 R1.F2.B44 inv 00
	IOB[1]:OUTPUT_MISC: R1.F3.B34 R1.F2.B34 inv 00
	IOB[1]:PDRIVE: R1.F3.B39 R1.F3.B38 R1.F3.B37 R1.F3.B36 inv 0011
	IOB[1]:PULL: R1.F3.B41 R1.F2.B41 R1.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F3.B31 R1.F3.B35 R1.F2.B31 R1.F2.B32 R1.F3.B32 inv 00000
	IOB[1]:VR: R1.F3.B48 inv 0
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B6 inv 1
	IOB[2]:DCI_MODE: R1.F2.B13 R1.F2.B21 R1.F3.B20 R1.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F2.B18 inv 0
	IOB[2]:IBUF_MODE: R1.F3.B15 R1.F2.B15 R1.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F2.B12 R1.F2.B11 R1.F2.B10 R1.F2.B9 R1.F2.B8 inv 00110
	IOB[2]:OUTPUT_ENABLE: R1.F3.B16 R1.F2.B17 inv 00
	IOB[2]:OUTPUT_MISC: R1.F3.B7 R1.F2.B7 inv 00
	IOB[2]:PDRIVE: R1.F3.B12 R1.F3.B11 R1.F3.B10 R1.F3.B9 inv 0011
	IOB[2]:PULL: R1.F3.B14 R1.F2.B14 R1.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F3.B4 R1.F3.B8 R1.F2.B4 R1.F2.B5 R1.F3.B5 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B60 inv 1
	IOB[3]:DCI_MODE: R0.F2.B67 R0.F2.B75 R0.F3.B74 R0.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F2.B72 inv 0
	IOB[3]:IBUF_MODE: R0.F3.B69 R0.F2.B69 R0.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F2.B66 R0.F2.B65 R0.F2.B64 R0.F2.B63 R0.F2.B62 inv 00110
	IOB[3]:OUTPUT_DIFF: R1.F2.B6 R0.F2.B73 R0.F2.B60 R1.F2.B19 inv 0000
	IOB[3]:OUTPUT_ENABLE: R0.F3.B70 R0.F2.B71 inv 00
	IOB[3]:OUTPUT_MISC: R0.F3.B61 R0.F2.B61 inv 00
	IOB[3]:PDRIVE: R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 inv 0011
	IOB[3]:PULL: R0.F3.B68 R0.F2.B68 R0.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F3.B58 R0.F3.B62 R0.F2.B58 R0.F2.B59 R0.F3.B59 inv 00000
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B33 inv 1
	IOB[4]:DCI_MODE: R0.F2.B40 R0.F2.B48 R0.F3.B47 R0.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F2.B45 inv 0
	IOB[4]:IBUF_MODE: R0.F3.B42 R0.F2.B42 R0.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 inv 00110
	IOB[4]:OUTPUT_ENABLE: R0.F3.B43 R0.F2.B44 inv 00
	IOB[4]:OUTPUT_MISC: R0.F3.B34 R0.F2.B34 inv 00
	IOB[4]:PDRIVE: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 inv 0011
	IOB[4]:PULL: R0.F3.B41 R0.F2.B41 R0.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F3.B31 R0.F3.B35 R0.F2.B31 R0.F2.B32 R0.F3.B32 inv 00000
	IOB[5]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B6 inv 1
	IOB[5]:DCI_MODE: R0.F2.B13 R0.F2.B21 R0.F3.B20 R0.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R0.F2.B18 inv 0
	IOB[5]:IBUF_MODE: R0.F3.B15 R0.F2.B15 R0.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B9 R0.F2.B8 inv 00110
	IOB[5]:OUTPUT_DIFF: R0.F2.B33 R0.F2.B19 R0.F2.B6 R0.F2.B46 inv 0000
	IOB[5]:OUTPUT_ENABLE: R0.F3.B16 R0.F2.B17 inv 00
	IOB[5]:OUTPUT_MISC: R0.F3.B7 R0.F2.B7 inv 00
	IOB[5]:PDRIVE: R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 inv 0011
	IOB[5]:PULL: R0.F3.B14 R0.F2.B14 R0.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R0.F3.B4 R0.F3.B8 R0.F2.B4 R0.F2.B5 R0.F3.B5 inv 00000
}

bstile IOB_V2P_ES2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B60 inv 1
	IOB[0]:DCI_MODE: R1.F2.B67 R1.F2.B75 R1.F3.B74 R1.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R1.F2.B72 inv 0
	IOB[0]:IBUF_MODE: R1.F3.B69 R1.F2.B69 R1.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R1.F2.B66 R1.F2.B65 R1.F2.B64 R1.F2.B63 R1.F2.B62 inv 00110
	IOB[0]:OUTPUT_ENABLE: R1.F3.B70 R1.F2.B71 inv 00
	IOB[0]:OUTPUT_MISC: R1.F3.B61 R1.F2.B61 inv 00
	IOB[0]:PDRIVE: R1.F3.B66 R1.F3.B65 R1.F3.B64 R1.F3.B63 inv 0011
	IOB[0]:PULL: R1.F3.B68 R1.F2.B68 R1.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F3.B58 R1.F3.B62 R1.F2.B58 R1.F2.B59 R1.F3.B59 inv 00000
	IOB[0]:VREF: R1.F3.B71 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B33 inv 1
	IOB[1]:DCI_MODE: R1.F2.B40 R1.F2.B48 R1.F3.B47 R1.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R1.F2.B45 inv 0
	IOB[1]:IBUF_MODE: R1.F3.B42 R1.F2.B42 R1.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R1.F2.B39 R1.F2.B38 R1.F2.B37 R1.F2.B36 R1.F2.B35 inv 00110
	IOB[1]:OUTPUT_DIFF: R1.F2.B60 R1.F2.B46 R1.F2.B33 R1.F2.B73 inv 0000
	IOB[1]:OUTPUT_ENABLE: R1.F3.B43 R1.F2.B44 inv 00
	IOB[1]:OUTPUT_MISC: R1.F3.B34 R1.F2.B34 inv 00
	IOB[1]:PDRIVE: R1.F3.B39 R1.F3.B38 R1.F3.B37 R1.F3.B36 inv 0011
	IOB[1]:PULL: R1.F3.B41 R1.F2.B41 R1.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F3.B31 R1.F3.B35 R1.F2.B31 R1.F2.B32 R1.F3.B32 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B6 inv 1
	IOB[2]:DCI_MODE: R1.F2.B13 R1.F2.B21 R1.F3.B20 R1.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F2.B18 inv 0
	IOB[2]:IBUF_MODE: R1.F3.B15 R1.F2.B15 R1.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F2.B12 R1.F2.B11 R1.F2.B10 R1.F2.B9 R1.F2.B8 inv 00110
	IOB[2]:OUTPUT_ENABLE: R1.F3.B16 R1.F2.B17 inv 00
	IOB[2]:OUTPUT_MISC: R1.F3.B7 R1.F2.B7 inv 00
	IOB[2]:PDRIVE: R1.F3.B12 R1.F3.B11 R1.F3.B10 R1.F3.B9 inv 0011
	IOB[2]:PULL: R1.F3.B14 R1.F2.B14 R1.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F3.B4 R1.F3.B8 R1.F2.B4 R1.F2.B5 R1.F3.B5 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B60 inv 1
	IOB[3]:DCI_MODE: R0.F2.B67 R0.F2.B75 R0.F3.B74 R0.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F2.B72 inv 0
	IOB[3]:IBUF_MODE: R0.F3.B69 R0.F2.B69 R0.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F2.B66 R0.F2.B65 R0.F2.B64 R0.F2.B63 R0.F2.B62 inv 00110
	IOB[3]:OUTPUT_DIFF: R1.F2.B6 R0.F2.B73 R0.F2.B60 R1.F2.B19 inv 0000
	IOB[3]:OUTPUT_ENABLE: R0.F3.B70 R0.F2.B71 inv 00
	IOB[3]:OUTPUT_MISC: R0.F3.B61 R0.F2.B61 inv 00
	IOB[3]:PDRIVE: R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 inv 0011
	IOB[3]:PULL: R0.F3.B68 R0.F2.B68 R0.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F3.B58 R0.F3.B62 R0.F2.B58 R0.F2.B59 R0.F3.B59 inv 00000
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B33 inv 1
	IOB[4]:DCI_MODE: R0.F2.B40 R0.F2.B48 R0.F3.B47 R0.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F2.B45 inv 0
	IOB[4]:IBUF_MODE: R0.F3.B42 R0.F2.B42 R0.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 inv 00110
	IOB[4]:OUTPUT_ENABLE: R0.F3.B43 R0.F2.B44 inv 00
	IOB[4]:OUTPUT_MISC: R0.F3.B34 R0.F2.B34 inv 00
	IOB[4]:PDRIVE: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 inv 0011
	IOB[4]:PULL: R0.F3.B41 R0.F2.B41 R0.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F3.B31 R0.F3.B35 R0.F2.B31 R0.F2.B32 R0.F3.B32 inv 00000
	IOB[4]:VR: R0.F3.B48 inv 0
	IOB[5]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B6 inv 1
	IOB[5]:DCI_MODE: R0.F2.B13 R0.F2.B21 R0.F3.B20 R0.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R0.F2.B18 inv 0
	IOB[5]:IBUF_MODE: R0.F3.B15 R0.F2.B15 R0.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B9 R0.F2.B8 inv 00110
	IOB[5]:OUTPUT_DIFF: R0.F2.B33 R0.F2.B19 R0.F2.B6 R0.F2.B46 inv 0000
	IOB[5]:OUTPUT_ENABLE: R0.F3.B16 R0.F2.B17 inv 00
	IOB[5]:OUTPUT_MISC: R0.F3.B7 R0.F2.B7 inv 00
	IOB[5]:PDRIVE: R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 inv 0011
	IOB[5]:PULL: R0.F3.B14 R0.F2.B14 R0.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R0.F3.B4 R0.F3.B8 R0.F2.B4 R0.F2.B5 R0.F3.B5 inv 00000
	IOB[5]:VR: R0.F3.B21 inv 0
}

bstile IOB_V2P_NE1 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[0]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[0]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[0]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[0]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[0]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R0.F17.B8 R0.F12.B9 R0.F9.B11 R0.F21.B11 inv 0000
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[2]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[2]:IBUF_MODE: R0.F4.B10 R0.F7.B8 R0.F4.B6
		111: CMOS
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[2]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[2]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[2]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[2]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
}

bstile IOB_V2P_NE1_ALT {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[0]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[0]:IBUF_MODE: R0.F18.B6 R0.F21.B6 R0.F18.B7
		111: CMOS
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[0]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[0]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[0]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[2]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[2]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[2]:OUTPUT_DIFF: R0.F9.B11 R0.F6.B9 R0.F3.B9 R0.F12.B9 inv 0000
	IOB[2]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[2]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[2]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[2]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
}

bstile IOB_V2P_NE2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[0]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[0]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[0]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[0]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[0]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
	IOB[0]:VREF: R0.F21.B9 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R0.F17.B8 R0.F12.B9 R0.F9.B11 R0.F21.B11 inv 0000
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[2]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[2]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[2]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[2]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[2]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[2]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R1.F17.B11 inv 1
	IOB[3]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[3]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[3]:OUTPUT_DIFF: R0.F3.B9 R1.F21.B11 R1.F17.B8 R0.F6.B9 inv 0000
	IOB[3]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[3]:OUTPUT_MISC: R1.F16.B11 R1.F16.B9 inv 00
	IOB[3]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 inv 0011
	IOB[3]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F17.B9 R1.F17.B10 R1.F16.B8 R1.F17.B6 R1.F17.B7 inv 00000
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R1.F9.B9 inv 1
	IOB[4]:DCI_MODE: R1.F10.B11 R1.F12.B6 R1.F12.B7 R1.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R1.F13.B11 inv 0
	IOB[4]:IBUF_MODE: R1.F10.B8 R1.F10.B7 R1.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R1.F11.B11 R1.F11.B10 R1.F11.B6 R1.F8.B6 R1.F8.B11 inv 00110
	IOB[4]:OUTPUT_ENABLE: R1.F13.B8 R1.F13.B6 inv 00
	IOB[4]:OUTPUT_MISC: R1.F8.B10 R1.F8.B9 inv 00
	IOB[4]:PDRIVE: R1.F11.B9 R1.F11.B7 R1.F11.B8 R1.F8.B8 inv 0011
	IOB[4]:PULL: R1.F10.B6 R1.F10.B9 R1.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F9.B8 R1.F9.B6 R1.F8.B7 R1.F9.B10 R1.F9.B7 inv 00000
	IOB[4]:VR: R1.F12.B8 inv 0
	IOB[5]:BREFCLK_ENABLE: R1.F6.B11 inv 0
	IOB[5]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B11 inv 1
	IOB[5]:DCI_MODE: R1.F4.B11 R1.F6.B6 R1.F6.B8 R1.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R1.F7.B11 inv 0
	IOB[5]:IBUF_MODE: R1.F4.B10 R1.F4.B6 R1.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R1.F5.B9 R1.F5.B6 R1.F5.B8 R1.F0.B6 R1.F0.B9 inv 00110
	IOB[5]:OUTPUT_DIFF: R1.F9.B11 R1.F6.B9 R1.F3.B9 R1.F12.B9 inv 0000
	IOB[5]:OUTPUT_ENABLE: R1.F7.B10 R1.F7.B6 inv 00
	IOB[5]:OUTPUT_MISC: R1.F0.B10 R1.F0.B11 inv 00
	IOB[5]:PDRIVE: R1.F5.B11 R1.F5.B7 R1.F5.B10 R1.F0.B8 inv 0011
	IOB[5]:PULL: R1.F4.B7 R1.F4.B8 R1.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R1.F3.B8 R1.F3.B6 R1.F0.B7 R1.F3.B7 R1.F3.B10 inv 00000
	IOB[5]:VR: R1.F6.B7 inv 0
}

bstile IOB_V2P_NE2_CLK {
	BREFCLK_INT:ENABLE: R1.F7.B8 R1.F4.B10 inv 00
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[0]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[0]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[0]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[0]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[0]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R0.F17.B8 R0.F12.B9 R0.F9.B11 R0.F21.B11 inv 0000
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[2]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[2]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[2]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[2]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[2]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[2]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R1.F17.B11 inv 1
	IOB[3]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[3]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[3]:OUTPUT_DIFF: R0.F3.B9 R1.F21.B11 R1.F17.B8 R0.F6.B9 inv 0000
	IOB[3]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[3]:OUTPUT_MISC: R1.F16.B11 R1.F16.B9 inv 00
	IOB[3]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 inv 0011
	IOB[3]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F17.B9 R1.F17.B10 R1.F16.B8 R1.F17.B6 R1.F17.B7 inv 00000
}

bstile IOB_V2P_NW1 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[0]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[0]:IBUF_MODE: R0.F18.B6 R0.F21.B6 R0.F18.B7
		111: CMOS
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[0]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[0]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[0]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[2]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[2]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[2]:OUTPUT_DIFF: R0.F9.B11 R0.F6.B9 R0.F3.B9 R0.F12.B9 inv 0000
	IOB[2]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[2]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[2]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[2]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
}

bstile IOB_V2P_NW1_ALT {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[0]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[0]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[0]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[0]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[0]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R0.F17.B8 R0.F12.B9 R0.F9.B11 R0.F21.B11 inv 0000
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[2]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[2]:IBUF_MODE: R0.F4.B10 R0.F7.B8 R0.F4.B6
		111: CMOS
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[2]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[2]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[2]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[2]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
}

bstile IOB_V2P_NW2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[0]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[0]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[0]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[0]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[0]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
	IOB[0]:VR: R0.F20.B8 inv 0
	IOB[1]:BREFCLK_ENABLE: R0.F12.B11 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R0.F17.B8 R0.F12.B9 R0.F9.B11 R0.F21.B11 inv 0000
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[1]:VR: R0.F12.B8 inv 0
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[2]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[2]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[2]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[2]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[2]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[2]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R1.F17.B11 inv 1
	IOB[3]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[3]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[3]:OUTPUT_DIFF: R0.F3.B9 R1.F21.B11 R1.F17.B8 R0.F6.B9 inv 0000
	IOB[3]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[3]:OUTPUT_MISC: R1.F16.B11 R1.F16.B9 inv 00
	IOB[3]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 inv 0011
	IOB[3]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F17.B9 R1.F17.B10 R1.F16.B8 R1.F17.B6 R1.F17.B7 inv 00000
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R1.F9.B9 inv 1
	IOB[4]:DCI_MODE: R1.F10.B11 R1.F12.B6 R1.F12.B7 R1.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R1.F13.B11 inv 0
	IOB[4]:IBUF_MODE: R1.F10.B8 R1.F10.B7 R1.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R1.F11.B11 R1.F11.B10 R1.F11.B6 R1.F8.B6 R1.F8.B11 inv 00110
	IOB[4]:OUTPUT_ENABLE: R1.F13.B8 R1.F13.B6 inv 00
	IOB[4]:OUTPUT_MISC: R1.F8.B10 R1.F8.B9 inv 00
	IOB[4]:PDRIVE: R1.F11.B9 R1.F11.B7 R1.F11.B8 R1.F8.B8 inv 0011
	IOB[4]:PULL: R1.F10.B6 R1.F10.B9 R1.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F9.B8 R1.F9.B6 R1.F8.B7 R1.F9.B10 R1.F9.B7 inv 00000
	IOB[5]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B11 inv 1
	IOB[5]:DCI_MODE: R1.F4.B11 R1.F6.B6 R1.F6.B8 R1.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R1.F7.B11 inv 0
	IOB[5]:IBUF_MODE: R1.F4.B10 R1.F4.B6 R1.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R1.F5.B9 R1.F5.B6 R1.F5.B8 R1.F0.B6 R1.F0.B9 inv 00110
	IOB[5]:OUTPUT_DIFF: R1.F9.B11 R1.F6.B9 R1.F3.B9 R1.F12.B9 inv 0000
	IOB[5]:OUTPUT_ENABLE: R1.F7.B10 R1.F7.B6 inv 00
	IOB[5]:OUTPUT_MISC: R1.F0.B10 R1.F0.B11 inv 00
	IOB[5]:PDRIVE: R1.F5.B11 R1.F5.B7 R1.F5.B10 R1.F0.B8 inv 0011
	IOB[5]:PULL: R1.F4.B7 R1.F4.B8 R1.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R1.F3.B8 R1.F3.B6 R1.F0.B7 R1.F3.B7 R1.F3.B10 inv 00000
	IOB[5]:VREF: R1.F7.B7 inv 0
}

bstile IOB_V2P_SE1 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[0]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[0]:IBUF_MODE: R0.F4.B10 R0.F7.B8 R0.F4.B6
		111: CMOS
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[0]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[0]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[0]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[1]:VR: R0.F12.B8 inv 0
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[2]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[2]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[2]:OUTPUT_DIFF: R0.F9.B11 R0.F21.B11 R0.F17.B8 R0.F12.B9 inv 0000
	IOB[2]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[2]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[2]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[2]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
	IOB[2]:VR: R0.F20.B8 inv 0
}

bstile IOB_V2P_SE1_ALT {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[0]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[0]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[0]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[0]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[0]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R0.F3.B9 R0.F12.B9 R0.F9.B11 R0.F6.B9 inv 0000
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[2]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[2]:IBUF_MODE: R0.F18.B6 R0.F21.B6 R0.F18.B7
		111: CMOS
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[2]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[2]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[2]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[2]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
}

bstile IOB_V2P_SE2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B11 inv 1
	IOB[0]:DCI_MODE: R1.F4.B11 R1.F6.B6 R1.F6.B8 R1.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R1.F7.B11 inv 0
	IOB[0]:IBUF_MODE: R1.F4.B10 R1.F4.B6 R1.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R1.F5.B9 R1.F5.B6 R1.F5.B8 R1.F0.B6 R1.F0.B9 inv 00110
	IOB[0]:OUTPUT_ENABLE: R1.F7.B10 R1.F7.B6 inv 00
	IOB[0]:OUTPUT_MISC: R1.F0.B10 R1.F0.B11 inv 00
	IOB[0]:PDRIVE: R1.F5.B11 R1.F5.B7 R1.F5.B10 R1.F0.B8 inv 0011
	IOB[0]:PULL: R1.F4.B7 R1.F4.B8 R1.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F3.B8 R1.F3.B6 R1.F0.B7 R1.F3.B7 R1.F3.B10 inv 00000
	IOB[1]:BREFCLK_ENABLE: R1.F12.B11 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R1.F9.B9 inv 1
	IOB[1]:DCI_MODE: R1.F10.B11 R1.F12.B6 R1.F12.B7 R1.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R1.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R1.F10.B8 R1.F10.B7 R1.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R1.F11.B11 R1.F11.B10 R1.F11.B6 R1.F8.B6 R1.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R1.F3.B9 R1.F12.B9 R1.F9.B11 R1.F6.B9 inv 0000
	IOB[1]:OUTPUT_ENABLE: R1.F13.B8 R1.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R1.F8.B10 R1.F8.B9 inv 00
	IOB[1]:PDRIVE: R1.F11.B9 R1.F11.B7 R1.F11.B8 R1.F8.B8 inv 0011
	IOB[1]:PULL: R1.F10.B6 R1.F10.B9 R1.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F9.B8 R1.F9.B6 R1.F8.B7 R1.F9.B10 R1.F9.B7 inv 00000
	IOB[1]:VREF: R1.F13.B7 inv 0
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R1.F17.B11 inv 1
	IOB[2]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[2]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[2]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[2]:OUTPUT_MISC: R1.F16.B11 R1.F16.B9 inv 00
	IOB[2]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 inv 0011
	IOB[2]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F17.B9 R1.F17.B10 R1.F16.B8 R1.F17.B6 R1.F17.B7 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[3]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[3]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[3]:OUTPUT_DIFF: R1.F17.B8 R0.F6.B9 R0.F3.B9 R1.F21.B11 inv 0000
	IOB[3]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[3]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[3]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[3]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[4]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[4]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[4]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[4]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[4]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[4]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[5]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[5]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[5]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[5]:OUTPUT_DIFF: R0.F9.B11 R0.F21.B11 R0.F17.B8 R0.F12.B9 inv 0000
	IOB[5]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[5]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[5]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[5]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
	IOB[5]:VREF: R0.F21.B9 inv 0
}

bstile IOB_V2P_SE2_CLK {
	BREFCLK_INT:ENABLE: R1.F13.B10 R1.F10.B8 inv 00
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R1.F17.B11 inv 1
	IOB[2]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[2]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[2]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[2]:OUTPUT_MISC: R1.F16.B11 R1.F16.B9 inv 00
	IOB[2]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 inv 0011
	IOB[2]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F17.B9 R1.F17.B10 R1.F16.B8 R1.F17.B6 R1.F17.B7 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[3]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[3]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[3]:OUTPUT_DIFF: R1.F17.B8 R0.F6.B9 R0.F3.B9 R1.F21.B11 inv 0000
	IOB[3]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[3]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[3]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[3]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[4]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[4]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[4]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[4]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[4]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[4]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[5]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[5]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[5]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[5]:OUTPUT_DIFF: R0.F9.B11 R0.F21.B11 R0.F17.B8 R0.F12.B9 inv 0000
	IOB[5]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[5]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[5]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[5]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
}

bstile IOB_V2P_SW1 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[0]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[0]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[0]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[0]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[0]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[0]:VR: R0.F6.B7 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R0.F3.B9 R0.F12.B9 R0.F9.B11 R0.F6.B9 inv 0000
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[1]:VR: R0.F12.B8 inv 0
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[2]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[2]:IBUF_MODE: R0.F18.B6 R0.F21.B6 R0.F18.B7
		111: CMOS
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[2]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[2]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[2]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[2]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
}

bstile IOB_V2P_SW1_ALT {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[0]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[0]:IBUF_MODE: R0.F4.B10 R0.F7.B8 R0.F4.B6
		111: CMOS
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[0]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[0]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[0]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[2]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[2]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[2]:OUTPUT_DIFF: R0.F9.B11 R0.F21.B11 R0.F17.B8 R0.F12.B9 inv 0000
	IOB[2]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[2]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[2]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[2]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
}

bstile IOB_V2P_SW2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B11 inv 1
	IOB[0]:DCI_MODE: R1.F4.B11 R1.F6.B6 R1.F6.B8 R1.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R1.F7.B11 inv 0
	IOB[0]:IBUF_MODE: R1.F4.B10 R1.F4.B6 R1.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R1.F5.B9 R1.F5.B6 R1.F5.B8 R1.F0.B6 R1.F0.B9 inv 00110
	IOB[0]:OUTPUT_ENABLE: R1.F7.B10 R1.F7.B6 inv 00
	IOB[0]:OUTPUT_MISC: R1.F0.B10 R1.F0.B11 inv 00
	IOB[0]:PDRIVE: R1.F5.B11 R1.F5.B7 R1.F5.B10 R1.F0.B8 inv 0011
	IOB[0]:PULL: R1.F4.B7 R1.F4.B8 R1.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F3.B8 R1.F3.B6 R1.F0.B7 R1.F3.B7 R1.F3.B10 inv 00000
	IOB[0]:VREF: R1.F7.B7 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R1.F9.B9 inv 1
	IOB[1]:DCI_MODE: R1.F10.B11 R1.F12.B6 R1.F12.B7 R1.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R1.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R1.F10.B8 R1.F10.B7 R1.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R1.F11.B11 R1.F11.B10 R1.F11.B6 R1.F8.B6 R1.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R1.F3.B9 R1.F12.B9 R1.F9.B11 R1.F6.B9 inv 0000
	IOB[1]:OUTPUT_ENABLE: R1.F13.B8 R1.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R1.F8.B10 R1.F8.B9 inv 00
	IOB[1]:PDRIVE: R1.F11.B9 R1.F11.B7 R1.F11.B8 R1.F8.B8 inv 0011
	IOB[1]:PULL: R1.F10.B6 R1.F10.B9 R1.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F9.B8 R1.F9.B6 R1.F8.B7 R1.F9.B10 R1.F9.B7 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R1.F17.B11 inv 1
	IOB[2]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[2]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[2]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[2]:OUTPUT_MISC: R1.F16.B11 R1.F16.B9 inv 00
	IOB[2]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 inv 0011
	IOB[2]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F17.B9 R1.F17.B10 R1.F16.B8 R1.F17.B6 R1.F17.B7 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B11 inv 1
	IOB[3]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[3]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[3]:OUTPUT_DIFF: R1.F17.B8 R0.F6.B9 R0.F3.B9 R1.F21.B11 inv 0000
	IOB[3]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[3]:OUTPUT_MISC: R0.F0.B10 R0.F0.B11 inv 00
	IOB[3]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 inv 0011
	IOB[3]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F3.B8 R0.F3.B6 R0.F0.B7 R0.F3.B7 R0.F3.B10 inv 00000
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R0.F9.B9 inv 1
	IOB[4]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[4]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[4]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[4]:OUTPUT_MISC: R0.F8.B10 R0.F8.B9 inv 00
	IOB[4]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 inv 0011
	IOB[4]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F9.B8 R0.F9.B6 R0.F8.B7 R0.F9.B10 R0.F9.B7 inv 00000
	IOB[4]:VREF: R0.F13.B7 inv 0
	IOB[5]:BREFCLK_ENABLE: R0.F20.B6 inv 0
	IOB[5]:DCIUPDATEMODE_ASREQUIRED: R0.F17.B11 inv 1
	IOB[5]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[5]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[5]:OUTPUT_DIFF: R0.F9.B11 R0.F21.B11 R0.F17.B8 R0.F12.B9 inv 0000
	IOB[5]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[5]:OUTPUT_MISC: R0.F16.B11 R0.F16.B9 inv 00
	IOB[5]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 inv 0011
	IOB[5]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R0.F17.B9 R0.F17.B10 R0.F16.B8 R0.F17.B6 R0.F17.B7 inv 00000
}

bstile IOB_V2P_WN2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B6 inv 1
	IOB[0]:DCI_MODE: R0.F2.B13 R0.F2.B21 R0.F3.B20 R0.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F2.B18 inv 0
	IOB[0]:IBUF_MODE: R0.F3.B15 R0.F2.B15 R0.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B9 R0.F2.B8 inv 00110
	IOB[0]:OUTPUT_DIFF: R0.F2.B33 R0.F2.B19 R0.F2.B6 R0.F2.B46 inv 0000
	IOB[0]:OUTPUT_ENABLE: R0.F3.B16 R0.F2.B17 inv 00
	IOB[0]:OUTPUT_MISC: R0.F3.B7 R0.F2.B7 inv 00
	IOB[0]:PDRIVE: R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 inv 0011
	IOB[0]:PULL: R0.F3.B14 R0.F2.B14 R0.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F3.B4 R0.F3.B8 R0.F2.B4 R0.F2.B5 R0.F3.B5 inv 00000
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B33 inv 1
	IOB[1]:DCI_MODE: R0.F2.B40 R0.F2.B48 R0.F3.B47 R0.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F2.B45 inv 0
	IOB[1]:IBUF_MODE: R0.F3.B42 R0.F2.B42 R0.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 inv 00110
	IOB[1]:OUTPUT_ENABLE: R0.F3.B43 R0.F2.B44 inv 00
	IOB[1]:OUTPUT_MISC: R0.F3.B34 R0.F2.B34 inv 00
	IOB[1]:PDRIVE: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 inv 0011
	IOB[1]:PULL: R0.F3.B41 R0.F2.B41 R0.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F3.B31 R0.F3.B35 R0.F2.B31 R0.F2.B32 R0.F3.B32 inv 00000
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B60 inv 1
	IOB[2]:DCI_MODE: R0.F2.B67 R0.F2.B75 R0.F3.B74 R0.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F2.B72 inv 0
	IOB[2]:IBUF_MODE: R0.F3.B69 R0.F2.B69 R0.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F2.B66 R0.F2.B65 R0.F2.B64 R0.F2.B63 R0.F2.B62 inv 00110
	IOB[2]:OUTPUT_DIFF: R1.F2.B6 R0.F2.B73 R0.F2.B60 R1.F2.B19 inv 0000
	IOB[2]:OUTPUT_ENABLE: R0.F3.B70 R0.F2.B71 inv 00
	IOB[2]:OUTPUT_MISC: R0.F3.B61 R0.F2.B61 inv 00
	IOB[2]:PDRIVE: R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 inv 0011
	IOB[2]:PULL: R0.F3.B68 R0.F2.B68 R0.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B58 R0.F3.B62 R0.F2.B58 R0.F2.B59 R0.F3.B59 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B6 inv 1
	IOB[3]:DCI_MODE: R1.F2.B13 R1.F2.B21 R1.F3.B20 R1.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F2.B18 inv 0
	IOB[3]:IBUF_MODE: R1.F3.B15 R1.F2.B15 R1.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F2.B12 R1.F2.B11 R1.F2.B10 R1.F2.B9 R1.F2.B8 inv 00110
	IOB[3]:OUTPUT_ENABLE: R1.F3.B16 R1.F2.B17 inv 00
	IOB[3]:OUTPUT_MISC: R1.F3.B7 R1.F2.B7 inv 00
	IOB[3]:PDRIVE: R1.F3.B12 R1.F3.B11 R1.F3.B10 R1.F3.B9 inv 0011
	IOB[3]:PULL: R1.F3.B14 R1.F2.B14 R1.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F3.B4 R1.F3.B8 R1.F2.B4 R1.F2.B5 R1.F3.B5 inv 00000
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B33 inv 1
	IOB[4]:DCI_MODE: R1.F2.B40 R1.F2.B48 R1.F3.B47 R1.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R1.F2.B45 inv 0
	IOB[4]:IBUF_MODE: R1.F3.B42 R1.F2.B42 R1.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R1.F2.B39 R1.F2.B38 R1.F2.B37 R1.F2.B36 R1.F2.B35 inv 00110
	IOB[4]:OUTPUT_DIFF: R1.F2.B60 R1.F2.B46 R1.F2.B33 R1.F2.B73 inv 0000
	IOB[4]:OUTPUT_ENABLE: R1.F3.B43 R1.F2.B44 inv 00
	IOB[4]:OUTPUT_MISC: R1.F3.B34 R1.F2.B34 inv 00
	IOB[4]:PDRIVE: R1.F3.B39 R1.F3.B38 R1.F3.B37 R1.F3.B36 inv 0011
	IOB[4]:PULL: R1.F3.B41 R1.F2.B41 R1.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F3.B31 R1.F3.B35 R1.F2.B31 R1.F2.B32 R1.F3.B32 inv 00000
	IOB[4]:VR: R1.F3.B48 inv 0
	IOB[5]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B60 inv 1
	IOB[5]:DCI_MODE: R1.F2.B67 R1.F2.B75 R1.F3.B74 R1.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R1.F2.B72 inv 0
	IOB[5]:IBUF_MODE: R1.F3.B69 R1.F2.B69 R1.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R1.F2.B66 R1.F2.B65 R1.F2.B64 R1.F2.B63 R1.F2.B62 inv 00110
	IOB[5]:OUTPUT_ENABLE: R1.F3.B70 R1.F2.B71 inv 00
	IOB[5]:OUTPUT_MISC: R1.F3.B61 R1.F2.B61 inv 00
	IOB[5]:PDRIVE: R1.F3.B66 R1.F3.B65 R1.F3.B64 R1.F3.B63 inv 0011
	IOB[5]:PULL: R1.F3.B68 R1.F2.B68 R1.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R1.F3.B58 R1.F3.B62 R1.F2.B58 R1.F2.B59 R1.F3.B59 inv 00000
	IOB[5]:VR: R1.F3.B75 inv 0
	IOB[5]:VREF: R1.F3.B71 inv 0
}

bstile IOB_V2P_WS2 {
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B6 inv 1
	IOB[0]:DCI_MODE: R0.F2.B13 R0.F2.B21 R0.F3.B20 R0.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F2.B18 inv 0
	IOB[0]:IBUF_MODE: R0.F3.B15 R0.F2.B15 R0.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B9 R0.F2.B8 inv 00110
	IOB[0]:OUTPUT_DIFF: R0.F2.B33 R0.F2.B19 R0.F2.B6 R0.F2.B46 inv 0000
	IOB[0]:OUTPUT_ENABLE: R0.F3.B16 R0.F2.B17 inv 00
	IOB[0]:OUTPUT_MISC: R0.F3.B7 R0.F2.B7 inv 00
	IOB[0]:PDRIVE: R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 inv 0011
	IOB[0]:PULL: R0.F3.B14 R0.F2.B14 R0.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F3.B4 R0.F3.B8 R0.F2.B4 R0.F2.B5 R0.F3.B5 inv 00000
	IOB[0]:VR: R0.F3.B21 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B33 inv 1
	IOB[1]:DCI_MODE: R0.F2.B40 R0.F2.B48 R0.F3.B47 R0.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F2.B45 inv 0
	IOB[1]:IBUF_MODE: R0.F3.B42 R0.F2.B42 R0.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 inv 00110
	IOB[1]:OUTPUT_ENABLE: R0.F3.B43 R0.F2.B44 inv 00
	IOB[1]:OUTPUT_MISC: R0.F3.B34 R0.F2.B34 inv 00
	IOB[1]:PDRIVE: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 inv 0011
	IOB[1]:PULL: R0.F3.B41 R0.F2.B41 R0.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F3.B31 R0.F3.B35 R0.F2.B31 R0.F2.B32 R0.F3.B32 inv 00000
	IOB[1]:VR: R0.F3.B48 inv 0
	IOB[2]:DCIUPDATEMODE_ASREQUIRED: R0.F3.B60 inv 1
	IOB[2]:DCI_MODE: R0.F2.B67 R0.F2.B75 R0.F3.B74 R0.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F2.B72 inv 0
	IOB[2]:IBUF_MODE: R0.F3.B69 R0.F2.B69 R0.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F2.B66 R0.F2.B65 R0.F2.B64 R0.F2.B63 R0.F2.B62 inv 00110
	IOB[2]:OUTPUT_DIFF: R1.F2.B6 R0.F2.B73 R0.F2.B60 R1.F2.B19 inv 0000
	IOB[2]:OUTPUT_ENABLE: R0.F3.B70 R0.F2.B71 inv 00
	IOB[2]:OUTPUT_MISC: R0.F3.B61 R0.F2.B61 inv 00
	IOB[2]:PDRIVE: R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 inv 0011
	IOB[2]:PULL: R0.F3.B68 R0.F2.B68 R0.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B58 R0.F3.B62 R0.F2.B58 R0.F2.B59 R0.F3.B59 inv 00000
	IOB[3]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B6 inv 1
	IOB[3]:DCI_MODE: R1.F2.B13 R1.F2.B21 R1.F3.B20 R1.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F2.B18 inv 0
	IOB[3]:IBUF_MODE: R1.F3.B15 R1.F2.B15 R1.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F2.B12 R1.F2.B11 R1.F2.B10 R1.F2.B9 R1.F2.B8 inv 00110
	IOB[3]:OUTPUT_ENABLE: R1.F3.B16 R1.F2.B17 inv 00
	IOB[3]:OUTPUT_MISC: R1.F3.B7 R1.F2.B7 inv 00
	IOB[3]:PDRIVE: R1.F3.B12 R1.F3.B11 R1.F3.B10 R1.F3.B9 inv 0011
	IOB[3]:PULL: R1.F3.B14 R1.F2.B14 R1.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F3.B4 R1.F3.B8 R1.F2.B4 R1.F2.B5 R1.F3.B5 inv 00000
	IOB[4]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B33 inv 1
	IOB[4]:DCI_MODE: R1.F2.B40 R1.F2.B48 R1.F3.B47 R1.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R1.F2.B45 inv 0
	IOB[4]:IBUF_MODE: R1.F3.B42 R1.F2.B42 R1.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R1.F2.B39 R1.F2.B38 R1.F2.B37 R1.F2.B36 R1.F2.B35 inv 00110
	IOB[4]:OUTPUT_DIFF: R1.F2.B60 R1.F2.B46 R1.F2.B33 R1.F2.B73 inv 0000
	IOB[4]:OUTPUT_ENABLE: R1.F3.B43 R1.F2.B44 inv 00
	IOB[4]:OUTPUT_MISC: R1.F3.B34 R1.F2.B34 inv 00
	IOB[4]:PDRIVE: R1.F3.B39 R1.F3.B38 R1.F3.B37 R1.F3.B36 inv 0011
	IOB[4]:PULL: R1.F3.B41 R1.F2.B41 R1.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F3.B31 R1.F3.B35 R1.F2.B31 R1.F2.B32 R1.F3.B32 inv 00000
	IOB[5]:DCIUPDATEMODE_ASREQUIRED: R1.F3.B60 inv 1
	IOB[5]:DCI_MODE: R1.F2.B67 R1.F2.B75 R1.F3.B74 R1.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R1.F2.B72 inv 0
	IOB[5]:IBUF_MODE: R1.F3.B69 R1.F2.B69 R1.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R1.F2.B66 R1.F2.B65 R1.F2.B64 R1.F2.B63 R1.F2.B62 inv 00110
	IOB[5]:OUTPUT_ENABLE: R1.F3.B70 R1.F2.B71 inv 00
	IOB[5]:OUTPUT_MISC: R1.F3.B61 R1.F2.B61 inv 00
	IOB[5]:PDRIVE: R1.F3.B66 R1.F3.B65 R1.F3.B64 R1.F3.B63 inv 0011
	IOB[5]:PULL: R1.F3.B68 R1.F2.B68 R1.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R1.F3.B58 R1.F3.B62 R1.F2.B58 R1.F2.B59 R1.F3.B59 inv 00000
	IOB[5]:VREF: R1.F3.B71 inv 0
}

bstile IOB_V2_EN2 {
	IOB[0]:DCI_MODE: R1.F2.B67 R1.F2.B75 R1.F3.B74 R1.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R1.F2.B72 inv 0
	IOB[0]:IBUF_MODE: R1.F3.B69 R1.F2.B69 R1.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R1.F2.B66 R1.F2.B65 R1.F2.B64 R1.F2.B63 R1.F2.B62 inv 00110
	IOB[0]:OUTPUT_ENABLE: R1.F3.B70 R1.F2.B71 inv 00
	IOB[0]:OUTPUT_MISC: R1.F3.B61 inv 0
	IOB[0]:PDRIVE: R1.F3.B66 R1.F3.B65 R1.F3.B64 R1.F3.B63 R1.F3.B62 inv 00110
	IOB[0]:PULL: R1.F3.B68 R1.F2.B68 R1.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F3.B58 R1.F2.B58 R1.F3.B59 R1.F2.B59 inv 0000
	IOB[1]:DCI_MODE: R1.F2.B40 R1.F2.B48 R1.F3.B47 R1.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R1.F2.B45 inv 0
	IOB[1]:IBUF_MODE: R1.F3.B42 R1.F2.B42 R1.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R1.F2.B39 R1.F2.B38 R1.F2.B37 R1.F2.B36 R1.F2.B35 inv 00110
	IOB[1]:OUTPUT_DIFF: R1.F2.B60 R1.F2.B73 R1.F2.B46 R1.F3.B73 R1.F3.B46 R1.F2.B33 inv 000000
	IOB[1]:OUTPUT_ENABLE: R1.F3.B43 R1.F2.B44 inv 00
	IOB[1]:OUTPUT_MISC: R1.F3.B34 inv 0
	IOB[1]:PDRIVE: R1.F3.B39 R1.F3.B38 R1.F3.B37 R1.F3.B36 R1.F3.B35 inv 00110
	IOB[1]:PULL: R1.F3.B41 R1.F2.B41 R1.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F3.B31 R1.F2.B31 R1.F3.B32 R1.F2.B32 inv 0000
	IOB[2]:DCI_MODE: R1.F2.B13 R1.F2.B21 R1.F3.B20 R1.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F2.B18 inv 0
	IOB[2]:IBUF_MODE: R1.F3.B15 R1.F2.B15 R1.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F2.B12 R1.F2.B11 R1.F2.B10 R1.F2.B9 R1.F2.B8 inv 00110
	IOB[2]:OUTPUT_ENABLE: R1.F3.B16 R1.F2.B17 inv 00
	IOB[2]:OUTPUT_MISC: R1.F3.B7 inv 0
	IOB[2]:PDRIVE: R1.F3.B12 R1.F3.B11 R1.F3.B10 R1.F3.B9 R1.F3.B8 inv 00110
	IOB[2]:PULL: R1.F3.B14 R1.F2.B14 R1.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F3.B4 R1.F2.B4 R1.F3.B5 R1.F2.B5 inv 0000
	IOB[2]:VR: R1.F3.B21 inv 0
	IOB[3]:DCI_MODE: R0.F2.B67 R0.F2.B75 R0.F3.B74 R0.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F2.B72 inv 0
	IOB[3]:IBUF_MODE: R0.F3.B69 R0.F2.B69 R0.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F2.B66 R0.F2.B65 R0.F2.B64 R0.F2.B63 R0.F2.B62 inv 00110
	IOB[3]:OUTPUT_DIFF: R1.F2.B6 R1.F2.B19 R0.F2.B73 R1.F3.B19 R0.F3.B73 R0.F2.B60 inv 000000
	IOB[3]:OUTPUT_ENABLE: R0.F3.B70 R0.F2.B71 inv 00
	IOB[3]:OUTPUT_MISC: R0.F3.B61 inv 0
	IOB[3]:PDRIVE: R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 R0.F3.B62 inv 00110
	IOB[3]:PULL: R0.F3.B68 R0.F2.B68 R0.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F3.B58 R0.F2.B58 R0.F3.B59 R0.F2.B59 inv 0000
	IOB[3]:VR: R0.F3.B75 inv 0
	IOB[4]:DCI_MODE: R0.F2.B40 R0.F2.B48 R0.F3.B47 R0.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F2.B45 inv 0
	IOB[4]:IBUF_MODE: R0.F3.B42 R0.F2.B42 R0.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 inv 00110
	IOB[4]:OUTPUT_ENABLE: R0.F3.B43 R0.F2.B44 inv 00
	IOB[4]:OUTPUT_MISC: R0.F3.B34 inv 0
	IOB[4]:PDRIVE: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 R0.F3.B35 inv 00110
	IOB[4]:PULL: R0.F3.B41 R0.F2.B41 R0.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F3.B31 R0.F2.B31 R0.F3.B32 R0.F2.B32 inv 0000
	IOB[5]:DCI_MODE: R0.F2.B13 R0.F2.B21 R0.F3.B20 R0.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R0.F2.B18 inv 0
	IOB[5]:IBUF_MODE: R0.F3.B15 R0.F2.B15 R0.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B9 R0.F2.B8 inv 00110
	IOB[5]:OUTPUT_DIFF: R0.F2.B33 R0.F2.B46 R0.F2.B19 R0.F3.B46 R0.F3.B19 R0.F2.B6 inv 000000
	IOB[5]:OUTPUT_ENABLE: R0.F3.B16 R0.F2.B17 inv 00
	IOB[5]:OUTPUT_MISC: R0.F3.B7 inv 0
	IOB[5]:PDRIVE: R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 R0.F3.B8 inv 00110
	IOB[5]:PULL: R0.F3.B14 R0.F2.B14 R0.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R0.F3.B4 R0.F2.B4 R0.F3.B5 R0.F2.B5 inv 0000
	IOB[5]:VREF: R0.F3.B17 inv 0
}

bstile IOB_V2_ES2 {
	IOB[0]:DCI_MODE: R1.F2.B67 R1.F2.B75 R1.F3.B74 R1.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R1.F2.B72 inv 0
	IOB[0]:IBUF_MODE: R1.F3.B69 R1.F2.B69 R1.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R1.F2.B66 R1.F2.B65 R1.F2.B64 R1.F2.B63 R1.F2.B62 inv 00110
	IOB[0]:OUTPUT_ENABLE: R1.F3.B70 R1.F2.B71 inv 00
	IOB[0]:OUTPUT_MISC: R1.F3.B61 inv 0
	IOB[0]:PDRIVE: R1.F3.B66 R1.F3.B65 R1.F3.B64 R1.F3.B63 R1.F3.B62 inv 00110
	IOB[0]:PULL: R1.F3.B68 R1.F2.B68 R1.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F3.B58 R1.F2.B58 R1.F3.B59 R1.F2.B59 inv 0000
	IOB[0]:VREF: R1.F3.B71 inv 0
	IOB[1]:DCI_MODE: R1.F2.B40 R1.F2.B48 R1.F3.B47 R1.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R1.F2.B45 inv 0
	IOB[1]:IBUF_MODE: R1.F3.B42 R1.F2.B42 R1.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R1.F2.B39 R1.F2.B38 R1.F2.B37 R1.F2.B36 R1.F2.B35 inv 00110
	IOB[1]:OUTPUT_DIFF: R1.F2.B60 R1.F2.B73 R1.F2.B46 R1.F3.B73 R1.F3.B46 R1.F2.B33 inv 000000
	IOB[1]:OUTPUT_ENABLE: R1.F3.B43 R1.F2.B44 inv 00
	IOB[1]:OUTPUT_MISC: R1.F3.B34 inv 0
	IOB[1]:PDRIVE: R1.F3.B39 R1.F3.B38 R1.F3.B37 R1.F3.B36 R1.F3.B35 inv 00110
	IOB[1]:PULL: R1.F3.B41 R1.F2.B41 R1.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F3.B31 R1.F2.B31 R1.F3.B32 R1.F2.B32 inv 0000
	IOB[2]:DCI_MODE: R1.F2.B13 R1.F2.B21 R1.F3.B20 R1.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F2.B18 inv 0
	IOB[2]:IBUF_MODE: R1.F3.B15 R1.F2.B15 R1.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F2.B12 R1.F2.B11 R1.F2.B10 R1.F2.B9 R1.F2.B8 inv 00110
	IOB[2]:OUTPUT_ENABLE: R1.F3.B16 R1.F2.B17 inv 00
	IOB[2]:OUTPUT_MISC: R1.F3.B7 inv 0
	IOB[2]:PDRIVE: R1.F3.B12 R1.F3.B11 R1.F3.B10 R1.F3.B9 R1.F3.B8 inv 00110
	IOB[2]:PULL: R1.F3.B14 R1.F2.B14 R1.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F3.B4 R1.F2.B4 R1.F3.B5 R1.F2.B5 inv 0000
	IOB[2]:VR: R1.F3.B21 inv 0
	IOB[3]:DCI_MODE: R0.F2.B67 R0.F2.B75 R0.F3.B74 R0.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F2.B72 inv 0
	IOB[3]:IBUF_MODE: R0.F3.B69 R0.F2.B69 R0.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F2.B66 R0.F2.B65 R0.F2.B64 R0.F2.B63 R0.F2.B62 inv 00110
	IOB[3]:OUTPUT_DIFF: R1.F2.B6 R1.F2.B19 R0.F2.B73 R1.F3.B19 R0.F3.B73 R0.F2.B60 inv 000000
	IOB[3]:OUTPUT_ENABLE: R0.F3.B70 R0.F2.B71 inv 00
	IOB[3]:OUTPUT_MISC: R0.F3.B61 inv 0
	IOB[3]:PDRIVE: R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 R0.F3.B62 inv 00110
	IOB[3]:PULL: R0.F3.B68 R0.F2.B68 R0.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F3.B58 R0.F2.B58 R0.F3.B59 R0.F2.B59 inv 0000
	IOB[3]:VR: R0.F3.B75 inv 0
	IOB[4]:DCI_MODE: R0.F2.B40 R0.F2.B48 R0.F3.B47 R0.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F2.B45 inv 0
	IOB[4]:IBUF_MODE: R0.F3.B42 R0.F2.B42 R0.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 inv 00110
	IOB[4]:OUTPUT_ENABLE: R0.F3.B43 R0.F2.B44 inv 00
	IOB[4]:OUTPUT_MISC: R0.F3.B34 inv 0
	IOB[4]:PDRIVE: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 R0.F3.B35 inv 00110
	IOB[4]:PULL: R0.F3.B41 R0.F2.B41 R0.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F3.B31 R0.F2.B31 R0.F3.B32 R0.F2.B32 inv 0000
	IOB[5]:DCI_MODE: R0.F2.B13 R0.F2.B21 R0.F3.B20 R0.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R0.F2.B18 inv 0
	IOB[5]:IBUF_MODE: R0.F3.B15 R0.F2.B15 R0.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B9 R0.F2.B8 inv 00110
	IOB[5]:OUTPUT_DIFF: R0.F2.B33 R0.F2.B46 R0.F2.B19 R0.F3.B46 R0.F3.B19 R0.F2.B6 inv 000000
	IOB[5]:OUTPUT_ENABLE: R0.F3.B16 R0.F2.B17 inv 00
	IOB[5]:OUTPUT_MISC: R0.F3.B7 inv 0
	IOB[5]:PDRIVE: R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 R0.F3.B8 inv 00110
	IOB[5]:PULL: R0.F3.B14 R0.F2.B14 R0.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R0.F3.B4 R0.F2.B4 R0.F3.B5 R0.F2.B5 inv 0000
}

bstile IOB_V2_NE2 {
	IOB[0]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[0]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[0]:OUTPUT_MISC: R0.F16.B11 inv 0
	IOB[0]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 R0.F16.B8 inv 00110
	IOB[0]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F17.B9 R0.F17.B10 R0.F17.B7 R0.F17.B6 inv 0000
	IOB[0]:VR: R0.F20.B8 inv 0
	IOB[0]:VREF: R0.F21.B9 inv 0
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R0.F17.B8 R0.F21.B11 R0.F12.B9 R0.F20.B6 R0.F12.B11 R0.F9.B11 inv 000000
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 inv 0
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 R0.F8.B7 inv 00110
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F9.B10 R0.F9.B7 inv 0000
	IOB[1]:VR: R0.F12.B8 inv 0
	IOB[2]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[2]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[2]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[2]:OUTPUT_MISC: R0.F0.B10 inv 0
	IOB[2]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 R0.F0.B7 inv 00110
	IOB[2]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B8 R0.F3.B6 R0.F3.B10 R0.F3.B7 inv 0000
	IOB[3]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[3]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[3]:OUTPUT_DIFF: R0.F3.B9 R1.F21.B11 R0.F6.B9 R1.F20.B6 R0.F6.B11 R1.F17.B8 inv 000000
	IOB[3]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[3]:OUTPUT_MISC: R1.F16.B11 inv 0
	IOB[3]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 R1.F16.B8 inv 00110
	IOB[3]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F17.B9 R1.F17.B10 R1.F17.B7 R1.F17.B6 inv 0000
	IOB[4]:DCI_MODE: R1.F10.B11 R1.F12.B6 R1.F12.B7 R1.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R1.F13.B11 inv 0
	IOB[4]:IBUF_MODE: R1.F10.B8 R1.F10.B7 R1.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R1.F11.B11 R1.F11.B10 R1.F11.B6 R1.F8.B6 R1.F8.B11 inv 00110
	IOB[4]:OUTPUT_ENABLE: R1.F13.B8 R1.F13.B6 inv 00
	IOB[4]:OUTPUT_MISC: R1.F8.B10 inv 0
	IOB[4]:PDRIVE: R1.F11.B9 R1.F11.B7 R1.F11.B8 R1.F8.B8 R1.F8.B7 inv 00110
	IOB[4]:PULL: R1.F10.B6 R1.F10.B9 R1.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F9.B8 R1.F9.B6 R1.F9.B10 R1.F9.B7 inv 0000
	IOB[5]:DCI_MODE: R1.F4.B11 R1.F6.B6 R1.F6.B8 R1.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R1.F7.B11 inv 0
	IOB[5]:IBUF_MODE: R1.F4.B10 R1.F4.B6 R1.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R1.F5.B9 R1.F5.B6 R1.F5.B8 R1.F0.B6 R1.F0.B9 inv 00110
	IOB[5]:OUTPUT_DIFF: R1.F9.B11 R1.F12.B9 R1.F6.B9 R1.F12.B11 R1.F6.B11 R1.F3.B9 inv 000000
	IOB[5]:OUTPUT_ENABLE: R1.F7.B10 R1.F7.B6 inv 00
	IOB[5]:OUTPUT_MISC: R1.F0.B10 inv 0
	IOB[5]:PDRIVE: R1.F5.B11 R1.F5.B7 R1.F5.B10 R1.F0.B8 R1.F0.B7 inv 00110
	IOB[5]:PULL: R1.F4.B7 R1.F4.B8 R1.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R1.F3.B8 R1.F3.B6 R1.F3.B10 R1.F3.B7 inv 0000
	IOB[5]:VREF: R1.F7.B7 inv 0
}

bstile IOB_V2_NW2 {
	IOB[0]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[0]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[0]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[0]:OUTPUT_MISC: R0.F16.B11 inv 0
	IOB[0]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 R0.F16.B8 inv 00110
	IOB[0]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F17.B9 R0.F17.B10 R0.F17.B7 R0.F17.B6 inv 0000
	IOB[0]:VREF: R0.F21.B9 inv 0
	IOB[1]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R0.F17.B8 R0.F21.B11 R0.F12.B9 R0.F20.B6 R0.F12.B11 R0.F9.B11 inv 000000
	IOB[1]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R0.F8.B10 inv 0
	IOB[1]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 R0.F8.B7 inv 00110
	IOB[1]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F9.B8 R0.F9.B6 R0.F9.B10 R0.F9.B7 inv 0000
	IOB[2]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[2]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[2]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[2]:OUTPUT_MISC: R0.F0.B10 inv 0
	IOB[2]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 R0.F0.B7 inv 00110
	IOB[2]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B8 R0.F3.B6 R0.F3.B10 R0.F3.B7 inv 0000
	IOB[3]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[3]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[3]:OUTPUT_DIFF: R0.F3.B9 R1.F21.B11 R0.F6.B9 R1.F20.B6 R0.F6.B11 R1.F17.B8 inv 000000
	IOB[3]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[3]:OUTPUT_MISC: R1.F16.B11 inv 0
	IOB[3]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 R1.F16.B8 inv 00110
	IOB[3]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F17.B9 R1.F17.B10 R1.F17.B7 R1.F17.B6 inv 0000
	IOB[4]:DCI_MODE: R1.F10.B11 R1.F12.B6 R1.F12.B7 R1.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R1.F13.B11 inv 0
	IOB[4]:IBUF_MODE: R1.F10.B8 R1.F10.B7 R1.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R1.F11.B11 R1.F11.B10 R1.F11.B6 R1.F8.B6 R1.F8.B11 inv 00110
	IOB[4]:OUTPUT_ENABLE: R1.F13.B8 R1.F13.B6 inv 00
	IOB[4]:OUTPUT_MISC: R1.F8.B10 inv 0
	IOB[4]:PDRIVE: R1.F11.B9 R1.F11.B7 R1.F11.B8 R1.F8.B8 R1.F8.B7 inv 00110
	IOB[4]:PULL: R1.F10.B6 R1.F10.B9 R1.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F9.B8 R1.F9.B6 R1.F9.B10 R1.F9.B7 inv 0000
	IOB[4]:VR: R1.F12.B8 inv 0
	IOB[5]:DCI_MODE: R1.F4.B11 R1.F6.B6 R1.F6.B8 R1.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R1.F7.B11 inv 0
	IOB[5]:IBUF_MODE: R1.F4.B10 R1.F4.B6 R1.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R1.F5.B9 R1.F5.B6 R1.F5.B8 R1.F0.B6 R1.F0.B9 inv 00110
	IOB[5]:OUTPUT_DIFF: R1.F9.B11 R1.F12.B9 R1.F6.B9 R1.F12.B11 R1.F6.B11 R1.F3.B9 inv 000000
	IOB[5]:OUTPUT_ENABLE: R1.F7.B10 R1.F7.B6 inv 00
	IOB[5]:OUTPUT_MISC: R1.F0.B10 inv 0
	IOB[5]:PDRIVE: R1.F5.B11 R1.F5.B7 R1.F5.B10 R1.F0.B8 R1.F0.B7 inv 00110
	IOB[5]:PULL: R1.F4.B7 R1.F4.B8 R1.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R1.F3.B8 R1.F3.B6 R1.F3.B10 R1.F3.B7 inv 0000
	IOB[5]:VR: R1.F6.B7 inv 0
	IOB[5]:VREF: R1.F7.B7 inv 0
}

bstile IOB_V2_SE2 {
	IOB[0]:DCI_MODE: R1.F4.B11 R1.F6.B6 R1.F6.B8 R1.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R1.F7.B11 inv 0
	IOB[0]:IBUF_MODE: R1.F4.B10 R1.F4.B6 R1.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R1.F5.B9 R1.F5.B6 R1.F5.B8 R1.F0.B6 R1.F0.B9 inv 00110
	IOB[0]:OUTPUT_ENABLE: R1.F7.B10 R1.F7.B6 inv 00
	IOB[0]:OUTPUT_MISC: R1.F0.B10 inv 0
	IOB[0]:PDRIVE: R1.F5.B11 R1.F5.B7 R1.F5.B10 R1.F0.B8 R1.F0.B7 inv 00110
	IOB[0]:PULL: R1.F4.B7 R1.F4.B8 R1.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F3.B8 R1.F3.B6 R1.F3.B10 R1.F3.B7 inv 0000
	IOB[0]:VREF: R1.F7.B7 inv 0
	IOB[1]:DCI_MODE: R1.F10.B11 R1.F12.B6 R1.F12.B7 R1.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R1.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R1.F10.B8 R1.F10.B7 R1.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R1.F11.B11 R1.F11.B10 R1.F11.B6 R1.F8.B6 R1.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R1.F3.B9 R1.F12.B9 R1.F6.B9 R1.F12.B11 R1.F6.B11 R1.F9.B11 inv 000000
	IOB[1]:OUTPUT_ENABLE: R1.F13.B8 R1.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R1.F8.B10 inv 0
	IOB[1]:PDRIVE: R1.F11.B9 R1.F11.B7 R1.F11.B8 R1.F8.B8 R1.F8.B7 inv 00110
	IOB[1]:PULL: R1.F10.B6 R1.F10.B9 R1.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F9.B8 R1.F9.B6 R1.F9.B10 R1.F9.B7 inv 0000
	IOB[2]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[2]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[2]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[2]:OUTPUT_MISC: R1.F16.B11 inv 0
	IOB[2]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 R1.F16.B8 inv 00110
	IOB[2]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F17.B9 R1.F17.B10 R1.F17.B7 R1.F17.B6 inv 0000
	IOB[3]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[3]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[3]:OUTPUT_DIFF: R1.F17.B8 R1.F21.B11 R0.F6.B9 R1.F20.B6 R0.F6.B11 R0.F3.B9 inv 000000
	IOB[3]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[3]:OUTPUT_MISC: R0.F0.B10 inv 0
	IOB[3]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 R0.F0.B7 inv 00110
	IOB[3]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F3.B8 R0.F3.B6 R0.F3.B10 R0.F3.B7 inv 0000
	IOB[4]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[4]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[4]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[4]:OUTPUT_MISC: R0.F8.B10 inv 0
	IOB[4]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 R0.F8.B7 inv 00110
	IOB[4]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F9.B8 R0.F9.B6 R0.F9.B10 R0.F9.B7 inv 0000
	IOB[4]:VR: R0.F12.B8 inv 0
	IOB[5]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[5]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[5]:OUTPUT_DIFF: R0.F9.B11 R0.F21.B11 R0.F12.B9 R0.F20.B6 R0.F12.B11 R0.F17.B8 inv 000000
	IOB[5]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[5]:OUTPUT_MISC: R0.F16.B11 inv 0
	IOB[5]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 R0.F16.B8 inv 00110
	IOB[5]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R0.F17.B9 R0.F17.B10 R0.F17.B7 R0.F17.B6 inv 0000
	IOB[5]:VR: R0.F20.B8 inv 0
	IOB[5]:VREF: R0.F21.B9 inv 0
}

bstile IOB_V2_SW2 {
	IOB[0]:DCI_MODE: R1.F4.B11 R1.F6.B6 R1.F6.B8 R1.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R1.F7.B11 inv 0
	IOB[0]:IBUF_MODE: R1.F4.B10 R1.F4.B6 R1.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R1.F5.B9 R1.F5.B6 R1.F5.B8 R1.F0.B6 R1.F0.B9 inv 00110
	IOB[0]:OUTPUT_ENABLE: R1.F7.B10 R1.F7.B6 inv 00
	IOB[0]:OUTPUT_MISC: R1.F0.B10 inv 0
	IOB[0]:PDRIVE: R1.F5.B11 R1.F5.B7 R1.F5.B10 R1.F0.B8 R1.F0.B7 inv 00110
	IOB[0]:PULL: R1.F4.B7 R1.F4.B8 R1.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R1.F3.B8 R1.F3.B6 R1.F3.B10 R1.F3.B7 inv 0000
	IOB[0]:VR: R1.F6.B7 inv 0
	IOB[0]:VREF: R1.F7.B7 inv 0
	IOB[1]:DCI_MODE: R1.F10.B11 R1.F12.B6 R1.F12.B7 R1.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R1.F13.B11 inv 0
	IOB[1]:IBUF_MODE: R1.F10.B8 R1.F10.B7 R1.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R1.F11.B11 R1.F11.B10 R1.F11.B6 R1.F8.B6 R1.F8.B11 inv 00110
	IOB[1]:OUTPUT_DIFF: R1.F3.B9 R1.F12.B9 R1.F6.B9 R1.F12.B11 R1.F6.B11 R1.F9.B11 inv 000000
	IOB[1]:OUTPUT_ENABLE: R1.F13.B8 R1.F13.B6 inv 00
	IOB[1]:OUTPUT_MISC: R1.F8.B10 inv 0
	IOB[1]:PDRIVE: R1.F11.B9 R1.F11.B7 R1.F11.B8 R1.F8.B8 R1.F8.B7 inv 00110
	IOB[1]:PULL: R1.F10.B6 R1.F10.B9 R1.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R1.F9.B8 R1.F9.B6 R1.F9.B10 R1.F9.B7 inv 0000
	IOB[1]:VR: R1.F12.B8 inv 0
	IOB[2]:DCI_MODE: R1.F18.B11 R1.F20.B7 R1.F20.B10 R1.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R1.F21.B10 inv 0
	IOB[2]:IBUF_MODE: R1.F18.B6 R1.F18.B7 R1.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R1.F19.B11 R1.F19.B10 R1.F19.B6 R1.F16.B7 R1.F16.B10 inv 00110
	IOB[2]:OUTPUT_ENABLE: R1.F21.B8 R1.F21.B7 inv 00
	IOB[2]:OUTPUT_MISC: R1.F16.B11 inv 0
	IOB[2]:PDRIVE: R1.F19.B9 R1.F19.B7 R1.F19.B8 R1.F16.B6 R1.F16.B8 inv 00110
	IOB[2]:PULL: R1.F18.B8 R1.F18.B9 R1.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R1.F17.B9 R1.F17.B10 R1.F17.B7 R1.F17.B6 inv 0000
	IOB[3]:DCI_MODE: R0.F4.B11 R0.F6.B6 R0.F6.B8 R0.F6.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R0.F7.B11 inv 0
	IOB[3]:IBUF_MODE: R0.F4.B10 R0.F4.B6 R0.F7.B8
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R0.F5.B9 R0.F5.B6 R0.F5.B8 R0.F0.B6 R0.F0.B9 inv 00110
	IOB[3]:OUTPUT_DIFF: R1.F17.B8 R1.F21.B11 R0.F6.B9 R1.F20.B6 R0.F6.B11 R0.F3.B9 inv 000000
	IOB[3]:OUTPUT_ENABLE: R0.F7.B10 R0.F7.B6 inv 00
	IOB[3]:OUTPUT_MISC: R0.F0.B10 inv 0
	IOB[3]:PDRIVE: R0.F5.B11 R0.F5.B7 R0.F5.B10 R0.F0.B8 R0.F0.B7 inv 00110
	IOB[3]:PULL: R0.F4.B7 R0.F4.B8 R0.F4.B9
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R0.F3.B8 R0.F3.B6 R0.F3.B10 R0.F3.B7 inv 0000
	IOB[4]:DCI_MODE: R0.F10.B11 R0.F12.B6 R0.F12.B7 R0.F12.B10
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R0.F13.B11 inv 0
	IOB[4]:IBUF_MODE: R0.F10.B8 R0.F10.B7 R0.F13.B10
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R0.F11.B11 R0.F11.B10 R0.F11.B6 R0.F8.B6 R0.F8.B11 inv 00110
	IOB[4]:OUTPUT_ENABLE: R0.F13.B8 R0.F13.B6 inv 00
	IOB[4]:OUTPUT_MISC: R0.F8.B10 inv 0
	IOB[4]:PDRIVE: R0.F11.B9 R0.F11.B7 R0.F11.B8 R0.F8.B8 R0.F8.B7 inv 00110
	IOB[4]:PULL: R0.F10.B6 R0.F10.B9 R0.F10.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R0.F9.B8 R0.F9.B6 R0.F9.B10 R0.F9.B7 inv 0000
	IOB[5]:DCI_MODE: R0.F18.B11 R0.F20.B7 R0.F20.B10 R0.F20.B11
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R0.F21.B10 inv 0
	IOB[5]:IBUF_MODE: R0.F18.B6 R0.F18.B7 R0.F21.B6
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R0.F19.B11 R0.F19.B10 R0.F19.B6 R0.F16.B7 R0.F16.B10 inv 00110
	IOB[5]:OUTPUT_DIFF: R0.F9.B11 R0.F21.B11 R0.F12.B9 R0.F20.B6 R0.F12.B11 R0.F17.B8 inv 000000
	IOB[5]:OUTPUT_ENABLE: R0.F21.B8 R0.F21.B7 inv 00
	IOB[5]:OUTPUT_MISC: R0.F16.B11 inv 0
	IOB[5]:PDRIVE: R0.F19.B9 R0.F19.B7 R0.F19.B8 R0.F16.B6 R0.F16.B8 inv 00110
	IOB[5]:PULL: R0.F18.B8 R0.F18.B9 R0.F18.B10
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R0.F17.B9 R0.F17.B10 R0.F17.B7 R0.F17.B6 inv 0000
	IOB[5]:VREF: R0.F21.B9 inv 0
}

bstile IOB_V2_WN2 {
	IOB[0]:DCI_MODE: R0.F2.B13 R0.F2.B21 R0.F3.B20 R0.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F2.B18 inv 0
	IOB[0]:IBUF_MODE: R0.F3.B15 R0.F2.B15 R0.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B9 R0.F2.B8 inv 00110
	IOB[0]:OUTPUT_DIFF: R0.F2.B33 R0.F2.B46 R0.F2.B19 R0.F3.B46 R0.F3.B19 R0.F2.B6 inv 000000
	IOB[0]:OUTPUT_ENABLE: R0.F3.B16 R0.F2.B17 inv 00
	IOB[0]:OUTPUT_MISC: R0.F3.B7 inv 0
	IOB[0]:PDRIVE: R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 R0.F3.B8 inv 00110
	IOB[0]:PULL: R0.F3.B14 R0.F2.B14 R0.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F3.B4 R0.F2.B4 R0.F3.B5 R0.F2.B5 inv 0000
	IOB[0]:VREF: R0.F3.B17 inv 0
	IOB[1]:DCI_MODE: R0.F2.B40 R0.F2.B48 R0.F3.B47 R0.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F2.B45 inv 0
	IOB[1]:IBUF_MODE: R0.F3.B42 R0.F2.B42 R0.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 inv 00110
	IOB[1]:OUTPUT_ENABLE: R0.F3.B43 R0.F2.B44 inv 00
	IOB[1]:OUTPUT_MISC: R0.F3.B34 inv 0
	IOB[1]:PDRIVE: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 R0.F3.B35 inv 00110
	IOB[1]:PULL: R0.F3.B41 R0.F2.B41 R0.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F3.B31 R0.F2.B31 R0.F3.B32 R0.F2.B32 inv 0000
	IOB[2]:DCI_MODE: R0.F2.B67 R0.F2.B75 R0.F3.B74 R0.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F2.B72 inv 0
	IOB[2]:IBUF_MODE: R0.F3.B69 R0.F2.B69 R0.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F2.B66 R0.F2.B65 R0.F2.B64 R0.F2.B63 R0.F2.B62 inv 00110
	IOB[2]:OUTPUT_DIFF: R1.F2.B6 R1.F2.B19 R0.F2.B73 R1.F3.B19 R0.F3.B73 R0.F2.B60 inv 000000
	IOB[2]:OUTPUT_ENABLE: R0.F3.B70 R0.F2.B71 inv 00
	IOB[2]:OUTPUT_MISC: R0.F3.B61 inv 0
	IOB[2]:PDRIVE: R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 R0.F3.B62 inv 00110
	IOB[2]:PULL: R0.F3.B68 R0.F2.B68 R0.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B58 R0.F2.B58 R0.F3.B59 R0.F2.B59 inv 0000
	IOB[2]:VR: R0.F3.B75 inv 0
	IOB[3]:DCI_MODE: R1.F2.B13 R1.F2.B21 R1.F3.B20 R1.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F2.B18 inv 0
	IOB[3]:IBUF_MODE: R1.F3.B15 R1.F2.B15 R1.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F2.B12 R1.F2.B11 R1.F2.B10 R1.F2.B9 R1.F2.B8 inv 00110
	IOB[3]:OUTPUT_ENABLE: R1.F3.B16 R1.F2.B17 inv 00
	IOB[3]:OUTPUT_MISC: R1.F3.B7 inv 0
	IOB[3]:PDRIVE: R1.F3.B12 R1.F3.B11 R1.F3.B10 R1.F3.B9 R1.F3.B8 inv 00110
	IOB[3]:PULL: R1.F3.B14 R1.F2.B14 R1.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F3.B4 R1.F2.B4 R1.F3.B5 R1.F2.B5 inv 0000
	IOB[3]:VR: R1.F3.B21 inv 0
	IOB[4]:DCI_MODE: R1.F2.B40 R1.F2.B48 R1.F3.B47 R1.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R1.F2.B45 inv 0
	IOB[4]:IBUF_MODE: R1.F3.B42 R1.F2.B42 R1.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R1.F2.B39 R1.F2.B38 R1.F2.B37 R1.F2.B36 R1.F2.B35 inv 00110
	IOB[4]:OUTPUT_DIFF: R1.F2.B60 R1.F2.B73 R1.F2.B46 R1.F3.B73 R1.F3.B46 R1.F2.B33 inv 000000
	IOB[4]:OUTPUT_ENABLE: R1.F3.B43 R1.F2.B44 inv 00
	IOB[4]:OUTPUT_MISC: R1.F3.B34 inv 0
	IOB[4]:PDRIVE: R1.F3.B39 R1.F3.B38 R1.F3.B37 R1.F3.B36 R1.F3.B35 inv 00110
	IOB[4]:PULL: R1.F3.B41 R1.F2.B41 R1.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F3.B31 R1.F2.B31 R1.F3.B32 R1.F2.B32 inv 0000
	IOB[5]:DCI_MODE: R1.F2.B67 R1.F2.B75 R1.F3.B74 R1.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R1.F2.B72 inv 0
	IOB[5]:IBUF_MODE: R1.F3.B69 R1.F2.B69 R1.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R1.F2.B66 R1.F2.B65 R1.F2.B64 R1.F2.B63 R1.F2.B62 inv 00110
	IOB[5]:OUTPUT_ENABLE: R1.F3.B70 R1.F2.B71 inv 00
	IOB[5]:OUTPUT_MISC: R1.F3.B61 inv 0
	IOB[5]:PDRIVE: R1.F3.B66 R1.F3.B65 R1.F3.B64 R1.F3.B63 R1.F3.B62 inv 00110
	IOB[5]:PULL: R1.F3.B68 R1.F2.B68 R1.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R1.F3.B58 R1.F2.B58 R1.F3.B59 R1.F2.B59 inv 0000
}

bstile IOB_V2_WS2 {
	IOB[0]:DCI_MODE: R0.F2.B13 R0.F2.B21 R0.F3.B20 R0.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[0]:DISABLE_GTS: R0.F2.B18 inv 0
	IOB[0]:IBUF_MODE: R0.F3.B15 R0.F2.B15 R0.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[0]:NDRIVE: R0.F2.B12 R0.F2.B11 R0.F2.B10 R0.F2.B9 R0.F2.B8 inv 00110
	IOB[0]:OUTPUT_DIFF: R0.F2.B33 R0.F2.B46 R0.F2.B19 R0.F3.B46 R0.F3.B19 R0.F2.B6 inv 000000
	IOB[0]:OUTPUT_ENABLE: R0.F3.B16 R0.F2.B17 inv 00
	IOB[0]:OUTPUT_MISC: R0.F3.B7 inv 0
	IOB[0]:PDRIVE: R0.F3.B12 R0.F3.B11 R0.F3.B10 R0.F3.B9 R0.F3.B8 inv 00110
	IOB[0]:PULL: R0.F3.B14 R0.F2.B14 R0.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:SLEW: R0.F3.B4 R0.F2.B4 R0.F3.B5 R0.F2.B5 inv 0000
	IOB[1]:DCI_MODE: R0.F2.B40 R0.F2.B48 R0.F3.B47 R0.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[1]:DISABLE_GTS: R0.F2.B45 inv 0
	IOB[1]:IBUF_MODE: R0.F3.B42 R0.F2.B42 R0.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[1]:NDRIVE: R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 inv 00110
	IOB[1]:OUTPUT_ENABLE: R0.F3.B43 R0.F2.B44 inv 00
	IOB[1]:OUTPUT_MISC: R0.F3.B34 inv 0
	IOB[1]:PDRIVE: R0.F3.B39 R0.F3.B38 R0.F3.B37 R0.F3.B36 R0.F3.B35 inv 00110
	IOB[1]:PULL: R0.F3.B41 R0.F2.B41 R0.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:SLEW: R0.F3.B31 R0.F2.B31 R0.F3.B32 R0.F2.B32 inv 0000
	IOB[2]:DCI_MODE: R0.F2.B67 R0.F2.B75 R0.F3.B74 R0.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[2]:DISABLE_GTS: R0.F2.B72 inv 0
	IOB[2]:IBUF_MODE: R0.F3.B69 R0.F2.B69 R0.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[2]:NDRIVE: R0.F2.B66 R0.F2.B65 R0.F2.B64 R0.F2.B63 R0.F2.B62 inv 00110
	IOB[2]:OUTPUT_DIFF: R1.F2.B6 R1.F2.B19 R0.F2.B73 R1.F3.B19 R0.F3.B73 R0.F2.B60 inv 000000
	IOB[2]:OUTPUT_ENABLE: R0.F3.B70 R0.F2.B71 inv 00
	IOB[2]:OUTPUT_MISC: R0.F3.B61 inv 0
	IOB[2]:PDRIVE: R0.F3.B66 R0.F3.B65 R0.F3.B64 R0.F3.B63 R0.F3.B62 inv 00110
	IOB[2]:PULL: R0.F3.B68 R0.F2.B68 R0.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[2]:SLEW: R0.F3.B58 R0.F2.B58 R0.F3.B59 R0.F2.B59 inv 0000
	IOB[2]:VR: R0.F3.B75 inv 0
	IOB[3]:DCI_MODE: R1.F2.B13 R1.F2.B21 R1.F3.B20 R1.F2.B20
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[3]:DISABLE_GTS: R1.F2.B18 inv 0
	IOB[3]:IBUF_MODE: R1.F3.B15 R1.F2.B15 R1.F2.B16
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[3]:NDRIVE: R1.F2.B12 R1.F2.B11 R1.F2.B10 R1.F2.B9 R1.F2.B8 inv 00110
	IOB[3]:OUTPUT_ENABLE: R1.F3.B16 R1.F2.B17 inv 00
	IOB[3]:OUTPUT_MISC: R1.F3.B7 inv 0
	IOB[3]:PDRIVE: R1.F3.B12 R1.F3.B11 R1.F3.B10 R1.F3.B9 R1.F3.B8 inv 00110
	IOB[3]:PULL: R1.F3.B14 R1.F2.B14 R1.F3.B13
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[3]:SLEW: R1.F3.B4 R1.F2.B4 R1.F3.B5 R1.F2.B5 inv 0000
	IOB[3]:VR: R1.F3.B21 inv 0
	IOB[4]:DCI_MODE: R1.F2.B40 R1.F2.B48 R1.F3.B47 R1.F2.B47
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[4]:DISABLE_GTS: R1.F2.B45 inv 0
	IOB[4]:IBUF_MODE: R1.F3.B42 R1.F2.B42 R1.F2.B43
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[4]:NDRIVE: R1.F2.B39 R1.F2.B38 R1.F2.B37 R1.F2.B36 R1.F2.B35 inv 00110
	IOB[4]:OUTPUT_DIFF: R1.F2.B60 R1.F2.B73 R1.F2.B46 R1.F3.B73 R1.F3.B46 R1.F2.B33 inv 000000
	IOB[4]:OUTPUT_ENABLE: R1.F3.B43 R1.F2.B44 inv 00
	IOB[4]:OUTPUT_MISC: R1.F3.B34 inv 0
	IOB[4]:PDRIVE: R1.F3.B39 R1.F3.B38 R1.F3.B37 R1.F3.B36 R1.F3.B35 inv 00110
	IOB[4]:PULL: R1.F3.B41 R1.F2.B41 R1.F3.B40
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[4]:SLEW: R1.F3.B31 R1.F2.B31 R1.F3.B32 R1.F2.B32 inv 0000
	IOB[5]:DCI_MODE: R1.F2.B67 R1.F2.B75 R1.F3.B74 R1.F2.B74
		0000: NONE
		0001: OUTPUT
		0010: OUTPUT_HALF
		0100: TERM_SPLIT
		1011: TERM_VCC
	IOB[5]:DISABLE_GTS: R1.F2.B72 inv 0
	IOB[5]:IBUF_MODE: R1.F3.B69 R1.F2.B69 R1.F2.B70
		111: CMOS
		101: DIFF
		000: NONE
		011: VREF
	IOB[5]:NDRIVE: R1.F2.B66 R1.F2.B65 R1.F2.B64 R1.F2.B63 R1.F2.B62 inv 00110
	IOB[5]:OUTPUT_ENABLE: R1.F3.B70 R1.F2.B71 inv 00
	IOB[5]:OUTPUT_MISC: R1.F3.B61 inv 0
	IOB[5]:PDRIVE: R1.F3.B66 R1.F3.B65 R1.F3.B64 R1.F3.B63 R1.F3.B62 inv 00110
	IOB[5]:PULL: R1.F3.B68 R1.F2.B68 R1.F3.B67
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[5]:SLEW: R1.F3.B58 R1.F2.B58 R1.F3.B59 R1.F2.B59 inv 0000
	IOB[5]:VREF: R1.F3.B71 inv 0
}

bstile IOI {
	IOI[0]:IFF1_INIT: R0.F1.B9 inv 1
	IOI[0]:IFF1_SRVAL: R0.F0.B2 inv 1
	IOI[0]:IFF2_INIT: R0.F1.B13 inv 1
	IOI[0]:IFF2_SRVAL: R0.F0.B20 inv 1
	IOI[0]:IFF_DELAY_ENABLE: R0.F0.B11 inv 0
	IOI[0]:IFF_LATCH: R0.F0.B16 inv 0
	IOI[0]:IFF_REV_ENABLE: R0.F1.B3 inv 0
	IOI[0]:IFF_SR_ENABLE: R0.F1.B2 inv 0
	IOI[0]:IFF_SR_SYNC: R0.F0.B13 inv 0
	IOI[0]:IFF_TSBYPASS_ENABLE: R0.F0.B9 inv 0
	IOI[0]:INV.ICE: R0.F3.B6 inv 1
	IOI[0]:INV.ICLK1: R0.F3.B8 inv 1
	IOI[0]:INV.ICLK2: R0.F3.B0 inv 1
	IOI[0]:INV.O1: R0.F3.B11 inv 0
	IOI[0]:INV.O2: R0.F3.B13 inv 0
	IOI[0]:INV.OTCLK1: R0.F3.B19 inv 1
	IOI[0]:INV.OTCLK2: R0.F3.B9 inv 1
	IOI[0]:INV.REV: R0.F3.B2 inv 1
	IOI[0]:INV.T1: R0.F3.B15 inv 0
	IOI[0]:INV.T2: R0.F3.B17 inv 0
	IOI[0]:INV.TCE: R0.F3.B4 inv 1
	IOI[0]:I_DELAY_ENABLE: R0.F0.B4 inv 0
	IOI[0]:I_TSBYPASS_ENABLE: R0.F0.B6 inv 0
	IOI[0]:OFF1_LATCH: R0.F3.B7 inv 0
	IOI[0]:OFF1_SRVAL: R0.F3.B1 inv 1
	IOI[0]:OFF2_LATCH: R0.F3.B14 inv 0
	IOI[0]:OFF2_SRVAL: R0.F3.B18 inv 1
	IOI[0]:OFF_INIT: R0.F2.B17 inv 1
	IOI[0]:OFF_REV_ENABLE: R0.F2.B4 inv 0
	IOI[0]:OFF_SR_ENABLE: R0.F2.B5 inv 0
	IOI[0]:OFF_SR_SYNC: R0.F0.B10 inv 0
	IOI[0]:OMUX: R0.F3.B12 R0.F3.B3 R0.F3.B10 R0.F3.B5
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[0]:READBACK_I: R0.F2.B13 inv 0
	IOI[0]:TFF1_LATCH: R0.F0.B34 inv 0
	IOI[0]:TFF1_SRVAL: R0.F0.B5 inv 1
	IOI[0]:TFF2_LATCH: R0.F0.B17 inv 0
	IOI[0]:TFF2_SRVAL: R0.F0.B19 inv 1
	IOI[0]:TFF_INIT: R0.F1.B17 inv 1
	IOI[0]:TFF_REV_ENABLE: R0.F1.B4 inv 0
	IOI[0]:TFF_SR_ENABLE: R0.F1.B5 inv 0
	IOI[0]:TFF_SR_SYNC: R0.F0.B12 inv 0
	IOI[0]:TMUX: R0.F0.B14 R0.F0.B8 R0.F0.B15 R0.F0.B7
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[0]:TSBYPASS_MUX: R0.F0.B3
		1: GND
		0: TMUX
	IOI[1]:IFF1_INIT: R0.F1.B29 inv 1
	IOI[1]:IFF1_SRVAL: R0.F0.B21 inv 1
	IOI[1]:IFF2_INIT: R0.F1.B33 inv 1
	IOI[1]:IFF2_SRVAL: R0.F0.B39 inv 1
	IOI[1]:IFF_DELAY_ENABLE: R0.F0.B31 inv 0
	IOI[1]:IFF_LATCH: R0.F0.B35 inv 0
	IOI[1]:IFF_REV_ENABLE: R0.F1.B22 inv 0
	IOI[1]:IFF_SR_ENABLE: R0.F1.B21 inv 0
	IOI[1]:IFF_SR_SYNC: R0.F0.B32 inv 0
	IOI[1]:IFF_TSBYPASS_ENABLE: R0.F0.B29 inv 0
	IOI[1]:INV.ICE: R0.F3.B26 inv 1
	IOI[1]:INV.ICLK1: R0.F3.B28 inv 1
	IOI[1]:INV.ICLK2: R0.F3.B20 inv 1
	IOI[1]:INV.O1: R0.F3.B31 inv 0
	IOI[1]:INV.O2: R0.F3.B33 inv 0
	IOI[1]:INV.OTCLK1: R0.F3.B39 inv 1
	IOI[1]:INV.OTCLK2: R0.F3.B29 inv 1
	IOI[1]:INV.REV: R0.F3.B22 inv 1
	IOI[1]:INV.T1: R0.F3.B35 inv 0
	IOI[1]:INV.T2: R0.F3.B37 inv 0
	IOI[1]:INV.TCE: R0.F3.B24 inv 1
	IOI[1]:I_DELAY_ENABLE: R0.F0.B24 inv 0
	IOI[1]:I_TSBYPASS_ENABLE: R0.F0.B26 inv 0
	IOI[1]:OFF1_LATCH: R0.F3.B27 inv 0
	IOI[1]:OFF1_SRVAL: R0.F3.B21 inv 1
	IOI[1]:OFF2_LATCH: R0.F3.B34 inv 0
	IOI[1]:OFF2_SRVAL: R0.F3.B38 inv 1
	IOI[1]:OFF_INIT: R0.F2.B37 inv 1
	IOI[1]:OFF_REV_ENABLE: R0.F2.B23 inv 0
	IOI[1]:OFF_SR_ENABLE: R0.F2.B24 inv 0
	IOI[1]:OFF_SR_SYNC: R0.F0.B28 inv 0
	IOI[1]:OMUX: R0.F3.B32 R0.F3.B23 R0.F3.B30 R0.F3.B25
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[1]:READBACK_I: R0.F2.B33 inv 0
	IOI[1]:TFF1_LATCH: R0.F0.B18 inv 0
	IOI[1]:TFF1_SRVAL: R0.F0.B22 inv 1
	IOI[1]:TFF2_LATCH: R0.F0.B37 inv 0
	IOI[1]:TFF2_SRVAL: R0.F0.B38 inv 1
	IOI[1]:TFF_INIT: R0.F1.B37 inv 1
	IOI[1]:TFF_REV_ENABLE: R0.F1.B23 inv 0
	IOI[1]:TFF_SR_ENABLE: R0.F1.B24 inv 0
	IOI[1]:TFF_SR_SYNC: R0.F0.B30 inv 0
	IOI[1]:TMUX: R0.F0.B33 R0.F0.B27 R0.F0.B36 R0.F0.B25
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[1]:TSBYPASS_MUX: R0.F0.B23
		1: GND
		0: TMUX
	IOI[2]:IFF1_INIT: R0.F1.B49 inv 1
	IOI[2]:IFF1_SRVAL: R0.F0.B40 inv 1
	IOI[2]:IFF2_INIT: R0.F1.B53 inv 1
	IOI[2]:IFF2_SRVAL: R0.F0.B58 inv 1
	IOI[2]:IFF_DELAY_ENABLE: R0.F0.B51 inv 0
	IOI[2]:IFF_LATCH: R0.F0.B54 inv 0
	IOI[2]:IFF_REV_ENABLE: R0.F1.B41 inv 0
	IOI[2]:IFF_SR_ENABLE: R0.F1.B40 inv 0
	IOI[2]:IFF_SR_SYNC: R0.F0.B52 inv 0
	IOI[2]:IFF_TSBYPASS_ENABLE: R0.F0.B49 inv 0
	IOI[2]:INV.ICE: R0.F3.B46 inv 1
	IOI[2]:INV.ICLK1: R0.F3.B48 inv 1
	IOI[2]:INV.ICLK2: R0.F3.B40 inv 1
	IOI[2]:INV.O1: R0.F3.B51 inv 0
	IOI[2]:INV.O2: R0.F3.B53 inv 0
	IOI[2]:INV.OTCLK1: R0.F3.B59 inv 1
	IOI[2]:INV.OTCLK2: R0.F3.B49 inv 1
	IOI[2]:INV.REV: R0.F3.B42 inv 1
	IOI[2]:INV.T1: R0.F3.B55 inv 0
	IOI[2]:INV.T2: R0.F3.B57 inv 0
	IOI[2]:INV.TCE: R0.F3.B44 inv 1
	IOI[2]:I_DELAY_ENABLE: R0.F0.B44 inv 0
	IOI[2]:I_TSBYPASS_ENABLE: R0.F0.B46 inv 0
	IOI[2]:OFF1_LATCH: R0.F3.B47 inv 0
	IOI[2]:OFF1_SRVAL: R0.F3.B41 inv 1
	IOI[2]:OFF2_LATCH: R0.F3.B54 inv 0
	IOI[2]:OFF2_SRVAL: R0.F3.B58 inv 1
	IOI[2]:OFF_INIT: R0.F2.B55 inv 1
	IOI[2]:OFF_REV_ENABLE: R0.F2.B42 inv 0
	IOI[2]:OFF_SR_ENABLE: R0.F2.B43 inv 0
	IOI[2]:OFF_SR_SYNC: R0.F0.B48 inv 0
	IOI[2]:OMUX: R0.F3.B52 R0.F3.B43 R0.F3.B50 R0.F3.B45
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[2]:READBACK_I: R0.F2.B53 inv 0
	IOI[2]:TFF1_LATCH: R0.F0.B41 inv 0
	IOI[2]:TFF1_SRVAL: R0.F0.B42 inv 1
	IOI[2]:TFF2_LATCH: R0.F0.B56 inv 0
	IOI[2]:TFF2_SRVAL: R0.F0.B57 inv 1
	IOI[2]:TFF_INIT: R0.F1.B55 inv 1
	IOI[2]:TFF_REV_ENABLE: R0.F1.B42 inv 0
	IOI[2]:TFF_SR_ENABLE: R0.F1.B43 inv 0
	IOI[2]:TFF_SR_SYNC: R0.F0.B50 inv 0
	IOI[2]:TMUX: R0.F0.B53 R0.F0.B47 R0.F0.B55 R0.F0.B45
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[2]:TSBYPASS_MUX: R0.F0.B43
		1: GND
		0: TMUX
	IOI[3]:IFF1_INIT: R0.F1.B69 inv 1
	IOI[3]:IFF1_SRVAL: R0.F0.B59 inv 1
	IOI[3]:IFF2_INIT: R0.F1.B73 inv 1
	IOI[3]:IFF2_SRVAL: R0.F0.B77 inv 1
	IOI[3]:IFF_DELAY_ENABLE: R0.F0.B71 inv 0
	IOI[3]:IFF_LATCH: R0.F0.B73 inv 0
	IOI[3]:IFF_REV_ENABLE: R0.F1.B60 inv 0
	IOI[3]:IFF_SR_ENABLE: R0.F1.B59 inv 0
	IOI[3]:IFF_SR_SYNC: R0.F0.B70 inv 0
	IOI[3]:IFF_TSBYPASS_ENABLE: R0.F0.B69 inv 0
	IOI[3]:INV.ICE: R0.F3.B66 inv 1
	IOI[3]:INV.ICLK1: R0.F3.B68 inv 1
	IOI[3]:INV.ICLK2: R0.F3.B60 inv 1
	IOI[3]:INV.O1: R0.F3.B71 inv 0
	IOI[3]:INV.O2: R0.F3.B73 inv 0
	IOI[3]:INV.OTCLK1: R0.F3.B79 inv 1
	IOI[3]:INV.OTCLK2: R0.F3.B69 inv 1
	IOI[3]:INV.REV: R0.F3.B62 inv 1
	IOI[3]:INV.T1: R0.F3.B75 inv 0
	IOI[3]:INV.T2: R0.F3.B77 inv 0
	IOI[3]:INV.TCE: R0.F3.B64 inv 1
	IOI[3]:I_DELAY_ENABLE: R0.F0.B64 inv 0
	IOI[3]:I_TSBYPASS_ENABLE: R0.F0.B66 inv 0
	IOI[3]:OFF1_LATCH: R0.F3.B67 inv 0
	IOI[3]:OFF1_SRVAL: R0.F3.B61 inv 1
	IOI[3]:OFF2_LATCH: R0.F3.B74 inv 0
	IOI[3]:OFF2_SRVAL: R0.F3.B78 inv 1
	IOI[3]:OFF_INIT: R0.F2.B75 inv 1
	IOI[3]:OFF_REV_ENABLE: R0.F2.B61 inv 0
	IOI[3]:OFF_SR_ENABLE: R0.F2.B62 inv 0
	IOI[3]:OFF_SR_SYNC: R0.F0.B67 inv 0
	IOI[3]:OMUX: R0.F3.B72 R0.F3.B63 R0.F3.B70 R0.F3.B65
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[3]:READBACK_I: R0.F2.B73 inv 0
	IOI[3]:TFF1_LATCH: R0.F0.B62 inv 0
	IOI[3]:TFF1_SRVAL: R0.F0.B60 inv 1
	IOI[3]:TFF2_LATCH: R0.F0.B75 inv 0
	IOI[3]:TFF2_SRVAL: R0.F0.B76 inv 1
	IOI[3]:TFF_INIT: R0.F1.B75 inv 1
	IOI[3]:TFF_REV_ENABLE: R0.F1.B61 inv 0
	IOI[3]:TFF_SR_ENABLE: R0.F1.B62 inv 0
	IOI[3]:TFF_SR_SYNC: R0.F0.B68 inv 0
	IOI[3]:TMUX: R0.F0.B72 R0.F0.B65 R0.F0.B74 R0.F0.B61
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[3]:TSBYPASS_MUX: R0.F0.B63
		1: GND
		0: TMUX
}

bstile IOI_CLK_N {
	IOI[2]:IFF1_INIT: R0.F1.B49 inv 1
	IOI[2]:IFF1_SRVAL: R0.F0.B40 inv 1
	IOI[2]:IFF2_INIT: R0.F1.B53 inv 1
	IOI[2]:IFF2_SRVAL: R0.F0.B58 inv 1
	IOI[2]:IFF_DELAY_ENABLE: R0.F0.B51 inv 0
	IOI[2]:IFF_LATCH: R0.F0.B54 inv 0
	IOI[2]:IFF_REV_ENABLE: R0.F1.B41 inv 0
	IOI[2]:IFF_SR_ENABLE: R0.F1.B40 inv 0
	IOI[2]:IFF_SR_SYNC: R0.F0.B52 inv 0
	IOI[2]:IFF_TSBYPASS_ENABLE: R0.F0.B49 inv 0
	IOI[2]:INV.ICE: R0.F3.B46 inv 1
	IOI[2]:INV.ICLK1: R0.F3.B48 inv 1
	IOI[2]:INV.ICLK2: R0.F3.B40 inv 1
	IOI[2]:INV.O1: R0.F3.B51 inv 0
	IOI[2]:INV.O2: R0.F3.B53 inv 0
	IOI[2]:INV.OTCLK1: R0.F3.B59 inv 1
	IOI[2]:INV.OTCLK2: R0.F3.B49 inv 1
	IOI[2]:INV.REV: R0.F3.B42 inv 1
	IOI[2]:INV.T1: R0.F3.B55 inv 0
	IOI[2]:INV.T2: R0.F3.B57 inv 0
	IOI[2]:INV.TCE: R0.F3.B44 inv 1
	IOI[2]:I_DELAY_ENABLE: R0.F0.B44 inv 0
	IOI[2]:I_TSBYPASS_ENABLE: R0.F0.B46 inv 0
	IOI[2]:OFF1_LATCH: R0.F3.B47 inv 0
	IOI[2]:OFF1_SRVAL: R0.F3.B41 inv 1
	IOI[2]:OFF2_LATCH: R0.F3.B54 inv 0
	IOI[2]:OFF2_SRVAL: R0.F3.B58 inv 1
	IOI[2]:OFF_INIT: R0.F2.B55 inv 1
	IOI[2]:OFF_REV_ENABLE: R0.F2.B42 inv 0
	IOI[2]:OFF_SR_ENABLE: R0.F2.B43 inv 0
	IOI[2]:OFF_SR_SYNC: R0.F0.B48 inv 0
	IOI[2]:OMUX: R0.F3.B52 R0.F3.B43 R0.F3.B50 R0.F3.B45
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[2]:READBACK_I: R0.F2.B53 inv 0
	IOI[2]:TFF1_LATCH: R0.F0.B41 inv 0
	IOI[2]:TFF1_SRVAL: R0.F0.B42 inv 1
	IOI[2]:TFF2_LATCH: R0.F0.B56 inv 0
	IOI[2]:TFF2_SRVAL: R0.F0.B57 inv 1
	IOI[2]:TFF_INIT: R0.F1.B55 inv 1
	IOI[2]:TFF_REV_ENABLE: R0.F1.B42 inv 0
	IOI[2]:TFF_SR_ENABLE: R0.F1.B43 inv 0
	IOI[2]:TFF_SR_SYNC: R0.F0.B50 inv 0
	IOI[2]:TMUX: R0.F0.B53 R0.F0.B47 R0.F0.B55 R0.F0.B45
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[2]:TSBYPASS_MUX: R0.F0.B43
		1: GND
		0: TMUX
	IOI[3]:IFF1_INIT: R0.F1.B69 inv 1
	IOI[3]:IFF1_SRVAL: R0.F0.B59 inv 1
	IOI[3]:IFF2_INIT: R0.F1.B73 inv 1
	IOI[3]:IFF2_SRVAL: R0.F0.B77 inv 1
	IOI[3]:IFF_DELAY_ENABLE: R0.F0.B71 inv 0
	IOI[3]:IFF_LATCH: R0.F0.B73 inv 0
	IOI[3]:IFF_REV_ENABLE: R0.F1.B60 inv 0
	IOI[3]:IFF_SR_ENABLE: R0.F1.B59 inv 0
	IOI[3]:IFF_SR_SYNC: R0.F0.B70 inv 0
	IOI[3]:IFF_TSBYPASS_ENABLE: R0.F0.B69 inv 0
	IOI[3]:INV.ICE: R0.F3.B66 inv 1
	IOI[3]:INV.ICLK1: R0.F3.B68 inv 1
	IOI[3]:INV.ICLK2: R0.F3.B60 inv 1
	IOI[3]:INV.O1: R0.F3.B71 inv 0
	IOI[3]:INV.O2: R0.F3.B73 inv 0
	IOI[3]:INV.OTCLK1: R0.F3.B79 inv 1
	IOI[3]:INV.OTCLK2: R0.F3.B69 inv 1
	IOI[3]:INV.REV: R0.F3.B62 inv 1
	IOI[3]:INV.T1: R0.F3.B75 inv 0
	IOI[3]:INV.T2: R0.F3.B77 inv 0
	IOI[3]:INV.TCE: R0.F3.B64 inv 1
	IOI[3]:I_DELAY_ENABLE: R0.F0.B64 inv 0
	IOI[3]:I_TSBYPASS_ENABLE: R0.F0.B66 inv 0
	IOI[3]:OFF1_LATCH: R0.F3.B67 inv 0
	IOI[3]:OFF1_SRVAL: R0.F3.B61 inv 1
	IOI[3]:OFF2_LATCH: R0.F3.B74 inv 0
	IOI[3]:OFF2_SRVAL: R0.F3.B78 inv 1
	IOI[3]:OFF_INIT: R0.F2.B75 inv 1
	IOI[3]:OFF_REV_ENABLE: R0.F2.B61 inv 0
	IOI[3]:OFF_SR_ENABLE: R0.F2.B62 inv 0
	IOI[3]:OFF_SR_SYNC: R0.F0.B67 inv 0
	IOI[3]:OMUX: R0.F3.B72 R0.F3.B63 R0.F3.B70 R0.F3.B65
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[3]:READBACK_I: R0.F2.B73 inv 0
	IOI[3]:TFF1_LATCH: R0.F0.B62 inv 0
	IOI[3]:TFF1_SRVAL: R0.F0.B60 inv 1
	IOI[3]:TFF2_LATCH: R0.F0.B75 inv 0
	IOI[3]:TFF2_SRVAL: R0.F0.B76 inv 1
	IOI[3]:TFF_INIT: R0.F1.B75 inv 1
	IOI[3]:TFF_REV_ENABLE: R0.F1.B61 inv 0
	IOI[3]:TFF_SR_ENABLE: R0.F1.B62 inv 0
	IOI[3]:TFF_SR_SYNC: R0.F0.B68 inv 0
	IOI[3]:TMUX: R0.F0.B72 R0.F0.B65 R0.F0.B74 R0.F0.B61
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[3]:TSBYPASS_MUX: R0.F0.B63
		1: GND
		0: TMUX
}

bstile IOI_CLK_S {
	IOI[0]:IFF1_INIT: R0.F1.B9 inv 1
	IOI[0]:IFF1_SRVAL: R0.F0.B2 inv 1
	IOI[0]:IFF2_INIT: R0.F1.B13 inv 1
	IOI[0]:IFF2_SRVAL: R0.F0.B20 inv 1
	IOI[0]:IFF_DELAY_ENABLE: R0.F0.B11 inv 0
	IOI[0]:IFF_LATCH: R0.F0.B16 inv 0
	IOI[0]:IFF_REV_ENABLE: R0.F1.B3 inv 0
	IOI[0]:IFF_SR_ENABLE: R0.F1.B2 inv 0
	IOI[0]:IFF_SR_SYNC: R0.F0.B13 inv 0
	IOI[0]:IFF_TSBYPASS_ENABLE: R0.F0.B9 inv 0
	IOI[0]:INV.ICE: R0.F3.B6 inv 1
	IOI[0]:INV.ICLK1: R0.F3.B8 inv 1
	IOI[0]:INV.ICLK2: R0.F3.B0 inv 1
	IOI[0]:INV.O1: R0.F3.B11 inv 0
	IOI[0]:INV.O2: R0.F3.B13 inv 0
	IOI[0]:INV.OTCLK1: R0.F3.B19 inv 1
	IOI[0]:INV.OTCLK2: R0.F3.B9 inv 1
	IOI[0]:INV.REV: R0.F3.B2 inv 1
	IOI[0]:INV.T1: R0.F3.B15 inv 0
	IOI[0]:INV.T2: R0.F3.B17 inv 0
	IOI[0]:INV.TCE: R0.F3.B4 inv 1
	IOI[0]:I_DELAY_ENABLE: R0.F0.B4 inv 0
	IOI[0]:I_TSBYPASS_ENABLE: R0.F0.B6 inv 0
	IOI[0]:OFF1_LATCH: R0.F3.B7 inv 0
	IOI[0]:OFF1_SRVAL: R0.F3.B1 inv 1
	IOI[0]:OFF2_LATCH: R0.F3.B14 inv 0
	IOI[0]:OFF2_SRVAL: R0.F3.B18 inv 1
	IOI[0]:OFF_INIT: R0.F2.B17 inv 1
	IOI[0]:OFF_REV_ENABLE: R0.F2.B4 inv 0
	IOI[0]:OFF_SR_ENABLE: R0.F2.B5 inv 0
	IOI[0]:OFF_SR_SYNC: R0.F0.B10 inv 0
	IOI[0]:OMUX: R0.F3.B12 R0.F3.B3 R0.F3.B10 R0.F3.B5
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[0]:READBACK_I: R0.F2.B13 inv 0
	IOI[0]:TFF1_LATCH: R0.F0.B34 inv 0
	IOI[0]:TFF1_SRVAL: R0.F0.B5 inv 1
	IOI[0]:TFF2_LATCH: R0.F0.B17 inv 0
	IOI[0]:TFF2_SRVAL: R0.F0.B19 inv 1
	IOI[0]:TFF_INIT: R0.F1.B17 inv 1
	IOI[0]:TFF_REV_ENABLE: R0.F1.B4 inv 0
	IOI[0]:TFF_SR_ENABLE: R0.F1.B5 inv 0
	IOI[0]:TFF_SR_SYNC: R0.F0.B12 inv 0
	IOI[0]:TMUX: R0.F0.B14 R0.F0.B8 R0.F0.B15 R0.F0.B7
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[0]:TSBYPASS_MUX: R0.F0.B3
		1: GND
		0: TMUX
	IOI[1]:IFF1_INIT: R0.F1.B29 inv 1
	IOI[1]:IFF1_SRVAL: R0.F0.B21 inv 1
	IOI[1]:IFF2_INIT: R0.F1.B33 inv 1
	IOI[1]:IFF2_SRVAL: R0.F0.B39 inv 1
	IOI[1]:IFF_DELAY_ENABLE: R0.F0.B31 inv 0
	IOI[1]:IFF_LATCH: R0.F0.B35 inv 0
	IOI[1]:IFF_REV_ENABLE: R0.F1.B22 inv 0
	IOI[1]:IFF_SR_ENABLE: R0.F1.B21 inv 0
	IOI[1]:IFF_SR_SYNC: R0.F0.B32 inv 0
	IOI[1]:IFF_TSBYPASS_ENABLE: R0.F0.B29 inv 0
	IOI[1]:INV.ICE: R0.F3.B26 inv 1
	IOI[1]:INV.ICLK1: R0.F3.B28 inv 1
	IOI[1]:INV.ICLK2: R0.F3.B20 inv 1
	IOI[1]:INV.O1: R0.F3.B31 inv 0
	IOI[1]:INV.O2: R0.F3.B33 inv 0
	IOI[1]:INV.OTCLK1: R0.F3.B39 inv 1
	IOI[1]:INV.OTCLK2: R0.F3.B29 inv 1
	IOI[1]:INV.REV: R0.F3.B22 inv 1
	IOI[1]:INV.T1: R0.F3.B35 inv 0
	IOI[1]:INV.T2: R0.F3.B37 inv 0
	IOI[1]:INV.TCE: R0.F3.B24 inv 1
	IOI[1]:I_DELAY_ENABLE: R0.F0.B24 inv 0
	IOI[1]:I_TSBYPASS_ENABLE: R0.F0.B26 inv 0
	IOI[1]:OFF1_LATCH: R0.F3.B27 inv 0
	IOI[1]:OFF1_SRVAL: R0.F3.B21 inv 1
	IOI[1]:OFF2_LATCH: R0.F3.B34 inv 0
	IOI[1]:OFF2_SRVAL: R0.F3.B38 inv 1
	IOI[1]:OFF_INIT: R0.F2.B37 inv 1
	IOI[1]:OFF_REV_ENABLE: R0.F2.B23 inv 0
	IOI[1]:OFF_SR_ENABLE: R0.F2.B24 inv 0
	IOI[1]:OFF_SR_SYNC: R0.F0.B28 inv 0
	IOI[1]:OMUX: R0.F3.B32 R0.F3.B23 R0.F3.B30 R0.F3.B25
		0000: NONE
		0001: O1
		0010: O2
		0100: OFF1
		1000: OFF2
		1100: OFFDDR
	IOI[1]:READBACK_I: R0.F2.B33 inv 0
	IOI[1]:TFF1_LATCH: R0.F0.B18 inv 0
	IOI[1]:TFF1_SRVAL: R0.F0.B22 inv 1
	IOI[1]:TFF2_LATCH: R0.F0.B37 inv 0
	IOI[1]:TFF2_SRVAL: R0.F0.B38 inv 1
	IOI[1]:TFF_INIT: R0.F1.B37 inv 1
	IOI[1]:TFF_REV_ENABLE: R0.F1.B23 inv 0
	IOI[1]:TFF_SR_ENABLE: R0.F1.B24 inv 0
	IOI[1]:TFF_SR_SYNC: R0.F0.B30 inv 0
	IOI[1]:TMUX: R0.F0.B33 R0.F0.B27 R0.F0.B36 R0.F0.B25
		0000: NONE
		0001: T1
		0010: T2
		0100: TFF1
		1000: TFF2
		1100: TFFDDR
	IOI[1]:TSBYPASS_MUX: R0.F0.B23
		1: GND
		0: TMUX
}

bstile REG.COR {
	CAPTURE:ONESHOT: R0.F0.B23 inv 0
	STARTUP:CONFIG_RATE: R0.F0.B22 R0.F0.B21 R0.F0.B20 R0.F0.B19 R0.F0.B18 R0.F0.B17
		000111: 10
		001010: 13
		111111: 130
		001101: 15
		010111: 20
		011010: 26
		011101: 30
		110010: 34
		000010: 4
		100111: 41
		010001: 5
		101010: 51
		110100: 55
		101101: 60
		000100: 7
		000101: 8
		000110: 9
	STARTUP:CRC: R0.F0.B29 inv 1
	STARTUP:DCM_SHUTDOWN: R0.F0.B26 inv 0
	STARTUP:DONE_CYCLE: R0.F0.B14 R0.F0.B13 R0.F0.B12
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		111: KEEP
	STARTUP:DONE_PIPE: R0.F0.B25 inv 0
	STARTUP:DRIVE_DONE: R0.F0.B24 inv 0
	STARTUP:GTS_CYCLE: R0.F0.B5 R0.F0.B4 R0.F0.B3
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:GWE_CYCLE: R0.F0.B2 R0.F0.B1 R0.F0.B0
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:LCK_CYCLE: R0.F0.B8 R0.F0.B7 R0.F0.B6
		000: 0
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: NOWAIT
	STARTUP:MATCH_CYCLE: R0.F0.B11 R0.F0.B10 R0.F0.B9
		000: 0
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: NOWAIT
	STARTUP:POWERDOWN_STATUS: R0.F0.B28 inv 0
	STARTUP:STARTUPCLK: R0.F0.B16 R0.F0.B15
		00: CCLK
		10: JTAGCLK
		01: USERCLK
}

bstile REG.CTL {
	MISC:BCLK_TEST: R0.F0.B2 inv 0
	MISC:GTS_USR_B: R0.F0.B0 inv 0
	MISC:PERSIST: R0.F0.B3 inv 0
	MISC:SECURITY: R0.F0.B5 R0.F0.B4
		01: LEVEL1
		10: LEVEL2
		00: NONE
	MISC:VGG_TEST: R0.F0.B1 inv 0
}

misc_data IOSTD:V2:LVDSBIAS:LDT_25 = 0b001000001;
misc_data IOSTD:V2:LVDSBIAS:LVDSEXT_25 = 0b001000001;
misc_data IOSTD:V2:LVDSBIAS:LVDSEXT_25_DCI = 0b001000001;
misc_data IOSTD:V2:LVDSBIAS:LVDSEXT_33 = 0b001010001;
misc_data IOSTD:V2:LVDSBIAS:LVDSEXT_33_DCI = 0b001010001;
misc_data IOSTD:V2:LVDSBIAS:LVDS_25 = 0b001000001;
misc_data IOSTD:V2:LVDSBIAS:LVDS_25_DCI = 0b001000001;
misc_data IOSTD:V2:LVDSBIAS:LVDS_33 = 0b001010001;
misc_data IOSTD:V2:LVDSBIAS:LVDS_33_DCI = 0b001010001;
misc_data IOSTD:V2:LVDSBIAS:OFF = 0b000000000;
misc_data IOSTD:V2:LVDSBIAS:ULVDS_25 = 0b001000001;
misc_data IOSTD:V2:NDRIVE:AGP = 0b01011;
misc_data IOSTD:V2:NDRIVE:BLVDS_25 = 0b10001;
misc_data IOSTD:V2:NDRIVE:GTL = 0b10011;
misc_data IOSTD:V2:NDRIVE:GTLP = 0b01101;
misc_data IOSTD:V2:NDRIVE:GTLP_DCI = 0b01101;
misc_data IOSTD:V2:NDRIVE:GTL_DCI = 0b10011;
misc_data IOSTD:V2:NDRIVE:HSTL_I = 0b00100;
misc_data IOSTD:V2:NDRIVE:HSTL_II = 0b01001;
misc_data IOSTD:V2:NDRIVE:HSTL_III = 0b01101;
misc_data IOSTD:V2:NDRIVE:HSTL_III_18 = 0b01101;
misc_data IOSTD:V2:NDRIVE:HSTL_III_DCI = 0b01101;
misc_data IOSTD:V2:NDRIVE:HSTL_III_DCI_18 = 0b01101;
misc_data IOSTD:V2:NDRIVE:HSTL_II_18 = 0b01001;
misc_data IOSTD:V2:NDRIVE:HSTL_II_DCI = 0b01001;
misc_data IOSTD:V2:NDRIVE:HSTL_II_DCI_18 = 0b01001;
misc_data IOSTD:V2:NDRIVE:HSTL_IV = 0b10111;
misc_data IOSTD:V2:NDRIVE:HSTL_IV_18 = 0b10111;
misc_data IOSTD:V2:NDRIVE:HSTL_IV_DCI = 0b10111;
misc_data IOSTD:V2:NDRIVE:HSTL_IV_DCI_18 = 0b10111;
misc_data IOSTD:V2:NDRIVE:HSTL_I_18 = 0b00101;
misc_data IOSTD:V2:NDRIVE:HSTL_I_DCI = 0b00100;
misc_data IOSTD:V2:NDRIVE:HSTL_I_DCI_18 = 0b00101;
misc_data IOSTD:V2:NDRIVE:LVCMOS15.12 = 0b00110;
misc_data IOSTD:V2:NDRIVE:LVCMOS15.16 = 0b01000;
misc_data IOSTD:V2:NDRIVE:LVCMOS15.2 = 0b00001;
misc_data IOSTD:V2:NDRIVE:LVCMOS15.4 = 0b00010;
misc_data IOSTD:V2:NDRIVE:LVCMOS15.6 = 0b00011;
misc_data IOSTD:V2:NDRIVE:LVCMOS15.8 = 0b00100;
misc_data IOSTD:V2:NDRIVE:LVCMOS18.12 = 0b00110;
misc_data IOSTD:V2:NDRIVE:LVCMOS18.16 = 0b01000;
misc_data IOSTD:V2:NDRIVE:LVCMOS18.2 = 0b00001;
misc_data IOSTD:V2:NDRIVE:LVCMOS18.4 = 0b00010;
misc_data IOSTD:V2:NDRIVE:LVCMOS18.6 = 0b00011;
misc_data IOSTD:V2:NDRIVE:LVCMOS18.8 = 0b00100;
misc_data IOSTD:V2:NDRIVE:LVCMOS25.12 = 0b00110;
misc_data IOSTD:V2:NDRIVE:LVCMOS25.16 = 0b01000;
misc_data IOSTD:V2:NDRIVE:LVCMOS25.2 = 0b00001;
misc_data IOSTD:V2:NDRIVE:LVCMOS25.24 = 0b01100;
misc_data IOSTD:V2:NDRIVE:LVCMOS25.4 = 0b00010;
misc_data IOSTD:V2:NDRIVE:LVCMOS25.6 = 0b00011;
misc_data IOSTD:V2:NDRIVE:LVCMOS25.8 = 0b00100;
misc_data IOSTD:V2:NDRIVE:LVCMOS33.12 = 0b00110;
misc_data IOSTD:V2:NDRIVE:LVCMOS33.16 = 0b01000;
misc_data IOSTD:V2:NDRIVE:LVCMOS33.2 = 0b00001;
misc_data IOSTD:V2:NDRIVE:LVCMOS33.24 = 0b01100;
misc_data IOSTD:V2:NDRIVE:LVCMOS33.4 = 0b00010;
misc_data IOSTD:V2:NDRIVE:LVCMOS33.6 = 0b00011;
misc_data IOSTD:V2:NDRIVE:LVCMOS33.8 = 0b00100;
misc_data IOSTD:V2:NDRIVE:LVPECL_33 = 0b10001;
misc_data IOSTD:V2:NDRIVE:LVTTL.12 = 0b00110;
misc_data IOSTD:V2:NDRIVE:LVTTL.16 = 0b01000;
misc_data IOSTD:V2:NDRIVE:LVTTL.2 = 0b00001;
misc_data IOSTD:V2:NDRIVE:LVTTL.24 = 0b01100;
misc_data IOSTD:V2:NDRIVE:LVTTL.4 = 0b00010;
misc_data IOSTD:V2:NDRIVE:LVTTL.6 = 0b00011;
misc_data IOSTD:V2:NDRIVE:LVTTL.8 = 0b00100;
misc_data IOSTD:V2:NDRIVE:OFF = 0b00000;
misc_data IOSTD:V2:NDRIVE:PCI33_3 = 0b01011;
misc_data IOSTD:V2:NDRIVE:PCI66_3 = 0b01011;
misc_data IOSTD:V2:NDRIVE:PCIX = 0b01011;
misc_data IOSTD:V2:NDRIVE:SSTL18_I = 0b00100;
misc_data IOSTD:V2:NDRIVE:SSTL18_II = 0b01111;
misc_data IOSTD:V2:NDRIVE:SSTL18_II_DCI = 0b00101;
misc_data IOSTD:V2:NDRIVE:SSTL18_I_DCI = 0b00011;
misc_data IOSTD:V2:NDRIVE:SSTL2_I = 0b00011;
misc_data IOSTD:V2:NDRIVE:SSTL2_II = 0b01001;
misc_data IOSTD:V2:NDRIVE:SSTL2_II_DCI = 0b00100;
misc_data IOSTD:V2:NDRIVE:SSTL2_I_DCI = 0b00010;
misc_data IOSTD:V2:NDRIVE:SSTL3_I = 0b00011;
misc_data IOSTD:V2:NDRIVE:SSTL3_II = 0b00111;
misc_data IOSTD:V2:NDRIVE:SSTL3_II_DCI = 0b00011;
misc_data IOSTD:V2:NDRIVE:SSTL3_I_DCI = 0b00010;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:HSTL_II_DCI = 0b10010;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:HSTL_II_DCI_18 = 0b10010;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:HSTL_I_DCI = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:HSTL_I_DCI_18 = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:LVDSEXT_25_DCI = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:LVDSEXT_33_DCI = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:LVDS_25_DCI = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:LVDS_33_DCI = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:OFF = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:SSTL18_II_DCI = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:SSTL18_I_DCI = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:SSTL2_II_DCI = 0b00100;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:SSTL2_I_DCI = 0b00000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:SSTL3_II_DCI = 0b10000;
misc_data IOSTD:V2:NMASK_TERM_SPLIT:SSTL3_I_DCI = 0b00000;
misc_data IOSTD:V2:OUTPUT_DIFF:LDT_25 = 0b100001;
misc_data IOSTD:V2:OUTPUT_DIFF:LVDSEXT_25 = 0b011001;
misc_data IOSTD:V2:OUTPUT_DIFF:LVDSEXT_25_DCI = 0b011001;
misc_data IOSTD:V2:OUTPUT_DIFF:LVDSEXT_33 = 0b011111;
misc_data IOSTD:V2:OUTPUT_DIFF:LVDSEXT_33_DCI = 0b011111;
misc_data IOSTD:V2:OUTPUT_DIFF:LVDS_25 = 0b000001;
misc_data IOSTD:V2:OUTPUT_DIFF:LVDS_25_DCI = 0b000001;
misc_data IOSTD:V2:OUTPUT_DIFF:LVDS_33 = 0b000111;
misc_data IOSTD:V2:OUTPUT_DIFF:LVDS_33_DCI = 0b000111;
misc_data IOSTD:V2:OUTPUT_DIFF:OFF = 0b000000;
misc_data IOSTD:V2:OUTPUT_DIFF:ULVDS_25 = 0b100001;
misc_data IOSTD:V2:OUTPUT_MISC:AGP = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:BLVDS_25 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:GTL = 0b1;
misc_data IOSTD:V2:OUTPUT_MISC:GTLP = 0b1;
misc_data IOSTD:V2:OUTPUT_MISC:GTLP_DCI = 0b1;
misc_data IOSTD:V2:OUTPUT_MISC:GTL_DCI = 0b1;
misc_data IOSTD:V2:OUTPUT_MISC:HSLVDCI_15 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSLVDCI_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSLVDCI_25 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSLVDCI_33 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_I = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_II = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_III = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_III_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_III_DCI = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_III_DCI_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_II_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_II_DCI = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_II_DCI_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_IV = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_IV_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_IV_DCI = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_IV_DCI_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_I_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_I_DCI = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:HSTL_I_DCI_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVCMOS15 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVCMOS18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVCMOS25 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVCMOS33 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVDCI_15 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVDCI_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVDCI_25 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVDCI_33 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVDCI_DV2_15 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVDCI_DV2_18 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVDCI_DV2_25 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVDCI_DV2_33 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVPECL_33 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:LVTTL = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:PCI33_3 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:PCI66_3 = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:PCIX = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL18_I = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL18_II = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL18_II_DCI = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL18_I_DCI = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL2_I = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL2_II = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL2_II_DCI = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL2_I_DCI = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL3_I = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL3_II = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL3_II_DCI = 0b0;
misc_data IOSTD:V2:OUTPUT_MISC:SSTL3_I_DCI = 0b0;
misc_data IOSTD:V2:PDRIVE:AGP = 0b01001;
misc_data IOSTD:V2:PDRIVE:BLVDS_25 = 0b11111;
misc_data IOSTD:V2:PDRIVE:GTL = 0b00000;
misc_data IOSTD:V2:PDRIVE:GTLP = 0b00000;
misc_data IOSTD:V2:PDRIVE:GTLP_DCI = 0b00000;
misc_data IOSTD:V2:PDRIVE:GTL_DCI = 0b00000;
misc_data IOSTD:V2:PDRIVE:HSTL_I = 0b10100;
misc_data IOSTD:V2:PDRIVE:HSTL_II = 0b11111;
misc_data IOSTD:V2:PDRIVE:HSTL_III = 0b10000;
misc_data IOSTD:V2:PDRIVE:HSTL_III_18 = 0b10000;
misc_data IOSTD:V2:PDRIVE:HSTL_III_DCI = 0b10000;
misc_data IOSTD:V2:PDRIVE:HSTL_III_DCI_18 = 0b10000;
misc_data IOSTD:V2:PDRIVE:HSTL_II_18 = 0b11111;
misc_data IOSTD:V2:PDRIVE:HSTL_II_DCI = 0b11111;
misc_data IOSTD:V2:PDRIVE:HSTL_II_DCI_18 = 0b11111;
misc_data IOSTD:V2:PDRIVE:HSTL_IV = 0b10000;
misc_data IOSTD:V2:PDRIVE:HSTL_IV_18 = 0b10000;
misc_data IOSTD:V2:PDRIVE:HSTL_IV_DCI = 0b10000;
misc_data IOSTD:V2:PDRIVE:HSTL_IV_DCI_18 = 0b10000;
misc_data IOSTD:V2:PDRIVE:HSTL_I_18 = 0b10000;
misc_data IOSTD:V2:PDRIVE:HSTL_I_DCI = 0b10100;
misc_data IOSTD:V2:PDRIVE:HSTL_I_DCI_18 = 0b10000;
misc_data IOSTD:V2:PDRIVE:LVCMOS15.12 = 0b11000;
misc_data IOSTD:V2:PDRIVE:LVCMOS15.16 = 0b11111;
misc_data IOSTD:V2:PDRIVE:LVCMOS15.2 = 0b00100;
misc_data IOSTD:V2:PDRIVE:LVCMOS15.4 = 0b01000;
misc_data IOSTD:V2:PDRIVE:LVCMOS15.6 = 0b01100;
misc_data IOSTD:V2:PDRIVE:LVCMOS15.8 = 0b10000;
misc_data IOSTD:V2:PDRIVE:LVCMOS18.12 = 0b10000;
misc_data IOSTD:V2:PDRIVE:LVCMOS18.16 = 0b10110;
misc_data IOSTD:V2:PDRIVE:LVCMOS18.2 = 0b00011;
misc_data IOSTD:V2:PDRIVE:LVCMOS18.4 = 0b00110;
misc_data IOSTD:V2:PDRIVE:LVCMOS18.6 = 0b01000;
misc_data IOSTD:V2:PDRIVE:LVCMOS18.8 = 0b01011;
misc_data IOSTD:V2:PDRIVE:LVCMOS25.12 = 0b01011;
misc_data IOSTD:V2:PDRIVE:LVCMOS25.16 = 0b01110;
misc_data IOSTD:V2:PDRIVE:LVCMOS25.2 = 0b00010;
misc_data IOSTD:V2:PDRIVE:LVCMOS25.24 = 0b10101;
misc_data IOSTD:V2:PDRIVE:LVCMOS25.4 = 0b00100;
misc_data IOSTD:V2:PDRIVE:LVCMOS25.6 = 0b00101;
misc_data IOSTD:V2:PDRIVE:LVCMOS25.8 = 0b00111;
misc_data IOSTD:V2:PDRIVE:LVCMOS33.12 = 0b01000;
misc_data IOSTD:V2:PDRIVE:LVCMOS33.16 = 0b01011;
misc_data IOSTD:V2:PDRIVE:LVCMOS33.2 = 0b00010;
misc_data IOSTD:V2:PDRIVE:LVCMOS33.24 = 0b10000;
misc_data IOSTD:V2:PDRIVE:LVCMOS33.4 = 0b00011;
misc_data IOSTD:V2:PDRIVE:LVCMOS33.6 = 0b00100;
misc_data IOSTD:V2:PDRIVE:LVCMOS33.8 = 0b00110;
misc_data IOSTD:V2:PDRIVE:LVPECL_33 = 0b11111;
misc_data IOSTD:V2:PDRIVE:LVTTL.12 = 0b00110;
misc_data IOSTD:V2:PDRIVE:LVTTL.16 = 0b01000;
misc_data IOSTD:V2:PDRIVE:LVTTL.2 = 0b00001;
misc_data IOSTD:V2:PDRIVE:LVTTL.24 = 0b01100;
misc_data IOSTD:V2:PDRIVE:LVTTL.4 = 0b00010;
misc_data IOSTD:V2:PDRIVE:LVTTL.6 = 0b00011;
misc_data IOSTD:V2:PDRIVE:LVTTL.8 = 0b00100;
misc_data IOSTD:V2:PDRIVE:OFF = 0b00000;
misc_data IOSTD:V2:PDRIVE:PCI33_3 = 0b01001;
misc_data IOSTD:V2:PDRIVE:PCI66_3 = 0b01001;
misc_data IOSTD:V2:PDRIVE:PCIX = 0b01001;
misc_data IOSTD:V2:PDRIVE:SSTL18_I = 0b01100;
misc_data IOSTD:V2:PDRIVE:SSTL18_II = 0b11111;
misc_data IOSTD:V2:PDRIVE:SSTL18_II_DCI = 0b01000;
misc_data IOSTD:V2:PDRIVE:SSTL18_I_DCI = 0b01000;
misc_data IOSTD:V2:PDRIVE:SSTL2_I = 0b00101;
misc_data IOSTD:V2:PDRIVE:SSTL2_II = 0b01101;
misc_data IOSTD:V2:PDRIVE:SSTL2_II_DCI = 0b00100;
misc_data IOSTD:V2:PDRIVE:SSTL2_I_DCI = 0b00100;
misc_data IOSTD:V2:PDRIVE:SSTL3_I = 0b00011;
misc_data IOSTD:V2:PDRIVE:SSTL3_II = 0b00110;
misc_data IOSTD:V2:PDRIVE:SSTL3_II_DCI = 0b00011;
misc_data IOSTD:V2:PDRIVE:SSTL3_I_DCI = 0b00010;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:HSTL_II_DCI = 0b11101;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:HSTL_II_DCI_18 = 0b11101;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:HSTL_I_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:HSTL_I_DCI_18 = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:LVDSEXT_25_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:LVDSEXT_33_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:LVDS_25_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:LVDS_33_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:OFF = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:SSTL18_II_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:SSTL18_I_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:SSTL2_II_DCI = 0b00100;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:SSTL2_I_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:SSTL3_II_DCI = 0b11000;
misc_data IOSTD:V2:PMASK_TERM_SPLIT:SSTL3_I_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_VCC:GTLP_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_VCC:GTL_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_VCC:HSTL_III_DCI = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_VCC:HSTL_III_DCI_18 = 0b00000;
misc_data IOSTD:V2:PMASK_TERM_VCC:HSTL_IV_DCI = 0b00001;
misc_data IOSTD:V2:PMASK_TERM_VCC:HSTL_IV_DCI_18 = 0b00001;
misc_data IOSTD:V2:PMASK_TERM_VCC:OFF = 0b00000;
misc_data IOSTD:V2:SLEW:AGP = 0b1111;
misc_data IOSTD:V2:SLEW:BLVDS_25 = 0b0011;
misc_data IOSTD:V2:SLEW:GTL = 0b0011;
misc_data IOSTD:V2:SLEW:GTLP = 0b0011;
misc_data IOSTD:V2:SLEW:GTLP_DCI = 0b0011;
misc_data IOSTD:V2:SLEW:GTL_DCI = 0b0011;
misc_data IOSTD:V2:SLEW:HSLVDCI_15 = 0b1111;
misc_data IOSTD:V2:SLEW:HSLVDCI_18 = 0b1111;
misc_data IOSTD:V2:SLEW:HSLVDCI_25 = 0b1111;
misc_data IOSTD:V2:SLEW:HSLVDCI_33 = 0b1111;
misc_data IOSTD:V2:SLEW:HSTL_I = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_II = 0b0100;
misc_data IOSTD:V2:SLEW:HSTL_III = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_III_18 = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_III_DCI = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_III_DCI_18 = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_II_18 = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_II_DCI = 0b0100;
misc_data IOSTD:V2:SLEW:HSTL_II_DCI_18 = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_IV = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_IV_18 = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_IV_DCI = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_IV_DCI_18 = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_I_18 = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_I_DCI = 0b0111;
misc_data IOSTD:V2:SLEW:HSTL_I_DCI_18 = 0b0111;
misc_data IOSTD:V2:SLEW:LVCMOS15.FAST = 0b1111;
misc_data IOSTD:V2:SLEW:LVCMOS15.SLOW = 0b0000;
misc_data IOSTD:V2:SLEW:LVCMOS18.FAST = 0b1111;
misc_data IOSTD:V2:SLEW:LVCMOS18.SLOW = 0b0000;
misc_data IOSTD:V2:SLEW:LVCMOS25.FAST = 0b1111;
misc_data IOSTD:V2:SLEW:LVCMOS25.SLOW = 0b0000;
misc_data IOSTD:V2:SLEW:LVCMOS33.FAST = 0b1111;
misc_data IOSTD:V2:SLEW:LVCMOS33.SLOW = 0b0000;
misc_data IOSTD:V2:SLEW:LVDCI_15 = 0b1111;
misc_data IOSTD:V2:SLEW:LVDCI_18 = 0b1111;
misc_data IOSTD:V2:SLEW:LVDCI_25 = 0b1111;
misc_data IOSTD:V2:SLEW:LVDCI_33 = 0b1111;
misc_data IOSTD:V2:SLEW:LVDCI_DV2_15 = 0b1111;
misc_data IOSTD:V2:SLEW:LVDCI_DV2_18 = 0b1111;
misc_data IOSTD:V2:SLEW:LVDCI_DV2_25 = 0b1111;
misc_data IOSTD:V2:SLEW:LVDCI_DV2_33 = 0b1111;
misc_data IOSTD:V2:SLEW:LVPECL_33 = 0b1111;
misc_data IOSTD:V2:SLEW:LVTTL.FAST = 0b1111;
misc_data IOSTD:V2:SLEW:LVTTL.SLOW = 0b0000;
misc_data IOSTD:V2:SLEW:PCI33_3 = 0b0000;
misc_data IOSTD:V2:SLEW:PCI66_3 = 0b0011;
misc_data IOSTD:V2:SLEW:PCIX = 0b0011;
misc_data IOSTD:V2:SLEW:SSTL18_I = 0b0111;
misc_data IOSTD:V2:SLEW:SSTL18_II = 0b0111;
misc_data IOSTD:V2:SLEW:SSTL18_II_DCI = 0b0111;
misc_data IOSTD:V2:SLEW:SSTL18_I_DCI = 0b0111;
misc_data IOSTD:V2:SLEW:SSTL2_I = 0b1111;
misc_data IOSTD:V2:SLEW:SSTL2_II = 0b0111;
misc_data IOSTD:V2:SLEW:SSTL2_II_DCI = 0b0111;
misc_data IOSTD:V2:SLEW:SSTL2_I_DCI = 0b1111;
misc_data IOSTD:V2:SLEW:SSTL3_I = 0b1111;
misc_data IOSTD:V2:SLEW:SSTL3_II = 0b1111;
misc_data IOSTD:V2:SLEW:SSTL3_II_DCI = 0b1111;
misc_data IOSTD:V2:SLEW:SSTL3_I_DCI = 0b1111;
misc_data IOSTD:V2:SLEW:VR = 0b1111;
misc_data IOSTD:V2P:LVDSBIAS:LDT_25 = 0b000100001;
misc_data IOSTD:V2P:LVDSBIAS:LVDSEXT_25 = 0b000100001;
misc_data IOSTD:V2P:LVDSBIAS:LVDSEXT_25_DCI = 0b000100001;
misc_data IOSTD:V2P:LVDSBIAS:LVDS_25 = 0b000100001;
misc_data IOSTD:V2P:LVDSBIAS:LVDS_25_DCI = 0b000100001;
misc_data IOSTD:V2P:LVDSBIAS:OFF = 0b000000000;
misc_data IOSTD:V2P:LVDSBIAS:ULVDS_25 = 0b000100001;
misc_data IOSTD:V2P:NDRIVE:BLVDS_25 = 0b10011;
misc_data IOSTD:V2P:NDRIVE:GTL = 0b10011;
misc_data IOSTD:V2P:NDRIVE:GTLP = 0b01101;
misc_data IOSTD:V2P:NDRIVE:GTLP_DCI = 0b01101;
misc_data IOSTD:V2P:NDRIVE:GTL_DCI = 0b10011;
misc_data IOSTD:V2P:NDRIVE:HSTL_I = 0b00100;
misc_data IOSTD:V2P:NDRIVE:HSTL_II = 0b01000;
misc_data IOSTD:V2P:NDRIVE:HSTL_III = 0b01100;
misc_data IOSTD:V2P:NDRIVE:HSTL_III_18 = 0b01100;
misc_data IOSTD:V2P:NDRIVE:HSTL_III_DCI = 0b01100;
misc_data IOSTD:V2P:NDRIVE:HSTL_III_DCI_18 = 0b01100;
misc_data IOSTD:V2P:NDRIVE:HSTL_II_18 = 0b01000;
misc_data IOSTD:V2P:NDRIVE:HSTL_II_DCI = 0b01000;
misc_data IOSTD:V2P:NDRIVE:HSTL_II_DCI_18 = 0b01000;
misc_data IOSTD:V2P:NDRIVE:HSTL_IV = 0b11000;
misc_data IOSTD:V2P:NDRIVE:HSTL_IV_18 = 0b11000;
misc_data IOSTD:V2P:NDRIVE:HSTL_IV_DCI = 0b11000;
misc_data IOSTD:V2P:NDRIVE:HSTL_IV_DCI_18 = 0b11000;
misc_data IOSTD:V2P:NDRIVE:HSTL_I_18 = 0b00100;
misc_data IOSTD:V2P:NDRIVE:HSTL_I_DCI = 0b00100;
misc_data IOSTD:V2P:NDRIVE:HSTL_I_DCI_18 = 0b00100;
misc_data IOSTD:V2P:NDRIVE:LVCMOS15.12 = 0b00110;
misc_data IOSTD:V2P:NDRIVE:LVCMOS15.16 = 0b01000;
misc_data IOSTD:V2P:NDRIVE:LVCMOS15.2 = 0b00001;
misc_data IOSTD:V2P:NDRIVE:LVCMOS15.4 = 0b00010;
misc_data IOSTD:V2P:NDRIVE:LVCMOS15.6 = 0b00011;
misc_data IOSTD:V2P:NDRIVE:LVCMOS15.8 = 0b00100;
misc_data IOSTD:V2P:NDRIVE:LVCMOS18.12 = 0b00110;
misc_data IOSTD:V2P:NDRIVE:LVCMOS18.16 = 0b01000;
misc_data IOSTD:V2P:NDRIVE:LVCMOS18.2 = 0b00001;
misc_data IOSTD:V2P:NDRIVE:LVCMOS18.4 = 0b00010;
misc_data IOSTD:V2P:NDRIVE:LVCMOS18.6 = 0b00011;
misc_data IOSTD:V2P:NDRIVE:LVCMOS18.8 = 0b00100;
misc_data IOSTD:V2P:NDRIVE:LVCMOS25.12 = 0b00110;
misc_data IOSTD:V2P:NDRIVE:LVCMOS25.16 = 0b01000;
misc_data IOSTD:V2P:NDRIVE:LVCMOS25.2 = 0b00001;
misc_data IOSTD:V2P:NDRIVE:LVCMOS25.24 = 0b01100;
misc_data IOSTD:V2P:NDRIVE:LVCMOS25.4 = 0b00010;
misc_data IOSTD:V2P:NDRIVE:LVCMOS25.6 = 0b00011;
misc_data IOSTD:V2P:NDRIVE:LVCMOS25.8 = 0b00100;
misc_data IOSTD:V2P:NDRIVE:LVCMOS33.12 = 0b00110;
misc_data IOSTD:V2P:NDRIVE:LVCMOS33.16 = 0b01000;
misc_data IOSTD:V2P:NDRIVE:LVCMOS33.2 = 0b00001;
misc_data IOSTD:V2P:NDRIVE:LVCMOS33.24 = 0b01100;
misc_data IOSTD:V2P:NDRIVE:LVCMOS33.4 = 0b00010;
misc_data IOSTD:V2P:NDRIVE:LVCMOS33.6 = 0b00011;
misc_data IOSTD:V2P:NDRIVE:LVCMOS33.8 = 0b00100;
misc_data IOSTD:V2P:NDRIVE:LVPECL_25 = 0b11110;
misc_data IOSTD:V2P:NDRIVE:LVTTL.12 = 0b00110;
misc_data IOSTD:V2P:NDRIVE:LVTTL.16 = 0b01000;
misc_data IOSTD:V2P:NDRIVE:LVTTL.2 = 0b00001;
misc_data IOSTD:V2P:NDRIVE:LVTTL.24 = 0b01100;
misc_data IOSTD:V2P:NDRIVE:LVTTL.4 = 0b00010;
misc_data IOSTD:V2P:NDRIVE:LVTTL.6 = 0b00011;
misc_data IOSTD:V2P:NDRIVE:LVTTL.8 = 0b00100;
misc_data IOSTD:V2P:NDRIVE:OFF = 0b00000;
misc_data IOSTD:V2P:NDRIVE:PCI33_3 = 0b01110;
misc_data IOSTD:V2P:NDRIVE:PCI66_3 = 0b01110;
misc_data IOSTD:V2P:NDRIVE:PCIX = 0b01100;
misc_data IOSTD:V2P:NDRIVE:SSTL18_I = 0b00100;
misc_data IOSTD:V2P:NDRIVE:SSTL18_II = 0b01110;
misc_data IOSTD:V2P:NDRIVE:SSTL18_II_DCI = 0b00101;
misc_data IOSTD:V2P:NDRIVE:SSTL18_I_DCI = 0b00011;
misc_data IOSTD:V2P:NDRIVE:SSTL2_I = 0b00011;
misc_data IOSTD:V2P:NDRIVE:SSTL2_II = 0b01001;
misc_data IOSTD:V2P:NDRIVE:SSTL2_II_DCI = 0b00101;
misc_data IOSTD:V2P:NDRIVE:SSTL2_I_DCI = 0b00010;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:HSTL_II_DCI = 0b00010;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:HSTL_II_DCI_18 = 0b00010;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:HSTL_I_DCI = 0b00000;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:HSTL_I_DCI_18 = 0b00000;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:LVDSEXT_25_DCI = 0b00000;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:LVDS_25_DCI = 0b00000;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:OFF = 0b00000;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:SSTL18_II_DCI = 0b10100;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:SSTL18_I_DCI = 0b00000;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:SSTL2_II_DCI = 0b10100;
misc_data IOSTD:V2P:NMASK_TERM_SPLIT:SSTL2_I_DCI = 0b00000;
misc_data IOSTD:V2P:OUTPUT_DIFF:LDT_25 = 0b1010;
misc_data IOSTD:V2P:OUTPUT_DIFF:LVDSEXT_25 = 0b0110;
misc_data IOSTD:V2P:OUTPUT_DIFF:LVDSEXT_25_DCI = 0b0110;
misc_data IOSTD:V2P:OUTPUT_DIFF:LVDS_25 = 0b0010;
misc_data IOSTD:V2P:OUTPUT_DIFF:LVDS_25_DCI = 0b0010;
misc_data IOSTD:V2P:OUTPUT_DIFF:OFF = 0b0000;
misc_data IOSTD:V2P:OUTPUT_DIFF:TERM = 0b0001;
misc_data IOSTD:V2P:OUTPUT_DIFF:ULVDS_25 = 0b1010;
misc_data IOSTD:V2P:OUTPUT_MISC:BLVDS_25 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:GTL = 0b01;
misc_data IOSTD:V2P:OUTPUT_MISC:GTLP = 0b01;
misc_data IOSTD:V2P:OUTPUT_MISC:GTLP_DCI = 0b01;
misc_data IOSTD:V2P:OUTPUT_MISC:GTL_DCI = 0b11;
misc_data IOSTD:V2P:OUTPUT_MISC:HSLVDCI_15 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:HSLVDCI_18 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:HSLVDCI_25 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:HSLVDCI_33 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_I = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_II = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_III = 0b10;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_III_18 = 0b10;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_III_DCI = 0b10;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_III_DCI_18 = 0b10;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_II_18 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_II_DCI = 0b10;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_II_DCI_18 = 0b10;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_IV = 0b10;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_IV_18 = 0b10;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_IV_DCI = 0b11;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_IV_DCI_18 = 0b11;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_I_18 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_I_DCI = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:HSTL_I_DCI_18 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVCMOS15 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVCMOS18 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVCMOS25 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVCMOS33 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVDCI_15 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVDCI_18 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVDCI_25 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVDCI_33 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVDCI_DV2_15 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVDCI_DV2_18 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVDCI_DV2_25 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVPECL_25 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:LVTTL = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:PCI33_3 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:PCI66_3 = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:PCIX = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:SSTL18_I = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:SSTL18_II = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:SSTL18_II_DCI = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:SSTL18_I_DCI = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:SSTL2_I = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:SSTL2_II = 0b00;
misc_data IOSTD:V2P:OUTPUT_MISC:SSTL2_II_DCI = 0b01;
misc_data IOSTD:V2P:OUTPUT_MISC:SSTL2_I_DCI = 0b00;
misc_data IOSTD:V2P:PDRIVE:BLVDS_25 = 0b1111;
misc_data IOSTD:V2P:PDRIVE:GTL = 0b0000;
misc_data IOSTD:V2P:PDRIVE:GTLP = 0b0000;
misc_data IOSTD:V2P:PDRIVE:GTLP_DCI = 0b0000;
misc_data IOSTD:V2P:PDRIVE:GTL_DCI = 0b0000;
misc_data IOSTD:V2P:PDRIVE:HSTL_I = 0b1000;
misc_data IOSTD:V2P:PDRIVE:HSTL_II = 0b1111;
misc_data IOSTD:V2P:PDRIVE:HSTL_III = 0b0110;
misc_data IOSTD:V2P:PDRIVE:HSTL_III_18 = 0b0110;
misc_data IOSTD:V2P:PDRIVE:HSTL_III_DCI = 0b0110;
misc_data IOSTD:V2P:PDRIVE:HSTL_III_DCI_18 = 0b0110;
misc_data IOSTD:V2P:PDRIVE:HSTL_II_18 = 0b1111;
misc_data IOSTD:V2P:PDRIVE:HSTL_II_DCI = 0b1111;
misc_data IOSTD:V2P:PDRIVE:HSTL_II_DCI_18 = 0b1111;
misc_data IOSTD:V2P:PDRIVE:HSTL_IV = 0b0110;
misc_data IOSTD:V2P:PDRIVE:HSTL_IV_18 = 0b0110;
misc_data IOSTD:V2P:PDRIVE:HSTL_IV_DCI = 0b0110;
misc_data IOSTD:V2P:PDRIVE:HSTL_IV_DCI_18 = 0b0110;
misc_data IOSTD:V2P:PDRIVE:HSTL_I_18 = 0b1000;
misc_data IOSTD:V2P:PDRIVE:HSTL_I_DCI = 0b1000;
misc_data IOSTD:V2P:PDRIVE:HSTL_I_DCI_18 = 0b1000;
misc_data IOSTD:V2P:PDRIVE:LVCMOS15.12 = 0b1000;
misc_data IOSTD:V2P:PDRIVE:LVCMOS15.16 = 0b1010;
misc_data IOSTD:V2P:PDRIVE:LVCMOS15.2 = 0b0010;
misc_data IOSTD:V2P:PDRIVE:LVCMOS15.4 = 0b0011;
misc_data IOSTD:V2P:PDRIVE:LVCMOS15.6 = 0b0100;
misc_data IOSTD:V2P:PDRIVE:LVCMOS15.8 = 0b0110;
misc_data IOSTD:V2P:PDRIVE:LVCMOS18.12 = 0b0110;
misc_data IOSTD:V2P:PDRIVE:LVCMOS18.16 = 0b1000;
misc_data IOSTD:V2P:PDRIVE:LVCMOS18.2 = 0b0010;
misc_data IOSTD:V2P:PDRIVE:LVCMOS18.4 = 0b0011;
misc_data IOSTD:V2P:PDRIVE:LVCMOS18.6 = 0b0100;
misc_data IOSTD:V2P:PDRIVE:LVCMOS18.8 = 0b0100;
misc_data IOSTD:V2P:PDRIVE:LVCMOS25.12 = 0b0101;
misc_data IOSTD:V2P:PDRIVE:LVCMOS25.16 = 0b0111;
misc_data IOSTD:V2P:PDRIVE:LVCMOS25.2 = 0b0001;
misc_data IOSTD:V2P:PDRIVE:LVCMOS25.24 = 0b1010;
misc_data IOSTD:V2P:PDRIVE:LVCMOS25.4 = 0b0010;
misc_data IOSTD:V2P:PDRIVE:LVCMOS25.6 = 0b0011;
misc_data IOSTD:V2P:PDRIVE:LVCMOS25.8 = 0b0100;
misc_data IOSTD:V2P:PDRIVE:LVCMOS33.12 = 0b0100;
misc_data IOSTD:V2P:PDRIVE:LVCMOS33.16 = 0b0101;
misc_data IOSTD:V2P:PDRIVE:LVCMOS33.2 = 0b0001;
misc_data IOSTD:V2P:PDRIVE:LVCMOS33.24 = 0b1000;
misc_data IOSTD:V2P:PDRIVE:LVCMOS33.4 = 0b0010;
misc_data IOSTD:V2P:PDRIVE:LVCMOS33.6 = 0b0010;
misc_data IOSTD:V2P:PDRIVE:LVCMOS33.8 = 0b0011;
misc_data IOSTD:V2P:PDRIVE:LVPECL_25 = 0b1100;
misc_data IOSTD:V2P:PDRIVE:LVTTL.12 = 0b0011;
misc_data IOSTD:V2P:PDRIVE:LVTTL.16 = 0b0100;
misc_data IOSTD:V2P:PDRIVE:LVTTL.2 = 0b0001;
misc_data IOSTD:V2P:PDRIVE:LVTTL.24 = 0b0101;
misc_data IOSTD:V2P:PDRIVE:LVTTL.4 = 0b0001;
misc_data IOSTD:V2P:PDRIVE:LVTTL.6 = 0b0010;
misc_data IOSTD:V2P:PDRIVE:LVTTL.8 = 0b0010;
misc_data IOSTD:V2P:PDRIVE:OFF = 0b0000;
misc_data IOSTD:V2P:PDRIVE:PCI33_3 = 0b0101;
misc_data IOSTD:V2P:PDRIVE:PCI66_3 = 0b0101;
misc_data IOSTD:V2P:PDRIVE:PCIX = 0b0110;
misc_data IOSTD:V2P:PDRIVE:SSTL18_I = 0b0100;
misc_data IOSTD:V2P:PDRIVE:SSTL18_II = 0b1111;
misc_data IOSTD:V2P:PDRIVE:SSTL18_II_DCI = 0b0110;
misc_data IOSTD:V2P:PDRIVE:SSTL18_I_DCI = 0b0100;
misc_data IOSTD:V2P:PDRIVE:SSTL2_I = 0b0011;
misc_data IOSTD:V2P:PDRIVE:SSTL2_II = 0b0110;
misc_data IOSTD:V2P:PDRIVE:SSTL2_II_DCI = 0b0100;
misc_data IOSTD:V2P:PDRIVE:SSTL2_I_DCI = 0b0011;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:HSTL_II_DCI = 0b11101;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:HSTL_II_DCI_18 = 0b11101;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:HSTL_I_DCI = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:HSTL_I_DCI_18 = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:LVDSEXT_25_DCI = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:LVDS_25_DCI = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:OFF = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:SSTL18_II_DCI = 0b00100;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:SSTL18_I_DCI = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:SSTL2_II_DCI = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_SPLIT:SSTL2_I_DCI = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_VCC:GTLP_DCI = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_VCC:GTL_DCI = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_VCC:HSTL_III_DCI = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_VCC:HSTL_III_DCI_18 = 0b00000;
misc_data IOSTD:V2P:PMASK_TERM_VCC:HSTL_IV_DCI = 0b00100;
misc_data IOSTD:V2P:PMASK_TERM_VCC:HSTL_IV_DCI_18 = 0b00100;
misc_data IOSTD:V2P:PMASK_TERM_VCC:OFF = 0b00000;
misc_data IOSTD:V2P:SLEW:BLVDS_25 = 0b01111;
misc_data IOSTD:V2P:SLEW:GTL = 0b00011;
misc_data IOSTD:V2P:SLEW:GTLP = 0b10011;
misc_data IOSTD:V2P:SLEW:GTLP_DCI = 0b11100;
misc_data IOSTD:V2P:SLEW:GTL_DCI = 0b01100;
misc_data IOSTD:V2P:SLEW:HSLVDCI_15 = 0b11111;
misc_data IOSTD:V2P:SLEW:HSLVDCI_18 = 0b11111;
misc_data IOSTD:V2P:SLEW:HSLVDCI_25 = 0b11111;
misc_data IOSTD:V2P:SLEW:HSLVDCI_33 = 0b11111;
misc_data IOSTD:V2P:SLEW:HSTL_I = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_II = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_III = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_III_18 = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_III_DCI = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_III_DCI_18 = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_II_18 = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_II_DCI = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_II_DCI_18 = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_IV = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_IV_18 = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_IV_DCI = 0b00000;
misc_data IOSTD:V2P:SLEW:HSTL_IV_DCI_18 = 0b00000;
misc_data IOSTD:V2P:SLEW:HSTL_I_18 = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_I_DCI = 0b01111;
misc_data IOSTD:V2P:SLEW:HSTL_I_DCI_18 = 0b01111;
misc_data IOSTD:V2P:SLEW:LVCMOS15.FAST = 0b11111;
misc_data IOSTD:V2P:SLEW:LVCMOS15.SLOW = 0b00000;
misc_data IOSTD:V2P:SLEW:LVCMOS18.FAST = 0b11111;
misc_data IOSTD:V2P:SLEW:LVCMOS18.SLOW = 0b00000;
misc_data IOSTD:V2P:SLEW:LVCMOS25.FAST = 0b11111;
misc_data IOSTD:V2P:SLEW:LVCMOS25.SLOW = 0b00000;
misc_data IOSTD:V2P:SLEW:LVCMOS33.FAST = 0b11111;
misc_data IOSTD:V2P:SLEW:LVCMOS33.SLOW = 0b00000;
misc_data IOSTD:V2P:SLEW:LVDCI_15 = 0b11111;
misc_data IOSTD:V2P:SLEW:LVDCI_18 = 0b11111;
misc_data IOSTD:V2P:SLEW:LVDCI_25 = 0b11111;
misc_data IOSTD:V2P:SLEW:LVDCI_33 = 0b11111;
misc_data IOSTD:V2P:SLEW:LVDCI_DV2_15 = 0b11111;
misc_data IOSTD:V2P:SLEW:LVDCI_DV2_18 = 0b11111;
misc_data IOSTD:V2P:SLEW:LVDCI_DV2_25 = 0b11111;
misc_data IOSTD:V2P:SLEW:LVPECL_25 = 0b01101;
misc_data IOSTD:V2P:SLEW:LVTTL.FAST = 0b11111;
misc_data IOSTD:V2P:SLEW:LVTTL.SLOW = 0b00000;
misc_data IOSTD:V2P:SLEW:PCI33_3 = 0b00000;
misc_data IOSTD:V2P:SLEW:PCI66_3 = 0b00000;
misc_data IOSTD:V2P:SLEW:PCIX = 0b01111;
misc_data IOSTD:V2P:SLEW:SSTL18_I = 0b01101;
misc_data IOSTD:V2P:SLEW:SSTL18_II = 0b01101;
misc_data IOSTD:V2P:SLEW:SSTL18_II_DCI = 0b11101;
misc_data IOSTD:V2P:SLEW:SSTL18_I_DCI = 0b11111;
misc_data IOSTD:V2P:SLEW:SSTL2_I = 0b11111;
misc_data IOSTD:V2P:SLEW:SSTL2_II = 0b11111;
misc_data IOSTD:V2P:SLEW:SSTL2_II_DCI = 0b11111;
misc_data IOSTD:V2P:SLEW:SSTL2_I_DCI = 0b11111;
misc_data IOSTD:V2P:SLEW:VR = 0b11111;

device_data xc2v1000 {
	DCM:DESKEW_ADJUST = 0b1011;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000000101000000010010011;
}

device_data xc2v1500 {
	DCM:DESKEW_ADJUST = 0b1011;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4158;
	IDCODE:D0 = 0b00000001000000110000000010010011;
}

device_data xc2v2000 {
	DCM:DESKEW_ADJUST = 0b1011;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4234;
	IDCODE:D0 = 0b00000001000000111000000010010011;
}

device_data xc2v250 {
	DCM:DESKEW_ADJUST = 0b1011;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b100;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4092;
	IDCODE:D0 = 0b00000001000000011000000010010011;
}

device_data xc2v3000 {
	DCM:DESKEW_ADJUST = 0b1100;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000001000000000010010011;
}

device_data xc2v40 {
	DCM:DESKEW_ADJUST = 0b1011;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4056;
	IDCODE:D0 = 0b00000001000000001000000010010011;
}

device_data xc2v4000 {
	DCM:DESKEW_ADJUST = 0b1100;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000001010000000010010011;
}

device_data xc2v500 {
	DCM:DESKEW_ADJUST = 0b1011;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b100;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4128;
	IDCODE:D0 = 0b00000001000000100000000010010011;
}

device_data xc2v6000 {
	DCM:DESKEW_ADJUST = 0b1100;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000001100000000010010011;
}

device_data xc2v80 {
	DCM:DESKEW_ADJUST = 0b1011;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b100;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4094;
	IDCODE:D0 = 0b00000001000000010000000010010011;
}

device_data xc2v8000 {
	DCM:DESKEW_ADJUST = 0b1101;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4576;
	IDCODE:D0 = 0b00000001000001110000000010010011;
}

device_data xc2vp100 {
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4590;
	IDCODE:D0 = 0b00000001001011010110000010010011;
}

device_data xc2vp2 {
	DCM:DESKEW_ADJUST = 0b0110;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4094;
	IDCODE:D0 = 0b00000001001000100110000010010011;
}

device_data xc2vp20 {
	DCM:DESKEW_ADJUST = 0b0110;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4234;
	IDCODE:D0 = 0b00000001001001100110000010010011;
}

device_data xc2vp30 {
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4738;
	IDCODE:D0 = 0b00000001001001111110000010010011;
}

device_data xc2vp4 {
	DCM:DESKEW_ADJUST = 0b0110;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4134;
	IDCODE:D0 = 0b00000001001000111110000010010011;
}

device_data xc2vp40 {
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 226;
	IDCODE:D0 = 0b00000001001010010010000010010011;
}

device_data xc2vp50 {
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4294;
	IDCODE:D0 = 0b00000001001010011110000010010011;
}

device_data xc2vp7 {
	DCM:DESKEW_ADJUST = 0b0110;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4134;
	IDCODE:D0 = 0b00000001001001001010000010010011;
}

device_data xc2vp70 {
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4522;
	IDCODE:D0 = 0b00000001001010111010000010010011;
}

device_data xc2vpx20 {
	DCM:DESKEW_ADJUST = 0b0110;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 146;
	IDCODE:D0 = 0b00000001100001100110000010010011;
}

device_data xc2vpx70 {
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 266;
	IDCODE:D0 = 0b00000001100010111010000010010011;
}

device_data xq2v1000 {
	DCM:DESKEW_ADJUST = 0b1011;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000000101000000010010011;
}

device_data xq2v3000 {
	DCM:DESKEW_ADJUST = 0b1100;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000001000000000010010011;
}

device_data xq2v6000 {
	DCM:DESKEW_ADJUST = 0b1100;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000001100000000010010011;
}

device_data xq2vp40 {
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 226;
	IDCODE:D0 = 0b00000001001010010010000010010011;
}

device_data xq2vp70 {
	DCM:DESKEW_ADJUST = 0b0111;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b0;
	FREEZE_DCI_NOPS = 4522;
	IDCODE:D0 = 0b00000001001010111010000010010011;
}

device_data xqr2v1000 {
	DCM:DESKEW_ADJUST = 0b1011;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000000101000000010010011;
}

device_data xqr2v3000 {
	DCM:DESKEW_ADJUST = 0b1100;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000001000000000010010011;
}

device_data xqr2v6000 {
	DCM:DESKEW_ADJUST = 0b1100;
	DCM:VBG_PD = 0b01;
	DCM:VBG_SEL = 0b101;
	DOUBLE_GRESTORE = 0b1;
	FREEZE_DCI_NOPS = 0;
	IDCODE:D0 = 0b00000001000001100000000010010011;
}

