module or_gate #(parameter N = 3)
					  (input  logic [N - 1: 0] a, b,
					   output logic [N - 1: 0] result);


assign result = a | b;

endmodule