{"Source Block": ["hdl/library/axi_adrv9001/adrv9001_aligner8.v@45:60@HdlStmProcess", ");\n\n  reg [7:0] idata_d = 'b0;\n  reg       ivalid_d = 'b0;\n\n  always @(posedge clk) begin\n    if (ivalid) begin\n      idata_d <= idata;\n    end\n    ivalid_d <= ivalid;\n  end\n\n  reg [2:0] phase = 'h0;\n  always @(posedge clk) begin\n    if (ivalid) begin\n      if ((strobe != 'b1111_1111) && (strobe != 'b0000_0000)) begin\n"], "Clone Blocks": [["hdl/library/axi_adrv9001/adrv9001_aligner4.v@45:60", ");\n\n  reg [3:0] idata_d = 'b0;\n  reg       ivalid_d = 'b0;\n\n  always @(posedge clk) begin\n    if (ivalid) begin\n      idata_d <= idata;\n    end\n    ivalid_d <= ivalid;\n  end\n\n  reg [1:0] phase = 'h0;\n  always @(posedge clk) begin\n    if (ivalid) begin\n      if ((strobe != 'b1111) && (strobe != 'b0000)) begin\n"]], "Diff Content": {"Delete": [[51, "    if (ivalid) begin\n"]], "Add": [[51, "    if (rst) begin\n"], [51, "      idata_d <= 'h0;\n"], [51, "    end else if (ivalid) begin\n"]]}}