

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="zh" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="zh" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>9. SPI &mdash; BL602/604 Reference Manual  文档</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
        <script type="text/javascript" src="../_static/language_data.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/style.css" type="text/css" />
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="10. UART" href="UART.html" />
    <link rel="prev" title="8. IR" href="IR.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> BL602/604 Reference Manual
          

          
            
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and memory overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">4. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">5. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">6. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="L1C.html">7. L1C</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">9. SPI</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#introduction">9.1. Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="#main-features">9.2. Main features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#function-description">9.3. Function description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#clock-control">9.3.1. Clock control</a></li>
<li class="toctree-l3"><a class="reference internal" href="#master-continuous-transmission-mode">9.3.2. Master continuous transmission mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#acceptance-filtering-function">9.3.3. Acceptance filtering function</a></li>
<li class="toctree-l3"><a class="reference internal" href="#receive-error-correction">9.3.4. Receive error correction</a></li>
<li class="toctree-l3"><a class="reference internal" href="#slave-mode-timeout-mechanism">9.3.5. Slave mode timeout mechanism</a></li>
<li class="toctree-l3"><a class="reference internal" href="#i-o-transfer-mode">9.3.6. I/O transfer mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dma-transfer-mode">9.3.7. DMA transfer mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-interrupt">9.3.8. SPI interrupt</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#register-description">9.4. Register description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#spi-config">9.4.1. spi_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-int-sts">9.4.2. spi_int_sts</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-bus-busy">9.4.3. spi_bus_busy</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-prd-0">9.4.4. spi_prd_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-prd-1">9.4.5. spi_prd_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-rxd-ignr">9.4.6. spi_rxd_ignr</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-sto-value">9.4.7. spi_sto_value</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-config-0">9.4.8. spi_fifo_config_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-config-1">9.4.9. spi_fifo_config_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-wdata">9.4.10. spi_fifo_wdata</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-rdata">9.4.11. spi_fifo_rdata</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">14. Revision history</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL602/604 Reference Manual</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
      <li>9. SPI</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="spi">
<h1>9. SPI<a class="headerlink" href="#spi" title="永久链接至标题">¶</a></h1>
<div class="section" id="introduction">
<h2>9.1. Introduction<a class="headerlink" href="#introduction" title="永久链接至标题">¶</a></h2>
<p>Serial Peripheral Interface Bus(SPI) is a synchronous serial communication
interface specification for short-range communication. Devices use
full-duplex mode for communication. There is a master and one or more slaves.
Requires at least 4 wires, in fact 3 wires are also available
(the one-way transmission), including SDI (data input),
SDO (data output), SCLK (clock), CS (chip select).</p>
</div>
<div class="section" id="main-features">
<h2>9.2. Main features<a class="headerlink" href="#main-features" title="永久链接至标题">¶</a></h2>
<ul class="simple">
<li>Can be used as SPI master or SPI slave</li>
<li>The transmit and receive channels each have a FIFO with a depth of 4 words</li>
<li>Both master and slave devices support 4 clock formats(CPOL,CPHA)</li>
<li>Both master and slave devices support 1/2/3/4 byte transmission mode</li>
<li>Flexible clock configuration, support up to 40M clock</li>
<li>Configurable MSB/LSB priority transmission</li>
<li>Acceptance filtering function</li>
<li>Timeout mechanism under the slave</li>
<li>Support DMA transfer mode</li>
</ul>
</div>
<div class="section" id="function-description">
<h2>9.3. Function description<a class="headerlink" href="#function-description" title="永久链接至标题">¶</a></h2>
<div class="section" id="clock-control">
<h3>9.3.1. Clock control<a class="headerlink" href="#clock-control" title="永久链接至标题">¶</a></h3>
<p>According to different clock phases and polarity settings, the SPI clock has
four modes, which can be set by bit4 (CPOL) and bit5 (CPHA) of the SPI_CONFIG
register. CPOL is used to determine the level of the SCK clock signal when
idle, CPOL = 0 means the idle level is low, and CPOL = 1 means the idle level
is high. CPHA is used to determine the sampling time. CPHA = 0 samples on the
first clock edge of each cycle, and CPHA = 1 samples on the second clock edge
of each cycle.</p>
<p>By setting registers SPI_PRD_0 and SPI_PRD_1, you can also adjust the start
and end level duration of the clock, the time of phase 0/1, and the interval
between each frame of data. The specific settings in the four modes are shown
below:</p>
<div class="figure align-center" id="id1">
<img alt="../_images/SPIClockPrd.png" src="../_images/SPIClockPrd.png" />
<p class="caption"><span class="caption-text">SPI clock</span></p>
</div>
<p>The meaning of each number is as follows:
1 is the length of the start condition, 2 is the length of the stop condition,
3 is the length of phase 0, 4 is the length of phase 1, and 5 is the interval
between each frame of data.</p>
</div>
<div class="section" id="master-continuous-transmission-mode">
<h3>9.3.2. Master continuous transmission mode<a class="headerlink" href="#master-continuous-transmission-mode" title="永久链接至标题">¶</a></h3>
<p>When this mode is enabled, the CS signal will not be released when the current data is transmitted and there is still data available in the FIFO.</p>
</div>
<div class="section" id="acceptance-filtering-function">
<h3>9.3.3. Acceptance filtering function<a class="headerlink" href="#acceptance-filtering-function" title="永久链接至标题">¶</a></h3>
<p>By setting the start and end bits that need to be filtered out, the SPI discards the corresponding data segment in the received data. As shown below:</p>
<div class="figure align-center" id="id2">
<img alt="../_images/SPIIgnore.png" src="../_images/SPIIgnore.png" />
<p class="caption"><span class="caption-text">SPI ignore</span></p>
</div>
<p>In the figure above, the start bit of the filter is set to 0, the end bit is set to 7, the dummy byte is received, and the end bit is set to 15, the dummy byte is discarded.</p>
</div>
<div class="section" id="receive-error-correction">
<h3>9.3.4. Receive error correction<a class="headerlink" href="#receive-error-correction" title="永久链接至标题">¶</a></h3>
<p>By enabling this function and setting the threshold, the SPI will discard data that does not reach the threshold width.</p>
</div>
<div class="section" id="slave-mode-timeout-mechanism">
<h3>9.3.5. Slave mode timeout mechanism<a class="headerlink" href="#slave-mode-timeout-mechanism" title="永久链接至标题">¶</a></h3>
<p>By setting a timeout threshold, an interrupt will be triggered when the SPI does not receive a clock signal after exceeding this time value in slave mode.</p>
</div>
<div class="section" id="i-o-transfer-mode">
<h3>9.3.6. I/O transfer mode<a class="headerlink" href="#i-o-transfer-mode" title="永久链接至标题">¶</a></h3>
<p>The chip communications processor can perform FIFO fill and empty operations in response to interrupts from the FIFO. Each FIFO has a programmable FIFO trigger threshold to trigger interrupts. When the value in the RX FIFO exceeds the RX FIFO trigger threshold in the SPI controller 1, an interrupt will be generated and a signal will be sent to the chip communication processor to clear the RX FIFO. When the value in the TX FIFO is less than or equal to the TX FIFO trigger threshold in the SPI control register 1 plus 1, an interrupt will be generated and a signal will be sent to the chip communication processor to refill the TX FIFO.</p>
<p>Query the SPI status register to determine the sampled value in the FIFO and the status of the FIFO. Software is responsible for ensuring the correct RX FIFO trigger threshold and TX FIFO trigger threshold to prevent receive FIFO overrun and transmit FIFO underrun.</p>
</div>
<div class="section" id="dma-transfer-mode">
<h3>9.3.7. DMA transfer mode<a class="headerlink" href="#dma-transfer-mode" title="永久链接至标题">¶</a></h3>
<p>SPI supports DMA transfer mode. The use of this mode requires the TX and RX FIFO thresholds to be set separately. When this mode is enabled, the UART will check the TX / RX FIFO. Once the TX / RX FIFO available count value is greater than its set threshold, a DMA request will be initiated , DMA will move data to TX FIFO or out of RX FIFO according to the setting.</p>
</div>
<div class="section" id="spi-interrupt">
<h3>9.3.8. SPI interrupt<a class="headerlink" href="#spi-interrupt" title="永久链接至标题">¶</a></h3>
<p>SPI has a variety of interrupt control, including the following interrupt modes:</p>
<ul class="simple">
<li>SPI transfer end interrupt</li>
<li>TX FIFO request interrupt</li>
<li>RX FIFO request interrupt</li>
<li>Slave mode transfer timeout interrupt</li>
<li>Slave mode TX overload interrupt</li>
<li>TX / RX FIFO overflow interrupt</li>
</ul>
<p>In master mode, the SPI transfer end interrupt is triggered at the end of each frame of data transfer; in slave mode, the SPI transfer end interrupt is triggered when the CS signal is released. The TX / RX FIFO request interrupt will be triggered when its available FIFO count is greater than its set threshold. When the condition is not met, the interrupt flag will be automatically cleared. Slave mode transmission timeout interrupt is triggered when the threshold is exceeded in slave mode and no clock signal is received. If the TX / RX FIFO overflows or underflows, the TX / RX FIFO overflow interrupt will be triggered. When the FIFO clear bit TFC / RFC is set to 1, the corresponding FIFO will be cleared and the overflow interrupt flag will be automatically cleared.</p>
<p>Query the interrupt status through register SPI_INT_STS and write 1 to the corresponding bit to clear the interrupt.</p>
</div>
</div>
<div class="section" id="register-description">
<h2>9.4. Register description<a class="headerlink" href="#register-description" title="永久链接至标题">¶</a></h2>
<table border="1" class="docutils">
<colgroup>
<col width="39%" />
<col width="61%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Name</td>
<td>Description</td>
</tr>
<tr class="row-even"><td><a class="reference internal" href="#spi-config">spi_config</a></td>
<td>SPI configuration register</td>
</tr>
<tr class="row-odd"><td><a class="reference internal" href="#spi-int-sts">spi_int_sts</a></td>
<td>SPI interrupt status</td>
</tr>
<tr class="row-even"><td><a class="reference internal" href="#spi-bus-busy">spi_bus_busy</a></td>
<td>SPI bus busy</td>
</tr>
<tr class="row-odd"><td><a class="reference internal" href="#spi-prd-0">spi_prd_0</a></td>
<td>SPI length control register</td>
</tr>
<tr class="row-even"><td><a class="reference internal" href="#spi-prd-1">spi_prd_1</a></td>
<td>SPI length of interval</td>
</tr>
<tr class="row-odd"><td><a class="reference internal" href="#spi-rxd-ignr">spi_rxd_ignr</a></td>
<td>SPI ingnore function</td>
</tr>
<tr class="row-even"><td><a class="reference internal" href="#spi-sto-value">spi_sto_value</a></td>
<td>SPI time-out value</td>
</tr>
<tr class="row-odd"><td><a class="reference internal" href="#spi-fifo-config-0">spi_fifo_config_0</a></td>
<td>SPI FIFO configuration register0</td>
</tr>
<tr class="row-even"><td><a class="reference internal" href="#spi-fifo-config-1">spi_fifo_config_1</a></td>
<td>SPI FIFO configuration register1</td>
</tr>
<tr class="row-odd"><td><a class="reference internal" href="#spi-fifo-wdata">spi_fifo_wdata</a></td>
<td>SPI FIFO write data</td>
</tr>
<tr class="row-even"><td><a class="reference internal" href="#spi-fifo-rdata">spi_fifo_rdata</a></td>
<td>SPI FIFO read data</td>
</tr>
</tbody>
</table>
<div class="section" id="spi-config">
<h3>9.4.1. spi_config<a class="headerlink" href="#spi-config" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a200</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="16">RSVD</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="4">DEGCNT</td>
<td>DEGEN</td>
<td>RSVD</td>
<td>MCEN</td>
<td>IGNREN</td>
<td>BYTEINV</td>
<td>BITINV</td>
<td>SCLKPH</td>
<td>SCLKPOL</td>
<td colspan="2">FSIZE</td>
<td>SEN</td>
<td>MEN</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="4%" />
<col width="3%" />
<col width="5%" />
<col width="84%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:16</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>15:12</td>
<td>DEGCNT</td>
<td>R/W</td>
<td>4'D0</td>
<td>De-glitch function cycle count</td>
</tr>
<tr class="row-even"><td>11</td>
<td>DEGEN</td>
<td>R/W</td>
<td>1'B0</td>
<td>Enable signal of all input de-glitch function</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td rowspan="3">9</td>
<td rowspan="3">MCEN</td>
<td rowspan="3">R/W</td>
<td rowspan="3">1'B0</td>
<td rowspan="3"><p class="first">Enable signal of master continuous transfer mode</p>
<p>1'b0: Disabled, SS_n will de-assert between each data frame</p>
<p class="last">1'b1: Enabled, SS_n will stay asserted between each consecutive data frame if the next data is valid in the FIFO</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td>8</td>
<td>IGNREN</td>
<td>R/W</td>
<td>1'B0</td>
<td>Enable signal of RX data ignore function</td>
</tr>
<tr class="row-even"><td rowspan="3">7</td>
<td rowspan="3">BYTEINV</td>
<td rowspan="3">R/W</td>
<td rowspan="3">1'B0</td>
<td rowspan="3"><p class="first">Byte-inverse signal for each FIFO entry data</p>
<p>0: Byte[0] is sent out first</p>
<p class="last">1: Byte[3] is sent out first</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3">6</td>
<td rowspan="3">BITINV</td>
<td rowspan="3">R/W</td>
<td rowspan="3">1'B0</td>
<td rowspan="3"><p class="first">Bit-inverse signal for each data byte</p>
<p>0: Each byte is sent out MSB-first</p>
<p class="last">1: Each byte is sent out LSB-first</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td>5</td>
<td>SCLKPH</td>
<td>R/W</td>
<td>1'B0</td>
<td>SCLK clock phase inverse signal</td>
</tr>
<tr class="row-odd"><td rowspan="3">4</td>
<td rowspan="3">SCLKPOL</td>
<td rowspan="3">R/W</td>
<td rowspan="3">1'B0</td>
<td rowspan="3"><p class="first">SCLK polarity</p>
<p>0: SCLK output LOW at IDLE state</p>
<p class="last">1: SCLK output HIGH at IDLE state</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5">3:2</td>
<td rowspan="5">FSIZE</td>
<td rowspan="5">R/W</td>
<td rowspan="5">2'D0</td>
<td rowspan="5"><p class="first">SPI frame size (also the valid width for each FIFO entry)</p>
<p>2'd0: 8-bit</p>
<p>2'd1: 16-bit</p>
<p>2'd2: 24-bit</p>
<p class="last">2'd3: 32-bit</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2">1</td>
<td rowspan="2">SEN</td>
<td rowspan="2">R/W</td>
<td rowspan="2">1'B0</td>
<td rowspan="2"><p class="first">Enable signal of SPI Slave function, Master and Slave should not be both enabled at the same time</p>
<p class="last">(This bit becomes don't-care if cr_spi_m_en is enabled)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2">0</td>
<td rowspan="2">MEN</td>
<td rowspan="2">R/W</td>
<td rowspan="2">1'B0</td>
<td rowspan="2"><p class="first">Enable signal of SPI Master function</p>
<p class="last">Asserting this bit will trigger the transaction, and should be de-asserted after finish</p>
</td>
</tr>
<tr class="row-even"></tr>
</tbody>
</table>
</div>
<div class="section" id="spi-int-sts">
<h3>9.4.2. spi_int_sts<a class="headerlink" href="#spi-int-sts" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a204</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="2">RSVD</td>
<td>FEREN</td>
<td>TXUEN</td>
<td>STOEN</td>
<td>RXFEN</td>
<td>TXFEN</td>
<td>ENDEN</td>
<td colspan="3">RSVD</td>
<td>TXUCLR</td>
<td>STOCLR</td>
<td colspan="2">RSVD</td>
<td>ENDCLR</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="2">RSVD</td>
<td>FERMASK</td>
<td>TXUMASK</td>
<td>STOMASK</td>
<td>RXFMASK</td>
<td>TXFMASK</td>
<td>ENDMASK</td>
<td colspan="2">RSVD</td>
<td>FERINT</td>
<td>TXUINT</td>
<td>STOINT</td>
<td>RXFINT</td>
<td>TXFINT</td>
<td>ENDINT</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="5%" />
<col width="5%" />
<col width="4%" />
<col width="6%" />
<col width="81%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:30</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>29</td>
<td>FEREN</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt enable of spi_fer_int</td>
</tr>
<tr class="row-even"><td>28</td>
<td>TXUEN</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt enable of spi_txu_int</td>
</tr>
<tr class="row-odd"><td>27</td>
<td>STOEN</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt enable of spi_sto_int</td>
</tr>
<tr class="row-even"><td>26</td>
<td>RXFEN</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt enable of spi_rxv_int</td>
</tr>
<tr class="row-odd"><td>25</td>
<td>TXFEN</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt enable of spi_txe_int</td>
</tr>
<tr class="row-even"><td>24</td>
<td>ENDEN</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt enable of spi_end_int</td>
</tr>
<tr class="row-odd"><td>23:21</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>20</td>
<td>TXUCLR</td>
<td>W1C</td>
<td>1'B0</td>
<td>Interrupt clear of spi_txu_int</td>
</tr>
<tr class="row-odd"><td>19</td>
<td>STOCLR</td>
<td>W1C</td>
<td>1'B0</td>
<td>Interrupt clear of spi_sto_int</td>
</tr>
<tr class="row-even"><td>18:17</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>ENDCLR</td>
<td>W1C</td>
<td>1'B0</td>
<td>Interrupt clear of spi_end_int</td>
</tr>
<tr class="row-even"><td>15:14</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>FERMASK</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt mask of spi_fer_int</td>
</tr>
<tr class="row-even"><td>12</td>
<td>TXUMASK</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt mask of spi_txu_int</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>STOMASK</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt mask of spi_sto_int</td>
</tr>
<tr class="row-even"><td>10</td>
<td>RXFMASK</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt mask of spi_rxv_int</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>TXFMASK</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt mask of spi_txe_int</td>
</tr>
<tr class="row-even"><td>8</td>
<td>ENDMASK</td>
<td>R/W</td>
<td>1'B1</td>
<td>Interrupt mask of spi_end_int</td>
</tr>
<tr class="row-odd"><td>7:6</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>5</td>
<td>FERINT</td>
<td>R</td>
<td>1'B0</td>
<td>SPI TX/RX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</td>
</tr>
<tr class="row-odd"><td>4</td>
<td>TXUINT</td>
<td>R</td>
<td>1'B0</td>
<td>SPI slave mode TX underrun error flag, triggered when TXD is not ready during transfer in slave mode</td>
</tr>
<tr class="row-even"><td>3</td>
<td>STOINT</td>
<td>R</td>
<td>1'B0</td>
<td>SPI slave mode transfer time-out interrupt, triggered when SPI bus is idle for a given value</td>
</tr>
<tr class="row-odd"><td>2</td>
<td>RXFINT</td>
<td>R</td>
<td>1'B0</td>
<td>SPI RX FIFO ready (rx_fifo_cnt &gt; rx_fifo_th) interrupt, auto-cleared when data is popped</td>
</tr>
<tr class="row-even"><td>1</td>
<td>TXFINT</td>
<td>R</td>
<td>1'B0</td>
<td>SPI TX FIFO ready (tx_fifo_cnt &gt; tx_fifo_th) interrupt, auto-cleared when data is pushed</td>
</tr>
<tr class="row-odd"><td rowspan="3">0</td>
<td rowspan="3">ENDINT</td>
<td rowspan="3">R</td>
<td rowspan="3">1'B0</td>
<td rowspan="3"><p class="first">SPI transfer end interrupt, shared by both master and slave mode</p>
<p>Master mode: Triggered when the final frame is transferred</p>
<p class="last">Slave mode: Triggered when CS_n is de-asserted</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</div>
<div class="section" id="spi-bus-busy">
<h3>9.4.3. spi_bus_busy<a class="headerlink" href="#spi-bus-busy" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a208</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="16">RSVD</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="15">RSVD</td>
<td>BUSBUSY</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="15%" />
<col width="15%" />
<col width="12%" />
<col width="19%" />
<col width="40%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:1</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>0</td>
<td>BUSBUSY</td>
<td>R</td>
<td>1'B0</td>
<td>Indicator of SPI bus busy</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="spi-prd-0">
<h3>9.4.4. spi_prd_0<a class="headerlink" href="#spi-prd-0" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a210</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="8">PRDPH1</td>
<td colspan="8">PRDPH0</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="8">PRDP</td>
<td colspan="8">PRDS</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="10%" />
<col width="8%" />
<col width="13%" />
<col width="59%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:24</td>
<td>PRDPH1</td>
<td>R/W</td>
<td>8'D15</td>
<td>Length of DATA phase 1 (please refer to &quot;Timing&quot; tab)</td>
</tr>
<tr class="row-odd"><td>23:16</td>
<td>PRDPH0</td>
<td>R/W</td>
<td>8'D15</td>
<td>Length of DATA phase 0 (please refer to &quot;Timing&quot; tab)</td>
</tr>
<tr class="row-even"><td>15:8</td>
<td>PRDP</td>
<td>R/W</td>
<td>8'D15</td>
<td>Length of STOP condition (please refer to &quot;Timing&quot; tab)</td>
</tr>
<tr class="row-odd"><td>7:0</td>
<td>PRDS</td>
<td>R/W</td>
<td>8'D15</td>
<td>Length of START condition (please refer to &quot;Timing&quot; tab)</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="spi-prd-1">
<h3>9.4.5. spi_prd_1<a class="headerlink" href="#spi-prd-1" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a214</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="16">RSVD</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="8">RSVD</td>
<td colspan="8">PRDI</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="9%" />
<col width="8%" />
<col width="12%" />
<col width="61%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:8</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>7:0</td>
<td>PRDI</td>
<td>R/W</td>
<td>8'D15</td>
<td>Length of INTERVAL between frame (please refer to &quot;Timing&quot; tab)</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="spi-rxd-ignr">
<h3>9.4.6. spi_rxd_ignr<a class="headerlink" href="#spi-rxd-ignr" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a218</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="11">RSVD</td>
<td colspan="5">RXDIGS</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="11">RSVD</td>
<td colspan="5">RXDIGP</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="12%" />
<col width="10%" />
<col width="15%" />
<col width="51%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:21</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>20:16</td>
<td>RXDIGS</td>
<td>R/W</td>
<td>5'D0</td>
<td>Starting point of RX data ignore function</td>
</tr>
<tr class="row-even"><td>15:5</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>4:0</td>
<td>RXDIGP</td>
<td>R/W</td>
<td>5'D0</td>
<td>Stopping point of RX data ignore function</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="spi-sto-value">
<h3>9.4.7. spi_sto_value<a class="headerlink" href="#spi-sto-value" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a21c</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="16">RSVD</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="4">RSVD</td>
<td colspan="12">STOV</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="12%" />
<col width="10%" />
<col width="15%" />
<col width="51%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:12</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>11:0</td>
<td>STOV</td>
<td>R/W</td>
<td>12'HFFF</td>
<td>Time-out value for spi_sto_int triggering</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="spi-fifo-config-0">
<h3>9.4.8. spi_fifo_config_0<a class="headerlink" href="#spi-fifo-config-0" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a280</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="16">RSVD</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="8">RSVD</td>
<td>RFUF</td>
<td>RFOF</td>
<td>TFUF</td>
<td>TFOF</td>
<td>RFC</td>
<td>TFC</td>
<td>DMAREN</td>
<td>DMATEN</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="10%" />
<col width="8%" />
<col width="13%" />
<col width="59%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:8</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>RFUF</td>
<td>R</td>
<td>1'B0</td>
<td>Underflow flag of RX FIFO, can be cleared by rx_fifo_clr</td>
</tr>
<tr class="row-even"><td>6</td>
<td>RFOF</td>
<td>R</td>
<td>1'B0</td>
<td>Overflow flag of RX FIFO, can be cleared by rx_fifo_clr</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>TFUF</td>
<td>R</td>
<td>1'B0</td>
<td>Underflow flag of TX FIFO, can be cleared by tx_fifo_clr</td>
</tr>
<tr class="row-even"><td>4</td>
<td>TFOF</td>
<td>R</td>
<td>1'B0</td>
<td>Overflow flag of TX FIFO, can be cleared by tx_fifo_clr</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>RFC</td>
<td>W1C</td>
<td>1'B0</td>
<td>Clear signal of RX FIFO</td>
</tr>
<tr class="row-even"><td>2</td>
<td>TFC</td>
<td>W1C</td>
<td>1'B0</td>
<td>Clear signal of TX FIFO</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>DMAREN</td>
<td>R/W</td>
<td>1'B0</td>
<td>Enable signal of dma_rx_req/ack interface</td>
</tr>
<tr class="row-even"><td>0</td>
<td>DMATEN</td>
<td>R/W</td>
<td>1'B0</td>
<td>Enable signal of dma_tx_req/ack interface</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="spi-fifo-config-1">
<h3>9.4.9. spi_fifo_config_1<a class="headerlink" href="#spi-fifo-config-1" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a284</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="6">RSVD</td>
<td colspan="2">RFTH</td>
<td colspan="6">RSVD</td>
<td colspan="2">TFTH</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="5">RSVD</td>
<td colspan="3">RFCNT</td>
<td colspan="5">RSVD</td>
<td colspan="3">TFCNT</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="8%" />
<col width="6%" />
<col width="10%" />
<col width="69%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:26</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>25:24</td>
<td>RFTH</td>
<td>R/W</td>
<td>2'D0</td>
<td>RX FIFO threshold, dma_rx_req will not be asserted if tx_fifo_cnt is less than this value</td>
</tr>
<tr class="row-even"><td>23:18</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>17:16</td>
<td>TFTH</td>
<td>R/W</td>
<td>2'D0</td>
<td>TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt is less than this value</td>
</tr>
<tr class="row-even"><td>15:11</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>10:8</td>
<td>RFCNT</td>
<td>R</td>
<td>3'D0</td>
<td>RX FIFO available count</td>
</tr>
<tr class="row-even"><td>7:3</td>
<td>RSVD</td>
<td>&#160;</td>
<td>&#160;</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>2:0</td>
<td>TFCNT</td>
<td>R</td>
<td>3'D4</td>
<td>TX FIFO available count</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="spi-fifo-wdata">
<h3>9.4.10. spi_fifo_wdata<a class="headerlink" href="#spi-fifo-wdata" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a288</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="16">FWDATA</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="16">FWDATA</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="16%" />
<col width="13%" />
<col width="21%" />
<col width="34%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:0</td>
<td>FWDATA</td>
<td>W</td>
<td>X</td>
<td>SPI FIFO write data</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="spi-fifo-rdata">
<h3>9.4.11. spi_fifo_rdata<a class="headerlink" href="#spi-fifo-rdata" title="永久链接至标题">¶</a></h3>
<p><strong>Address：</strong>  0x4000a28c</p>
<table border="1" class="docutils">
<colgroup>
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
<col width="6%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
<tr class="row-even"><td colspan="16">FRDATA</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr class="row-even"><td colspan="16">FRDATA</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="16%" />
<col width="13%" />
<col width="21%" />
<col width="33%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Bit</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr class="row-even"><td>31:0</td>
<td>FRDATA</td>
<td>R</td>
<td>32'H0</td>
<td>SPI FIFO read data</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="UART.html" class="btn btn-neutral float-right" title="10. UART" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="IR.html" class="btn btn-neutral float-left" title="8. IR" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2019

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>