This folder contains the converted VHDL-to-Verilog logic of Unseen's gc-video. An enhancement of this repo is a testbench built around the gc-video logic so we can verify its functionality before building it.