# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab4.srcs/sources_1/new" \
"../../../../lab4.srcs/sources_1/new/edge_detector.v" \
"../../../../lab4.srcs/sources_1/new/edge_detector_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
