;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 12, @15
	CMP @-127, 100
	JMP @12, #201
	JMP @12, #201
	SUB -207, <-120
	JMP <-121, 100
	SLT 12, @15
	JMZ @12, #201
	SLT 12, @15
	SLT 12, @15
	SUB @121, 103
	CMP -207, <-120
	CMP -207, <-120
	JMP @12, #201
	CMP -207, <-120
	JMP @12, #201
	MOV -7, <-20
	SUB 11, 100
	MOV -7, <-20
	SLT 4, -105
	MOV -7, <-20
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	JMP -104, 2
	SUB -7, <-20
	JMZ <-121, <100
	JMP <10
	SLT 12, @15
	CMP -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	CMP @-127, 100
	CMP 40, @50
	SUB #-11, 0
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	ADD 30, 9
	SUB #-11, 0
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, <402
	MOV -7, <-20
