// Seed: 2128343263
`timescale 1ps / 1 ps
module module_0 (
    input  id_0
    , id_2,
    output id_1
);
  logic id_3 = 1;
  reg id_4, id_5;
  type_8(
      id_4, 1, 1
  );
  always @(*) begin
    id_2 <= 1 ? id_5 : id_0;
  end
endmodule
