OpenROAD 7f00621cb612fd94e15b35790afe744c89d433a7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================

======================= Slowest Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.27    4.02   16.43 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _031_ (net)
                  4.27    0.00   16.43 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 16.43   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                          3.97    9.34   library removal time
                                  9.34   data required time
-----------------------------------------------------------------------------
                                  9.34   data required time
                                -16.43   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.20    4.54   16.96 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _030_ (net)
                  5.20    0.00   16.96 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 16.96   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          4.20    9.58   library removal time
                                  9.58   data required time
-----------------------------------------------------------------------------
                                  9.58   data required time
                                -16.96   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.97    2.06   18.52 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  1.97    0.00   18.52 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.52   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          3.45    8.83   library removal time
                                  8.83   data required time
-----------------------------------------------------------------------------
                                  8.83   data required time
                                -18.52   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.06    2.16   18.68 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  2.06    0.00   18.68 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.68   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          3.47    8.85   library removal time
                                  8.85   data required time
-----------------------------------------------------------------------------
                                  8.85   data required time
                                -18.68   data arrival time
-----------------------------------------------------------------------------
                                  9.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.41    2.33   18.79 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _020_ (net)
                  2.41    0.00   18.79 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.79   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.14 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.39   clock uncertainty
                          0.00    5.39   clock reconvergence pessimism
                          3.55    8.93   library removal time
                                  8.93   data required time
-----------------------------------------------------------------------------
                                  8.93   data required time
                                -18.79   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.18    2.24   18.76 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _000_ (net)
                  2.18    0.00   18.76 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.76   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                          3.49    8.86   library removal time
                                  8.86   data required time
-----------------------------------------------------------------------------
                                  8.86   data required time
                                -18.76   data arrival time
-----------------------------------------------------------------------------
                                  9.90   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _516_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _440_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.06    2.20   18.77 ^ _440_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _010_ (net)
                  2.06    0.00   18.77 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.77   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                          3.46    8.84   library removal time
                                  8.84   data required time
-----------------------------------------------------------------------------
                                  8.84   data required time
                                -18.77   data arrival time
-----------------------------------------------------------------------------
                                  9.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _527_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _452_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.64    2.46   18.92 ^ _452_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _021_ (net)
                  2.64    0.00   18.92 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.92   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          3.60    8.98   library removal time
                                  8.98   data required time
-----------------------------------------------------------------------------
                                  8.98   data required time
                                -18.92   data arrival time
-----------------------------------------------------------------------------
                                  9.94   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.34    2.33   18.86 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _001_ (net)
                  2.34    0.00   18.86 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.86   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                          3.52    8.90   library removal time
                                  8.90   data required time
-----------------------------------------------------------------------------
                                  8.90   data required time
                                -18.86   data arrival time
-----------------------------------------------------------------------------
                                  9.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _513_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _436_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.48    2.42   18.94 ^ _436_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _007_ (net)
                  2.48    0.00   18.94 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.94   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                          3.56    8.93   library removal time
                                  8.93   data required time
-----------------------------------------------------------------------------
                                  8.93   data required time
                                -18.94   data arrival time
-----------------------------------------------------------------------------
                                 10.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _514_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.57    2.47   18.99 ^ _437_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _008_ (net)
                  2.57    0.00   18.99 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.99   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                          3.57    8.95   library removal time
                                  8.95   data required time
-----------------------------------------------------------------------------
                                  8.95   data required time
                                -18.99   data arrival time
-----------------------------------------------------------------------------
                                 10.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _521_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _445_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.61    2.53   19.10 ^ _445_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _015_ (net)
                  2.61    0.00   19.10 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.10   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          3.59    8.98   library removal time
                                  8.98   data required time
-----------------------------------------------------------------------------
                                  8.98   data required time
                                -19.10   data arrival time
-----------------------------------------------------------------------------
                                 10.12   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _511_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _434_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.12    2.78   19.31 ^ _434_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _005_ (net)
                  3.12    0.00   19.31 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.31   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                          3.70    9.07   library removal time
                                  9.07   data required time
-----------------------------------------------------------------------------
                                  9.07   data required time
                                -19.31   data arrival time
-----------------------------------------------------------------------------
                                 10.24   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _512_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _435_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.52    3.01   19.54 ^ _435_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _006_ (net)
                  3.52    0.00   19.54 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.54   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                          3.79    9.16   library removal time
                                  9.16   data required time
-----------------------------------------------------------------------------
                                  9.16   data required time
                                -19.54   data arrival time
-----------------------------------------------------------------------------
                                 10.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _522_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _446_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.44    3.00   19.57 ^ _446_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _016_ (net)
                  3.44    0.00   19.57 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.57   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          3.78    9.16   library removal time
                                  9.16   data required time
-----------------------------------------------------------------------------
                                  9.16   data required time
                                -19.57   data arrival time
-----------------------------------------------------------------------------
                                 10.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _532_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.46    2.93   19.39 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _026_ (net)
                  3.46    0.00   19.39 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.39   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.26   clock uncertainty
                          0.00    5.26   clock reconvergence pessimism
                          3.72    8.98   library removal time
                                  8.98   data required time
-----------------------------------------------------------------------------
                                  8.98   data required time
                                -19.39   data arrival time
-----------------------------------------------------------------------------
                                 10.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _533_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.02    3.25   19.71 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _027_ (net)
                  4.02    0.00   19.71 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.71   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          3.91    9.30   library removal time
                                  9.30   data required time
-----------------------------------------------------------------------------
                                  9.30   data required time
                                -19.71   data arrival time
-----------------------------------------------------------------------------
                                 10.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _529_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.32    3.42   19.87 ^ _454_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _023_ (net)
                  4.32    0.00   19.87 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.87   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          3.98    9.37   library removal time
                                  9.37   data required time
-----------------------------------------------------------------------------
                                  9.37   data required time
                                -19.87   data arrival time
-----------------------------------------------------------------------------
                                 10.50   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _519_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.75    3.18   19.75 ^ _443_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _013_ (net)
                  3.75    0.00   19.75 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.75   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          3.85    9.23   library removal time
                                  9.23   data required time
-----------------------------------------------------------------------------
                                  9.23   data required time
                                -19.75   data arrival time
-----------------------------------------------------------------------------
                                 10.52   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _534_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.92    3.19   19.65 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _028_ (net)
                  3.92    0.00   19.65 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.65   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.26   clock uncertainty
                          0.00    5.26   clock reconvergence pessimism
                          3.83    9.08   library removal time
                                  9.08   data required time
-----------------------------------------------------------------------------
                                  9.08   data required time
                                -19.65   data arrival time
-----------------------------------------------------------------------------
                                 10.56   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _515_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _438_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.59    3.05   19.57 ^ _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _009_ (net)
                  3.59    0.00   19.58 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.58   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.26   clock uncertainty
                          0.00    5.26   clock reconvergence pessimism
                          3.75    9.01   library removal time
                                  9.01   data required time
-----------------------------------------------------------------------------
                                  9.01   data required time
                                -19.58   data arrival time
-----------------------------------------------------------------------------
                                 10.57   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _530_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _455_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.67    3.61   20.07 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _024_ (net)
                  4.67    0.00   20.07 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.07   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          4.07    9.45   library removal time
                                  9.45   data required time
-----------------------------------------------------------------------------
                                  9.45   data required time
                                -20.07   data arrival time
-----------------------------------------------------------------------------
                                 10.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.11    3.35   19.87 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _004_ (net)
                  4.11    0.00   19.87 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.87   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.25   clock uncertainty
                          0.00    5.25   clock reconvergence pessimism
                          3.87    9.13   library removal time
                                  9.13   data required time
-----------------------------------------------------------------------------
                                  9.13   data required time
                                -19.87   data arrival time
-----------------------------------------------------------------------------
                                 10.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _518_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _442_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.52    3.61   20.18 ^ _442_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _012_ (net)
                  4.52    0.00   20.19 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.19   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          4.03    9.42   library removal time
                                  9.42   data required time
-----------------------------------------------------------------------------
                                  9.42   data required time
                                -20.19   data arrival time
-----------------------------------------------------------------------------
                                 10.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _531_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.16    3.89   20.34 ^ _456_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _025_ (net)
                  5.16    0.00   20.34 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.34   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          4.19    9.57   library removal time
                                  9.57   data required time
-----------------------------------------------------------------------------
                                  9.57   data required time
                                -20.34   data arrival time
-----------------------------------------------------------------------------
                                 10.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _517_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _441_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.06    3.36   19.93 ^ _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _011_ (net)
                  4.06    0.00   19.93 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.93   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.26   clock uncertainty
                          0.00    5.26   clock reconvergence pessimism
                          3.86    9.12   library removal time
                                  9.12   data required time
-----------------------------------------------------------------------------
                                  9.12   data required time
                                -19.93   data arrival time
-----------------------------------------------------------------------------
                                 10.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.55    3.63   20.20 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _019_ (net)
                  4.55    0.00   20.21 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.21   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.25   clock uncertainty
                          0.00    5.25   clock reconvergence pessimism
                          3.98    9.24   library removal time
                                  9.24   data required time
-----------------------------------------------------------------------------
                                  9.24   data required time
                                -20.21   data arrival time
-----------------------------------------------------------------------------
                                 10.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.10   16.52 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   16.52 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.86    4.33   20.85 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _002_ (net)
                  5.86    0.00   20.86 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.86   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          4.36    9.74   library removal time
                                  9.74   data required time
-----------------------------------------------------------------------------
                                  9.74   data required time
                                -20.86   data arrival time
-----------------------------------------------------------------------------
                                 11.11   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _523_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _447_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.59    4.22   20.79 ^ _447_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _017_ (net)
                  5.59    0.00   20.79 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.79   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          4.29    9.68   library removal time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                -20.79   data arrival time
-----------------------------------------------------------------------------
                                 11.11   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _524_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _448_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.61    4.23   20.80 ^ _448_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _018_ (net)
                  5.61    0.00   20.80 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.80   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          4.30    9.68   library removal time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                -20.80   data arrival time
-----------------------------------------------------------------------------
                                 11.12   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.04   16.45 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   16.46 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  6.80    4.81   21.27 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  6.80    0.00   21.27 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.27   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          4.58    9.97   library removal time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                -21.27   data arrival time
-----------------------------------------------------------------------------
                                 11.30   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _520_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.16 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    1.95    8.10 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.11 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.31   12.41 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   12.42 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.15   16.57 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   16.57 v _444_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  6.39    4.67   21.24 ^ _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _014_ (net)
                  6.39    0.00   21.24 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.24   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                          4.49    9.87   library removal time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                -21.24   data arrival time
-----------------------------------------------------------------------------
                                 11.37   slack (MET)


Startpoint: io_in[1] (input port clocked by wb_clk_i)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.42    0.14    6.14 v io_in[1] (in)
     2    0.01                           io_in[1] (net)
                  0.42    0.00    6.14 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.76    1.47    7.61 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net12 (net)
                  0.76    0.00    7.61 v _494_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.97    2.37    9.98 ^ _494_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _092_ (net)
                  2.97    0.00    9.98 ^ _495_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.08    2.85   12.83 v _495_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _060_ (net)
                  2.08    0.00   12.83 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.83   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.26   clock uncertainty
                          0.00    5.26   clock reconvergence pessimism
                         -0.28    4.98   library hold time
                                  4.98   data required time
-----------------------------------------------------------------------------
                                  4.98   data required time
                                -12.83   data arrival time
-----------------------------------------------------------------------------
                                  7.85   slack (MET)


Startpoint: io_in[31] (input port clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.45    0.16    6.16 v io_in[31] (in)
     2    0.01                           io_in[31] (net)
                  0.45    0.00    6.16 v input25/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.74    1.47    7.63 v input25/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net25 (net)
                  0.74    0.00    7.63 v _267_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.65    2.17    9.80 ^ _267_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _116_ (net)
                  2.65    0.00    9.80 ^ _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.27    3.44   13.24 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                  3.27    0.00   13.24 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.24   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.26   clock uncertainty
                          0.00    5.26   clock reconvergence pessimism
                         -0.72    4.53   library hold time
                                  4.53   data required time
-----------------------------------------------------------------------------
                                  4.53   data required time
                                -13.24   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: io_in[25] (input port clocked by wb_clk_i)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v io_in[25] (in)
     2    0.01                           io_in[25] (net)
                  0.44    0.00    6.16 v input18/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.77    2.14    8.29 v input18/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net18 (net)
                  1.77    0.00    8.29 v _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  3.71    3.17   11.47 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _150_ (net)
                  3.71    0.00   11.47 ^ _309_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.85    2.68   14.15 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _052_ (net)
                  1.85    0.00   14.15 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 14.15   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.14 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.39   clock uncertainty
                          0.00    5.39   clock reconvergence pessimism
                         -0.13    5.25   library hold time
                                  5.25   data required time
-----------------------------------------------------------------------------
                                  5.25   data required time
                                -14.15   data arrival time
-----------------------------------------------------------------------------
                                  8.90   slack (MET)


Startpoint: io_in[11] (input port clocked by wb_clk_i)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.42    0.15    6.15 v io_in[11] (in)
     2    0.01                           io_in[11] (net)
                  0.42    0.00    6.15 v input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.46    1.94    8.09 v input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net3 (net)
                  1.46    0.00    8.09 v _392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.36    2.27   10.36 ^ _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           _221_ (net)
                  2.36    0.00   10.36 ^ _393_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.30    3.30   13.66 v _393_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _038_ (net)
                  3.30    0.00   13.67 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.67   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                         -0.68    4.69   library hold time
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -13.67   data arrival time
-----------------------------------------------------------------------------
                                  8.97   slack (MET)


Startpoint: io_in[30] (input port clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.45    0.16    6.16 v io_in[30] (in)
     2    0.01                           io_in[30] (net)
                  0.45    0.00    6.16 v input24/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.56    2.61    8.77 v input24/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03                           net24 (net)
                  2.56    0.00    8.77 v _271_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.43    2.70   11.48 ^ _271_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _119_ (net)
                  2.43    0.00   11.48 ^ _273_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.15    2.74   14.22 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _057_ (net)
                  2.15    0.00   14.22 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 14.22   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.25    5.14   library hold time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                -14.22   data arrival time
-----------------------------------------------------------------------------
                                  9.09   slack (MET)


Startpoint: io_in[15] (input port clocked by wb_clk_i)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v io_in[15] (in)
     2    0.01                           io_in[15] (net)
                  0.44    0.00    6.16 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.24    1.81    7.97 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net7 (net)
                  1.24    0.00    7.97 v _370_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.30    2.16   10.13 ^ _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           _203_ (net)
                  2.30    0.00   10.13 ^ _371_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.77    3.51   13.63 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _042_ (net)
                  3.77    0.00   13.64 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.64   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                         -0.85    4.52   library hold time
                                  4.52   data required time
-----------------------------------------------------------------------------
                                  4.52   data required time
                                -13.64   data arrival time
-----------------------------------------------------------------------------
                                  9.12   slack (MET)


Startpoint: io_in[10] (input port clocked by wb_clk_i)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.45    0.16    6.16 v io_in[10] (in)
     2    0.01                           io_in[10] (net)
                  0.45    0.00    6.16 v input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.54    2.00    8.16 v input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net2 (net)
                  1.54    0.00    8.16 v _396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.80    2.56   10.72 ^ _396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _224_ (net)
                  2.80    0.00   10.72 ^ _397_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.05    3.21   13.93 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _037_ (net)
                  3.05    0.00   13.93 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.93   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                         -0.59    4.79   library hold time
                                  4.79   data required time
-----------------------------------------------------------------------------
                                  4.79   data required time
                                -13.93   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: io_in[12] (input port clocked by wb_clk_i)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v io_in[12] (in)
     2    0.01                           io_in[12] (net)
                  0.44    0.00    6.16 v input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.05    2.31    8.46 v input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net4 (net)
                  2.05    0.00    8.46 v _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.61    2.64   11.10 ^ _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _216_ (net)
                  2.61    0.00   11.10 ^ _387_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.57    3.04   14.15 v _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _039_ (net)
                  2.57    0.00   14.15 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 14.15   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                         -0.41    4.96   library hold time
                                  4.96   data required time
-----------------------------------------------------------------------------
                                  4.96   data required time
                                -14.15   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: io_in[9] (input port clocked by wb_clk_i)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.49    0.18    6.18 v io_in[9] (in)
     2    0.01                           io_in[9] (net)
                  0.49    0.00    6.18 v input32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.44    1.96    8.14 v input32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net32 (net)
                  1.44    0.00    8.14 v _402_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.41    2.30   10.44 ^ _402_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _229_ (net)
                  2.41    0.00   10.44 ^ _403_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.10    3.36   13.80 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _036_ (net)
                  3.10    0.00   13.80 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.80   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.25   clock uncertainty
                          0.00    5.25   clock reconvergence pessimism
                         -0.66    4.60   library hold time
                                  4.60   data required time
-----------------------------------------------------------------------------
                                  4.60   data required time
                                -13.80   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: io_in[27] (input port clocked by wb_clk_i)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.46    0.17    6.17 v io_in[27] (in)
     2    0.01                           io_in[27] (net)
                  0.46    0.00    6.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.68    2.69    8.85 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03                           net20 (net)
                  2.68    0.00    8.86 v _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.66    2.88   11.74 ^ _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _135_ (net)
                  2.66    0.00   11.74 ^ _291_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.72    2.93   14.67 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _054_ (net)
                  2.72    0.00   14.67 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 14.67   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.46    4.93   library hold time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                -14.67   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: io_in[5] (input port clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v io_in[5] (in)
     2    0.01                           io_in[5] (net)
                  0.44    0.00    6.16 v input28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.03    2.30    8.45 v input28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net28 (net)
                  2.03    0.00    8.46 v _424_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  4.21    3.57   12.02 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _247_ (net)
                  4.21    0.00   12.02 ^ _426_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.99    3.24   15.26 v _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _032_ (net)
                  1.99    0.00   15.26 v _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 15.26   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                         -0.20    5.18   library hold time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                -15.26   data arrival time
-----------------------------------------------------------------------------
                                 10.09   slack (MET)


Startpoint: io_in[29] (input port clocked by wb_clk_i)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.42    0.14    6.14 v io_in[29] (in)
     2    0.01                           io_in[29] (net)
                  0.42    0.00    6.14 v input22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.13    2.34    8.49 v input22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net22 (net)
                  2.13    0.00    8.49 v _278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  4.07    3.51   12.00 ^ _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _125_ (net)
                  4.07    0.00   12.00 ^ _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.28    3.32   15.33 v _279_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _056_ (net)
                  2.28    0.00   15.33 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 15.33   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.30    5.09   library hold time
                                  5.09   data required time
-----------------------------------------------------------------------------
                                  5.09   data required time
                                -15.33   data arrival time
-----------------------------------------------------------------------------
                                 10.24   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  1.07    0.37    6.37 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  1.07    0.00    6.37 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.44    1.81    8.19 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  1.44    0.00    8.19 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  5.75    4.74   12.93 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  5.75    0.00   12.94 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.65    2.81   15.75 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _063_ (net)
                  1.65    0.00   15.75 v _537_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 15.75   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                         -0.06    5.32   library hold time
                                  5.32   data required time
-----------------------------------------------------------------------------
                                  5.32   data required time
                                -15.75   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: io_in[13] (input port clocked by wb_clk_i)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.47    0.17    6.17 v io_in[13] (in)
     2    0.01                           io_in[13] (net)
                  0.47    0.00    6.17 v input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.98    1.64    7.81 v input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net5 (net)
                  0.98    0.00    7.82 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  6.46    4.47   12.28 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _213_ (net)
                  6.46    0.00   12.28 ^ _383_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.87    3.56   15.84 v _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _040_ (net)
                  1.87    0.00   15.84 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 15.84   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                         -0.15    5.22   library hold time
                                  5.22   data required time
-----------------------------------------------------------------------------
                                  5.22   data required time
                                -15.84   data arrival time
-----------------------------------------------------------------------------
                                 10.62   slack (MET)


Startpoint: io_in[28] (input port clocked by wb_clk_i)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.42    0.14    6.14 v io_in[28] (in)
     2    0.01                           io_in[28] (net)
                  0.42    0.00    6.14 v input21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.65    2.06    8.20 v input21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net21 (net)
                  1.65    0.00    8.20 v _285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  3.87    3.23   11.43 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _131_ (net)
                  3.87    0.00   11.43 ^ _286_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.29    4.00   15.43 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _055_ (net)
                  3.29    0.00   15.43 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 15.43   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.67    4.72   library hold time
                                  4.72   data required time
-----------------------------------------------------------------------------
                                  4.72   data required time
                                -15.43   data arrival time
-----------------------------------------------------------------------------
                                 10.71   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  1.07    0.37    6.37 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  1.07    0.00    6.37 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.44    1.81    8.19 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  1.44    0.00    8.19 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  5.75    4.74   12.93 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  5.75    0.01   12.94 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  2.16    3.00   15.94 v _414_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.02                           _034_ (net)
                  2.16    0.00   15.94 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 15.94   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.25    5.13   library hold time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                -15.94   data arrival time
-----------------------------------------------------------------------------
                                 10.81   slack (MET)


Startpoint: io_in[0] (input port clocked by wb_clk_i)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.42    0.14    6.14 v io_in[0] (in)
     2    0.01                           io_in[0] (net)
                  0.42    0.00    6.14 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.06    1.67    7.81 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net1 (net)
                  1.06    0.00    7.81 v _497_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  6.94    4.53   12.34 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _094_ (net)
                  6.94    0.00   12.34 ^ _498_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.95    3.71   16.06 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _059_ (net)
                  1.95    0.00   16.06 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 16.06   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.17    5.21   library hold time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                -16.06   data arrival time
-----------------------------------------------------------------------------
                                 10.85   slack (MET)


Startpoint: io_in[20] (input port clocked by wb_clk_i)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.57    0.23    6.23 v io_in[20] (in)
     2    0.01                           io_in[20] (net)
                  0.57    0.00    6.23 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  3.40    3.15    9.38 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.04                           net13 (net)
                  3.40    0.00    9.38 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.78    3.19   12.57 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _175_ (net)
                  2.78    0.00   12.57 ^ _339_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.83    3.33   15.90 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _047_ (net)
                  2.83    0.00   15.90 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 15.90   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.50    4.88   library hold time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                -15.90   data arrival time
-----------------------------------------------------------------------------
                                 11.01   slack (MET)


Startpoint: io_in[3] (input port clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v io_in[3] (in)
     2    0.01                           io_in[3] (net)
                  0.44    0.00    6.16 v input26/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  4.55    3.74    9.90 v input26/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.06                           net26 (net)
                  4.55    0.00    9.90 v _481_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.69    3.49   13.40 ^ _481_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _081_ (net)
                  2.69    0.00   13.40 ^ _483_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.24    2.86   16.26 v _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _062_ (net)
                  2.24    0.00   16.26 v _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 16.26   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.28    5.10   library hold time
                                  5.10   data required time
-----------------------------------------------------------------------------
                                  5.10   data required time
                                -16.26   data arrival time
-----------------------------------------------------------------------------
                                 11.16   slack (MET)


Startpoint: io_in[8] (input port clocked by wb_clk_i)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.16    6.16 v io_in[8] (in)
     2    0.01                           io_in[8] (net)
                  0.44    0.00    6.16 v input31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.70    2.10    8.25 v input31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net31 (net)
                  1.70    0.00    8.26 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  6.03    4.49   12.75 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _233_ (net)
                  6.03    0.00   12.75 ^ _408_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.28    3.97   16.72 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _035_ (net)
                  2.28    0.00   16.72 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 16.72   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.30    5.09   library hold time
                                  5.09   data required time
-----------------------------------------------------------------------------
                                  5.09   data required time
                                -16.72   data arrival time
-----------------------------------------------------------------------------
                                 11.64   slack (MET)


Startpoint: io_in[19] (input port clocked by wb_clk_i)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.49    0.18    6.18 v io_in[19] (in)
     2    0.01                           io_in[19] (net)
                  0.49    0.00    6.18 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  3.56    3.20    9.39 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.04                           net11 (net)
                  3.56    0.00    9.39 v _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.68    3.81   13.20 ^ _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _182_ (net)
                  2.68    0.00   13.20 ^ _346_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  3.29    3.25   16.45 v _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.04                           _046_ (net)
                  3.29    0.00   16.45 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 16.45   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.67    4.71   library hold time
                                  4.71   data required time
-----------------------------------------------------------------------------
                                  4.71   data required time
                                -16.45   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.80    7.72   12.37 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.07                           net50 (net)
                  3.80    0.00   12.37 v _330_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.70    2.42   14.79 ^ _330_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _169_ (net)
                  1.70    0.00   14.79 ^ _331_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.81    1.74   16.53 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _048_ (net)
                  1.81    0.00   16.53 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 16.53   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                         -0.49    4.90   clock reconvergence pessimism
                         -0.12    4.78   library hold time
                                  4.78   data required time
-----------------------------------------------------------------------------
                                  4.78   data required time
                                -16.53   data arrival time
-----------------------------------------------------------------------------
                                 11.76   slack (MET)


Startpoint: io_in[16] (input port clocked by wb_clk_i)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.42    0.14    6.14 v io_in[16] (in)
     2    0.01                           io_in[16] (net)
                  0.42    0.00    6.14 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.78    1.48    7.62 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net8 (net)
                  0.78    0.00    7.62 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  6.64    4.50   12.11 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _197_ (net)
                  6.64    0.00   12.11 ^ _364_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.91    4.38   16.50 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _043_ (net)
                  2.91    0.00   16.50 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 16.50   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.26   clock uncertainty
                          0.00    5.26   clock reconvergence pessimism
                         -0.59    4.67   library hold time
                                  4.67   data required time
-----------------------------------------------------------------------------
                                  4.67   data required time
                                -16.50   data arrival time
-----------------------------------------------------------------------------
                                 11.83   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.31    7.43   12.08 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net59 (net)
                  3.31    0.00   12.08 v _484_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.19    2.69   14.77 ^ _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _083_ (net)
                  2.19    0.00   14.77 ^ _489_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.99    2.01   16.78 v _489_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _061_ (net)
                  1.99    0.00   16.78 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 16.78   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                         -0.49    4.90   clock reconvergence pessimism
                         -0.19    4.70   library hold time
                                  4.70   data required time
-----------------------------------------------------------------------------
                                  4.70   data required time
                                -16.78   data arrival time
-----------------------------------------------------------------------------
                                 12.08   slack (MET)


Startpoint: io_in[22] (input port clocked by wb_clk_i)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.45    0.16    6.16 v io_in[22] (in)
     2    0.01                           io_in[22] (net)
                  0.45    0.00    6.16 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.23    1.78    7.94 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net15 (net)
                  1.23    0.00    7.94 v _325_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  8.18    5.55   13.50 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           _165_ (net)
                  8.18    0.00   13.50 ^ _326_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.75    4.02   17.52 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _049_ (net)
                  1.75    0.00   17.52 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 17.52   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.09    5.29   library hold time
                                  5.29   data required time
-----------------------------------------------------------------------------
                                  5.29   data required time
                                -17.52   data arrival time
-----------------------------------------------------------------------------
                                 12.23   slack (MET)


Startpoint: io_in[14] (input port clocked by wb_clk_i)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.56    0.22    6.22 v io_in[14] (in)
     2    0.01                           io_in[14] (net)
                  0.56    0.00    6.22 v input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.65    2.71    8.93 v input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03                           net6 (net)
                  2.65    0.00    8.93 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  5.41    4.48   13.41 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _208_ (net)
                  5.41    0.00   13.41 ^ _377_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.72    4.14   17.55 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _041_ (net)
                  2.72    0.00   17.55 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 17.55   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.26   clock uncertainty
                          0.00    5.26   clock reconvergence pessimism
                         -0.52    4.74   library hold time
                                  4.74   data required time
-----------------------------------------------------------------------------
                                  4.74   data required time
                                -17.55   data arrival time
-----------------------------------------------------------------------------
                                 12.81   slack (MET)


Startpoint: io_in[18] (input port clocked by wb_clk_i)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.54    0.21    6.21 v io_in[18] (in)
     2    0.01                           io_in[18] (net)
                  0.54    0.00    6.21 v input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  3.00    2.90    9.11 v input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.04                           net10 (net)
                  3.00    0.00    9.12 v _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  3.96    3.76   12.87 ^ _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _187_ (net)
                  3.96    0.00   12.87 ^ _352_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.89    4.45   17.32 v _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.06                           _045_ (net)
                  3.89    0.00   17.33 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 17.33   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.88    4.50   library hold time
                                  4.50   data required time
-----------------------------------------------------------------------------
                                  4.50   data required time
                                -17.33   data arrival time
-----------------------------------------------------------------------------
                                 12.83   slack (MET)


Startpoint: io_in[17] (input port clocked by wb_clk_i)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.42    0.14    6.14 v io_in[17] (in)
     2    0.01                           io_in[17] (net)
                  0.42    0.00    6.14 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.10    1.69    7.84 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net9 (net)
                  1.10    0.00    7.84 v _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  8.66    5.78   13.62 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           _194_ (net)
                  8.66    0.00   13.62 ^ _360_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.00    4.44   18.05 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _044_ (net)
                  2.00    0.00   18.06 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.06   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.20    5.19   library hold time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                -18.06   data arrival time
-----------------------------------------------------------------------------
                                 12.87   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  1.08    0.38    6.38 ^ wbs_stb_i (in)
     2    0.01                           wbs_stb_i (net)
                  1.08    0.00    6.38 ^ input35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.42    1.81    8.19 ^ input35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net35 (net)
                  1.42    0.00    8.19 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.63    2.67   10.85 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _069_ (net)
                  3.63    0.00   10.86 v _469_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  5.89    5.19   16.05 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  5.89    0.00   16.05 ^ _420_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.55    2.85   18.90 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _033_ (net)
                  1.55    0.00   18.90 v _507_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.90   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.37   clock uncertainty
                          0.00    5.37   clock reconvergence pessimism
                         -0.02    5.36   library hold time
                                  5.36   data required time
-----------------------------------------------------------------------------
                                  5.36   data required time
                                -18.90   data arrival time
-----------------------------------------------------------------------------
                                 13.55   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.64 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  5.00    8.41   13.06 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.10                           net52 (net)
                  5.00    0.00   13.06 v _314_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.87    3.73   16.79 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _155_ (net)
                  2.87    0.00   16.79 ^ _320_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.88    2.09   18.88 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _050_ (net)
                  1.88    0.00   18.88 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.88   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                         -0.49    4.90   clock reconvergence pessimism
                         -0.15    4.75   library hold time
                                  4.75   data required time
-----------------------------------------------------------------------------
                                  4.75   data required time
                                -18.88   data arrival time
-----------------------------------------------------------------------------
                                 14.13   slack (MET)


Startpoint: io_in[24] (input port clocked by wb_clk_i)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.43    0.15    6.15 v io_in[24] (in)
     2    0.01                           io_in[24] (net)
                  0.43    0.00    6.15 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.20    1.76    7.90 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net17 (net)
                  1.20    0.00    7.91 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                 10.85    7.09   14.99 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _154_ (net)
                 10.85    0.00   14.99 ^ _313_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.73    4.45   19.44 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _051_ (net)
                  1.73    0.00   19.44 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.44   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.25   clock uncertainty
                          0.00    5.25   clock reconvergence pessimism
                         -0.14    5.11   library hold time
                                  5.11   data required time
-----------------------------------------------------------------------------
                                  5.11   data required time
                                -19.44   data arrival time
-----------------------------------------------------------------------------
                                 14.33   slack (MET)


Startpoint: io_in[26] (input port clocked by wb_clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.42    0.15    6.15 v io_in[26] (in)
     2    0.01                           io_in[26] (net)
                  0.42    0.00    6.15 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.48    2.55    8.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03                           net19 (net)
                  2.48    0.00    8.70 v _303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  8.27    6.07   14.77 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           _147_ (net)
                  8.27    0.00   14.77 ^ _304_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.88    4.70   19.47 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _053_ (net)
                  2.88    0.00   19.47 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.47   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    5.38   clock uncertainty
                          0.00    5.38   clock reconvergence pessimism
                         -0.52    4.87   library hold time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                -19.47   data arrival time
-----------------------------------------------------------------------------
                                 14.60   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.27    6.80   11.45 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04                           net54 (net)
                  2.27    0.00   11.45 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    3.46   14.91 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[25] (net)
                  1.80    0.00   14.92 v io_out[25] (out)
                                 14.92   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -14.92   data arrival time
-----------------------------------------------------------------------------
                                 20.67   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76    4.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    4.53 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.70    7.02   11.54 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.05                           net61 (net)
                  2.70    0.00   11.55 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.79    3.65   15.19 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[31] (net)
                  1.79    0.00   15.19 v io_out[31] (out)
                                 15.19   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -15.19   data arrival time
-----------------------------------------------------------------------------
                                 20.94   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.58    7.00   11.65 v _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05                           net62 (net)
                  2.58    0.00   11.65 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    3.60   15.26 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[3] (net)
                  1.80    0.00   15.26 v io_out[3] (out)
                                 15.26   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -15.26   data arrival time
-----------------------------------------------------------------------------
                                 21.01   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87    4.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    4.63 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.97    7.23   11.86 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net64 (net)
                  2.97    0.00   11.86 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.79    3.77   15.63 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[5] (net)
                  1.79    0.00   15.63 v io_out[5] (out)
                                 15.63   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -15.63   data arrival time
-----------------------------------------------------------------------------
                                 21.38   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.31    7.43   12.08 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net59 (net)
                  3.31    0.00   12.08 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    3.93   16.01 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[2] (net)
                  1.80    0.00   16.01 v io_out[2] (out)
                                 16.01   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.01   data arrival time
-----------------------------------------------------------------------------
                                 21.76   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.40    7.49   12.13 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net57 (net)
                  3.40    0.00   12.13 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    3.97   16.10 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[28] (net)
                  1.80    0.00   16.10 v io_out[28] (out)
                                 16.10   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.10   data arrival time
-----------------------------------------------------------------------------
                                 21.85   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.49    7.54   12.18 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net58 (net)
                  3.49    0.00   12.19 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.01   16.19 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[29] (net)
                  1.80    0.00   16.19 v io_out[29] (out)
                                 16.19   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.19   data arrival time
-----------------------------------------------------------------------------
                                 21.94   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87    4.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    4.63 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.64    7.62   12.26 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.07                           net41 (net)
                  3.64    0.00   12.26 v output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.07   16.33 v output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[13] (net)
                  1.80    0.00   16.33 v io_out[13] (out)
                                 16.33   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.33   data arrival time
-----------------------------------------------------------------------------
                                 22.08   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.65    7.63   12.28 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net47 (net)
                  3.65    0.00   12.28 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.79    4.07   16.35 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[19] (net)
                  1.79    0.00   16.35 v io_out[19] (out)
                                 16.35   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.35   data arrival time
-----------------------------------------------------------------------------
                                 22.10   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87    4.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    4.63 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.78    7.70   12.34 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net38 (net)
                  3.78    0.00   12.34 v output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.13   16.48 v output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[10] (net)
                  1.80    0.00   16.48 v io_out[10] (out)
                                 16.48   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.48   data arrival time
-----------------------------------------------------------------------------
                                 22.23   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.77    7.70   12.35 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net66 (net)
                  3.77    0.00   12.35 v output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.79    4.13   16.48 v output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[7] (net)
                  1.79    0.00   16.48 v io_out[7] (out)
                                 16.48   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.48   data arrival time
-----------------------------------------------------------------------------
                                 22.23   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.80    7.72   12.37 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.07                           net50 (net)
                  3.80    0.00   12.37 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.82    4.15   16.52 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[21] (net)
                  1.82    0.00   16.52 v io_out[21] (out)
                                 16.52   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.52   data arrival time
-----------------------------------------------------------------------------
                                 22.27   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87    4.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    4.63 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.85    7.74   12.38 v _537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net63 (net)
                  3.85    0.00   12.38 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.16   16.54 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[4] (net)
                  1.80    0.00   16.55 v io_out[4] (out)
                                 16.55   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.55   data arrival time
-----------------------------------------------------------------------------
                                 22.30   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.84    7.74   12.39 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net56 (net)
                  3.84    0.00   12.39 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.83    4.18   16.57 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[27] (net)
                  1.83    0.00   16.57 v io_out[27] (out)
                                 16.57   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.57   data arrival time
-----------------------------------------------------------------------------
                                 22.32   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.86    7.75   12.40 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net37 (net)
                  3.86    0.01   12.40 v output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.17   16.57 v output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[0] (net)
                  1.80    0.00   16.57 v io_out[0] (out)
                                 16.57   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.57   data arrival time
-----------------------------------------------------------------------------
                                 22.32   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76    4.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    4.53 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.05    7.80   12.33 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                  4.05    0.01   12.34 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.24   16.58 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[1] (net)
                  1.80    0.00   16.58 v io_out[1] (out)
                                 16.58   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.58   data arrival time
-----------------------------------------------------------------------------
                                 22.33   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.88    7.77   12.41 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net49 (net)
                  3.88    0.00   12.41 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.81    4.18   16.59 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[20] (net)
                  1.81    0.00   16.59 v io_out[20] (out)
                                 16.59   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.59   data arrival time
-----------------------------------------------------------------------------
                                 22.34   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  3.93    7.80   12.44 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net55 (net)
                  3.93    0.00   12.45 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.81    4.20   16.65 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[26] (net)
                  1.81    0.00   16.65 v io_out[26] (out)
                                 16.65   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.65   data arrival time
-----------------------------------------------------------------------------
                                 22.40   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87    4.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    4.63 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.03    7.85   12.48 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net39 (net)
                  4.03    0.01   12.49 v output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.23   16.71 v output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[11] (net)
                  1.80    0.00   16.72 v io_out[11] (out)
                                 16.72   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.72   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.04    7.86   12.51 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net60 (net)
                  4.04    0.00   12.51 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.84    4.26   16.78 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[30] (net)
                  1.84    0.00   16.78 v io_out[30] (out)
                                 16.78   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -16.78   data arrival time
-----------------------------------------------------------------------------
                                 22.53   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76    4.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    4.53 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.49    8.06   12.59 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net42 (net)
                  4.49    0.00   12.59 v output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.81    4.42   17.01 v output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[14] (net)
                  1.81    0.00   17.01 v io_out[14] (out)
                                 17.01   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.01   data arrival time
-----------------------------------------------------------------------------
                                 22.76   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76    4.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    4.53 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.53    8.08   12.61 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net53 (net)
                  4.53    0.00   12.61 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.43   17.04 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[24] (net)
                  1.80    0.00   17.04 v io_out[24] (out)
                                 17.04   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.04   data arrival time
-----------------------------------------------------------------------------
                                 22.79   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87    4.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    4.63 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.46    8.09   12.73 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  4.46    0.01   12.73 v output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.81    4.41   17.15 v output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[15] (net)
                  1.81    0.00   17.15 v io_out[15] (out)
                                 17.15   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.15   data arrival time
-----------------------------------------------------------------------------
                                 22.90   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87    4.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    4.63 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.57    8.16   12.79 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.09                           net40 (net)
                  4.57    0.00   12.79 v output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.45   17.24 v output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[12] (net)
                  1.80    0.00   17.24 v io_out[12] (out)
                                 17.24   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.24   data arrival time
-----------------------------------------------------------------------------
                                 22.99   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87    4.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    4.63 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.59    8.17   12.80 v _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net65 (net)
                  4.59    0.01   12.81 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.82    4.47   17.28 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  1.82    0.00   17.28 v io_out[6] (out)
                                 17.28   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.28   data arrival time
-----------------------------------------------------------------------------
                                 23.03   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.67    8.22   12.87 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net51 (net)
                  4.67    0.00   12.87 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.49   17.36 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[22] (net)
                  1.80    0.00   17.36 v io_out[22] (out)
                                 17.36   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.36   data arrival time
-----------------------------------------------------------------------------
                                 23.11   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76    4.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    4.53 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.95    8.33   12.85 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net68 (net)
                  4.95    0.00   12.85 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.83    4.62   17.47 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[9] (net)
                  1.83    0.00   17.47 v io_out[9] (out)
                                 17.47   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.47   data arrival time
-----------------------------------------------------------------------------
                                 23.22   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76    4.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    4.53 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  5.01    8.36   12.88 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.10                           net44 (net)
                  5.01    0.00   12.89 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.82    4.63   17.52 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[16] (net)
                  1.82    0.00   17.52 v io_out[16] (out)
                                 17.52   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.52   data arrival time
-----------------------------------------------------------------------------
                                 23.27   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  4.96    8.38   13.03 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net46 (net)
                  4.96    0.01   13.04 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.80    4.60   17.64 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[18] (net)
                  1.80    0.00   17.64 v io_out[18] (out)
                                 17.64   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.64   data arrival time
-----------------------------------------------------------------------------
                                 23.39   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    4.64 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  5.00    8.41   13.06 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.10                           net52 (net)
                  5.00    0.00   13.06 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.83    4.64   17.70 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[23] (net)
                  1.83    0.00   17.70 v io_out[23] (out)
                                 17.70   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -17.70   data arrival time
-----------------------------------------------------------------------------
                                 23.45   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  5.40    8.64   13.29 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                  5.40    0.01   13.29 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.83    4.80   18.09 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[8] (net)
                  1.83    0.00   18.09 v io_out[8] (out)
                                 18.09   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -18.09   data arrival time
-----------------------------------------------------------------------------
                                 23.84   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.62    0.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14    2.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    2.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88    4.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    4.65 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  5.52    8.71   13.35 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net45 (net)
                  5.52    0.01   13.36 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.82    4.84   18.20 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[17] (net)
                  1.82    0.00   18.20 v io_out[17] (out)
                                 18.20   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                -18.20   data arrival time
-----------------------------------------------------------------------------
                                 23.95   slack (MET)



======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.30 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.82    0.70    8.00 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _031_ (net)
                  0.82    0.00    8.00 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.00   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.61    1.82   library removal time
                                  1.82   data required time
-----------------------------------------------------------------------------
                                  1.82   data required time
                                 -8.00   data arrival time
-----------------------------------------------------------------------------
                                  6.18   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.97    0.79    8.09 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _030_ (net)
                  0.97    0.00    8.10 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.10   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.63    1.85   library removal time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -8.10   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.41    0.36    8.42 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  0.41    0.00    8.42 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.42   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.55    1.77   library removal time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                  6.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.42    0.37    8.45 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  0.42    0.00    8.45 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.45   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.55    1.77   library removal time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -8.45   data arrival time
-----------------------------------------------------------------------------
                                  6.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.48    0.41    8.47 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _020_ (net)
                  0.48    0.00    8.47 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.47   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.56    1.78   library removal time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                  6.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.39    8.47 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _000_ (net)
                  0.44    0.00    8.47 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.47   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.56    1.77   library removal time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _516_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _440_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.42    0.38    8.47 ^ _440_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _010_ (net)
                  0.42    0.00    8.47 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.47   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.55    1.77   library removal time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _527_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _452_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.51    0.43    8.49 ^ _452_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _021_ (net)
                  0.51    0.00    8.49 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.49   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.57    1.78   library removal time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.47    0.41    8.49 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _001_ (net)
                  0.47    0.00    8.49 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.49   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.56    1.77   library removal time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _513_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _436_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.42    8.50 ^ _436_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _007_ (net)
                  0.49    0.00    8.50 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.50   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.56    1.78   library removal time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -8.50   data arrival time
-----------------------------------------------------------------------------
                                  6.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _514_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.50    0.43    8.51 ^ _437_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _008_ (net)
                  0.50    0.00    8.51 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.51   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.57    1.78   library removal time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -8.51   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _521_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _445_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.52    0.44    8.53 ^ _445_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _015_ (net)
                  0.52    0.00    8.53 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.53   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.57    1.78   library removal time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -8.53   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _511_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _434_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.59    0.48    8.56 ^ _434_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _005_ (net)
                  0.59    0.00    8.56 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.56   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.58    1.79   library removal time
                                  1.79   data required time
-----------------------------------------------------------------------------
                                  1.79   data required time
                                 -8.56   data arrival time
-----------------------------------------------------------------------------
                                  6.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _532_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.64    0.51    8.57 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _026_ (net)
                  0.64    0.00    8.57 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.57   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                          0.00    1.19   clock reconvergence pessimism
                          0.58    1.77   library removal time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -8.57   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _512_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _435_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.65    0.53    8.61 ^ _435_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _006_ (net)
                  0.65    0.00    8.61 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.61   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.59    1.80   library removal time
                                  1.80   data required time
-----------------------------------------------------------------------------
                                  1.80   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                  6.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _522_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _446_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.64    0.52    8.61 ^ _446_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _016_ (net)
                  0.64    0.00    8.61 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.61   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.59    1.80   library removal time
                                  1.80   data required time
-----------------------------------------------------------------------------
                                  1.80   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                  6.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _533_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.73    0.57    8.63 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _027_ (net)
                  0.73    0.00    8.63 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.63   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.60    1.82   library removal time
                                  1.82   data required time
-----------------------------------------------------------------------------
                                  1.82   data required time
                                 -8.63   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _515_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _438_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.66    0.53    8.61 ^ _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _009_ (net)
                  0.66    0.00    8.61 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.61   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                          0.00    1.19   clock reconvergence pessimism
                          0.58    1.78   library removal time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _534_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.72    0.56    8.62 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _028_ (net)
                  0.72    0.00    8.62 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.62   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                          0.00    1.19   clock reconvergence pessimism
                          0.59    1.78   library removal time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -8.62   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _519_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.69    0.56    8.65 ^ _443_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _013_ (net)
                  0.69    0.00    8.65 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.65   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.59    1.81   library removal time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -8.65   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _529_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.79    0.60    8.66 ^ _454_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _023_ (net)
                  0.79    0.00    8.66 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.66   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.61    1.82   library removal time
                                  1.82   data required time
-----------------------------------------------------------------------------
                                  1.82   data required time
                                 -8.66   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _530_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _455_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.85    0.63    8.70 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _024_ (net)
                  0.85    0.00    8.70 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.70   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.62    1.83   library removal time
                                  1.83   data required time
-----------------------------------------------------------------------------
                                  1.83   data required time
                                 -8.70   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.75    0.58    8.66 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _004_ (net)
                  0.75    0.00    8.66 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.66   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                          0.00    1.19   clock reconvergence pessimism
                          0.60    1.79   library removal time
                                  1.79   data required time
-----------------------------------------------------------------------------
                                  1.79   data required time
                                 -8.66   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _517_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _441_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.74    0.59    8.68 ^ _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _011_ (net)
                  0.74    0.00    8.68 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.68   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                          0.00    1.19   clock reconvergence pessimism
                          0.60    1.79   library removal time
                                  1.79   data required time
-----------------------------------------------------------------------------
                                  1.79   data required time
                                 -8.68   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _518_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _442_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.82    0.63    8.72 ^ _442_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _012_ (net)
                  0.82    0.00    8.73 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.73   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.61    1.83   library removal time
                                  1.83   data required time
-----------------------------------------------------------------------------
                                  1.83   data required time
                                 -8.73   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _531_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.94    0.68    8.74 ^ _456_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _025_ (net)
                  0.94    0.00    8.74 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.74   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                          0.00    1.21   clock reconvergence pessimism
                          0.63    1.84   library removal time
                                  1.84   data required time
-----------------------------------------------------------------------------
                                  1.84   data required time
                                 -8.74   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.83    0.64    8.73 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _019_ (net)
                  0.83    0.00    8.73 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.73   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                          0.00    1.19   clock reconvergence pessimism
                          0.61    1.80   library removal time
                                  1.80   data required time
-----------------------------------------------------------------------------
                                  1.80   data required time
                                 -8.73   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _523_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _447_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.01    0.74    8.83 ^ _447_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _017_ (net)
                  1.01    0.00    8.83 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.83   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.64    1.86   library removal time
                                  1.86   data required time
-----------------------------------------------------------------------------
                                  1.86   data required time
                                 -8.83   data arrival time
-----------------------------------------------------------------------------
                                  6.98   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.77    8.08 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.08 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.06    0.76    8.84 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _002_ (net)
                  1.06    0.00    8.84 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.84   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.65    1.86   library removal time
                                  1.86   data required time
-----------------------------------------------------------------------------
                                  1.86   data required time
                                 -8.84   data arrival time
-----------------------------------------------------------------------------
                                  6.98   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _524_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _448_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.02    0.74    8.83 ^ _448_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _018_ (net)
                  1.02    0.00    8.83 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.83   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.64    1.86   library removal time
                                  1.86   data required time
-----------------------------------------------------------------------------
                                  1.86   data required time
                                 -8.83   data arrival time
-----------------------------------------------------------------------------
                                  6.98   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.76    8.06 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.06 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.23    0.84    8.91 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  1.23    0.00    8.91 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.91   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.67    1.89   library removal time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -8.91   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _520_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.39    6.43 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.43 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.87    7.30 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.31 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.78    8.09 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.09 v _444_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.16    0.82    8.91 ^ _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _014_ (net)
                  1.16    0.00    8.91 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.91   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                          0.00    1.22   clock reconvergence pessimism
                          0.66    1.87   library removal time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -8.91   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.74    1.36    2.23 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net64 (net)
                  0.74    0.00    2.23 v _425_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.40    0.38    2.61 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _248_ (net)
                  0.40    0.00    2.61 ^ _426_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.47    0.37    2.97 v _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _032_ (net)
                  0.47    0.00    2.98 v _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.98   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.07    1.19   library hold time
                                  1.19   data required time
-----------------------------------------------------------------------------
                                  1.19   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  1.78   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.65    1.30    2.17 v _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05                           net62 (net)
                  0.65    0.00    2.17 v _477_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.44    2.61 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _077_ (net)
                  0.49    0.00    2.61 ^ _483_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.53    0.42    3.03 v _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _062_ (net)
                  0.53    0.00    3.03 v _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.03   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.06    1.18   library hold time
                                  1.18   data required time
-----------------------------------------------------------------------------
                                  1.18   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.96    1.48    2.35 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net50 (net)
                  0.96    0.00    2.36 v _330_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.38    0.37    2.73 ^ _330_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _169_ (net)
                  0.38    0.00    2.73 ^ _331_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.43    0.34    3.07 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _048_ (net)
                  0.43    0.00    3.07 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.07   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.08    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.83    1.41    2.28 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net59 (net)
                  0.83    0.00    2.28 v _484_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.46    2.74 ^ _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _083_ (net)
                  0.49    0.00    2.74 ^ _489_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.48    0.38    3.12 v _489_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _061_ (net)
                  0.48    0.00    3.12 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.12   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.07    1.19   library hold time
                                  1.19   data required time
-----------------------------------------------------------------------------
                                  1.19   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.97    1.49    2.36 v _537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net63 (net)
                  0.97    0.00    2.36 v _474_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.50    0.47    2.83 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _075_ (net)
                  0.50    0.00    2.83 ^ _475_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.42    0.35    3.18 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _063_ (net)
                  0.42    0.00    3.18 v _537_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.18   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.08    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  1.98   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.98    1.49    2.37 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net49 (net)
                  0.98    0.00    2.37 v _338_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.34    0.33    2.70 ^ _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _176_ (net)
                  0.34    0.00    2.70 ^ _339_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.65    0.47    3.17 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _047_ (net)
                  0.65    0.00    3.17 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.17   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.04    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  2.02   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.02    1.52    2.39 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net60 (net)
                  1.02    0.00    2.39 v _272_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.42    2.81 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _120_ (net)
                  0.44    0.00    2.81 ^ _273_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.51    0.40    3.21 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _057_ (net)
                  0.51    0.00    3.21 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.21   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.06    1.19   library hold time
                                  1.19   data required time
-----------------------------------------------------------------------------
                                  1.19   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  2.03   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.92    1.46    2.33 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.07                           net41 (net)
                  0.92    0.00    2.33 v _378_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.65    0.59    2.92 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02                           _209_ (net)
                  0.65    0.00    2.92 ^ _383_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.43    0.35    3.28 v _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _040_ (net)
                  0.43    0.00    3.28 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.28   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.08    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.02    1.51    2.36 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                  1.02    0.00    2.37 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.52    0.49    2.86 ^ _490_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _088_ (net)
                  0.52    0.00    2.86 ^ _495_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.50    0.40    3.26 v _495_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _060_ (net)
                  0.50    0.00    3.26 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.26   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                         -0.09    1.10   clock reconvergence pessimism
                          0.06    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -3.26   data arrival time
-----------------------------------------------------------------------------
                                  2.10   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.87    1.43    2.31 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net58 (net)
                  0.87    0.00    2.31 v _274_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.60    0.54    2.85 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _121_ (net)
                  0.60    0.00    2.85 ^ _279_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.54    0.44    3.29 v _279_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _056_ (net)
                  0.54    0.00    3.29 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.29   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.06    1.18   library hold time
                                  1.18   data required time
-----------------------------------------------------------------------------
                                  1.18   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                  2.11   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.57    1.25    2.12 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04                           net54 (net)
                  0.57    0.00    2.12 v _501_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  1.14    0.82    2.94 ^ _501_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     6    0.05                           _097_ (net)
                  1.14    0.00    2.94 ^ _309_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.45    0.38    3.32 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _052_ (net)
                  0.45    0.00    3.32 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.32   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.08    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  2.12   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.17    1.61    2.48 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net51 (net)
                  1.17    0.00    2.48 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.61    0.57    3.06 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _161_ (net)
                  0.61    0.00    3.06 ^ _326_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.43    0.35    3.41 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _049_ (net)
                  0.43    0.00    3.41 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.41   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.08    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  2.20   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.97    1.49    2.36 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net37 (net)
                  0.97    0.00    2.37 v _491_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.74    0.67    3.03 ^ _491_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03                           _089_ (net)
                  0.74    0.00    3.03 ^ _498_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.46    0.37    3.41 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _059_ (net)
                  0.46    0.00    3.41 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.41   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.07    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  2.21   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.16    1.60    2.47 v _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net65 (net)
                  1.16    0.00    2.48 v _415_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.75    0.69    3.17 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _239_ (net)
                  0.75    0.00    3.17 ^ _420_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.38    0.29    3.46 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _033_ (net)
                  0.38    0.00    3.46 v _507_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.46   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.09    1.21   library hold time
                                  1.21   data required time
-----------------------------------------------------------------------------
                                  1.21   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  2.24   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.85    1.42    2.29 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net57 (net)
                  0.85    0.00    2.30 v _281_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.58    0.53    2.83 ^ _281_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _127_ (net)
                  0.58    0.00    2.83 ^ _286_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.76    0.59    3.41 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _055_ (net)
                  0.76    0.00    3.41 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.41   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.02    1.14   library hold time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.96    1.48    2.35 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net66 (net)
                  0.96    0.00    2.36 v _409_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.77    0.69    3.05 ^ _409_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03                           _234_ (net)
                  0.77    0.00    3.05 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  0.52    0.43    3.47 v _414_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.02                           _034_ (net)
                  0.52    0.00    3.47 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.47   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.06    1.19   library hold time
                                  1.19   data required time
-----------------------------------------------------------------------------
                                  1.19   data required time
                                 -3.47   data arrival time
-----------------------------------------------------------------------------
                                  2.29   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.13    1.57    2.43 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net42 (net)
                  1.13    0.01    2.43 v _372_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.53    0.51    2.94 ^ _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _204_ (net)
                  0.53    0.00    2.94 ^ _377_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.64    0.50    3.44 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _041_ (net)
                  0.64    0.00    3.44 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.44   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                         -0.09    1.10   clock reconvergence pessimism
                          0.03    1.13   library hold time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  2.31   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.91    1.46    2.33 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net47 (net)
                  0.91    0.00    2.33 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.59    0.54    2.87 ^ _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _178_ (net)
                  0.59    0.00    2.87 ^ _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  0.74    0.59    3.46 v _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.04                           _046_ (net)
                  0.74    0.00    3.46 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.46   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.02    1.14   library hold time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  2.32   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.67    1.31    2.16 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.05                           net61 (net)
                  0.67    0.00    2.16 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.81    0.66    2.82 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.03                           _112_ (net)
                  0.81    0.00    2.82 ^ _268_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.75    0.61    3.43 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                  0.75    0.00    3.43 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.43   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                         -0.09    1.10   clock reconvergence pessimism
                          0.01    1.11   library hold time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  2.32   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.25    1.65    2.53 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.10                           net52 (net)
                  1.25    0.00    2.53 v _314_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.67    0.62    3.15 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _155_ (net)
                  0.67    0.00    3.15 ^ _320_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.46    0.38    3.53 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _050_ (net)
                  0.46    0.00    3.53 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.53   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.07    1.20   library hold time
                                  1.20   data required time
-----------------------------------------------------------------------------
                                  1.20   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  2.33   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.39    1.73    2.61 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net45 (net)
                  1.39    0.01    2.61 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.59    0.57    3.18 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _189_ (net)
                  0.59    0.00    3.18 ^ _360_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.49    0.40    3.58 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _044_ (net)
                  0.49    0.00    3.58 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.58   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.07    1.19   library hold time
                                  1.19   data required time
-----------------------------------------------------------------------------
                                  1.19   data required time
                                 -3.58   data arrival time
-----------------------------------------------------------------------------
                                  2.39   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.15    1.59    2.47 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.09                           net40 (net)
                  1.15    0.01    2.47 v _257_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.64    0.60    3.08 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02                           _106_ (net)
                  0.64    0.00    3.08 ^ _387_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.61    0.50    3.57 v _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _039_ (net)
                  0.61    0.00    3.57 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.57   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.04    1.17   library hold time
                                  1.17   data required time
-----------------------------------------------------------------------------
                                  1.17   data required time
                                 -3.57   data arrival time
-----------------------------------------------------------------------------
                                  2.41   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.36    1.72    2.59 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                  1.36    0.01    2.59 v _404_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.62    0.59    3.18 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _230_ (net)
                  0.62    0.00    3.18 ^ _408_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.55    0.45    3.63 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _035_ (net)
                  0.55    0.00    3.63 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.63   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.06    1.18   library hold time
                                  1.18   data required time
-----------------------------------------------------------------------------
                                  1.18   data required time
                                 -3.63   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.14    1.58    2.43 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net53 (net)
                  1.14    0.00    2.44 v _502_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  1.09    0.95    3.38 ^ _502_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     4    0.04                           _098_ (net)
                  1.09    0.00    3.38 ^ _313_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.41    0.37    3.76 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _051_ (net)
                  0.41    0.00    3.76 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.76   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                         -0.09    1.10   clock reconvergence pessimism
                          0.08    1.18   library hold time
                                  1.18   data required time
-----------------------------------------------------------------------------
                                  1.18   data required time
                                 -3.76   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.25    1.64    2.50 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net68 (net)
                  1.25    0.01    2.50 v _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.65    0.62    3.12 ^ _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _225_ (net)
                  0.65    0.00    3.12 ^ _403_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.72    0.58    3.70 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _036_ (net)
                  0.72    0.00    3.70 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.70   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                         -0.09    1.10   clock reconvergence pessimism
                          0.02    1.12   library hold time
                                  1.12   data required time
-----------------------------------------------------------------------------
                                  1.12   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.95    1.48    2.35 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net38 (net)
                  0.95    0.00    2.35 v _295_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.95    0.82    3.17 ^ _295_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     8    0.04                           _139_ (net)
                  0.95    0.00    3.17 ^ _397_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.69    0.57    3.74 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _037_ (net)
                  0.69    0.00    3.74 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.74   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.03    1.15   library hold time
                                  1.15   data required time
-----------------------------------------------------------------------------
                                  1.15   data required time
                                 -3.74   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.99    1.50    2.37 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net55 (net)
                  0.99    0.00    2.38 v _500_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  1.02    0.86    3.24 ^ _500_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     4    0.04                           _096_ (net)
                  1.02    0.00    3.24 ^ _304_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.67    0.53    3.77 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _053_ (net)
                  0.67    0.00    3.77 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.77   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.03    1.15   library hold time
                                  1.15   data required time
-----------------------------------------------------------------------------
                                  1.15   data required time
                                 -3.77   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.01    1.51    2.38 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net39 (net)
                  1.01    0.01    2.39 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.93    0.81    3.20 ^ _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     6    0.04                           _138_ (net)
                  0.93    0.00    3.20 ^ _393_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.77    0.62    3.83 v _393_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _038_ (net)
                  0.77    0.00    3.83 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.83   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.01    1.13   library hold time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -3.83   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.97    1.49    2.36 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net56 (net)
                  0.97    0.00    2.36 v _499_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  1.25    1.00    3.36 ^ _499_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     4    0.05                           _095_ (net)
                  1.25    0.00    3.36 ^ _291_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.62    0.56    3.92 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _054_ (net)
                  0.62    0.00    3.92 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.92   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.04    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -3.92   data arrival time
-----------------------------------------------------------------------------
                                  2.76   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.25    1.65    2.52 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net46 (net)
                  1.25    0.01    2.53 v _347_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.79    0.74    3.27 ^ _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03                           _183_ (net)
                  0.79    0.00    3.27 ^ _352_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.92    0.72    3.99 v _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.06                           _045_ (net)
                  0.92    0.00    3.99 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.99   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.22   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                         -0.01    1.11   library hold time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                  2.88   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.26    1.65    2.50 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.10                           net44 (net)
                  1.26    0.01    2.51 v _332_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.08    0.95    3.46 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.04                           _170_ (net)
                  1.08    0.00    3.46 ^ _364_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.66    0.57    4.03 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _043_ (net)
                  0.66    0.00    4.03 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.03   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.19   clock uncertainty
                         -0.09    1.10   clock reconvergence pessimism
                          0.03    1.13   library hold time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                  2.90   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.12    1.57    2.45 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  1.12    0.00    2.45 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.14    0.96    3.41 ^ _256_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.04                           _105_ (net)
                  1.14    0.00    3.41 ^ _371_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.85    0.71    4.12 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _042_ (net)
                  0.85    0.00    4.12 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.12   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.21   clock uncertainty
                         -0.09    1.12   clock reconvergence pessimism
                          0.00    1.12   library hold time
                                  1.12   data required time
-----------------------------------------------------------------------------
                                  1.12   data required time
                                 -4.12   data arrival time
-----------------------------------------------------------------------------
                                  3.00   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.57    1.25    2.12 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04                           net54 (net)
                  0.57    0.00    2.12 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.44    0.66    2.78 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[25] (net)
                  0.44    0.00    2.78 v io_out[25] (out)
                                  2.78   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  8.53   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.67    1.31    2.16 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.05                           net61 (net)
                  0.67    0.00    2.16 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.44    0.68    2.84 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[31] (net)
                  0.44    0.00    2.84 v io_out[31] (out)
                                  2.84   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -2.84   data arrival time
-----------------------------------------------------------------------------
                                  8.59   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.65    1.30    2.17 v _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05                           net62 (net)
                  0.65    0.00    2.17 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.44    0.68    2.85 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[3] (net)
                  0.44    0.00    2.85 v io_out[3] (out)
                                  2.85   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -2.85   data arrival time
-----------------------------------------------------------------------------
                                  8.60   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.74    1.36    2.23 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net64 (net)
                  0.74    0.00    2.23 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.44    0.70    2.93 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[5] (net)
                  0.44    0.00    2.93 v io_out[5] (out)
                                  2.93   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  8.68   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.83    1.41    2.28 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net59 (net)
                  0.83    0.00    2.28 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.72    3.00 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[2] (net)
                  0.45    0.00    3.00 v io_out[2] (out)
                                  3.00   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.00   data arrival time
-----------------------------------------------------------------------------
                                  8.75   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.85    1.42    2.29 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net57 (net)
                  0.85    0.00    2.29 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.72    3.02 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[28] (net)
                  0.45    0.00    3.02 v io_out[28] (out)
                                  3.02   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  8.77   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.87    1.43    2.31 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net58 (net)
                  0.87    0.00    2.31 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.73    3.04 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[29] (net)
                  0.45    0.00    3.04 v io_out[29] (out)
                                  3.04   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  8.79   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.91    1.46    2.33 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net47 (net)
                  0.91    0.00    2.33 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.74    3.07 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[19] (net)
                  0.45    0.00    3.07 v io_out[19] (out)
                                  3.07   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  8.82   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.92    1.46    2.33 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.07                           net41 (net)
                  0.92    0.00    2.34 v output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.74    3.07 v output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[13] (net)
                  0.45    0.00    3.07 v io_out[13] (out)
                                  3.07   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  8.82   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.95    1.48    2.35 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net38 (net)
                  0.95    0.00    2.35 v output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.75    3.10 v output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[10] (net)
                  0.45    0.00    3.10 v io_out[10] (out)
                                  3.10   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  8.85   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.96    1.48    2.35 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net66 (net)
                  0.96    0.00    2.36 v output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.74    3.10 v output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[7] (net)
                  0.45    0.00    3.10 v io_out[7] (out)
                                  3.10   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  8.85   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.96    1.48    2.35 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net50 (net)
                  0.96    0.00    2.35 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.75    3.10 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[21] (net)
                  0.45    0.00    3.10 v io_out[21] (out)
                                  3.10   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  8.85   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.97    1.49    2.36 v _537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net63 (net)
                  0.97    0.00    2.36 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.75    3.11 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[4] (net)
                  0.45    0.00    3.11 v io_out[4] (out)
                                  3.11   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.97    1.49    2.36 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net56 (net)
                  0.97    0.00    2.36 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.46    0.75    3.12 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[27] (net)
                  0.46    0.00    3.12 v io_out[27] (out)
                                  3.12   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                  8.87   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.98    1.49    2.37 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net49 (net)
                  0.98    0.00    2.37 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.75    3.12 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[20] (net)
                  0.45    0.00    3.12 v io_out[20] (out)
                                  3.12   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                  8.87   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.97    1.49    2.36 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net37 (net)
                  0.97    0.01    2.37 v output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.75    3.12 v output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[0] (net)
                  0.45    0.00    3.12 v io_out[0] (out)
                                  3.12   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                  8.87   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.02    1.51    2.36 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                  1.02    0.01    2.37 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.76    3.13 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[1] (net)
                  0.45    0.00    3.13 v io_out[1] (out)
                                  3.13   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.13   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.99    1.50    2.37 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net55 (net)
                  0.99    0.00    2.38 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.75    3.13 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[26] (net)
                  0.45    0.00    3.13 v io_out[26] (out)
                                  3.13   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.13   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.01    1.51    2.38 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net39 (net)
                  1.01    0.01    2.39 v output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.76    3.15 v output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[11] (net)
                  0.45    0.00    3.15 v io_out[11] (out)
                                  3.15   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  8.90   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.02    1.52    2.39 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net60 (net)
                  1.02    0.00    2.39 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.46    0.76    3.16 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[30] (net)
                  0.46    0.00    3.16 v io_out[30] (out)
                                  3.16   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.13    1.57    2.43 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net42 (net)
                  1.13    0.00    2.43 v output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.78    3.21 v output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[14] (net)
                  0.45    0.00    3.21 v io_out[14] (out)
                                  3.21   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  8.96   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.14    1.58    2.43 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net53 (net)
                  1.14    0.00    2.44 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.78    3.22 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[24] (net)
                  0.45    0.00    3.22 v io_out[24] (out)
                                  3.22   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  8.97   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.12    1.57    2.45 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  1.12    0.01    2.45 v output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.78    3.23 v output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[15] (net)
                  0.45    0.00    3.23 v io_out[15] (out)
                                  3.23   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.15    1.59    2.47 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.09                           net40 (net)
                  1.15    0.00    2.47 v output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.79    3.26 v output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[12] (net)
                  0.45    0.00    3.26 v io_out[12] (out)
                                  3.26   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.26   data arrival time
-----------------------------------------------------------------------------
                                  9.01   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.16    1.60    2.47 v _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net65 (net)
                  1.16    0.01    2.48 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.46    0.79    3.27 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  0.46    0.00    3.27 v io_out[6] (out)
                                  3.27   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                  9.02   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.17    1.61    2.48 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net51 (net)
                  1.17    0.00    2.48 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.79    3.27 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[22] (net)
                  0.45    0.00    3.28 v io_out[22] (out)
                                  3.28   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                  9.03   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.25    1.64    2.50 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net68 (net)
                  1.25    0.00    2.50 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.46    0.81    3.30 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[9] (net)
                  0.46    0.00    3.31 v io_out[9] (out)
                                  3.31   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  9.06   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.85 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.26    1.65    2.50 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.10                           net44 (net)
                  1.26    0.00    2.51 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.46    0.81    3.32 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[16] (net)
                  0.46    0.00    3.32 v io_out[16] (out)
                                  3.32   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  9.07   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.25    1.65    2.52 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net46 (net)
                  1.25    0.01    2.53 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.45    0.81    3.34 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[18] (net)
                  0.45    0.00    3.34 v io_out[18] (out)
                                  3.34   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.34   data arrival time
-----------------------------------------------------------------------------
                                  9.09   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.25    1.65    2.53 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.10                           net52 (net)
                  1.25    0.00    2.53 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.46    0.81    3.34 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[23] (net)
                  0.46    0.00    3.34 v io_out[23] (out)
                                  3.34   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.34   data arrival time
-----------------------------------------------------------------------------
                                  9.09   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.36    1.72    2.59 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                  1.36    0.01    2.60 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.46    0.83    3.43 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[8] (net)
                  0.46    0.00    3.43 v io_out[8] (out)
                                  3.43   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.12    0.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40    0.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35    0.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.87 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.39    1.73    2.61 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net45 (net)
                  1.39    0.01    2.61 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.46    0.83    3.45 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[17] (net)
                  0.46    0.00    3.45 v io_out[17] (out)
                                  3.45   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)



======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.38    0.32    6.95 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _031_ (net)
                  0.38    0.00    6.95 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.95   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -6.95   data arrival time
-----------------------------------------------------------------------------
                                  6.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.45    0.36    6.99 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _030_ (net)
                  0.45    0.00    6.99 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.99   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -6.99   data arrival time
-----------------------------------------------------------------------------
                                  6.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.19    0.16    7.16 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  0.19    0.00    7.16 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.16   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.22    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.16   data arrival time
-----------------------------------------------------------------------------
                                  6.23   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.20    0.17    7.17 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  0.20    0.00    7.18 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.18   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.22    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.18   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.22    0.18    7.18 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _020_ (net)
                  0.22    0.00    7.18 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.18   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.18   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.21    0.17    7.18 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _000_ (net)
                  0.21    0.00    7.18 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.18   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.22    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.18   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _516_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _440_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.20    0.17    7.18 ^ _440_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _010_ (net)
                  0.20    0.00    7.18 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.18   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.22    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.18   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.22    0.18    7.19 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _001_ (net)
                  0.22    0.00    7.19 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.19   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.19   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _527_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _452_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.24    0.19    7.19 ^ _452_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _021_ (net)
                  0.24    0.00    7.19 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.19   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.19   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _513_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _436_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.19    7.20 ^ _436_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _007_ (net)
                  0.23    0.00    7.20 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.20   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.20   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _514_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.19    7.20 ^ _437_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _008_ (net)
                  0.23    0.00    7.20 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.20   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.20   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _521_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _445_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.24    0.20    7.21 ^ _445_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _015_ (net)
                  0.24    0.00    7.21 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.21   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.21   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _511_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _434_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.22    7.23 ^ _434_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _005_ (net)
                  0.28    0.00    7.23 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.23   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.23   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _532_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.30    0.23    7.23 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _026_ (net)
                  0.30    0.00    7.23 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.23   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -7.23   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _512_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _435_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.31    0.24    7.24 ^ _435_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _006_ (net)
                  0.31    0.00    7.25 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.25   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.25   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _522_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _446_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.30    0.24    7.25 ^ _446_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _016_ (net)
                  0.30    0.00    7.25 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.25   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -7.25   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _533_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.34    0.26    7.25 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _027_ (net)
                  0.34    0.00    7.26 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.26   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.26   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _515_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _438_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.31    0.24    7.25 ^ _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _009_ (net)
                  0.31    0.00    7.25 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.25   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -7.25   data arrival time
-----------------------------------------------------------------------------
                                  6.33   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _534_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.25    7.25 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _028_ (net)
                  0.33    0.00    7.25 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.25   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -7.25   data arrival time
-----------------------------------------------------------------------------
                                  6.33   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _519_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.25    7.26 ^ _443_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _013_ (net)
                  0.33    0.00    7.27 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.27   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.27   data arrival time
-----------------------------------------------------------------------------
                                  6.33   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _529_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.27    7.27 ^ _454_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _023_ (net)
                  0.37    0.00    7.27 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.27   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.27   data arrival time
-----------------------------------------------------------------------------
                                  6.33   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _530_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _455_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.39    0.29    7.28 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _024_ (net)
                  0.39    0.00    7.29 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.29   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.29   data arrival time
-----------------------------------------------------------------------------
                                  6.35   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.35    0.26    7.27 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _004_ (net)
                  0.35    0.00    7.27 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.27   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -7.27   data arrival time
-----------------------------------------------------------------------------
                                  6.35   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _517_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _441_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.35    0.27    7.28 ^ _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _011_ (net)
                  0.35    0.00    7.28 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.28   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -7.28   data arrival time
-----------------------------------------------------------------------------
                                  6.36   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _518_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _442_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.38    0.29    7.30 ^ _442_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _012_ (net)
                  0.38    0.00    7.30 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.30   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.23    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.30   data arrival time
-----------------------------------------------------------------------------
                                  6.36   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _531_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.43    0.31    7.31 ^ _456_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _025_ (net)
                  0.43    0.00    7.31 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.31   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.31   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.39    0.29    7.30 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _019_ (net)
                  0.39    0.00    7.30 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.30   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -7.30   data arrival time
-----------------------------------------------------------------------------
                                  6.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _523_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _447_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.47    0.34    7.35 ^ _447_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _017_ (net)
                  0.47    0.00    7.35 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.35   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.35   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _524_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _448_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.47    0.34    7.35 ^ _448_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _018_ (net)
                  0.47    0.00    7.35 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.35   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.35   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.37    7.00 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.01 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.34    7.35 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _002_ (net)
                  0.49    0.00    7.35 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.35   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.35   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.37    7.00 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.00 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.57    0.38    7.38 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  0.57    0.00    7.38 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.38   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.95   library removal time
                                  0.95   data required time
-----------------------------------------------------------------------------
                                  0.95   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                  6.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _520_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.18    6.21 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.21 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.42    6.63 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.63 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.38    7.01 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.01 v _444_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.54    0.37    7.39 ^ _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _014_ (net)
                  0.54    0.00    7.39 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.39   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.24    0.94   library removal time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -7.39   data arrival time
-----------------------------------------------------------------------------
                                  6.44   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.39    0.62    1.03 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net64 (net)
                  0.39    0.00    1.03 v _425_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.20    0.17    1.20 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _248_ (net)
                  0.20    0.00    1.20 ^ _426_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.23    0.17    1.37 v _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _032_ (net)
                  0.23    0.00    1.37 v _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.37   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.34    0.59    1.00 v _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05                           net62 (net)
                  0.34    0.00    1.00 v _477_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.20    1.20 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _077_ (net)
                  0.23    0.00    1.20 ^ _483_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.26    0.20    1.39 v _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _062_ (net)
                  0.26    0.00    1.39 v _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.39   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.06    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.50    0.68    1.09 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.07                           net50 (net)
                  0.50    0.00    1.10 v _330_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.20    0.17    1.26 ^ _330_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _169_ (net)
                  0.20    0.00    1.26 ^ _331_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.21    0.16    1.42 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _048_ (net)
                  0.21    0.00    1.43 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.43   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.44    0.64    1.05 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net59 (net)
                  0.44    0.00    1.06 v _484_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.24    0.21    1.26 ^ _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _083_ (net)
                  0.24    0.00    1.26 ^ _489_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.23    0.18    1.44 v _489_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _061_ (net)
                  0.23    0.00    1.44 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.44   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.06    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  0.72   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.51    0.69    1.10 v _537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net63 (net)
                  0.51    0.00    1.10 v _474_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.25    0.21    1.31 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _075_ (net)
                  0.25    0.00    1.31 ^ _475_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.21    0.16    1.47 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _063_ (net)
                  0.21    0.00    1.47 v _537_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.47   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.51    0.69    1.10 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net49 (net)
                  0.51    0.00    1.10 v _338_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.18    0.15    1.25 ^ _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _176_ (net)
                  0.18    0.00    1.25 ^ _339_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.32    0.23    1.48 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _047_ (net)
                  0.32    0.00    1.48 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.48   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.05    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.54    0.70    1.11 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net60 (net)
                  0.54    0.00    1.12 v _272_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.22    0.19    1.30 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _120_ (net)
                  0.22    0.00    1.30 ^ _273_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.25    0.19    1.49 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _057_ (net)
                  0.25    0.00    1.50 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.50   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.06    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.48    0.67    1.08 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.07                           net41 (net)
                  0.48    0.00    1.08 v _378_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.32    0.27    1.35 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02                           _209_ (net)
                  0.32    0.00    1.35 ^ _383_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.21    0.16    1.51 v _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _040_ (net)
                  0.21    0.00    1.51 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.51   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.29    0.56    0.97 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04                           net54 (net)
                  0.29    0.00    0.97 v _501_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.52    0.38    1.35 ^ _501_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     6    0.05                           _097_ (net)
                  0.52    0.00    1.35 ^ _309_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.23    0.16    1.50 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _052_ (net)
                  0.23    0.00    1.51 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.51   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.06    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.54    0.70    1.10 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                  0.54    0.00    1.10 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.26    0.22    1.32 ^ _490_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _088_ (net)
                  0.26    0.00    1.32 ^ _495_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.25    0.19    1.51 v _495_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _060_ (net)
                  0.25    0.00    1.51 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.51   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.06    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.46    0.66    1.07 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net58 (net)
                  0.46    0.00    1.07 v _274_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.25    1.32 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _121_ (net)
                  0.29    0.00    1.32 ^ _279_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.27    0.20    1.52 v _279_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _056_ (net)
                  0.27    0.00    1.52 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.52   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.06    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.51    0.69    1.10 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net37 (net)
                  0.51    0.00    1.10 v _491_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.36    0.30    1.40 ^ _491_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03                           _089_ (net)
                  0.36    0.00    1.40 ^ _498_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.23    0.16    1.57 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _059_ (net)
                  0.23    0.00    1.57 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.57   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.62    0.75    1.16 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net51 (net)
                  0.62    0.00    1.17 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.30    0.26    1.43 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _161_ (net)
                  0.30    0.00    1.43 ^ _326_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.22    0.16    1.59 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _049_ (net)
                  0.22    0.00    1.59 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.59   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.61    0.75    1.16 v _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net65 (net)
                  0.61    0.00    1.16 v _415_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.31    1.47 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _239_ (net)
                  0.37    0.00    1.47 ^ _420_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.19    0.13    1.60 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _033_ (net)
                  0.19    0.00    1.60 v _507_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.60   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.87   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.50    0.68    1.09 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net66 (net)
                  0.50    0.00    1.10 v _409_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.31    1.41 ^ _409_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03                           _234_ (net)
                  0.37    0.00    1.41 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  0.26    0.19    1.60 v _414_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.02                           _034_ (net)
                  0.26    0.00    1.60 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.60   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.06    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.35    0.59    0.99 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.05                           net61 (net)
                  0.35    0.00    0.99 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.38    0.30    1.29 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.03                           _112_ (net)
                  0.38    0.00    1.29 ^ _268_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.37    0.28    1.57 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                  0.37    0.00    1.58 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.58   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.04    0.69   library hold time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.45    0.65    1.06 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net57 (net)
                  0.45    0.00    1.06 v _281_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.24    1.31 ^ _281_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _127_ (net)
                  0.29    0.00    1.31 ^ _286_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.38    0.28    1.58 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _055_ (net)
                  0.38    0.00    1.59 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.59   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.04    0.70   library hold time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.48    0.67    1.08 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net47 (net)
                  0.48    0.00    1.08 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.25    1.33 ^ _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _178_ (net)
                  0.29    0.00    1.33 ^ _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  0.36    0.27    1.61 v _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.04                           _046_ (net)
                  0.36    0.00    1.61 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.61   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.05    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.90   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.60    0.73    1.13 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net42 (net)
                  0.60    0.01    1.14 v _372_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.27    0.23    1.37 ^ _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _204_ (net)
                  0.27    0.00    1.37 ^ _377_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.32    0.23    1.60 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _041_ (net)
                  0.32    0.00    1.60 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.60   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.05    0.70   library hold time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.90   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.66    0.78    1.19 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.10                           net52 (net)
                  0.66    0.00    1.19 v _314_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.28    1.47 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _155_ (net)
                  0.33    0.00    1.47 ^ _320_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.23    0.17    1.64 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _050_ (net)
                  0.23    0.00    1.64 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.64   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.07    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  0.92   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.73    0.82    1.23 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net45 (net)
                  0.73    0.01    1.23 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.30    0.25    1.49 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _189_ (net)
                  0.30    0.00    1.49 ^ _360_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.24    0.18    1.67 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _044_ (net)
                  0.24    0.00    1.67 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.67   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.06    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  0.95   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.61    0.74    1.15 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.09                           net40 (net)
                  0.61    0.01    1.16 v _257_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.32    0.28    1.44 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02                           _106_ (net)
                  0.32    0.00    1.44 ^ _387_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.31    0.23    1.67 v _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _039_ (net)
                  0.31    0.00    1.67 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.67   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.05    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  0.96   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.72    0.81    1.22 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                  0.72    0.01    1.22 v _404_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.31    0.26    1.49 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _230_ (net)
                  0.31    0.00    1.49 ^ _408_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.28    0.21    1.69 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _035_ (net)
                  0.28    0.00    1.70 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.70   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.06    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  0.98   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.60    0.74    1.14 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net53 (net)
                  0.60    0.00    1.14 v _502_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.51    0.44    1.59 ^ _502_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     4    0.04                           _098_ (net)
                  0.51    0.00    1.59 ^ _313_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.20    0.16    1.74 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _051_ (net)
                  0.20    0.00    1.74 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.74   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.07    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.50    0.68    1.09 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net38 (net)
                  0.50    0.00    1.10 v _295_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.44    0.38    1.48 ^ _295_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     8    0.04                           _139_ (net)
                  0.44    0.00    1.48 ^ _397_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.33    0.26    1.73 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _037_ (net)
                  0.33    0.00    1.74 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.74   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.05    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.52    0.69    1.10 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net55 (net)
                  0.52    0.00    1.11 v _500_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.48    0.41    1.51 ^ _500_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     4    0.04                           _096_ (net)
                  0.48    0.00    1.51 ^ _304_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.33    0.24    1.75 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _053_ (net)
                  0.33    0.00    1.75 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.75   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.05    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.66    0.77    1.17 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net68 (net)
                  0.66    0.01    1.18 v _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.28    1.46 ^ _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _225_ (net)
                  0.33    0.00    1.46 ^ _403_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.37    0.27    1.73 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _036_ (net)
                  0.37    0.00    1.73 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.73   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.04    0.69   library hold time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.53    0.70    1.11 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net39 (net)
                  0.54    0.01    1.12 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.43    0.38    1.50 ^ _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     6    0.04                           _138_ (net)
                  0.43    0.00    1.50 ^ _393_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.37    0.28    1.78 v _393_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _038_ (net)
                  0.37    0.00    1.79 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.79   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.04    0.70   library hold time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.51    0.69    1.10 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net56 (net)
                  0.51    0.00    1.10 v _499_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.58    0.46    1.56 ^ _499_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     4    0.05                           _095_ (net)
                  0.58    0.00    1.56 ^ _291_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.30    0.24    1.81 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _054_ (net)
                  0.30    0.00    1.81 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.81   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.05    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  1.10   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.66    0.77    1.18 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net46 (net)
                  0.66    0.01    1.19 v _347_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.39    0.33    1.52 ^ _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03                           _183_ (net)
                  0.39    0.00    1.52 ^ _352_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.46    0.34    1.86 v _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.06                           _045_ (net)
                  0.46    0.00    1.87 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.87   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.04    0.70   library hold time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  1.17   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.66    0.77    1.17 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.10                           net44 (net)
                  0.66    0.01    1.18 v _332_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.52    0.43    1.61 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.04                           _170_ (net)
                  0.52    0.00    1.62 ^ _364_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.33    0.25    1.87 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _043_ (net)
                  0.33    0.00    1.87 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.87   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.05    0.70   library hold time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  1.17   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.59    0.73    1.14 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  0.59    0.00    1.15 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.54    0.44    1.58 ^ _256_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.04                           _105_ (net)
                  0.54    0.00    1.58 ^ _371_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.41    0.32    1.91 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _042_ (net)
                  0.41    0.00    1.91 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.91   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.70   clock uncertainty
                         -0.04    0.66   clock reconvergence pessimism
                          0.04    0.70   library hold time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                  1.21   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.29    0.56    0.97 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04                           net54 (net)
                  0.29    0.00    0.97 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.30    1.27 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[25] (net)
                  0.22    0.00    1.27 v io_out[25] (out)
                                  1.27   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.35    0.59    0.99 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.05                           net61 (net)
                  0.35    0.00    0.99 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.31    1.31 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[31] (net)
                  0.22    0.00    1.31 v io_out[31] (out)
                                  1.31   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.34    0.59    1.00 v _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05                           net62 (net)
                  0.34    0.00    1.00 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.31    1.31 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[3] (net)
                  0.22    0.00    1.31 v io_out[3] (out)
                                  1.31   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.39    0.62    1.03 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net64 (net)
                  0.39    0.00    1.03 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.32    1.35 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[5] (net)
                  0.22    0.00    1.35 v io_out[5] (out)
                                  1.35   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.44    0.64    1.05 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net59 (net)
                  0.44    0.00    1.06 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.33    1.39 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[2] (net)
                  0.22    0.00    1.39 v io_out[2] (out)
                                  1.39   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  7.14   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.45    0.65    1.06 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net57 (net)
                  0.45    0.00    1.06 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.33    1.39 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[28] (net)
                  0.22    0.00    1.40 v io_out[28] (out)
                                  1.40   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.46    0.66    1.07 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net58 (net)
                  0.46    0.00    1.07 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.34    1.41 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[29] (net)
                  0.22    0.00    1.41 v io_out[29] (out)
                                  1.41   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  7.16   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.48    0.67    1.08 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net47 (net)
                  0.48    0.00    1.08 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.34    1.42 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[19] (net)
                  0.22    0.00    1.42 v io_out[19] (out)
                                  1.42   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.48    0.67    1.08 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.07                           net41 (net)
                  0.48    0.00    1.09 v output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.34    1.43 v output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[13] (net)
                  0.22    0.00    1.43 v io_out[13] (out)
                                  1.43   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.50    0.68    1.09 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.07                           net50 (net)
                  0.50    0.00    1.09 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.34    1.44 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[21] (net)
                  0.23    0.00    1.44 v io_out[21] (out)
                                  1.44   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.50    0.68    1.09 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net66 (net)
                  0.50    0.00    1.10 v output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.34    1.44 v output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[7] (net)
                  0.22    0.00    1.44 v io_out[7] (out)
                                  1.44   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.50    0.68    1.09 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net38 (net)
                  0.50    0.00    1.10 v output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.34    1.44 v output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[10] (net)
                  0.23    0.00    1.44 v io_out[10] (out)
                                  1.44   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.51    0.69    1.10 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net49 (net)
                  0.51    0.00    1.10 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.35    1.45 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[20] (net)
                  0.23    0.00    1.45 v io_out[20] (out)
                                  1.45   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.51    0.69    1.10 v _537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net63 (net)
                  0.51    0.00    1.10 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.34    1.45 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[4] (net)
                  0.23    0.00    1.45 v io_out[4] (out)
                                  1.45   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.51    0.69    1.10 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net56 (net)
                  0.51    0.00    1.10 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.35    1.45 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[27] (net)
                  0.23    0.00    1.45 v io_out[27] (out)
                                  1.45   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.51    0.69    1.10 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net37 (net)
                  0.51    0.01    1.10 v output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.35    1.45 v output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[0] (net)
                  0.23    0.00    1.45 v io_out[0] (out)
                                  1.45   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.52    0.69    1.10 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net55 (net)
                  0.52    0.00    1.11 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.35    1.45 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[26] (net)
                  0.23    0.00    1.45 v io_out[26] (out)
                                  1.45   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.54    0.70    1.10 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                  0.54    0.01    1.11 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.35    1.45 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[1] (net)
                  0.23    0.00    1.46 v io_out[1] (out)
                                  1.46   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.53    0.70    1.11 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net39 (net)
                  0.54    0.01    1.12 v output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.35    1.46 v output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[11] (net)
                  0.23    0.00    1.46 v io_out[11] (out)
                                  1.46   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.54    0.70    1.11 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net60 (net)
                  0.54    0.00    1.12 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.35    1.47 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[30] (net)
                  0.23    0.00    1.47 v io_out[30] (out)
                                  1.47   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.60    0.73    1.13 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net42 (net)
                  0.60    0.00    1.14 v output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.36    1.49 v output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[14] (net)
                  0.23    0.00    1.50 v io_out[14] (out)
                                  1.50   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.60    0.74    1.14 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net53 (net)
                  0.60    0.00    1.14 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.36    1.50 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[24] (net)
                  0.23    0.00    1.50 v io_out[24] (out)
                                  1.50   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.59    0.73    1.14 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  0.59    0.01    1.15 v output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.36    1.51 v output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[15] (net)
                  0.23    0.00    1.51 v io_out[15] (out)
                                  1.51   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  7.26   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.61    0.74    1.15 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.09                           net40 (net)
                  0.61    0.00    1.16 v output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.36    1.52 v output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[12] (net)
                  0.23    0.00    1.52 v io_out[12] (out)
                                  1.52   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.61    0.75    1.16 v _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net65 (net)
                  0.61    0.01    1.16 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.36    1.52 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  0.23    0.00    1.53 v io_out[6] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.62    0.75    1.16 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net51 (net)
                  0.62    0.00    1.17 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.36    1.53 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[22] (net)
                  0.23    0.00    1.53 v io_out[22] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.66    0.77    1.17 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net68 (net)
                  0.66    0.00    1.17 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.37    1.54 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[9] (net)
                  0.23    0.00    1.54 v io_out[9] (out)
                                  1.54   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  7.29   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15    0.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.40 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.66    0.77    1.17 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.10                           net44 (net)
                  0.66    0.00    1.18 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.37    1.55 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[16] (net)
                  0.23    0.00    1.55 v io_out[16] (out)
                                  1.55   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.66    0.77    1.18 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net46 (net)
                  0.66    0.01    1.19 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.37    1.56 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[18] (net)
                  0.23    0.00    1.56 v io_out[18] (out)
                                  1.56   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.66    0.78    1.19 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.10                           net52 (net)
                  0.66    0.00    1.19 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.37    1.56 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[23] (net)
                  0.23    0.00    1.56 v io_out[23] (out)
                                  1.56   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.72    0.81    1.22 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                  0.72    0.01    1.23 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.38    1.60 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[8] (net)
                  0.23    0.00    1.61 v io_out[8] (out)
                                  1.61   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18    0.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16    0.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.41 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.73    0.82    1.23 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net45 (net)
                  0.73    0.01    1.24 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.38    1.62 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[17] (net)
                  0.23    0.00    1.62 v io_out[17] (out)
                                  1.62   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -6.00   -5.75   output external delay
                                 -5.75   data required time
-----------------------------------------------------------------------------
                                 -5.75   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================

======================= Slowest Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  6.80    5.32   22.88 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  6.80    0.00   22.88 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 22.88   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.22   36.61   library recovery time
                                 36.61   data required time
-----------------------------------------------------------------------------
                                 36.61   data required time
                                -22.88   data arrival time
-----------------------------------------------------------------------------
                                 13.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _520_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.69 v _444_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  6.39    5.16   22.84 ^ _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _014_ (net)
                  6.39    0.00   22.85 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 22.85   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.36   36.75   library recovery time
                                 36.75   data required time
-----------------------------------------------------------------------------
                                 36.75   data required time
                                -22.85   data arrival time
-----------------------------------------------------------------------------
                                 13.90   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.86    4.78   22.42 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _002_ (net)
                  5.86    0.00   22.42 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 22.42   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.41   36.80   library recovery time
                                 36.80   data required time
-----------------------------------------------------------------------------
                                 36.80   data required time
                                -22.42   data arrival time
-----------------------------------------------------------------------------
                                 14.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _524_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.69 v _448_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.61    4.67   22.36 ^ _448_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _018_ (net)
                  5.61    0.00   22.36 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 22.36   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.64 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.39   clock uncertainty
                          0.00   34.39   clock reconvergence pessimism
                          2.42   36.81   library recovery time
                                 36.81   data required time
-----------------------------------------------------------------------------
                                 36.81   data required time
                                -22.36   data arrival time
-----------------------------------------------------------------------------
                                 14.45   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _523_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.69 v _447_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.59    4.66   22.35 ^ _447_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _017_ (net)
                  5.59    0.00   22.35 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 22.35   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.42   36.81   library recovery time
                                 36.81   data required time
-----------------------------------------------------------------------------
                                 36.81   data required time
                                -22.35   data arrival time
-----------------------------------------------------------------------------
                                 14.46   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.68 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.55    4.02   21.70 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _019_ (net)
                  4.55    0.00   21.70 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.00   34.28   clock reconvergence pessimism
                          2.39   36.67   library recovery time
                                 36.67   data required time
-----------------------------------------------------------------------------
                                 36.67   data required time
                                -21.70   data arrival time
-----------------------------------------------------------------------------
                                 14.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _531_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.16    4.30   21.85 ^ _456_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _025_ (net)
                  5.16    0.00   21.85 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.85   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.43   36.83   library recovery time
                                 36.83   data required time
-----------------------------------------------------------------------------
                                 36.83   data required time
                                -21.85   data arrival time
-----------------------------------------------------------------------------
                                 14.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _518_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.69 v _442_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.52    3.99   21.68 ^ _442_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _012_ (net)
                  4.52    0.00   21.68 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.68   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.46   36.85   library recovery time
                                 36.85   data required time
-----------------------------------------------------------------------------
                                 36.85   data required time
                                -21.68   data arrival time
-----------------------------------------------------------------------------
                                 15.17   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _530_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _455_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.67    3.99   21.55 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _024_ (net)
                  4.67    0.00   21.55 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.55   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.45   36.85   library recovery time
                                 36.85   data required time
-----------------------------------------------------------------------------
                                 36.85   data required time
                                -21.55   data arrival time
-----------------------------------------------------------------------------
                                 15.29   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _517_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.69 v _441_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.06    3.71   21.39 ^ _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _011_ (net)
                  4.06    0.00   21.40 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.00   34.28   clock reconvergence pessimism
                          2.41   36.69   library recovery time
                                 36.69   data required time
-----------------------------------------------------------------------------
                                 36.69   data required time
                                -21.40   data arrival time
-----------------------------------------------------------------------------
                                 15.29   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.11    3.70   21.33 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _004_ (net)
                  4.11    0.00   21.33 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.33   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.00   34.28   clock reconvergence pessimism
                          2.41   36.69   library recovery time
                                 36.69   data required time
-----------------------------------------------------------------------------
                                 36.69   data required time
                                -21.33   data arrival time
-----------------------------------------------------------------------------
                                 15.36   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _529_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.32    3.78   21.33 ^ _454_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _023_ (net)
                  4.32    0.00   21.33 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.33   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.46   36.86   library recovery time
                                 36.86   data required time
-----------------------------------------------------------------------------
                                 36.86   data required time
                                -21.33   data arrival time
-----------------------------------------------------------------------------
                                 15.52   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _534_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.92    3.52   21.08 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _028_ (net)
                  3.92    0.00   21.08 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.08   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.00   34.28   clock reconvergence pessimism
                          2.41   36.69   library recovery time
                                 36.69   data required time
-----------------------------------------------------------------------------
                                 36.69   data required time
                                -21.08   data arrival time
-----------------------------------------------------------------------------
                                 15.61   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _515_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _438_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.59    3.37   21.00 ^ _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _009_ (net)
                  3.59    0.00   21.00 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.00   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.00   34.28   clock reconvergence pessimism
                          2.40   36.68   library recovery time
                                 36.68   data required time
-----------------------------------------------------------------------------
                                 36.68   data required time
                                -21.00   data arrival time
-----------------------------------------------------------------------------
                                 15.67   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _519_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.69 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.75    3.51   21.20 ^ _443_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _013_ (net)
                  3.75    0.00   21.20 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.20   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.48   36.88   library recovery time
                                 36.88   data required time
-----------------------------------------------------------------------------
                                 36.88   data required time
                                -21.20   data arrival time
-----------------------------------------------------------------------------
                                 15.68   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _533_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.02    3.59   21.15 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _027_ (net)
                  4.02    0.00   21.15 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.15   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.47   36.87   library recovery time
                                 36.87   data required time
-----------------------------------------------------------------------------
                                 36.87   data required time
                                -21.15   data arrival time
-----------------------------------------------------------------------------
                                 15.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _522_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.68 v _446_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.44    3.31   21.00 ^ _446_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _016_ (net)
                  3.44    0.00   21.00 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 21.00   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.44   36.84   library recovery time
                                 36.84   data required time
-----------------------------------------------------------------------------
                                 36.84   data required time
                                -21.00   data arrival time
-----------------------------------------------------------------------------
                                 15.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _532_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.46    3.24   20.80 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _026_ (net)
                  3.46    0.00   20.80 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.80   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.00   34.28   clock reconvergence pessimism
                          2.38   36.66   library recovery time
                                 36.66   data required time
-----------------------------------------------------------------------------
                                 36.66   data required time
                                -20.80   data arrival time
-----------------------------------------------------------------------------
                                 15.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _512_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _435_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.52    3.33   20.96 ^ _435_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _006_ (net)
                  3.52    0.00   20.96 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.96   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.00   34.38   clock reconvergence pessimism
                          2.45   36.83   library recovery time
                                 36.83   data required time
-----------------------------------------------------------------------------
                                 36.83   data required time
                                -20.96   data arrival time
-----------------------------------------------------------------------------
                                 15.87   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _511_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _434_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  3.12    3.08   20.71 ^ _434_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _005_ (net)
                  3.12    0.00   20.71 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.71   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.00   34.38   clock reconvergence pessimism
                          2.39   36.78   library recovery time
                                 36.78   data required time
-----------------------------------------------------------------------------
                                 36.78   data required time
                                -20.71   data arrival time
-----------------------------------------------------------------------------
                                 16.07   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _521_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.69 v _445_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.61    2.79   20.48 ^ _445_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _015_ (net)
                  2.61    0.00   20.48 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.48   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.34   36.73   library recovery time
                                 36.73   data required time
-----------------------------------------------------------------------------
                                 36.73   data required time
                                -20.48   data arrival time
-----------------------------------------------------------------------------
                                 16.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _514_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.57    2.73   20.36 ^ _437_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _008_ (net)
                  2.57    0.00   20.36 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.36   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.00   34.38   clock reconvergence pessimism
                          2.32   36.71   library recovery time
                                 36.71   data required time
-----------------------------------------------------------------------------
                                 36.71   data required time
                                -20.36   data arrival time
-----------------------------------------------------------------------------
                                 16.35   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _513_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _436_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.48    2.67   20.30 ^ _436_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _007_ (net)
                  2.48    0.00   20.30 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.30   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.00   34.38   clock reconvergence pessimism
                          2.31   36.70   library recovery time
                                 36.70   data required time
-----------------------------------------------------------------------------
                                 36.70   data required time
                                -20.30   data arrival time
-----------------------------------------------------------------------------
                                 16.39   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _527_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _452_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.64    2.72   20.28 ^ _452_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _021_ (net)
                  2.64    0.00   20.28 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.28   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.34   36.74   library recovery time
                                 36.74   data required time
-----------------------------------------------------------------------------
                                 36.74   data required time
                                -20.28   data arrival time
-----------------------------------------------------------------------------
                                 16.46   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.34    2.58   20.21 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _001_ (net)
                  2.34    0.00   20.21 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.21   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.00   34.38   clock reconvergence pessimism
                          2.29   36.68   library recovery time
                                 36.68   data required time
-----------------------------------------------------------------------------
                                 36.68   data required time
                                -20.21   data arrival time
-----------------------------------------------------------------------------
                                 16.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _516_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.23    4.59   17.68 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  2.23    0.00   17.69 v _440_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.06    2.43   20.11 ^ _440_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _010_ (net)
                  2.06    0.00   20.11 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.11   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.00   34.38   clock reconvergence pessimism
                          2.26   36.64   library recovery time
                                 36.64   data required time
-----------------------------------------------------------------------------
                                 36.64   data required time
                                -20.11   data arrival time
-----------------------------------------------------------------------------
                                 16.53   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.18    2.47   20.10 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _000_ (net)
                  2.18    0.00   20.10 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.10   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.00   34.38   clock reconvergence pessimism
                          2.27   36.66   library recovery time
                                 36.66   data required time
-----------------------------------------------------------------------------
                                 36.66   data required time
                                -20.10   data arrival time
-----------------------------------------------------------------------------
                                 16.56   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.41    2.58   20.13 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _020_ (net)
                  2.41    0.00   20.13 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.13   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.31   36.71   library recovery time
                                 36.71   data required time
-----------------------------------------------------------------------------
                                 36.71   data required time
                                -20.13   data arrival time
-----------------------------------------------------------------------------
                                 16.57   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.15    4.54   17.63 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  2.15    0.00   17.63 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  2.06    2.39   20.02 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  2.06    0.00   20.02 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 20.02   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.27   36.66   library recovery time
                                 36.66   data required time
-----------------------------------------------------------------------------
                                 36.66   data required time
                                -20.02   data arrival time
-----------------------------------------------------------------------------
                                 16.64   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.97    2.28   19.84 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  1.97    0.00   19.84 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 19.84   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.25   36.65   library recovery time
                                 36.65   data required time
-----------------------------------------------------------------------------
                                 36.65   data required time
                                -19.84   data arrival time
-----------------------------------------------------------------------------
                                 16.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  5.20    5.02   18.11 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _030_ (net)
                  5.20    0.00   18.11 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 18.11   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.43   36.83   library recovery time
                                 36.83   data required time
-----------------------------------------------------------------------------
                                 36.83   data required time
                                -18.11   data arrival time
-----------------------------------------------------------------------------
                                 18.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.27    4.44   17.53 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _031_ (net)
                  4.27    0.00   17.53 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 17.53   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.00   34.38   clock reconvergence pessimism
                          2.46   36.84   library recovery time
                                 36.84   data required time
-----------------------------------------------------------------------------
                                 36.84   data required time
                                -17.53   data arrival time
-----------------------------------------------------------------------------
                                 19.31   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                 15.93   12.21   51.63 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                 15.93    0.00   51.63 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  8.45   11.68   63.31 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.06                           _111_ (net)
                  8.45    0.00   63.32 ^ _265_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  1.52    4.75   68.07 ^ _265_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01                           _114_ (net)
                  1.52    0.00   68.07 ^ _266_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  2.72    1.65   69.71 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01                           _115_ (net)
                  2.72    0.00   69.72 v _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 22.70   17.42   87.13 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                 22.70    0.00   87.14 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 87.14   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.29   34.57   clock reconvergence pessimism
                         -5.63   28.94   library setup time
                                 28.94   data required time
-----------------------------------------------------------------------------
                                 28.94   data required time
                                -87.14   data arrival time
-----------------------------------------------------------------------------
                                -58.20   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                 15.93   12.21   51.63 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                 15.93    0.00   51.63 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  8.45   11.68   63.31 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.06                           _111_ (net)
                  8.45    0.00   63.32 ^ _269_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  3.19    4.83   68.14 ^ _269_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.01                           _117_ (net)
                  3.19    0.00   68.15 ^ _270_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.97    2.10   70.24 v _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _118_ (net)
                  2.97    0.00   70.24 v _273_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 16.25   13.41   83.66 ^ _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _057_ (net)
                 16.25    0.00   83.66 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 83.66   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.49   34.88   clock reconvergence pessimism
                         -5.21   29.68   library setup time
                                 29.68   data required time
-----------------------------------------------------------------------------
                                 29.68   data required time
                                -83.66   data arrival time
-----------------------------------------------------------------------------
                                -53.98   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                 15.93   12.21   51.63 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                 15.93    0.00   51.63 ^ _287_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  5.58    9.62   61.25 ^ _287_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     4    0.04                           _132_ (net)
                  5.58    0.00   61.25 ^ _288_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  3.68    4.81   66.06 ^ _288_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.01                           _133_ (net)
                  3.68    0.00   66.07 ^ _289_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.76    2.12   68.19 v _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _134_ (net)
                  2.76    0.00   68.19 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 17.38   14.06   82.24 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _054_ (net)
                 17.38    0.00   82.24 ^ _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 82.24   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.49   34.88   clock reconvergence pessimism
                         -5.29   29.60   library setup time
                                 29.60   data required time
-----------------------------------------------------------------------------
                                 29.60   data required time
                                -82.24   data arrival time
-----------------------------------------------------------------------------
                                -52.65   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  8.94    7.27   46.69 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.03                           _179_ (net)
                  8.94    0.00   46.69 ^ _348_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  6.66    5.46   52.15 v _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     4    0.03                           _184_ (net)
                  6.66    0.00   52.15 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  2.34    4.14   56.29 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _185_ (net)
                  2.34    0.00   56.29 ^ _350_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  3.07    2.00   58.29 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _186_ (net)
                  3.07    0.00   58.29 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 28.48   21.21   79.50 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.06                           _045_ (net)
                 28.48    0.00   79.50 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 79.50   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.29   34.69   clock reconvergence pessimism
                         -5.83   28.86   library setup time
                                 28.86   data required time
-----------------------------------------------------------------------------
                                 28.86   data required time
                                -79.50   data arrival time
-----------------------------------------------------------------------------
                                -50.65   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                 15.93   12.21   51.63 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                 15.93    0.00   51.63 ^ _282_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  3.12    3.91   55.55 v _282_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _128_ (net)
                  3.12    0.00   55.55 v _283_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  2.63    3.33   58.87 ^ _283_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.00                           _129_ (net)
                  2.63    0.00   58.87 ^ _284_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.44    1.57   60.45 v _284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _130_ (net)
                  2.44    0.00   60.45 v _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 24.05   18.17   78.62 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _055_ (net)
                 24.05    0.00   78.62 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 78.62   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.49   34.88   clock reconvergence pessimism
                         -5.63   29.26   library setup time
                                 29.26   data required time
-----------------------------------------------------------------------------
                                 29.26   data required time
                                -78.62   data arrival time
-----------------------------------------------------------------------------
                                -49.36   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                 15.93   12.21   51.63 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                 15.93    0.00   51.63 ^ _275_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  3.82    4.90   56.53 v _275_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01                           _122_ (net)
                  3.82    0.00   56.53 v _276_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  3.21    4.01   60.54 ^ _276_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.01                           _123_ (net)
                  3.21    0.00   60.54 ^ _277_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.84    2.02   62.56 v _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _124_ (net)
                  2.84    0.00   62.56 v _279_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 16.46   13.50   76.06 ^ _279_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _056_ (net)
                 16.46    0.00   76.06 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 76.06   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.29   34.69   clock reconvergence pessimism
                         -5.22   29.46   library setup time
                                 29.46   data required time
-----------------------------------------------------------------------------
                                 29.46   data required time
                                -76.06   data arrival time
-----------------------------------------------------------------------------
                                -46.59   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _293_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                 10.89   11.72   39.58 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     8    0.08                           _137_ (net)
                 10.89    0.01   39.58 ^ _388_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  5.07    4.68   44.26 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     3    0.02                           _217_ (net)
                  5.07    0.00   44.26 v _389_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  1.61    6.77   51.03 v _389_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01                           _218_ (net)
                  1.61    0.00   51.03 v _390_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  2.73    2.73   53.77 ^ _390_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.00                           _219_ (net)
                  2.73    0.00   53.77 ^ _391_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.36    1.69   55.46 v _391_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _220_ (net)
                  2.36    0.00   55.46 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 22.31   17.04   72.50 ^ _393_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _038_ (net)
                 22.31    0.00   72.50 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 72.50   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.29   34.67   clock reconvergence pessimism
                         -5.55   29.12   library setup time
                                 29.12   data required time
-----------------------------------------------------------------------------
                                 29.12   data required time
                                -72.50   data arrival time
-----------------------------------------------------------------------------
                                -43.38   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                 15.93   12.21   51.63 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                 15.93    0.00   51.63 ^ _287_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  5.58    9.62   61.25 ^ _287_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     4    0.04                           _132_ (net)
                  5.58    0.00   61.25 ^ _300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  1.91    2.35   63.60 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _144_ (net)
                  1.91    0.00   63.60 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  7.19    5.79   69.39 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _145_ (net)
                  7.19    0.00   69.39 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  4.79    5.26   74.65 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _053_ (net)
                  4.79    0.00   74.66 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 74.66   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.49   34.88   clock reconvergence pessimism
                         -3.28   31.60   library setup time
                                 31.60   data required time
-----------------------------------------------------------------------------
                                 31.60   data required time
                                -74.66   data arrival time
-----------------------------------------------------------------------------
                                -43.05   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _334_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                 10.88    9.93   49.35 ^ _334_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     4    0.03                           _172_ (net)
                 10.88    0.00   49.35 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  3.03    4.93   54.28 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.01                           _173_ (net)
                  3.03    0.00   54.28 ^ _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.46    1.85   56.13 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _174_ (net)
                  2.46    0.00   56.13 v _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 21.01   16.25   72.38 ^ _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _047_ (net)
                 21.01    0.00   72.38 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 72.38   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.49   34.88   clock reconvergence pessimism
                         -5.49   29.40   library setup time
                                 29.40   data required time
-----------------------------------------------------------------------------
                                 29.40   data required time
                                -72.38   data arrival time
-----------------------------------------------------------------------------
                                -42.99   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _255_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
                  6.19    5.16   33.01 v _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
    16    0.10                           _104_ (net)
                  6.19    0.00   33.02 v _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  7.35    7.55   40.57 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.02                           _198_ (net)
                  7.35    0.00   40.57 ^ _366_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.51    4.69   45.26 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03                           _199_ (net)
                  5.51    0.00   45.26 v _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  3.03    4.49   49.74 ^ _367_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.00                           _200_ (net)
                  3.03    0.00   49.74 ^ _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.20    1.67   51.41 v _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _201_ (net)
                  2.20    0.00   51.41 v _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 24.63   18.45   69.86 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _042_ (net)
                 24.63    0.00   69.86 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 69.86   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.29   34.68   clock reconvergence pessimism
                         -5.66   29.02   library setup time
                                 29.02   data required time
-----------------------------------------------------------------------------
                                 29.02   data required time
                                -69.86   data arrival time
-----------------------------------------------------------------------------
                                -40.85   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  8.94    7.27   46.69 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.03                           _179_ (net)
                  8.94    0.00   46.69 ^ _343_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  4.95    4.27   50.96 v _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.02                           _180_ (net)
                  4.95    0.00   50.96 v _344_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                  4.80    5.30   56.26 ^ _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.00                           _181_ (net)
                  4.80    0.00   56.26 ^ _345_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.90    2.62   58.88 v _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _182_ (net)
                  2.90    0.00   58.88 v _346_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                 13.71   11.07   69.94 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.04                           _046_ (net)
                 13.71    0.00   69.95 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 69.95   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.29   34.69   clock reconvergence pessimism
                         -5.03   29.66   library setup time
                                 29.66   data required time
-----------------------------------------------------------------------------
                                 29.66   data required time
                                -69.95   data arrival time
-----------------------------------------------------------------------------
                                -40.29   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  8.94    7.27   46.69 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.03                           _179_ (net)
                  8.94    0.00   46.69 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  5.34    4.82   51.51 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.03                           _190_ (net)
                  5.34    0.00   51.51 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  1.89    3.41   54.91 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _191_ (net)
                  1.89    0.00   54.91 ^ _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.26    1.57   56.48 v _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _193_ (net)
                  2.26    0.00   56.48 v _360_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 14.51   12.04   68.52 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _044_ (net)
                 14.51    0.00   68.52 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 68.52   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.49   34.88   clock reconvergence pessimism
                         -5.08   29.80   library setup time
                                 29.80   data required time
-----------------------------------------------------------------------------
                                 29.80   data required time
                                -68.52   data arrival time
-----------------------------------------------------------------------------
                                -38.72   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                 15.93   12.21   51.63 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                 15.93    0.00   51.63 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  3.09    5.22   56.85 ^ _310_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.01                           _152_ (net)
                  3.09    0.00   56.85 ^ _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.30    1.62   58.47 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _153_ (net)
                  2.30    0.00   58.47 v _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 11.20    9.94   68.41 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _051_ (net)
                 11.20    0.00   68.41 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 68.41   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.29   34.57   clock reconvergence pessimism
                         -4.84   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -68.41   data arrival time
-----------------------------------------------------------------------------
                                -38.68   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _296_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
                  4.75    4.98   27.13 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
     1    0.01                           _140_ (net)
                  4.75    0.00   27.13 v _297_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                 14.72   13.09   40.22 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     4    0.04                           _141_ (net)
                 14.72    0.00   40.22 ^ _315_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  3.86    8.30   48.52 ^ _315_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.02                           _156_ (net)
                  3.86    0.00   48.52 ^ _316_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  4.65    3.04   51.55 v _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01                           _157_ (net)
                  4.65    0.00   51.55 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  2.90    4.10   55.65 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.00                           _158_ (net)
                  2.90    0.00   55.65 ^ _318_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.13    1.59   57.24 v _318_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _159_ (net)
                  2.13    0.00   57.24 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 12.94   11.00   68.24 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _050_ (net)
                 12.94    0.00   68.24 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 68.24   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.64 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.39   clock uncertainty
                          0.29   34.69   clock reconvergence pessimism
                         -4.95   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -68.24   data arrival time
-----------------------------------------------------------------------------
                                -38.50   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _296_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
                  4.75    4.98   27.13 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
     1    0.01                           _140_ (net)
                  4.75    0.00   27.13 v _297_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                 14.72   13.09   40.22 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     4    0.04                           _141_ (net)
                 14.72    0.00   40.22 ^ _315_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  3.86    8.30   48.52 ^ _315_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.02                           _156_ (net)
                  3.86    0.00   48.52 ^ _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  3.50    2.48   51.00 v _322_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _162_ (net)
                  3.50    0.00   51.00 v _323_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  3.30    3.93   54.93 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.01                           _163_ (net)
                  3.30    0.00   54.93 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.15    1.71   56.64 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _164_ (net)
                  2.15    0.00   56.64 v _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 12.28   10.58   67.22 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _049_ (net)
                 12.28    0.00   67.22 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 67.22   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.29   34.69   clock reconvergence pessimism
                         -4.89   29.80   library setup time
                                 29.80   data required time
-----------------------------------------------------------------------------
                                 29.80   data required time
                                -67.22   data arrival time
-----------------------------------------------------------------------------
                                -37.42   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _296_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
                  4.75    4.98   27.13 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
     1    0.01                           _140_ (net)
                  4.75    0.00   27.13 v _297_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                 14.72   13.09   40.22 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     4    0.04                           _141_ (net)
                 14.72    0.00   40.22 ^ _298_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  4.49    8.77   48.99 ^ _298_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     4    0.03                           _142_ (net)
                  4.49    0.00   49.00 ^ _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  2.75    2.70   51.69 v _305_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.01                           _148_ (net)
                  2.75    0.00   51.69 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  1.64    4.36   56.05 v _306_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.03                           _149_ (net)
                  1.64    0.00   56.05 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 11.22    9.70   65.75 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _052_ (net)
                 11.22    0.00   65.75 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 65.75   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.49   34.88   clock reconvergence pessimism
                         -4.78   30.10   library setup time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                -65.75   data arrival time
-----------------------------------------------------------------------------
                                -35.65   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _293_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                 10.89   11.72   39.58 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     8    0.08                           _137_ (net)
                 10.89    0.01   39.58 ^ _399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  3.80    3.53   43.11 v _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01                           _226_ (net)
                  3.80    0.00   43.11 v _400_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  1.63    2.79   45.89 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _227_ (net)
                  1.63    0.00   45.89 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.18    1.42   47.32 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _228_ (net)
                  2.18    0.00   47.32 v _403_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 22.66   17.20   64.51 ^ _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _036_ (net)
                 22.66    0.00   64.52 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 64.52   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.48   34.75   clock reconvergence pessimism
                         -5.63   29.13   library setup time
                                 29.13   data required time
-----------------------------------------------------------------------------
                                 29.13   data required time
                                -64.52   data arrival time
-----------------------------------------------------------------------------
                                -35.39   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _296_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
                  4.75    4.98   27.13 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
     1    0.01                           _140_ (net)
                  4.75    0.00   27.13 v _297_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                 14.72   13.09   40.22 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     4    0.04                           _141_ (net)
                 14.72    0.00   40.22 ^ _315_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  3.86    8.30   48.52 ^ _315_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.02                           _156_ (net)
                  3.86    0.00   48.52 ^ _327_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                  1.78    3.15   51.67 ^ _327_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01                           _166_ (net)
                  1.78    0.00   51.67 ^ _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.81    1.64   53.31 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _167_ (net)
                  2.81    0.00   53.31 v _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 13.82   11.80   65.11 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _048_ (net)
                 13.82    0.00   65.11 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 65.11   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.49   34.88   clock reconvergence pessimism
                         -5.03   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                -65.11   data arrival time
-----------------------------------------------------------------------------
                                -35.26   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _293_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                 10.89   11.72   39.58 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     8    0.08                           _137_ (net)
                 10.89    0.01   39.58 ^ _388_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  5.07    4.68   44.26 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     3    0.02                           _217_ (net)
                  5.07    0.00   44.26 v _394_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  1.86    3.33   47.59 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _222_ (net)
                  1.86    0.00   47.59 ^ _395_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  1.95    1.33   48.92 v _395_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _223_ (net)
                  1.95    0.00   48.92 v _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 19.74   15.26   64.18 ^ _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _037_ (net)
                 19.74    0.00   64.18 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 64.18   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.29   34.68   clock reconvergence pessimism
                         -5.44   29.24   library setup time
                                 29.24   data required time
-----------------------------------------------------------------------------
                                 29.24   data required time
                                -64.18   data arrival time
-----------------------------------------------------------------------------
                                -34.94   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _255_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
                  6.19    5.16   33.01 v _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
    16    0.10                           _104_ (net)
                  6.19    0.00   33.02 v _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  7.35    7.55   40.57 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.02                           _198_ (net)
                  7.35    0.00   40.57 ^ _373_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  3.80    3.47   44.04 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.01                           _205_ (net)
                  3.80    0.00   44.04 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  1.57    2.78   46.82 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _206_ (net)
                  1.57    0.00   46.82 ^ _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  1.93    1.22   48.04 v _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00                           _207_ (net)
                  1.93    0.00   48.04 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 20.11   15.48   63.53 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _041_ (net)
                 20.11    0.00   63.53 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 63.53   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.48   34.75   clock reconvergence pessimism
                         -5.51   29.24   library setup time
                                 29.24   data required time
-----------------------------------------------------------------------------
                                 29.24   data required time
                                -63.53   data arrival time
-----------------------------------------------------------------------------
                                -34.29   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  3.39    3.46   42.87 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _195_ (net)
                  3.39    0.00   42.87 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.39    2.09   44.97 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _196_ (net)
                  2.39    0.00   44.97 v _364_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 18.71   14.76   59.73 ^ _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _043_ (net)
                 18.71    0.00   59.73 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 59.73   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.29   34.57   clock reconvergence pessimism
                         -5.44   29.13   library setup time
                                 29.13   data required time
-----------------------------------------------------------------------------
                                 29.13   data required time
                                -59.73   data arrival time
-----------------------------------------------------------------------------
                                -30.61   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _255_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
                  6.19    5.16   33.01 v _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
    16    0.10                           _104_ (net)
                  6.19    0.00   33.02 v _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  7.35    7.55   40.57 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.02                           _198_ (net)
                  7.35    0.00   40.57 ^ _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  4.27    3.68   44.25 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02                           _210_ (net)
                  4.27    0.00   44.25 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  2.36    3.61   47.86 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _211_ (net)
                  2.36    0.00   47.86 ^ _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.39    1.81   49.67 v _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _212_ (net)
                  2.39    0.00   49.67 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 11.87   10.40   60.07 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _040_ (net)
                 11.87    0.00   60.07 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 60.07   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.29   34.68   clock reconvergence pessimism
                         -4.85   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -60.07   data arrival time
-----------------------------------------------------------------------------
                                -30.24   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _255_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
                  6.19    5.16   33.01 v _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
    16    0.10                           _104_ (net)
                  6.19    0.00   33.02 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                  3.22    4.55   37.57 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01                           _214_ (net)
                  3.22    0.00   37.57 ^ _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.31    1.97   39.54 v _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _215_ (net)
                  2.31    0.00   39.54 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 18.70   14.73   54.26 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _039_ (net)
                 18.70    0.00   54.27 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 54.27   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.29   34.68   clock reconvergence pessimism
                         -5.39   29.29   library setup time
                                 29.29   data required time
-----------------------------------------------------------------------------
                                 29.29   data required time
                                -54.27   data arrival time
-----------------------------------------------------------------------------
                                -24.98   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _255_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
                  6.19    5.16   33.01 v _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_4)
    16    0.10                           _104_ (net)
                  6.19    0.00   33.02 v _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  2.62    4.41   37.42 ^ _405_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _231_ (net)
                  2.62    0.00   37.42 ^ _406_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.14    1.67   39.09 v _406_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _232_ (net)
                  2.14    0.00   39.09 v _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 16.58   13.32   52.40 ^ _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _035_ (net)
                 16.58    0.00   52.41 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 52.41   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.29   34.69   clock reconvergence pessimism
                         -5.23   29.46   library setup time
                                 29.46   data required time
-----------------------------------------------------------------------------
                                 29.46   data required time
                                -52.41   data arrival time
-----------------------------------------------------------------------------
                                -22.95   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _410_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  6.22    4.46   32.31 v _410_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     4    0.03                           _235_ (net)
                  6.22    0.00   32.31 v _411_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  3.18    5.01   37.33 ^ _411_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02                           _236_ (net)
                  3.18    0.00   37.33 ^ _412_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  1.73    4.18   41.51 ^ _412_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01                           _237_ (net)
                  1.73    0.00   41.51 ^ _413_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  4.84    2.71   44.22 v _413_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.03                           _238_ (net)
                  4.84    0.00   44.22 v _414_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  8.02    8.19   52.41 ^ _414_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.02                           _034_ (net)
                  8.02    0.00   52.41 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 52.41   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.29   34.69   clock reconvergence pessimism
                         -4.41   30.27   library setup time
                                 30.27   data required time
-----------------------------------------------------------------------------
                                 30.27   data required time
                                -52.41   data arrival time
-----------------------------------------------------------------------------
                                -22.13   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _421_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.67    1.92   29.77 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _244_ (net)
                  2.67    0.00   29.77 v _422_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.41    2.10   31.87 ^ _422_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _245_ (net)
                  1.41    0.00   31.87 ^ _423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.16    1.34   33.21 v _423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _246_ (net)
                  2.16    0.00   33.21 v _426_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 15.14   12.41   45.62 ^ _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _032_ (net)
                 15.14    0.00   45.62 ^ _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 45.62   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.29   34.68   clock reconvergence pessimism
                         -5.13   29.54   library setup time
                                 29.54   data required time
-----------------------------------------------------------------------------
                                 29.54   data required time
                                -45.62   data arrival time
-----------------------------------------------------------------------------
                                -16.08   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  2.88    4.04   31.89 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.00                           _066_ (net)
                  2.88    0.00   31.89 ^ _466_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  3.49    2.55   34.44 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _067_ (net)
                  3.49    0.00   34.44 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 11.94   10.36   44.80 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _063_ (net)
                 11.94    0.00   44.80 ^ _537_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 44.80   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.29   34.67   clock reconvergence pessimism
                         -4.86   29.82   library setup time
                                 29.82   data required time
-----------------------------------------------------------------------------
                                 29.82   data required time
                                -44.80   data arrival time
-----------------------------------------------------------------------------
                                -14.98   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _478_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                  4.33    5.08   24.78 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.02                           _078_ (net)
                  4.33    0.00   24.78 v _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  2.95    4.02   28.80 ^ _479_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.00                           _079_ (net)
                  2.95    0.00   28.80 ^ _480_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  2.31    1.59   30.39 v _480_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _080_ (net)
                  2.31    0.00   30.39 v _483_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 16.56   13.37   43.76 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _062_ (net)
                 16.56    0.00   43.76 ^ _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 43.76   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.29   34.69   clock reconvergence pessimism
                         -5.23   29.46   library setup time
                                 29.46   data required time
-----------------------------------------------------------------------------
                                 29.46   data required time
                                -43.76   data arrival time
-----------------------------------------------------------------------------
                                -14.30   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_2)
                  3.88    8.15   27.85 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_2)
    12    0.05                           _065_ (net)
                  3.88    0.00   27.85 ^ _416_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  3.10    3.29   31.15 v _416_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.03                           _240_ (net)
                  3.10    0.00   31.15 v _417_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  1.74    2.51   33.66 ^ _417_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00                           _241_ (net)
                  1.74    0.00   33.66 ^ _418_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.40    1.64   35.29 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _242_ (net)
                  2.40    0.00   35.29 v _420_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  9.15    8.66   43.95 ^ _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _033_ (net)
                  9.15    0.00   43.96 ^ _507_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 43.96   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    1.87   34.63 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00   34.63 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.38   clock uncertainty
                          0.29   34.68   clock reconvergence pessimism
                         -4.57   30.11   library setup time
                                 30.11   data required time
-----------------------------------------------------------------------------
                                 30.11   data required time
                                -43.96   data arrival time
-----------------------------------------------------------------------------
                                -13.85   slack (VIOLATED)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  9.86   14.44   19.58 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net37 (net)
                  9.86    0.00   19.58 ^ _491_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  4.03    4.72   24.30 v _491_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02                           _089_ (net)
                  4.03    0.00   24.30 v _492_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  1.87    3.14   27.44 ^ _492_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _090_ (net)
                  1.87    0.00   27.44 ^ _493_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.39    1.38   28.82 v _493_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _091_ (net)
                  2.39    0.00   28.82 v _495_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 15.44   12.68   41.50 ^ _495_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _060_ (net)
                 15.44    0.00   41.50 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 41.50   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.29   34.57   clock reconvergence pessimism
                         -5.21   29.36   library setup time
                                 29.36   data required time
-----------------------------------------------------------------------------
                                 29.36   data required time
                                -41.50   data arrival time
-----------------------------------------------------------------------------
                                -12.14   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.00   19.70 ^ _485_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  3.64    4.14   23.84 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02                           _084_ (net)
                  3.64    0.00   23.84 v _486_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  2.23    3.30   27.14 ^ _486_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01                           _085_ (net)
                  2.23    0.00   27.14 ^ _487_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                  2.72    1.70   28.85 v _487_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01                           _086_ (net)
                  2.72    0.00   28.85 v _489_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 14.87   12.44   41.29 ^ _489_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _061_ (net)
                 14.87    0.00   41.29 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 41.29   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.29   34.69   clock reconvergence pessimism
                         -5.11   29.58   library setup time
                                 29.58   data required time
-----------------------------------------------------------------------------
                                 29.58   data required time
                                -41.29   data arrival time
-----------------------------------------------------------------------------
                                -11.71   slack (VIOLATED)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.39    0.14    6.14 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.39    0.00    6.14 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.03    3.99   10.13 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  3.03    0.00   10.14 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  4.40    4.34   14.48 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  4.40    0.00   14.48 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  8.72    7.78   22.26 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _073_ (net)
                  8.72    0.01   22.27 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  3.33    4.29   26.56 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _094_ (net)
                  3.33    0.00   26.56 v _498_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 12.21   11.22   37.78 ^ _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _059_ (net)
                 12.21    0.00   37.78 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 37.78   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                         -4.88   29.52   library setup time
                                 29.52   data required time
-----------------------------------------------------------------------------
                                 29.52   data required time
                                -37.78   data arrival time
-----------------------------------------------------------------------------
                                 -8.26   slack (VIOLATED)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 14.17   17.21   22.34 ^ _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net45 (net)
                 14.17    0.01   22.35 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.77    6.71   29.07 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[17] (net)
                  2.77    0.00   29.07 ^ io_out[17] (out)
                                 29.07   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -29.07   data arrival time
-----------------------------------------------------------------------------
                                 -5.32   slack (VIOLATED)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.69    6.68   28.83 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[8] (net)
                  2.69    0.00   28.83 ^ io_out[8] (out)
                                 28.83   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -28.83   data arrival time
-----------------------------------------------------------------------------
                                 -5.08   slack (VIOLATED)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.19   16.34   21.48 ^ _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.10                           net52 (net)
                 13.19    0.00   21.48 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.70    6.56   28.04 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[23] (net)
                  2.70    0.00   28.05 ^ io_out[23] (out)
                                 28.05   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -28.05   data arrival time
-----------------------------------------------------------------------------
                                 -4.30   slack (VIOLATED)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 12.71   16.27   21.41 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net46 (net)
                 12.71    0.01   21.41 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.73    6.44   27.86 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[18] (net)
                  2.73    0.00   27.86 ^ io_out[18] (out)
                                 27.86   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -27.86   data arrival time
-----------------------------------------------------------------------------
                                 -4.11   slack (VIOLATED)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 12.84   16.29   21.29 ^ _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.10                           net44 (net)
                 12.84    0.00   21.30 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.76    6.48   27.78 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[16] (net)
                  2.76    0.00   27.78 ^ io_out[16] (out)
                                 27.78   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -27.78   data arrival time
-----------------------------------------------------------------------------
                                 -4.03   slack (VIOLATED)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 12.70   16.20   21.21 ^ _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net68 (net)
                 12.70    0.00   21.21 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.68    6.47   27.67 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[9] (net)
                  2.68    0.00   27.67 ^ io_out[9] (out)
                                 27.67   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -27.67   data arrival time
-----------------------------------------------------------------------------
                                 -3.92   slack (VIOLATED)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 12.33   15.80   20.94 ^ _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net51 (net)
                 12.33    0.01   20.94 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.74    6.37   27.32 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[22] (net)
                  2.74    0.00   27.32 ^ io_out[22] (out)
                                 27.32   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -27.32   data arrival time
-----------------------------------------------------------------------------
                                 -3.57   slack (VIOLATED)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 11.76   15.66   20.78 ^ _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net65 (net)
                 11.76    0.01   20.78 ^ output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.67    6.28   27.07 ^ output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  2.67    0.00   27.07 ^ io_out[6] (out)
                                 27.07   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -27.07   data arrival time
-----------------------------------------------------------------------------
                                 -3.32   slack (VIOLATED)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 11.70   15.61   20.74 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.09                           net40 (net)
                 11.70    0.00   20.74 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.74    6.26   27.00 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[12] (net)
                  2.74    0.00   27.00 ^ io_out[12] (out)
                                 27.00   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -27.00   data arrival time
-----------------------------------------------------------------------------
                                 -3.25   slack (VIOLATED)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 11.42   15.44   20.56 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                 11.42    0.01   20.57 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.66    6.22   26.79 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[15] (net)
                  2.66    0.00   26.79 ^ io_out[15] (out)
                                 26.79   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -26.79   data arrival time
-----------------------------------------------------------------------------
                                 -3.04   slack (VIOLATED)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 11.60   15.49   20.50 ^ _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net53 (net)
                 11.60    0.00   20.50 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.72    6.23   26.74 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[24] (net)
                  2.72    0.00   26.74 ^ io_out[24] (out)
                                 26.74   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -26.74   data arrival time
-----------------------------------------------------------------------------
                                 -2.99   slack (VIOLATED)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 11.49   15.42   20.43 ^ _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net42 (net)
                 11.49    0.00   20.43 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.75    6.23   26.66 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[14] (net)
                  2.75    0.00   26.66 ^ io_out[14] (out)
                                 26.66   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -26.66   data arrival time
-----------------------------------------------------------------------------
                                 -2.91   slack (VIOLATED)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.34   14.75   19.89 ^ _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net60 (net)
                 10.34    0.01   19.89 ^ output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.70    6.05   25.95 ^ output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[30] (net)
                  2.70    0.00   25.95 ^ io_out[30] (out)
                                 25.95   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.95   data arrival time
-----------------------------------------------------------------------------
                                 -2.20   slack (VIOLATED)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.30   14.72   19.84 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net39 (net)
                 10.30    0.01   19.85 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.72    6.00   25.85 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[11] (net)
                  2.72    0.00   25.85 ^ io_out[11] (out)
                                 25.85   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.85   data arrival time
-----------------------------------------------------------------------------
                                 -2.10   slack (VIOLATED)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.36   14.57   19.71 ^ _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net55 (net)
                 10.36    0.00   19.71 ^ output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.65    6.02   25.73 ^ output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[26] (net)
                  2.65    0.00   25.74 ^ io_out[26] (out)
                                 25.74   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.74   data arrival time
-----------------------------------------------------------------------------
                                 -1.99   slack (VIOLATED)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.35   14.69   19.70 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                 10.35    0.01   19.70 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.64    6.01   25.72 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[1] (net)
                  2.64    0.00   25.72 ^ io_out[1] (out)
                                 25.72   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.72   data arrival time
-----------------------------------------------------------------------------
                                 -1.97   slack (VIOLATED)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.20   14.48   19.61 ^ _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net49 (net)
                 10.20    0.00   19.61 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.74    6.00   25.61 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[20] (net)
                  2.74    0.00   25.61 ^ io_out[20] (out)
                                 25.61   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.61   data arrival time
-----------------------------------------------------------------------------
                                 -1.86   slack (VIOLATED)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.10   14.41   19.55 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net56 (net)
                 10.10    0.00   19.55 ^ output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.79    6.01   25.55 ^ output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[27] (net)
                  2.79    0.00   25.56 ^ io_out[27] (out)
                                 25.56   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.56   data arrival time
-----------------------------------------------------------------------------
                                 -1.81   slack (VIOLATED)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  9.86   14.44   19.58 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net37 (net)
                  9.86    0.01   19.58 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.73    5.93   25.51 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[0] (net)
                  2.73    0.00   25.51 ^ io_out[0] (out)
                                 25.51   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.51   data arrival time
-----------------------------------------------------------------------------
                                 -1.76   slack (VIOLATED)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  9.83   14.42   19.54 ^ _537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net63 (net)
                  9.83    0.00   19.55 ^ output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.74    5.93   25.47 ^ output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[4] (net)
                  2.74    0.00   25.47 ^ io_out[4] (out)
                                 25.47   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.47   data arrival time
-----------------------------------------------------------------------------
                                 -1.72   slack (VIOLATED)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 10.00   14.35   19.48 ^ _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.07                           net50 (net)
                 10.00    0.00   19.48 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.67    5.97   25.45 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[21] (net)
                  2.67    0.00   25.45 ^ io_out[21] (out)
                                 25.45   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.45   data arrival time
-----------------------------------------------------------------------------
                                 -1.70   slack (VIOLATED)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  9.65   14.30   19.42 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net38 (net)
                  9.65    0.01   19.43 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.73    5.89   25.32 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[10] (net)
                  2.73    0.00   25.32 ^ io_out[10] (out)
                                 25.32   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.32   data arrival time
-----------------------------------------------------------------------------
                                 -1.57   slack (VIOLATED)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  9.64   14.30   19.43 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net66 (net)
                  9.64    0.00   19.44 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.72    5.88   25.31 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[7] (net)
                  2.72    0.00   25.32 ^ io_out[7] (out)
                                 25.32   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.32   data arrival time
-----------------------------------------------------------------------------
                                 -1.57   slack (VIOLATED)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  9.58   14.09   19.22 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net47 (net)
                  9.58    0.00   19.23 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.71    5.87   25.09 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[19] (net)
                  2.71    0.00   25.09 ^ io_out[19] (out)
                                 25.09   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.09   data arrival time
-----------------------------------------------------------------------------
                                 -1.34   slack (VIOLATED)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  9.56   14.07   19.19 ^ _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.07                           net41 (net)
                  9.56    0.00   19.20 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.72    5.87   25.06 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[13] (net)
                  2.72    0.00   25.06 ^ io_out[13] (out)
                                 25.06   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -25.06   data arrival time
-----------------------------------------------------------------------------
                                 -1.31   slack (VIOLATED)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  9.15   13.82   18.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net58 (net)
                  9.15    0.00   18.96 ^ output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.64    5.78   24.73 ^ output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[29] (net)
                  2.64    0.00   24.74 ^ io_out[29] (out)
                                 24.74   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -24.74   data arrival time
-----------------------------------------------------------------------------
                                 -0.99   slack (VIOLATED)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  8.92   13.68   18.81 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net57 (net)
                  8.92    0.00   18.81 ^ output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.73    5.72   24.53 ^ output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[28] (net)
                  2.73    0.00   24.54 ^ io_out[28] (out)
                                 24.54   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -24.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.79   slack (VIOLATED)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  8.67   13.52   18.65 ^ _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net59 (net)
                  8.67    0.00   18.65 ^ output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.72    5.66   24.32 ^ output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[2] (net)
                  2.72    0.00   24.32 ^ io_out[2] (out)
                                 24.32   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -24.32   data arrival time
-----------------------------------------------------------------------------
                                 -0.57   slack (VIOLATED)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.88    2.07    5.12 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.88    0.00    5.12 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  7.75   12.93   18.05 ^ _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net64 (net)
                  7.75    0.00   18.06 ^ output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.69    5.44   23.49 ^ output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[5] (net)
                  2.69    0.00   23.49 ^ io_out[5] (out)
                                 23.49   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -23.49   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.95    5.00 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00    5.01 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  7.01   12.42   17.42 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.05                           net61 (net)
                  7.01    0.00   17.42 ^ output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.69    5.27   22.69 ^ output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[31] (net)
                  2.69    0.00   22.69 ^ io_out[31] (out)
                                 22.69   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -22.69   data arrival time
-----------------------------------------------------------------------------
                                  1.06   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.06 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  6.70   12.28   17.42 ^ _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05                           net62 (net)
                  6.70    0.00   17.42 ^ output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.71    5.21   22.63 ^ output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[3] (net)
                  2.71    0.00   22.63 ^ io_out[3] (out)
                                 22.63   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -22.63   data arrival time
-----------------------------------------------------------------------------
                                  1.12   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.14 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  5.81   11.72   16.86 ^ _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04                           net54 (net)
                  5.81    0.00   16.86 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  2.70    4.97   21.83 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[25] (net)
                  2.70    0.00   21.83 ^ io_out[25] (out)
                                 21.83   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                -21.83   data arrival time
-----------------------------------------------------------------------------
                                  1.92   slack (MET)



======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.23    0.93    9.21 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  1.23    0.00    9.22 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.22   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.24   30.86   library recovery time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                 -9.22   data arrival time
-----------------------------------------------------------------------------
                                 21.65   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _520_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _444_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.16    0.90    9.22 ^ _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _014_ (net)
                  1.16    0.00    9.22 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.22   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.26   30.88   library recovery time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                 -9.22   data arrival time
-----------------------------------------------------------------------------
                                 21.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.06    0.84    9.14 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _002_ (net)
                  1.06    0.00    9.14 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.14   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.27   30.90   library recovery time
                                 30.90   data required time
-----------------------------------------------------------------------------
                                 30.90   data required time
                                 -9.14   data arrival time
-----------------------------------------------------------------------------
                                 21.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _524_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _448_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.02    0.82    9.13 ^ _448_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _018_ (net)
                  1.02    0.00    9.13 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.13   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.28   30.91   library recovery time
                                 30.91   data required time
-----------------------------------------------------------------------------
                                 30.91   data required time
                                 -9.13   data arrival time
-----------------------------------------------------------------------------
                                 21.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _523_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _447_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.01    0.82    9.13 ^ _447_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _017_ (net)
                  1.01    0.00    9.13 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.13   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.28   30.91   library recovery time
                                 30.91   data required time
-----------------------------------------------------------------------------
                                 30.91   data required time
                                 -9.13   data arrival time
-----------------------------------------------------------------------------
                                 21.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _531_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.94    0.75    9.03 ^ _456_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _025_ (net)
                  0.94    0.00    9.03 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.03   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.30   30.92   library recovery time
                                 30.92   data required time
-----------------------------------------------------------------------------
                                 30.92   data required time
                                 -9.03   data arrival time
-----------------------------------------------------------------------------
                                 21.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.83    0.70    9.01 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _019_ (net)
                  0.83    0.00    9.02 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.02   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                          0.31   30.92   library recovery time
                                 30.92   data required time
-----------------------------------------------------------------------------
                                 30.92   data required time
                                 -9.02   data arrival time
-----------------------------------------------------------------------------
                                 21.90   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _518_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _442_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.82    0.70    9.01 ^ _442_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _012_ (net)
                  0.82    0.00    9.01 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.01   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.32   30.95   library recovery time
                                 30.95   data required time
-----------------------------------------------------------------------------
                                 30.95   data required time
                                 -9.01   data arrival time
-----------------------------------------------------------------------------
                                 21.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _530_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _455_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.85    0.70    8.98 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _024_ (net)
                  0.85    0.00    8.98 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.98   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.32   30.94   library recovery time
                                 30.94   data required time
-----------------------------------------------------------------------------
                                 30.94   data required time
                                 -8.98   data arrival time
-----------------------------------------------------------------------------
                                 21.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _517_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _441_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.74    0.65    8.96 ^ _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _011_ (net)
                  0.74    0.00    8.96 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.96   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                          0.33   30.93   library recovery time
                                 30.93   data required time
-----------------------------------------------------------------------------
                                 30.93   data required time
                                 -8.96   data arrival time
-----------------------------------------------------------------------------
                                 21.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.75    0.65    8.94 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _004_ (net)
                  0.75    0.00    8.95 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.95   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                          0.33   30.93   library recovery time
                                 30.93   data required time
-----------------------------------------------------------------------------
                                 30.93   data required time
                                 -8.95   data arrival time
-----------------------------------------------------------------------------
                                 21.99   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _529_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.79    0.66    8.94 ^ _454_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _023_ (net)
                  0.79    0.00    8.94 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.94   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.33   30.95   library recovery time
                                 30.95   data required time
-----------------------------------------------------------------------------
                                 30.95   data required time
                                 -8.94   data arrival time
-----------------------------------------------------------------------------
                                 22.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _534_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.72    0.62    8.90 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _028_ (net)
                  0.72    0.00    8.90 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                          0.34   30.94   library recovery time
                                 30.94   data required time
-----------------------------------------------------------------------------
                                 30.94   data required time
                                 -8.90   data arrival time
-----------------------------------------------------------------------------
                                 22.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _519_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.69    0.61    8.93 ^ _443_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _013_ (net)
                  0.69    0.00    8.93 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.93   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.35   30.97   library recovery time
                                 30.97   data required time
-----------------------------------------------------------------------------
                                 30.97   data required time
                                 -8.93   data arrival time
-----------------------------------------------------------------------------
                                 22.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _533_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.73    0.63    8.91 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _027_ (net)
                  0.73    0.00    8.91 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.91   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.34   30.97   library recovery time
                                 30.97   data required time
-----------------------------------------------------------------------------
                                 30.97   data required time
                                 -8.91   data arrival time
-----------------------------------------------------------------------------
                                 22.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _515_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _438_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.66    0.59    8.89 ^ _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _009_ (net)
                  0.66    0.00    8.89 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.89   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                          0.34   30.95   library recovery time
                                 30.95   data required time
-----------------------------------------------------------------------------
                                 30.95   data required time
                                 -8.89   data arrival time
-----------------------------------------------------------------------------
                                 22.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _522_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _446_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.64    0.58    8.89 ^ _446_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _016_ (net)
                  0.64    0.00    8.89 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.89   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.35   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.89   data arrival time
-----------------------------------------------------------------------------
                                 22.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _512_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _435_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.65    0.58    8.88 ^ _435_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _006_ (net)
                  0.65    0.00    8.88 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.88   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.35   30.97   library recovery time
                                 30.97   data required time
-----------------------------------------------------------------------------
                                 30.97   data required time
                                 -8.88   data arrival time
-----------------------------------------------------------------------------
                                 22.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _532_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.64    0.56    8.84 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _026_ (net)
                  0.64    0.00    8.85 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.85   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                          0.34   30.95   library recovery time
                                 30.95   data required time
-----------------------------------------------------------------------------
                                 30.95   data required time
                                 -8.85   data arrival time
-----------------------------------------------------------------------------
                                 22.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _511_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _434_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.59    0.53    8.83 ^ _434_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _005_ (net)
                  0.59    0.00    8.83 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.83   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.35   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.83   data arrival time
-----------------------------------------------------------------------------
                                 22.14   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _521_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _445_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.52    0.49    8.80 ^ _445_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _015_ (net)
                  0.52    0.00    8.80 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.80   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.36   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.80   data arrival time
-----------------------------------------------------------------------------
                                 22.18   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _514_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.50    0.47    8.77 ^ _437_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _008_ (net)
                  0.50    0.00    8.77 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.77   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.35   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.77   data arrival time
-----------------------------------------------------------------------------
                                 22.21   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _513_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _436_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.46    8.76 ^ _436_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _007_ (net)
                  0.49    0.00    8.76 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.76   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.36   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.76   data arrival time
-----------------------------------------------------------------------------
                                 22.22   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _527_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _452_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.51    0.47    8.75 ^ _452_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _021_ (net)
                  0.51    0.00    8.75 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.75   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.36   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.75   data arrival time
-----------------------------------------------------------------------------
                                 22.23   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.47    0.45    8.75 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _001_ (net)
                  0.47    0.00    8.75 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.75   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.36   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.75   data arrival time
-----------------------------------------------------------------------------
                                 22.23   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _516_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.87    8.31 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.56    0.00    8.31 v _440_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.42    0.42    8.73 ^ _440_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _010_ (net)
                  0.42    0.00    8.73 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.73   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.36   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.73   data arrival time
-----------------------------------------------------------------------------
                                 22.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.43    8.73 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _000_ (net)
                  0.44    0.00    8.73 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.73   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.36   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.73   data arrival time
-----------------------------------------------------------------------------
                                 22.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.48    0.45    8.73 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _020_ (net)
                  0.48    0.00    8.73 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.73   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.36   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.73   data arrival time
-----------------------------------------------------------------------------
                                 22.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.54    0.85    8.30 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.54    0.00    8.30 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.42    0.41    8.71 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  0.42    0.00    8.71 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.71   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.36   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.71   data arrival time
-----------------------------------------------------------------------------
                                 22.27   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.41    0.40    8.68 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  0.41    0.00    8.68 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.68   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.36   30.98   library recovery time
                                 30.98   data required time
-----------------------------------------------------------------------------
                                 30.98   data required time
                                 -8.68   data arrival time
-----------------------------------------------------------------------------
                                 22.30   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.97    0.87    8.32 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _030_ (net)
                  0.97    0.00    8.32 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.32   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.29   30.92   library recovery time
                                 30.92   data required time
-----------------------------------------------------------------------------
                                 30.92   data required time
                                 -8.32   data arrival time
-----------------------------------------------------------------------------
                                 22.60   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.82    0.77    8.21 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _031_ (net)
                  0.82    0.00    8.21 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.21   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.32   30.95   library recovery time
                                 30.95   data required time
-----------------------------------------------------------------------------
                                 30.95   data required time
                                 -8.21   data arrival time
-----------------------------------------------------------------------------
                                 22.73   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.12    2.55    3.52 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  2.12    0.01    3.52 ^ _256_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.25    1.10    4.62 v _256_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.04                           _105_ (net)
                  1.25    0.00    4.63 v _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  0.62    1.48    6.10 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  0.62    0.00    6.10 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                  2.47    1.74    7.85 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                  2.47    0.00    7.85 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  1.58    1.67    9.52 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.06                           _111_ (net)
                  1.58    0.00    9.53 ^ _265_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  0.30    0.65   10.18 ^ _265_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01                           _114_ (net)
                  0.30    0.00   10.18 ^ _266_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  0.58    0.35   10.53 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01                           _115_ (net)
                  0.58    0.00   10.53 v _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.74    2.51   13.04 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                  3.74    0.00   13.05 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.05   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.05   30.66   clock reconvergence pessimism
                         -0.70   29.96   library setup time
                                 29.96   data required time
-----------------------------------------------------------------------------
                                 29.96   data required time
                                -13.05   data arrival time
-----------------------------------------------------------------------------
                                 16.91   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.69    1.32    8.94 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  1.69    0.00    8.95 ^ _351_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.56    0.37    9.32 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _187_ (net)
                  0.56    0.00    9.32 v _352_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  4.61    3.08   12.40 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.06                           _045_ (net)
                  4.61    0.00   12.40 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.70   29.92   library setup time
                                 29.92   data required time
-----------------------------------------------------------------------------
                                 29.92   data required time
                                -12.40   data arrival time
-----------------------------------------------------------------------------
                                 17.52   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.12    2.55    3.52 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  2.12    0.01    3.52 ^ _256_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.25    1.10    4.62 v _256_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.04                           _105_ (net)
                  1.25    0.00    4.63 v _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  0.62    1.48    6.10 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  0.62    0.00    6.10 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                  2.47    1.74    7.85 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                  2.47    0.00    7.85 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  1.58    1.67    9.52 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.06                           _111_ (net)
                  1.58    0.00    9.53 ^ _269_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  0.62    0.63   10.16 ^ _269_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.01                           _117_ (net)
                  0.62    0.00   10.16 ^ _270_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.61    0.36   10.52 v _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01                           _118_ (net)
                  0.61    0.00   10.52 v _273_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.78    1.92   12.44 ^ _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _057_ (net)
                  2.78    0.00   12.44 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.44   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.05   30.68   clock reconvergence pessimism
                         -0.67   30.01   library setup time
                                 30.01   data required time
-----------------------------------------------------------------------------
                                 30.01   data required time
                                -12.44   data arrival time
-----------------------------------------------------------------------------
                                 17.56   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.12    2.55    3.52 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  2.12    0.01    3.52 ^ _256_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.25    1.10    4.62 v _256_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.04                           _105_ (net)
                  1.25    0.00    4.63 v _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  0.62    1.48    6.10 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  0.62    0.00    6.10 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                  2.47    1.74    7.85 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                  2.47    0.00    7.85 ^ _287_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  1.02    1.31    9.16 ^ _287_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     4    0.04                           _132_ (net)
                  1.02    0.00    9.16 ^ _288_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                  0.66    0.68    9.84 ^ _288_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.01                           _133_ (net)
                  0.66    0.00    9.84 ^ _289_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.57    0.34   10.19 v _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _134_ (net)
                  0.57    0.00   10.19 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.95    2.02   12.20 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _054_ (net)
                  2.95    0.00   12.20 ^ _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.20   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.05   30.68   clock reconvergence pessimism
                         -0.68   30.00   library setup time
                                 30.00   data required time
-----------------------------------------------------------------------------
                                 30.00   data required time
                                -12.20   data arrival time
-----------------------------------------------------------------------------
                                 17.80   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    1.15    9.34 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.97    0.01    9.35 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  4.03    2.75   12.11 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _042_ (net)
                  4.03    0.00   12.11 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.11   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.70   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                -12.11   data arrival time
-----------------------------------------------------------------------------
                                 17.81   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.89    1.10    9.29 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _126_ (net)
                  0.89    0.01    9.30 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.95    2.68   11.98 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _055_ (net)
                  3.95    0.00   11.98 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.98   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.70   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 17.95   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    1.15    9.34 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.97    0.01    9.35 v _403_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.74    2.57   11.93 ^ _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _036_ (net)
                  3.74    0.00   11.93 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.93   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                         -0.70   29.90   library setup time
                                 29.90   data required time
-----------------------------------------------------------------------------
                                 29.90   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 17.97   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    1.15    9.34 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.97    0.01    9.35 v _393_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.69    2.54   11.89 ^ _393_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _038_ (net)
                  3.69    0.00   11.90 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.69   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                -11.90   data arrival time
-----------------------------------------------------------------------------
                                 18.03   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.69    1.32    8.94 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  1.69    0.01    8.95 ^ _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.73    0.57    9.52 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _197_ (net)
                  0.73    0.00    9.52 v _364_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.15    2.19   11.71 ^ _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _043_ (net)
                  3.15    0.00   11.71 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.71   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                         -0.69   29.91   library setup time
                                 29.91   data required time
-----------------------------------------------------------------------------
                                 29.91   data required time
                                -11.71   data arrival time
-----------------------------------------------------------------------------
                                 18.20   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    1.15    9.34 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.97    0.01    9.35 v _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.36    2.34   11.69 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _041_ (net)
                  3.36    0.00   11.69 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.69   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                         -0.70   29.91   library setup time
                                 29.91   data required time
-----------------------------------------------------------------------------
                                 29.91   data required time
                                -11.69   data arrival time
-----------------------------------------------------------------------------
                                 18.22   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.69    1.32    8.94 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  1.69    0.01    8.95 ^ _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.82    0.67    9.63 v _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           _147_ (net)
                  0.82    0.00    9.63 v _304_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.96    2.09   11.71 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _053_ (net)
                  2.96    0.00   11.71 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.71   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.68   29.95   library setup time
                                 29.95   data required time
-----------------------------------------------------------------------------
                                 29.95   data required time
                                -11.71   data arrival time
-----------------------------------------------------------------------------
                                 18.23   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.89    1.10    9.29 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _126_ (net)
                  0.89    0.01    9.30 v _339_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.49    2.40   11.69 ^ _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _047_ (net)
                  3.49    0.00   11.69 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.69   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.69   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                -11.69   data arrival time
-----------------------------------------------------------------------------
                                 18.24   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    1.15    9.34 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.97    0.01    9.35 v _397_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.30    2.30   11.66 ^ _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _037_ (net)
                  3.30    0.00   11.66 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.66   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.69   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                -11.66   data arrival time
-----------------------------------------------------------------------------
                                 18.28   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.63    1.27    8.90 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _073_ (net)
                  1.63    0.00    8.91 ^ _488_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  1.02    0.89    9.80 v _488_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _087_ (net)
                  1.02    0.00    9.80 v _489_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.57    1.87   11.68 ^ _489_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _061_ (net)
                  2.57    0.00   11.68 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.68   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.66   29.96   library setup time
                                 29.96   data required time
-----------------------------------------------------------------------------
                                 29.96   data required time
                                -11.68   data arrival time
-----------------------------------------------------------------------------
                                 18.28   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.69    1.32    8.94 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  1.69    0.00    8.95 ^ _319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  1.13    1.01    9.96 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.05                           _160_ (net)
                  1.13    0.00    9.96 v _320_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.29    1.71   11.67 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _050_ (net)
                  2.29    0.00   11.68 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.68   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.65   29.97   library setup time
                                 29.97   data required time
-----------------------------------------------------------------------------
                                 29.97   data required time
                                -11.68   data arrival time
-----------------------------------------------------------------------------
                                 18.29   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    1.15    9.34 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.97    0.01    9.35 v _387_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.15    2.21   11.56 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _039_ (net)
                  3.15    0.00   11.56 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.56   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.68   29.94   library setup time
                                 29.94   data required time
-----------------------------------------------------------------------------
                                 29.94   data required time
                                -11.56   data arrival time
-----------------------------------------------------------------------------
                                 18.38   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.69    1.32    8.94 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  1.69    0.01    8.95 ^ _329_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.98    0.85    9.80 v _329_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _168_ (net)
                  0.98    0.00    9.80 v _331_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.42    1.77   11.57 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _048_ (net)
                  2.42    0.00   11.57 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.57   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.66   29.96   library setup time
                                 29.96   data required time
-----------------------------------------------------------------------------
                                 29.96   data required time
                                -11.57   data arrival time
-----------------------------------------------------------------------------
                                 18.39   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.69    1.32    8.94 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  1.69    0.01    8.95 ^ _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.85    0.70    9.65 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           _194_ (net)
                  0.85    0.00    9.65 v _360_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.52    1.82   11.47 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _044_ (net)
                  2.52    0.00   11.47 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.47   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.66   29.96   library setup time
                                 29.96   data required time
-----------------------------------------------------------------------------
                                 29.96   data required time
                                -11.47   data arrival time
-----------------------------------------------------------------------------
                                 18.49   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.05    1.21    9.40 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  1.05    0.00    9.40 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.83    2.04   11.43 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _062_ (net)
                  2.83    0.00   11.43 ^ _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.43   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.67   29.95   library setup time
                                 29.95   data required time
-----------------------------------------------------------------------------
                                 29.95   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 18.52   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.05    1.21    9.40 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  1.05    0.00    9.40 v _279_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.81    2.03   11.43 ^ _279_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _056_ (net)
                  2.81    0.00   11.43 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.43   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.67   29.95   library setup time
                                 29.95   data required time
-----------------------------------------------------------------------------
                                 29.95   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 18.53   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.63    1.27    8.90 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _073_ (net)
                  1.63    0.01    8.91 ^ _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  1.01    0.89    9.80 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _074_ (net)
                  1.01    0.00    9.80 v _475_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.14    1.60   11.40 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _063_ (net)
                  2.14    0.00   11.40 ^ _537_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.65   29.97   library setup time
                                 29.97   data required time
-----------------------------------------------------------------------------
                                 29.97   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 18.57   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    1.15    9.34 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.97    0.01    9.35 v _408_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.83    2.01   11.36 ^ _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _035_ (net)
                  2.83    0.00   11.37 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.37   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.67   29.95   library setup time
                                 29.95   data required time
-----------------------------------------------------------------------------
                                 29.95   data required time
                                -11.37   data arrival time
-----------------------------------------------------------------------------
                                 18.59   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.05    1.21    9.40 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  1.05    0.01    9.40 v _495_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.66    1.93   11.33 ^ _495_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _060_ (net)
                  2.66    0.00   11.34 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.34   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                         -0.67   29.93   library setup time
                                 29.93   data required time
-----------------------------------------------------------------------------
                                 29.93   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 18.59   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.69    1.32    8.94 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  1.69    0.01    8.95 ^ _312_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.95    0.82    9.77 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _154_ (net)
                  0.95    0.00    9.77 v _313_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.03    1.52   11.30 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _051_ (net)
                  2.03    0.00   11.30 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.00   30.60   clock reconvergence pessimism
                         -0.65   29.95   library setup time
                                 29.95   data required time
-----------------------------------------------------------------------------
                                 29.95   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 18.65   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.69    1.32    8.94 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  1.69    0.00    8.95 ^ _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.82    0.67    9.62 v _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           _165_ (net)
                  0.82    0.00    9.62 v _326_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.19    1.60   11.22 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _049_ (net)
                  2.19    0.00   11.22 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.22   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.65   29.97   library setup time
                                 29.97   data required time
-----------------------------------------------------------------------------
                                 29.97   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 18.75   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.05    1.21    9.40 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  1.05    0.01    9.41 v _346_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  2.38    1.80   11.21 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.04                           _046_ (net)
                  2.38    0.00   11.22 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.22   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.66   29.97   library setup time
                                 29.97   data required time
-----------------------------------------------------------------------------
                                 29.97   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 18.75   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.63    1.27    8.90 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _073_ (net)
                  1.63    0.01    8.91 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.76    0.63    9.54 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _094_ (net)
                  0.76    0.00    9.55 v _498_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.18    1.59   11.13 ^ _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _059_ (net)
                  2.18    0.00   11.14 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.14   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.65   29.97   library setup time
                                 29.97   data required time
-----------------------------------------------------------------------------
                                 29.97   data required time
                                -11.14   data arrival time
-----------------------------------------------------------------------------
                                 18.84   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.64    2.88    3.84 ^ _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net45 (net)
                  2.64    0.01    3.85 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.52    0.92    4.77 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[17] (net)
                  0.52    0.00    4.77 ^ io_out[17] (out)
                                  4.77   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.77   data arrival time
-----------------------------------------------------------------------------
                                 18.98   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.58    2.84    3.81 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                  2.58    0.01    3.82 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.52    0.92    4.73 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[8] (net)
                  0.52    0.00    4.74 ^ io_out[8] (out)
                                  4.74   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.74   data arrival time
-----------------------------------------------------------------------------
                                 19.01   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    1.15    9.34 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.97    0.01    9.35 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.17    1.58   10.93 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _040_ (net)
                  2.17    0.00   10.93 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.93   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.65   29.97   library setup time
                                 29.97   data required time
-----------------------------------------------------------------------------
                                 29.97   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                 19.04   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _369_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.26    1.05    8.68 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.11                           _202_ (net)
                  1.26    0.00    8.68 ^ _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.50    0.38    9.07 v _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _247_ (net)
                  0.50    0.00    9.07 v _426_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.61    1.83   10.89 ^ _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _032_ (net)
                  2.61    0.00   10.90 ^ _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.67   29.96   library setup time
                                 29.96   data required time
-----------------------------------------------------------------------------
                                 29.96   data required time
                                -10.90   data arrival time
-----------------------------------------------------------------------------
                                 19.06   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.09    0.04    6.04 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.09    0.00    6.04 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.76    0.81    6.85 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.76    0.00    6.85 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.84    0.78    7.63 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.84    0.00    7.63 ^ _369_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.26    1.05    8.68 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.11                           _202_ (net)
                  1.26    0.00    8.68 ^ _419_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.93    0.85    9.53 v _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _243_ (net)
                  0.93    0.00    9.53 v _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.75    1.33   10.86 ^ _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _033_ (net)
                  1.75    0.00   10.87 ^ _507_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.87   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.63   29.99   library setup time
                                 29.99   data required time
-----------------------------------------------------------------------------
                                 29.99   data required time
                                -10.87   data arrival time
-----------------------------------------------------------------------------
                                 19.13   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.38    2.72    3.68 ^ _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.10                           net52 (net)
                  2.38    0.00    3.69 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.91    4.59 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[23] (net)
                  0.51    0.00    4.59 ^ io_out[23] (out)
                                  4.59   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.59   data arrival time
-----------------------------------------------------------------------------
                                 19.16   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.37    2.71    3.67 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net46 (net)
                  2.37    0.01    3.68 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.90    4.58 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[18] (net)
                  0.51    0.00    4.58 ^ io_out[18] (out)
                                  4.58   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                 19.17   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.39    2.72    3.66 ^ _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.10                           net44 (net)
                  2.39    0.00    3.66 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.90    4.57 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[16] (net)
                  0.51    0.00    4.57 ^ io_out[16] (out)
                                  4.57   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.57   data arrival time
-----------------------------------------------------------------------------
                                 19.18   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.89    1.10    9.29 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _126_ (net)
                  0.89    0.01    9.30 v _309_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  2.03    1.49   10.79 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _052_ (net)
                  2.03    0.00   10.79 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.79   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.64   29.98   library setup time
                                 29.98   data required time
-----------------------------------------------------------------------------
                                 29.98   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                 19.19   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.37    2.70    3.64 ^ _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net68 (net)
                  2.37    0.00    3.64 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.90    4.55 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[9] (net)
                  0.51    0.00    4.55 ^ io_out[9] (out)
                                  4.55   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                 19.20   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.22    2.62    3.59 ^ _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net51 (net)
                  2.22    0.01    3.59 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.89    4.48 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[22] (net)
                  0.51    0.00    4.48 ^ io_out[22] (out)
                                  4.48   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                 19.27   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.20    2.61    3.57 ^ _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net65 (net)
                  2.20    0.01    3.58 ^ output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.89    4.47 ^ output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  0.51    0.00    4.47 ^ io_out[6] (out)
                                  4.47   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                 19.28   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.19    2.60    3.56 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.09                           net40 (net)
                  2.19    0.00    3.56 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.89    4.45 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[12] (net)
                  0.51    0.00    4.45 ^ io_out[12] (out)
                                  4.45   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                 19.30   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.12    2.55    3.52 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  2.12    0.01    3.53 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.88    4.41 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[15] (net)
                  0.51    0.00    4.41 ^ io_out[15] (out)
                                  4.41   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                 19.34   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.16    2.57    3.52 ^ _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net53 (net)
                  2.16    0.00    3.52 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.88    4.40 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[24] (net)
                  0.50    0.00    4.40 ^ io_out[24] (out)
                                  4.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.40   data arrival time
-----------------------------------------------------------------------------
                                 19.35   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.20    0.08    6.08 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.20    0.00    6.08 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.27    0.37    6.44 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.27    0.00    6.44 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.08    0.96    7.40 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  1.08    0.01    7.40 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.92    0.78    8.19 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.92    0.00    8.19 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.05    1.21    9.40 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  1.05    0.01    9.41 v _414_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  1.50    1.25   10.66 ^ _414_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.02                           _034_ (net)
                  1.50    0.00   10.66 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.66   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                         -0.62   30.01   library setup time
                                 30.01   data required time
-----------------------------------------------------------------------------
                                 30.01   data required time
                                -10.66   data arrival time
-----------------------------------------------------------------------------
                                 19.35   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.14    2.56    3.50 ^ _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net42 (net)
                  2.14    0.00    3.51 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.89    4.39 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[14] (net)
                  0.51    0.00    4.39 ^ io_out[14] (out)
                                  4.39   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.39   data arrival time
-----------------------------------------------------------------------------
                                 19.36   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.93    2.44    3.41 ^ _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net60 (net)
                  1.93    0.01    3.41 ^ output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.87    4.28 ^ output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[30] (net)
                  0.51    0.00    4.28 ^ io_out[30] (out)
                                  4.28   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.28   data arrival time
-----------------------------------------------------------------------------
                                 19.47   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.92    2.43    3.40 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net39 (net)
                  1.92    0.01    3.40 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.86    4.27 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[11] (net)
                  0.50    0.00    4.27 ^ io_out[11] (out)
                                  4.27   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.27   data arrival time
-----------------------------------------------------------------------------
                                 19.48   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.93    2.43    3.38 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                  1.93    0.01    3.38 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.86    4.25 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[1] (net)
                  0.50    0.00    4.25 ^ io_out[1] (out)
                                  4.25   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.25   data arrival time
-----------------------------------------------------------------------------
                                 19.50   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.87    2.41    3.37 ^ _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net55 (net)
                  1.87    0.00    3.37 ^ output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.86    4.23 ^ output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[26] (net)
                  0.50    0.00    4.24 ^ io_out[26] (out)
                                  4.24   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.24   data arrival time
-----------------------------------------------------------------------------
                                 19.51   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.85    2.39    3.36 ^ _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net49 (net)
                  1.85    0.00    3.36 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.86    4.22 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[20] (net)
                  0.50    0.00    4.22 ^ io_out[20] (out)
                                  4.22   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.22   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.84    2.39    3.35 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net37 (net)
                  1.84    0.01    3.36 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.86    4.22 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[0] (net)
                  0.50    0.00    4.22 ^ io_out[0] (out)
                                  4.22   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.22   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.83    2.38    3.34 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net56 (net)
                  1.83    0.00    3.35 ^ output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.86    4.21 ^ output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[27] (net)
                  0.51    0.00    4.21 ^ io_out[27] (out)
                                  4.21   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.21   data arrival time
-----------------------------------------------------------------------------
                                 19.54   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.84    2.38    3.35 ^ _537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net63 (net)
                  1.84    0.00    3.35 ^ output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.86    4.21 ^ output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[4] (net)
                  0.50    0.00    4.21 ^ io_out[4] (out)
                                  4.21   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.21   data arrival time
-----------------------------------------------------------------------------
                                 19.54   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.81    2.37    3.33 ^ _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net50 (net)
                  1.81    0.00    3.33 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.51    0.86    4.19 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[21] (net)
                  0.51    0.00    4.19 ^ io_out[21] (out)
                                  4.19   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.19   data arrival time
-----------------------------------------------------------------------------
                                 19.56   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.81    2.37    3.33 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net66 (net)
                  1.81    0.00    3.34 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.85    4.19 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[7] (net)
                  0.50    0.00    4.19 ^ io_out[7] (out)
                                  4.19   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.19   data arrival time
-----------------------------------------------------------------------------
                                 19.56   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.80    2.36    3.33 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net38 (net)
                  1.80    0.01    3.33 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.85    4.18 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[10] (net)
                  0.50    0.00    4.18 ^ io_out[10] (out)
                                  4.18   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.18   data arrival time
-----------------------------------------------------------------------------
                                 19.57   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.74    2.32    3.29 ^ _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.07                           net41 (net)
                  1.74    0.00    3.29 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.85    4.14 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[13] (net)
                  0.50    0.00    4.14 ^ io_out[13] (out)
                                  4.14   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.14   data arrival time
-----------------------------------------------------------------------------
                                 19.61   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.73    2.32    3.28 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net47 (net)
                  1.73    0.00    3.29 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.84    4.13 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[19] (net)
                  0.50    0.00    4.13 ^ io_out[19] (out)
                                  4.13   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.13   data arrival time
-----------------------------------------------------------------------------
                                 19.62   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.65    2.27    3.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net58 (net)
                  1.65    0.00    3.24 ^ output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.84    4.08 ^ output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[29] (net)
                  0.50    0.00    4.08 ^ io_out[29] (out)
                                  4.08   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.08   data arrival time
-----------------------------------------------------------------------------
                                 19.67   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.61    2.25    3.21 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net57 (net)
                  1.61    0.00    3.21 ^ output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.83    4.04 ^ output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[28] (net)
                  0.50    0.00    4.05 ^ io_out[28] (out)
                                  4.05   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.05   data arrival time
-----------------------------------------------------------------------------
                                 19.70   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.57    2.22    3.19 ^ _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net59 (net)
                  1.57    0.00    3.19 ^ output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.83    4.02 ^ output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[2] (net)
                  0.50    0.00    4.02 ^ io_out[2] (out)
                                  4.02   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -4.02   data arrival time
-----------------------------------------------------------------------------
                                 19.73   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.40    2.12    3.08 ^ _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net64 (net)
                  1.40    0.00    3.08 ^ output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.81    3.89 ^ output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[5] (net)
                  0.49    0.00    3.89 ^ io_out[5] (out)
                                  3.89   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.89   data arrival time
-----------------------------------------------------------------------------
                                 19.86   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.37    0.94 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00    0.94 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.26    2.02    2.97 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.05                           net61 (net)
                  1.26    0.00    2.97 ^ output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.80    3.77 ^ output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[31] (net)
                  0.49    0.00    3.77 ^ io_out[31] (out)
                                  3.77   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.77   data arrival time
-----------------------------------------------------------------------------
                                 19.98   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.97 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.21    2.00    2.97 ^ _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05                           net62 (net)
                  1.21    0.00    2.97 ^ output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.50    0.79    3.76 ^ output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[3] (net)
                  0.50    0.00    3.76 ^ io_out[3] (out)
                                  3.76   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.76   data arrival time
-----------------------------------------------------------------------------
                                 19.99   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.57 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.18    0.00    0.97 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.06    1.90    2.87 ^ _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04                           net54 (net)
                  1.06    0.00    2.87 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.77    3.64 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[25] (net)
                  0.49    0.00    3.64 ^ io_out[25] (out)
                                  3.64   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.64   data arrival time
-----------------------------------------------------------------------------
                                 20.11   slack (MET)



======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.57    0.42    7.53 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  0.57    0.00    7.53 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.53   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.03   30.19   library recovery time
                                 30.19   data required time
-----------------------------------------------------------------------------
                                 30.19   data required time
                                 -7.53   data arrival time
-----------------------------------------------------------------------------
                                 22.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _520_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _444_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.54    0.41    7.53 ^ _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _014_ (net)
                  0.54    0.00    7.53 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.53   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.04   30.20   library recovery time
                                 30.20   data required time
-----------------------------------------------------------------------------
                                 30.20   data required time
                                 -7.53   data arrival time
-----------------------------------------------------------------------------
                                 22.67   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.38    7.49 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _002_ (net)
                  0.49    0.00    7.50 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.50   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.05   30.22   library recovery time
                                 30.22   data required time
-----------------------------------------------------------------------------
                                 30.22   data required time
                                 -7.50   data arrival time
-----------------------------------------------------------------------------
                                 22.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _524_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _448_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.47    0.37    7.49 ^ _448_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _018_ (net)
                  0.47    0.00    7.49 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.49   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.06   30.22   library recovery time
                                 30.22   data required time
-----------------------------------------------------------------------------
                                 30.22   data required time
                                 -7.49   data arrival time
-----------------------------------------------------------------------------
                                 22.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _523_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _447_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.47    0.37    7.49 ^ _447_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _017_ (net)
                  0.47    0.00    7.49 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.49   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.06   30.22   library recovery time
                                 30.22   data required time
-----------------------------------------------------------------------------
                                 30.22   data required time
                                 -7.49   data arrival time
-----------------------------------------------------------------------------
                                 22.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _531_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.43    0.34    7.44 ^ _456_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _025_ (net)
                  0.43    0.00    7.45 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.45   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.07   30.23   library recovery time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                 -7.45   data arrival time
-----------------------------------------------------------------------------
                                 22.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.39    0.32    7.44 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _019_ (net)
                  0.39    0.00    7.44 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.44   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                          0.08   30.23   library recovery time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 22.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _518_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _442_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.38    0.32    7.44 ^ _442_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _012_ (net)
                  0.38    0.00    7.44 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.44   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.09   30.25   library recovery time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                 22.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _530_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _455_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.39    0.32    7.42 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _024_ (net)
                  0.39    0.00    7.42 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.42   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.08   30.24   library recovery time
                                 30.24   data required time
-----------------------------------------------------------------------------
                                 30.24   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                 22.82   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _517_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _441_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.35    0.29    7.41 ^ _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _011_ (net)
                  0.35    0.00    7.41 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.41   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                          0.09   30.24   library recovery time
                                 30.24   data required time
-----------------------------------------------------------------------------
                                 30.24   data required time
                                 -7.41   data arrival time
-----------------------------------------------------------------------------
                                 22.82   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.35    0.29    7.40 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _004_ (net)
                  0.35    0.00    7.40 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                          0.09   30.24   library recovery time
                                 30.24   data required time
-----------------------------------------------------------------------------
                                 30.24   data required time
                                 -7.40   data arrival time
-----------------------------------------------------------------------------
                                 22.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _529_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.30    7.40 ^ _454_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _023_ (net)
                  0.37    0.00    7.40 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.09   30.25   library recovery time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                 -7.40   data arrival time
-----------------------------------------------------------------------------
                                 22.85   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _519_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.28    7.40 ^ _443_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _013_ (net)
                  0.33    0.00    7.40 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.10   30.26   library recovery time
                                 30.26   data required time
-----------------------------------------------------------------------------
                                 30.26   data required time
                                 -7.40   data arrival time
-----------------------------------------------------------------------------
                                 22.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _534_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.28    7.38 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _028_ (net)
                  0.33    0.00    7.38 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.38   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                          0.09   30.24   library recovery time
                                 30.24   data required time
-----------------------------------------------------------------------------
                                 30.24   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                 22.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _533_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.34    0.28    7.39 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _027_ (net)
                  0.34    0.00    7.39 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.39   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.09   30.25   library recovery time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                 -7.39   data arrival time
-----------------------------------------------------------------------------
                                 22.87   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _515_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _438_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.31    0.27    7.38 ^ _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _009_ (net)
                  0.31    0.00    7.38 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.38   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                          0.10   30.25   library recovery time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                 22.87   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _522_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _446_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.30    0.26    7.38 ^ _446_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _016_ (net)
                  0.30    0.00    7.38 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.38   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.10   30.26   library recovery time
                                 30.26   data required time
-----------------------------------------------------------------------------
                                 30.26   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                 22.88   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _512_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _435_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.31    0.26    7.38 ^ _435_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _006_ (net)
                  0.31    0.00    7.38 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.38   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.10   30.26   library recovery time
                                 30.26   data required time
-----------------------------------------------------------------------------
                                 30.26   data required time
                                 -7.38   data arrival time
-----------------------------------------------------------------------------
                                 22.88   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _532_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.30    0.26    7.36 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _026_ (net)
                  0.30    0.00    7.36 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.36   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                          0.10   30.25   library recovery time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                 -7.36   data arrival time
-----------------------------------------------------------------------------
                                 22.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _511_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _434_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.24    7.36 ^ _434_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _005_ (net)
                  0.28    0.00    7.36 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.36   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.11   30.27   library recovery time
                                 30.27   data required time
-----------------------------------------------------------------------------
                                 30.27   data required time
                                 -7.36   data arrival time
-----------------------------------------------------------------------------
                                 22.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _521_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _445_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.24    0.22    7.34 ^ _445_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _015_ (net)
                  0.24    0.00    7.34 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.34   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.11   30.27   library recovery time
                                 30.27   data required time
-----------------------------------------------------------------------------
                                 30.27   data required time
                                 -7.34   data arrival time
-----------------------------------------------------------------------------
                                 22.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _514_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.21    7.33 ^ _437_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _008_ (net)
                  0.23    0.00    7.33 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.33   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.11   30.27   library recovery time
                                 30.27   data required time
-----------------------------------------------------------------------------
                                 30.27   data required time
                                 -7.33   data arrival time
-----------------------------------------------------------------------------
                                 22.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _513_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _436_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.21    7.32 ^ _436_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _007_ (net)
                  0.23    0.00    7.32 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.32   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.12   30.28   library recovery time
                                 30.28   data required time
-----------------------------------------------------------------------------
                                 30.28   data required time
                                 -7.32   data arrival time
-----------------------------------------------------------------------------
                                 22.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _527_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _452_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.24    0.21    7.32 ^ _452_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02                           _021_ (net)
                  0.24    0.00    7.32 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.32   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.11   30.27   library recovery time
                                 30.27   data required time
-----------------------------------------------------------------------------
                                 30.27   data required time
                                 -7.32   data arrival time
-----------------------------------------------------------------------------
                                 22.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.22    0.20    7.32 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _001_ (net)
                  0.22    0.00    7.32 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.32   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.12   30.28   library recovery time
                                 30.28   data required time
-----------------------------------------------------------------------------
                                 30.28   data required time
                                 -7.32   data arrival time
-----------------------------------------------------------------------------
                                 22.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.22    0.20    7.31 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _020_ (net)
                  0.22    0.00    7.31 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.31   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.12   30.28   library recovery time
                                 30.28   data required time
-----------------------------------------------------------------------------
                                 30.28   data required time
                                 -7.31   data arrival time
-----------------------------------------------------------------------------
                                 22.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.21    0.19    7.31 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _000_ (net)
                  0.21    0.00    7.31 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.31   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.12   30.28   library recovery time
                                 30.28   data required time
-----------------------------------------------------------------------------
                                 30.28   data required time
                                 -7.31   data arrival time
-----------------------------------------------------------------------------
                                 22.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _516_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.29    0.42    7.12 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _251_ (net)
                  0.29    0.00    7.12 v _440_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.20    0.19    7.31 ^ _440_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _010_ (net)
                  0.20    0.00    7.31 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.31   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.12   30.28   library recovery time
                                 30.28   data required time
-----------------------------------------------------------------------------
                                 30.28   data required time
                                 -7.31   data arrival time
-----------------------------------------------------------------------------
                                 22.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.28    0.41    7.11 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _250_ (net)
                  0.28    0.00    7.11 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.20    0.19    7.30 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  0.20    0.00    7.30 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.30   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.12   30.28   library recovery time
                                 30.28   data required time
-----------------------------------------------------------------------------
                                 30.28   data required time
                                 -7.30   data arrival time
-----------------------------------------------------------------------------
                                 22.98   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.19    0.18    7.28 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  0.19    0.00    7.28 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.28   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.12   30.28   library recovery time
                                 30.28   data required time
-----------------------------------------------------------------------------
                                 30.28   data required time
                                 -7.28   data arrival time
-----------------------------------------------------------------------------
                                 23.00   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.45    0.40    7.09 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.04                           _030_ (net)
                  0.45    0.00    7.09 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.09   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.07   30.23   library recovery time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                 -7.09   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.69 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.38    0.35    7.04 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.03                           _031_ (net)
                  0.38    0.00    7.05 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.05   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.09   30.24   library recovery time
                                 30.24   data required time
-----------------------------------------------------------------------------
                                 30.24   data required time
                                 -7.05   data arrival time
-----------------------------------------------------------------------------
                                 23.20   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.47    0.53    7.53 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _126_ (net)
                  0.47    0.01    7.54 v _352_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.89    1.21    8.75 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.06                           _045_ (net)
                  1.89    0.00    8.75 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.75   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.33   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                 -8.75   data arrival time
-----------------------------------------------------------------------------
                                 21.08   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.56    7.55 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.51    0.01    7.57 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.66    1.09    8.66 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _042_ (net)
                  1.66    0.00    8.66 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.66   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.33   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                 -8.66   data arrival time
-----------------------------------------------------------------------------
                                 21.18   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.59    7.58 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  0.56    0.02    7.60 v _268_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.54    1.04    8.64 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                  1.54    0.00    8.64 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.64   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                         -0.32   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                 -8.64   data arrival time
-----------------------------------------------------------------------------
                                 21.19   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.56    7.55 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.51    0.01    7.57 v _403_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.54    1.02    8.59 ^ _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _036_ (net)
                  1.54    0.00    8.59 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.59   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                         -0.32   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                 -8.59   data arrival time
-----------------------------------------------------------------------------
                                 21.24   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.47    0.53    7.53 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _126_ (net)
                  0.47    0.01    7.54 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.62    1.06    8.59 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _055_ (net)
                  1.62    0.00    8.59 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.59   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.32   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                 -8.59   data arrival time
-----------------------------------------------------------------------------
                                 21.24   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.56    7.55 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.51    0.01    7.57 v _393_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.52    1.01    8.58 ^ _393_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _038_ (net)
                  1.52    0.00    8.58 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.58   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.32   29.84   library setup time
                                 29.84   data required time
-----------------------------------------------------------------------------
                                 29.84   data required time
                                 -8.58   data arrival time
-----------------------------------------------------------------------------
                                 21.26   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.56    7.55 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.51    0.01    7.56 v _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.38    0.93    8.49 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _041_ (net)
                  1.38    0.00    8.50 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.50   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                         -0.32   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                 -8.50   data arrival time
-----------------------------------------------------------------------------
                                 21.34   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.47    0.53    7.53 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _126_ (net)
                  0.47    0.01    7.53 v _339_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.44    0.95    8.48 ^ _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _047_ (net)
                  1.44    0.00    8.48 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.48   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.32   29.84   library setup time
                                 29.84   data required time
-----------------------------------------------------------------------------
                                 29.84   data required time
                                 -8.48   data arrival time
-----------------------------------------------------------------------------
                                 21.36   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.78    0.60    7.37 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  0.78    0.00    7.38 ^ _319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.57    0.46    7.84 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.05                           _160_ (net)
                  0.57    0.00    7.84 v _320_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.96    0.67    8.51 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _050_ (net)
                  0.96    0.00    8.51 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.51   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.29   29.87   library setup time
                                 29.87   data required time
-----------------------------------------------------------------------------
                                 29.87   data required time
                                 -8.51   data arrival time
-----------------------------------------------------------------------------
                                 21.36   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.56    7.55 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.51    0.01    7.57 v _397_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.36    0.92    8.49 ^ _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _037_ (net)
                  1.36    0.00    8.49 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.49   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.31   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                 21.36   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.78    0.60    7.37 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  0.78    0.01    7.38 ^ _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.37    0.25    7.63 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02                           _197_ (net)
                  0.37    0.00    7.63 v _364_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.30    0.83    8.46 ^ _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _043_ (net)
                  1.30    0.00    8.47 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.47   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                         -0.31   29.84   library setup time
                                 29.84   data required time
-----------------------------------------------------------------------------
                                 29.84   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                 21.37   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.75    0.58    7.35 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _073_ (net)
                  0.75    0.00    7.35 ^ _488_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.50    0.41    7.76 v _488_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _087_ (net)
                  0.50    0.00    7.76 v _489_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.07    0.72    8.49 ^ _489_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _061_ (net)
                  1.07    0.00    8.49 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.49   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.30   29.87   library setup time
                                 29.87   data required time
-----------------------------------------------------------------------------
                                 29.87   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                 21.38   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.78    0.60    7.37 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  0.78    0.01    7.38 ^ _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.41    0.30    7.68 v _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           _147_ (net)
                  0.41    0.00    7.68 v _304_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.22    0.79    8.47 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _053_ (net)
                  1.22    0.00    8.47 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.47   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.30   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                 21.38   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.56    7.55 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.51    0.01    7.57 v _387_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.30    0.88    8.45 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.04                           _039_ (net)
                  1.30    0.00    8.45 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.45   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.31   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                 -8.45   data arrival time
-----------------------------------------------------------------------------
                                 21.40   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.78    0.60    7.37 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  0.78    0.01    7.38 ^ _329_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.49    0.38    7.76 v _329_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _168_ (net)
                  0.49    0.00    7.77 v _331_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.01    0.68    8.45 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _048_ (net)
                  1.01    0.00    8.45 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.45   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.29   29.87   library setup time
                                 29.87   data required time
-----------------------------------------------------------------------------
                                 29.87   data required time
                                 -8.45   data arrival time
-----------------------------------------------------------------------------
                                 21.42   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.59    7.58 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  0.56    0.02    7.60 v _273_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.15    0.82    8.41 ^ _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _057_ (net)
                  1.15    0.00    8.41 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.41   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.30   29.86   library setup time
                                 29.86   data required time
-----------------------------------------------------------------------------
                                 29.86   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 21.44   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.59    7.58 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  0.56    0.00    7.58 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.17    0.83    8.41 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _062_ (net)
                  1.17    0.00    8.41 ^ _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.41   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.30   29.86   library setup time
                                 29.86   data required time
-----------------------------------------------------------------------------
                                 29.86   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 21.45   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.59    7.58 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  0.56    0.00    7.59 v _279_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.16    0.82    8.41 ^ _279_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _056_ (net)
                  1.16    0.00    8.41 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.41   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.30   29.86   library setup time
                                 29.86   data required time
-----------------------------------------------------------------------------
                                 29.86   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 21.45   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.59    7.58 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  0.56    0.01    7.59 v _495_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.10    0.79    8.37 ^ _495_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _060_ (net)
                  1.10    0.00    8.38 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.38   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                         -0.30   29.85   library setup time
                                 29.85   data required time
-----------------------------------------------------------------------------
                                 29.85   data required time
                                 -8.38   data arrival time
-----------------------------------------------------------------------------
                                 21.47   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.78    0.60    7.37 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  0.78    0.01    7.38 ^ _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.42    0.31    7.69 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           _194_ (net)
                  0.42    0.00    7.69 v _360_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.05    0.69    8.38 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _044_ (net)
                  1.05    0.00    8.39 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.39   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.29   29.87   library setup time
                                 29.87   data required time
-----------------------------------------------------------------------------
                                 29.87   data required time
                                 -8.39   data arrival time
-----------------------------------------------------------------------------
                                 21.48   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.56    7.55 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.51    0.01    7.56 v _408_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.17    0.81    8.37 ^ _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _035_ (net)
                  1.17    0.00    8.38 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.38   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.30   29.86   library setup time
                                 29.86   data required time
-----------------------------------------------------------------------------
                                 29.86   data required time
                                 -8.38   data arrival time
-----------------------------------------------------------------------------
                                 21.48   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.75    0.58    7.35 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _073_ (net)
                  0.75    0.01    7.36 ^ _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.50    0.40    7.76 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _074_ (net)
                  0.50    0.00    7.76 v _475_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.90    0.62    8.39 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _063_ (net)
                  0.90    0.00    8.39 ^ _537_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.39   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.28   29.88   library setup time
                                 29.88   data required time
-----------------------------------------------------------------------------
                                 29.88   data required time
                                 -8.39   data arrival time
-----------------------------------------------------------------------------
                                 21.49   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.47    0.53    7.53 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _126_ (net)
                  0.47    0.01    7.54 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.22    0.82    8.36 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _054_ (net)
                  1.22    0.00    8.36 ^ _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.36   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.30   29.86   library setup time
                                 29.86   data required time
-----------------------------------------------------------------------------
                                 29.86   data required time
                                 -8.36   data arrival time
-----------------------------------------------------------------------------
                                 21.50   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.59    7.58 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  0.56    0.01    7.60 v _346_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  1.02    0.76    8.35 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.04                           _046_ (net)
                  1.02    0.00    8.36 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.36   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.29   29.87   library setup time
                                 29.87   data required time
-----------------------------------------------------------------------------
                                 29.87   data required time
                                 -8.36   data arrival time
-----------------------------------------------------------------------------
                                 21.51   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.78    0.60    7.37 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  0.78    0.01    7.38 ^ _312_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.47    0.37    7.75 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _154_ (net)
                  0.47    0.00    7.75 v _313_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.85    0.59    8.34 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _051_ (net)
                  0.85    0.00    8.34 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.34   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.15   30.40 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00   30.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.15   clock uncertainty
                          0.00   30.15   clock reconvergence pessimism
                         -0.28   29.87   library setup time
                                 29.87   data required time
-----------------------------------------------------------------------------
                                 29.87   data required time
                                 -8.34   data arrival time
-----------------------------------------------------------------------------
                                 21.52   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.21    1.26    1.71 ^ _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net45 (net)
                  1.21    0.01    1.72 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.24    0.45    2.18 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[17] (net)
                  0.24    0.00    2.18 ^ io_out[17] (out)
                                  2.18   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                 21.57   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.78    0.60    7.37 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _146_ (net)
                  0.78    0.00    7.38 ^ _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.41    0.30    7.67 v _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03                           _165_ (net)
                  0.41    0.00    7.67 v _326_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.91    0.61    8.28 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _049_ (net)
                  0.91    0.00    8.28 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.28   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.28   29.88   library setup time
                                 29.88   data required time
-----------------------------------------------------------------------------
                                 29.88   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 21.59   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.18    1.24    1.70 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                  1.18    0.01    1.71 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.24    0.45    2.16 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[8] (net)
                  0.24    0.00    2.16 ^ io_out[8] (out)
                                  2.16   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 21.59   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.59    7.58 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  0.56    0.01    7.59 v _498_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.91    0.68    8.27 ^ _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _059_ (net)
                  0.91    0.00    8.27 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.27   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.28   29.88   library setup time
                                 29.88   data required time
-----------------------------------------------------------------------------
                                 29.88   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                 21.61   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.09    1.19    1.64 ^ _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.10                           net52 (net)
                  1.09    0.00    1.65 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.24    0.44    2.09 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[23] (net)
                  0.24    0.00    2.09 ^ io_out[23] (out)
                                  2.09   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                 21.66   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.09    1.18    1.64 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net46 (net)
                  1.09    0.01    1.65 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.44    2.08 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[18] (net)
                  0.23    0.00    2.09 ^ io_out[18] (out)
                                  2.09   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                 21.66   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.56    7.55 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.15                           _188_ (net)
                  0.51    0.01    7.56 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.89    0.65    8.21 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _040_ (net)
                  0.89    0.00    8.21 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.21   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.28   29.88   library setup time
                                 29.88   data required time
-----------------------------------------------------------------------------
                                 29.88   data required time
                                 -8.21   data arrival time
-----------------------------------------------------------------------------
                                 21.67   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.10    1.19    1.63 ^ _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.10                           net44 (net)
                  1.10    0.00    1.63 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.24    0.44    2.07 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[16] (net)
                  0.24    0.00    2.07 ^ io_out[16] (out)
                                  2.07   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 21.68   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.09    1.18    1.62 ^ _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.10                           net68 (net)
                  1.09    0.00    1.62 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.24    0.44    2.06 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[9] (net)
                  0.24    0.00    2.07 ^ io_out[9] (out)
                                  2.07   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 21.68   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.02    1.14    1.60 ^ _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net51 (net)
                  1.02    0.01    1.60 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.43    2.04 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[22] (net)
                  0.23    0.00    2.04 ^ io_out[22] (out)
                                  2.04   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                 21.71   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.01    1.14    1.59 ^ _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net65 (net)
                  1.01    0.01    1.60 ^ output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.43    2.03 ^ output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  0.23    0.00    2.03 ^ io_out[6] (out)
                                  2.03   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                 21.72   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _369_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.58    0.48    7.25 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.10                           _202_ (net)
                  0.58    0.00    7.25 ^ _419_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.47    0.39    7.64 v _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.04                           _243_ (net)
                  0.47    0.00    7.64 v _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.73    0.52    8.16 ^ _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _033_ (net)
                  0.73    0.00    8.16 ^ _507_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.16   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.27   29.89   library setup time
                                 29.89   data required time
-----------------------------------------------------------------------------
                                 29.89   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                 21.73   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.00    1.13    1.59 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.09                           net40 (net)
                  1.00    0.00    1.59 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.43    2.02 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[12] (net)
                  0.23    0.00    2.02 ^ io_out[12] (out)
                                  2.02   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                 21.73   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.47    0.53    7.53 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _126_ (net)
                  0.47    0.01    7.53 v _309_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.85    0.61    8.14 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.02                           _052_ (net)
                  0.85    0.00    8.14 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.14   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.24 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.28   29.88   library setup time
                                 29.88   data required time
-----------------------------------------------------------------------------
                                 29.88   data required time
                                 -8.14   data arrival time
-----------------------------------------------------------------------------
                                 21.74   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.97    1.11    1.57 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  0.97    0.01    1.57 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.43    2.00 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[15] (net)
                  0.23    0.00    2.00 ^ io_out[15] (out)
                                  2.00   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 21.75   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wbs_we_i (in)
     2    0.00                           wbs_we_i (net)
                  0.05    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.40    0.39    6.41 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    12    0.06                           net36 (net)
                  0.40    0.00    6.41 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.39    0.36    6.77 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.03                           _072_ (net)
                  0.39    0.00    6.77 ^ _369_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.58    0.48    7.25 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.10                           _202_ (net)
                  0.58    0.00    7.25 ^ _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.25    0.17    7.42 v _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _247_ (net)
                  0.25    0.00    7.42 v _426_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.08    0.69    8.11 ^ _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.03                           _032_ (net)
                  1.08    0.00    8.11 ^ _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.11   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.30   29.86   library setup time
                                 29.86   data required time
-----------------------------------------------------------------------------
                                 29.86   data required time
                                 -8.11   data arrival time
-----------------------------------------------------------------------------
                                 21.75   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.99    1.12    1.56 ^ _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.09                           net53 (net)
                  0.99    0.00    1.57 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.43    2.00 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[24] (net)
                  0.23    0.00    2.00 ^ io_out[24] (out)
                                  2.00   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 21.75   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.59    7.58 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.17                           _071_ (net)
                  0.56    0.01    7.59 v _414_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                  0.65    0.54    8.13 ^ _414_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     2    0.02                           _034_ (net)
                  0.65    0.00    8.14 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.14   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.27   29.90   library setup time
                                 29.90   data required time
-----------------------------------------------------------------------------
                                 29.90   data required time
                                 -8.14   data arrival time
-----------------------------------------------------------------------------
                                 21.76   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.98    1.12    1.56 ^ _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.09                           net42 (net)
                  0.98    0.00    1.56 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.43    1.99 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[14] (net)
                  0.23    0.00    1.99 ^ io_out[14] (out)
                                  1.99   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 21.76   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.88    1.06    1.51 ^ _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net60 (net)
                  0.88    0.01    1.52 ^ output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.24    0.42    1.94 ^ output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[30] (net)
                  0.24    0.00    1.94 ^ io_out[30] (out)
                                  1.94   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                 21.81   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.88    1.06    1.51 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net39 (net)
                  0.88    0.01    1.52 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.41    1.93 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[11] (net)
                  0.23    0.00    1.93 ^ io_out[11] (out)
                                  1.93   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                 21.82   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.88    1.06    1.50 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net48 (net)
                  0.88    0.01    1.51 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.42    1.92 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[1] (net)
                  0.23    0.00    1.92 ^ io_out[1] (out)
                                  1.92   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 21.83   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.86    1.05    1.50 ^ _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.08                           net55 (net)
                  0.86    0.00    1.50 ^ output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.41    1.91 ^ output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[26] (net)
                  0.23    0.00    1.91 ^ io_out[26] (out)
                                  1.91   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                 21.84   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.84    1.03    1.49 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net37 (net)
                  0.84    0.01    1.49 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.41    1.91 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[0] (net)
                  0.23    0.00    1.91 ^ io_out[0] (out)
                                  1.91   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                 21.84   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.84    1.03    1.49 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.08                           net56 (net)
                  0.84    0.00    1.49 ^ output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.41    1.90 ^ output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[27] (net)
                  0.23    0.00    1.90 ^ io_out[27] (out)
                                  1.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 21.85   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.85    1.04    1.49 ^ _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.08                           net49 (net)
                  0.85    0.00    1.49 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.41    1.90 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[20] (net)
                  0.23    0.00    1.90 ^ io_out[20] (out)
                                  1.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 21.85   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.84    1.03    1.49 ^ _537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.08                           net63 (net)
                  0.84    0.00    1.49 ^ output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.41    1.90 ^ output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[4] (net)
                  0.23    0.00    1.90 ^ io_out[4] (out)
                                  1.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 21.85   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.83    1.03    1.48 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net66 (net)
                  0.83    0.00    1.48 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.41    1.89 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[7] (net)
                  0.23    0.00    1.89 ^ io_out[7] (out)
                                  1.89   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 21.86   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.83    1.02    1.48 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net38 (net)
                  0.83    0.01    1.48 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.41    1.89 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[10] (net)
                  0.23    0.00    1.89 ^ io_out[10] (out)
                                  1.89   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 21.86   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.83    1.03    1.48 ^ _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.07                           net50 (net)
                  0.83    0.00    1.48 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.41    1.89 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[21] (net)
                  0.23    0.00    1.89 ^ io_out[21] (out)
                                  1.89   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 21.86   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.80    1.01    1.46 ^ _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.07                           net41 (net)
                  0.80    0.00    1.46 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.40    1.87 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[13] (net)
                  0.23    0.00    1.87 ^ io_out[13] (out)
                                  1.87   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 21.88   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.79    1.00    1.46 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net47 (net)
                  0.79    0.00    1.46 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.40    1.86 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[19] (net)
                  0.23    0.00    1.86 ^ io_out[19] (out)
                                  1.86   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                 21.89   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.76    0.98    1.44 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.07                           net58 (net)
                  0.76    0.00    1.44 ^ output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.40    1.84 ^ output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[29] (net)
                  0.23    0.00    1.84 ^ io_out[29] (out)
                                  1.84   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                 21.91   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.74    0.97    1.42 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.07                           net57 (net)
                  0.74    0.00    1.42 ^ output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.40    1.82 ^ output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[28] (net)
                  0.23    0.00    1.82 ^ io_out[28] (out)
                                  1.82   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                 21.93   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.72    0.96    1.41 ^ _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net59 (net)
                  0.72    0.00    1.42 ^ output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.39    1.81 ^ output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[2] (net)
                  0.23    0.00    1.81 ^ io_out[2] (out)
                                  1.81   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 21.94   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.64    0.91    1.36 ^ _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06                           net64 (net)
                  0.64    0.00    1.37 ^ output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.38    1.75 ^ output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[5] (net)
                  0.22    0.00    1.75 ^ io_out[5] (out)
                                  1.75   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 22.00   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.07    0.17    0.44 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.07    0.00    0.44 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.58    0.87    1.31 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.05                           net61 (net)
                  0.58    0.00    1.31 ^ output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.37    1.69 ^ output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[31] (net)
                  0.22    0.00    1.69 ^ io_out[31] (out)
                                  1.69   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 22.06   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.55    0.86    1.31 ^ _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05                           net62 (net)
                  0.55    0.00    1.31 ^ output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.23    0.37    1.68 ^ output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[3] (net)
                  0.23    0.00    1.68 ^ io_out[3] (out)
                                  1.68   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 22.07   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.12    0.06    0.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00    0.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.20    0.27 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00    0.27 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.18    0.45 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_3__leaf_wb_clk_i (net)
                  0.08    0.00    0.45 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.48    0.81    1.26 ^ _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04                           net54 (net)
                  0.48    0.00    1.27 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.22    0.36    1.62 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[25] (net)
                  0.22    0.00    1.62 ^ io_out[25] (out)
                                  1.62   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 22.13   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================

======================= Slowest Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.44    0.17    6.17 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.44    0.00    6.17 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.45    2.15    8.33 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  1.45    0.00    8.33 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  3.43    4.76   13.09 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  3.43    0.00   13.09 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  2.04    4.46   17.56 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  2.04    0.00   17.56 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  6.80    5.32   22.88 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  6.80    0.00   22.88 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 22.88   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    1.88   34.64 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.90    0.00   34.65 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.40   clock uncertainty
                          0.00   34.40   clock reconvergence pessimism
                          2.22   36.61   library recovery time
                                 36.61   data required time
-----------------------------------------------------------------------------
                                 36.61   data required time
                                -22.88   data arrival time
-----------------------------------------------------------------------------
                                 13.73   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                 15.93   12.21   51.63 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                 15.93    0.00   51.63 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  8.45   11.68   63.31 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.06                           _111_ (net)
                  8.45    0.00   63.32 ^ _265_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  1.52    4.75   68.07 ^ _265_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01                           _114_ (net)
                  1.52    0.00   68.07 ^ _266_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  2.72    1.65   69.71 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01                           _115_ (net)
                  2.72    0.00   69.72 v _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 22.70   17.42   87.13 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                 22.70    0.00   87.14 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 87.14   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.29   34.57   clock reconvergence pessimism
                         -5.63   28.94   library setup time
                                 28.94   data required time
-----------------------------------------------------------------------------
                                 28.94   data required time
                                -87.14   data arrival time
-----------------------------------------------------------------------------
                                -58.20   slack (VIOLATED)



======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.23    0.93    9.21 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  1.23    0.00    9.22 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.22   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.24   30.86   library recovery time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                 -9.22   data arrival time
-----------------------------------------------------------------------------
                                 21.65   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.12    2.55    3.52 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  2.12    0.01    3.52 ^ _256_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.25    1.10    4.62 v _256_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.04                           _105_ (net)
                  1.25    0.00    4.63 v _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  0.62    1.48    6.10 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  0.62    0.00    6.10 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                  2.47    1.74    7.85 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                  2.47    0.00    7.85 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  1.58    1.67    9.52 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.06                           _111_ (net)
                  1.58    0.00    9.53 ^ _265_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  0.30    0.65   10.18 ^ _265_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01                           _114_ (net)
                  0.30    0.00   10.18 ^ _266_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  0.58    0.35   10.53 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01                           _115_ (net)
                  0.58    0.00   10.53 v _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.74    2.51   13.04 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                  3.74    0.00   13.05 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.05   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.05   30.66   clock reconvergence pessimism
                         -0.70   29.96   library setup time
                                 29.96   data required time
-----------------------------------------------------------------------------
                                 29.96   data required time
                                -13.05   data arrival time
-----------------------------------------------------------------------------
                                 16.91   slack (MET)



======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.05    0.02    6.02 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.05    0.00    6.02 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.20    6.23 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.18    0.00    6.23 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.45    0.46    6.69 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.45    0.00    6.70 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.26    0.41    7.10 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.26    0.00    7.10 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.57    0.42    7.53 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  0.57    0.00    7.53 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.53   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                          0.03   30.19   library recovery time
                                 30.19   data required time
-----------------------------------------------------------------------------
                                 30.19   data required time
                                 -7.53   data arrival time
-----------------------------------------------------------------------------
                                 22.66   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 ^ input external delay
                  0.09    0.04    6.04 ^ wbs_cyc_i (in)
     2    0.01                           wbs_cyc_i (net)
                  0.09    0.00    6.04 ^ input34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.12    0.17    6.20 ^ input34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01                           net34 (net)
                  0.12    0.00    6.20 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.44    6.64 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    12    0.09                           _068_ (net)
                  0.49    0.01    6.64 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.43    0.35    6.99 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
    10    0.08                           _070_ (net)
                  0.43    0.00    6.99 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.47    0.53    7.53 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.14                           _126_ (net)
                  0.47    0.01    7.54 v _352_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.89    1.21    8.75 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.06                           _045_ (net)
                  1.89    0.00    8.75 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.75   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.12    0.06   30.06 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.12    0.00   30.06 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.18   30.24 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.11    0.00   30.25 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.08    0.16   30.41 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.06                           clknet_2_0__leaf_wb_clk_i (net)
                  0.08    0.00   30.41 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.16   clock uncertainty
                          0.00   30.16   clock reconvergence pessimism
                         -0.33   29.83   library setup time
                                 29.83   data required time
-----------------------------------------------------------------------------
                                 29.83   data required time
                                 -8.75   data arrival time
-----------------------------------------------------------------------------
                                 21.08   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================

======================= Slowest Corner ===================================

Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  1.34    0.69    0.69 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00    0.69 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.36    3.05 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00    3.05 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.90    2.08    5.13 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_3__leaf_wb_clk_i (net)
                  0.90    0.00    5.13 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                 13.86   17.01   22.14 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.11                           net67 (net)
                 13.86    0.01   22.15 ^ _259_/A4 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                  5.52    5.96   28.11 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     6    0.03                           _108_ (net)
                  5.52    0.00   28.11 v _260_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  2.84   11.30   39.41 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  2.84    0.00   39.42 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                 15.93   12.21   51.63 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                 15.93    0.00   51.63 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  8.45   11.68   63.31 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.06                           _111_ (net)
                  8.45    0.00   63.32 ^ _265_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  1.52    4.75   68.07 ^ _265_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01                           _114_ (net)
                  1.52    0.00   68.07 ^ _266_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  2.72    1.65   69.71 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01                           _115_ (net)
                  2.72    0.00   69.72 v _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                 22.70   17.42   87.13 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                 22.70    0.00   87.14 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 87.14   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  1.34    0.62   30.62 ^ wb_clk_i (in)
     2    0.03                           wb_clk_i (net)
                  1.34    0.00   30.62 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  1.19    2.14   32.76 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  1.19    0.00   32.76 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.74    1.76   34.53 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.74    0.00   34.53 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   34.28   clock uncertainty
                          0.29   34.57   clock reconvergence pessimism
                         -5.63   28.94   library setup time
                                 28.94   data required time
-----------------------------------------------------------------------------
                                 28.94   data required time
                                -87.14   data arrival time
-----------------------------------------------------------------------------
                                -58.20   slack (VIOLATED)



======================= Typical Corner ===================================

No paths found.

======================= Fastest Corner ===================================

No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

======================= Slowest Corner ===================================

max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
ANTENNA__519__D/I                      25.00   28.48   -3.48 (VIOLATED)
_352_/ZN                               25.00   28.48   -3.48 (VIOLATED)
_519_/D                                25.00   28.48   -3.48 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_352_/ZN                                0.05    0.06   -0.01 (VIOLATED)


======================= Typical Corner ===================================


======================= Fastest Corner ===================================


===========================================================================
max slew violation count 3
max fanout violation count 0
max cap violation count 1
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns -1144.16
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns -58.20
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack -58.20

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.65
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================

======================== Slowest Corner ==================================

Clock wb_clk_i
Latency      CRPR       Skew
_509_/CLK ^
   5.13
_525_/CLK ^
   4.53     -0.29       0.32


======================= Typical Corner ===================================

Clock wb_clk_i
Latency      CRPR       Skew
_536_/CLK ^
   0.97
_525_/CLK ^
   0.85     -0.05       0.06


======================= Fastest Corner ===================================

Clock wb_clk_i
Latency      CRPR       Skew
_536_/CLK ^
   0.45
_525_/CLK ^
   0.40     -0.03       0.03

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================


======================= Slowest Corner =================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.05e-05   1.70e-05   5.60e-09   8.76e-05  38.0%
Combinational          6.03e-05   8.18e-05   9.44e-07   1.43e-04  62.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-04   9.88e-05   9.50e-07   2.31e-04 100.0%
                          56.7%      42.9%       0.4%

======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.08e-04   7.15e-05   3.36e-09   3.80e-04  37.0%
Combinational          3.01e-04   3.46e-04   1.25e-07   6.47e-04  63.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.09e-04   4.17e-04   1.29e-07   1.03e-03 100.0%
                          59.4%      40.6%       0.0%


======================= Fastest Corner =================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-04   1.98e-04   8.91e-09   1.12e-03  35.8%
Combinational          1.05e-03   9.58e-04   3.48e-07   2.01e-03  64.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.98e-03   1.16e-03   3.57e-07   3.13e-03 100.0%
                          63.1%      36.9%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 13964 u^2 18% utilization.
area_report_end
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing SDF files for all corners...
Writing SDF for the ff corner to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/results/routing/mca/process_corner_nom/cntr_example.ff.sdf...
Writing SDF for the ss corner to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/results/routing/mca/process_corner_nom/cntr_example.ss.sdf...
Writing SDF for the tt corner to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/results/routing/mca/process_corner_nom/cntr_example.tt.sdf...
Writing timing models for all corners...
Writing timing models for the ff corner to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/results/routing/mca/process_corner_nom/cntr_example.ff.lib...
Writing timing models for the ss corner to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/results/routing/mca/process_corner_nom/cntr_example.ss.lib...
Writing timing models for the tt corner to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/results/routing/mca/process_corner_nom/cntr_example.tt.lib...
