use cmemu_common::Address;

pub const DISPLAY: &str = "TRIGSRC";
pub const OFFSET: u32 = 0x10;
/// 0x400c4010
pub const ADDR: Address = super::ADDR.offset(OFFSET);
pub const BIT_SIZE: u8 = 32;
pub const RESET_VALUE: u32 = 0x00000000;
pub const RESET_MASK: u32 = 0xffffffff;
/// Polarity of stop source.
///
///
///
/// Change only while STAT.STATE is IDLE.
pub mod STOP_POL {
    #![allow(clippy::cast_lossless)]
    use core::ops::RangeInclusive;
    pub const BIT_RANGE: RangeInclusive<u8> = 13..=13;
    pub const BIT_MASK: u32 = 0x00002000;
    pub const BIT_WIDTH: u8 = 1;
    pub const RESET_VALUE: u32 = 0x0;
    pub const WRITABLE: bool = true;
    pub use self::Named as E;
    pub mod Named {
        /// TDC conversion stops when low level is detected.
        pub const LOW: u32 = 1;
        /// TDC conversion stops when high level is detected.
        pub const HIGH: u32 = 0;
    }
}
/// Select stop source from the asynchronous AUX event bus.
///
///
///
/// Change only while STAT.STATE is IDLE.
pub mod STOP_SRC {
    #![allow(clippy::cast_lossless)]
    use core::ops::RangeInclusive;
    pub const BIT_RANGE: RangeInclusive<u8> = 8..=12;
    pub const BIT_MASK: u32 = 0x00001f00;
    pub const BIT_WIDTH: u8 = 5;
    pub const RESET_VALUE: u32 = 0x0;
    pub const WRITABLE: bool = true;
    pub use self::Named as E;
    pub mod Named {
        /// Select TDC Prescaler event which is generated by configuration of PRECTL.
        pub const TDC_PRE: u32 = 31;
        /// AUX_EVCTL:EVSTAT1.MCU_EV
        pub const MCU_EV: u32 = 30;
        /// AUX_EVCTL:EVSTAT1.ACLK_REF
        pub const ACLK_REF: u32 = 29;
        /// AUX_EVCTL:EVSTAT1.AUXIO15
        pub const AUXIO15: u32 = 28;
        /// AUX_EVCTL:EVSTAT1.AUXIO14
        pub const AUXIO14: u32 = 27;
        /// AUX_EVCTL:EVSTAT1.AUXIO13
        pub const AUXIO13: u32 = 26;
        /// AUX_EVCTL:EVSTAT1.AUXIO12
        pub const AUXIO12: u32 = 25;
        /// AUX_EVCTL:EVSTAT1.AUXIO11
        pub const AUXIO11: u32 = 24;
        /// AUX_EVCTL:EVSTAT1.AUXIO10
        pub const AUXIO10: u32 = 23;
        /// AUX_EVCTL:EVSTAT1.AUXIO9
        pub const AUXIO9: u32 = 22;
        /// AUX_EVCTL:EVSTAT1.AUXIO8
        pub const AUXIO8: u32 = 21;
        /// AUX_EVCTL:EVSTAT1.AUXIO7
        pub const AUXIO7: u32 = 20;
        /// AUX_EVCTL:EVSTAT1.AUXIO6
        pub const AUXIO6: u32 = 19;
        /// AUX_EVCTL:EVSTAT1.AUXIO5
        pub const AUXIO5: u32 = 18;
        /// AUX_EVCTL:EVSTAT1.AUXIO4
        pub const AUXIO4: u32 = 17;
        /// AUX_EVCTL:EVSTAT1.AUXIO3
        pub const AUXIO3: u32 = 16;
        /// AUX_EVCTL:EVSTAT0.AUXIO2
        pub const AUXIO2: u32 = 15;
        /// AUX_EVCTL:EVSTAT0.AUXIO1
        pub const AUXIO1: u32 = 14;
        /// AUX_EVCTL:EVSTAT0.AUXIO0
        pub const AUXIO0: u32 = 13;
        /// AUX_EVCTL:EVSTAT0.AON_PROG_WU
        pub const AON_PROG_WU: u32 = 12;
        /// AUX_EVCTL:EVSTAT0.AON_SW
        pub const AON_SW: u32 = 11;
        /// AUX_EVCTL:EVSTAT0.OBSMUX1
        pub const OBSMUX1: u32 = 10;
        /// AUX_EVCTL:EVSTAT0.OBSMUX0
        pub const OBSMUX0: u32 = 9;
        /// AUX_EVCTL:EVSTAT0.ADC_FIFO_ALMOST_FULL
        pub const ADC_FIFO_ALMOST_FULL: u32 = 8;
        /// AUX_EVCTL:EVSTAT0.ADC_DONE
        pub const ADC_DONE: u32 = 7;
        /// AUX_EVCTL:EVSTAT0.SMPH_AUTOTAKE_DONE
        pub const SMPH_AUTOTAKE_DONE: u32 = 6;
        /// AUX_EVCTL:EVSTAT0.TIMER1_EV
        pub const TIMER1_EV: u32 = 5;
        /// AUX_EVCTL:EVSTAT0.TIMER0_EV
        pub const TIMER0_EV: u32 = 4;
        /// AUX_ANAIF:ISRCCTL.RESET_N
        pub const ISRC_RESET: u32 = 3;
        /// AUX_EVCTL:EVSTAT0.AUX_COMPB
        pub const AUX_COMPB: u32 = 2;
        /// AUX_EVCTL:EVSTAT0.AUX_COMPA
        pub const AUX_COMPA: u32 = 1;
        /// AUX_EVCTL:EVSTAT0.AON_RTC_CH2
        pub const AON_RTC_CH2: u32 = 0;
    }
}
/// Polarity of start source.
///
///
///
/// Change only while STAT.STATE is IDLE.
pub mod START_POL {
    #![allow(clippy::cast_lossless)]
    use core::ops::RangeInclusive;
    pub const BIT_RANGE: RangeInclusive<u8> = 5..=5;
    pub const BIT_MASK: u32 = 0x00000020;
    pub const BIT_WIDTH: u8 = 1;
    pub const RESET_VALUE: u32 = 0x0;
    pub const WRITABLE: bool = true;
    pub use self::Named as E;
    pub mod Named {
        /// TDC conversion starts when low level is detected.
        pub const LOW: u32 = 1;
        /// TDC conversion starts when high level is detected.
        pub const HIGH: u32 = 0;
    }
}
/// Select start source from the asynchronous AUX event bus.
///
///
///
/// Change only while STAT.STATE is IDLE.
pub mod START_SRC {
    #![allow(clippy::cast_lossless)]
    use core::ops::RangeInclusive;
    pub const BIT_RANGE: RangeInclusive<u8> = 0..=4;
    pub const BIT_MASK: u32 = 0x0000001f;
    pub const BIT_WIDTH: u8 = 5;
    pub const RESET_VALUE: u32 = 0x0;
    pub const WRITABLE: bool = true;
    pub use self::Named as E;
    pub mod Named {
        /// Select TDC Prescaler event which is generated by configuration of PRECTL.
        pub const TDC_PRE: u32 = 31;
        /// AUX_EVCTL:EVSTAT1.MCU_EV
        pub const MCU_EV: u32 = 30;
        /// AUX_EVCTL:EVSTAT1.ACLK_REF
        pub const ACLK_REF: u32 = 29;
        /// AUX_EVCTL:EVSTAT1.AUXIO15
        pub const AUXIO15: u32 = 28;
        /// AUX_EVCTL:EVSTAT1.AUXIO14
        pub const AUXIO14: u32 = 27;
        /// AUX_EVCTL:EVSTAT1.AUXIO13
        pub const AUXIO13: u32 = 26;
        /// AUX_EVCTL:EVSTAT1.AUXIO12
        pub const AUXIO12: u32 = 25;
        /// AUX_EVCTL:EVSTAT1.AUXIO11
        pub const AUXIO11: u32 = 24;
        /// AUX_EVCTL:EVSTAT1.AUXIO10
        pub const AUXIO10: u32 = 23;
        /// AUX_EVCTL:EVSTAT1.AUXIO9
        pub const AUXIO9: u32 = 22;
        /// AUX_EVCTL:EVSTAT1.AUXIO8
        pub const AUXIO8: u32 = 21;
        /// AUX_EVCTL:EVSTAT1.AUXIO7
        pub const AUXIO7: u32 = 20;
        /// AUX_EVCTL:EVSTAT1.AUXIO6
        pub const AUXIO6: u32 = 19;
        /// AUX_EVCTL:EVSTAT1.AUXIO5
        pub const AUXIO5: u32 = 18;
        /// AUX_EVCTL:EVSTAT1.AUXIO4
        pub const AUXIO4: u32 = 17;
        /// AUX_EVCTL:EVSTAT1.AUXIO3
        pub const AUXIO3: u32 = 16;
        /// AUX_EVCTL:EVSTAT0.AUXIO2
        pub const AUXIO2: u32 = 15;
        /// AUX_EVCTL:EVSTAT0.AUXIO1
        pub const AUXIO1: u32 = 14;
        /// AUX_EVCTL:EVSTAT0.AUXIO0
        pub const AUXIO0: u32 = 13;
        /// AUX_EVCTL:EVSTAT0.AON_PROG_WU
        pub const AON_PROG_WU: u32 = 12;
        /// AUX_EVCTL:EVSTAT0.AON_SW
        pub const AON_SW: u32 = 11;
        /// AUX_EVCTL:EVSTAT0.OBSMUX1
        pub const OBSMUX1: u32 = 10;
        /// AUX_EVCTL:EVSTAT0.OBSMUX0
        pub const OBSMUX0: u32 = 9;
        /// AUX_EVCTL:EVSTAT0.ADC_FIFO_ALMOST_FULL
        pub const ADC_FIFO_ALMOST_FULL: u32 = 8;
        /// AUX_EVCTL:EVSTAT0.ADC_DONE
        pub const ADC_DONE: u32 = 7;
        /// AUX_EVCTL:EVSTAT0.SMPH_AUTOTAKE_DONE
        pub const SMPH_AUTOTAKE_DONE: u32 = 6;
        /// AUX_EVCTL:EVSTAT0.TIMER1_EV
        pub const TIMER1_EV: u32 = 5;
        /// AUX_EVCTL:EVSTAT0.TIMER0_EV
        pub const TIMER0_EV: u32 = 4;
        /// AUX_ANAIF:ISRCCTL.RESET_N
        pub const ISRC_RESET: u32 = 3;
        /// AUX_EVCTL:EVSTAT0.AUX_COMPB
        pub const AUX_COMPB: u32 = 2;
        /// AUX_EVCTL:EVSTAT0.AUX_COMPA
        pub const AUX_COMPA: u32 = 1;
        /// AUX_EVCTL:EVSTAT0.AON_RTC_CH2
        pub const AON_RTC_CH2: u32 = 0;
    }
}

pub use HwRegisterImpl::Register;

pub mod HwRegisterImpl {
    #![allow(
        clippy::cast_lossless,
        clippy::identity_op,
        clippy::must_use_candidate,
        clippy::new_without_default,
        clippy::no_effect,
        clippy::no_effect_underscore_binding,
        clippy::return_self_not_must_use,
        unused_braces
    )]
    use cmemu_common::HwRegister;
    use log::warn;
    use modular_bitfield::prelude::*;

    #[derive(Clone, Copy, Debug)]
    pub struct Register {
        content: Bitfields,
    }

    #[repr(u32)]
    #[bitfield]
    #[derive(Clone, Copy, Debug)]
    pub struct Bitfields {
        pub START_SRC: B5,
        pub START_POL: B1,
        pub reserved_6_8: B2,
        pub STOP_SRC: B5,
        pub STOP_POL: B1,
        pub reserved_14_32: B18,
    }

    impl HwRegister for Register {
        const RESERVED_BITS_MASK: u32 = 0xffffc0c0;
        const READ_ONLY_BITS_MASK: u32 = 0x00000000;
        const WRITE_ONLY_BITS_MASK: u32 = 0x00000000;

        fn read(&self) -> u32 {
            u32::from(self.content)
        }

        fn mutate(&mut self, word: u32) {
            let old_val: u32 = self.read();
            let mut new_val: u32 = word;

            // Check if modifies reserved bits
            if old_val & Self::RESERVED_BITS_MASK != new_val & Self::RESERVED_BITS_MASK {
                warn!(target: "cc2650_constants::AUX_TDCIF::TRIGSRC", "Changing reserved bits of {}", super::DISPLAY);
            }
            // Check if modifies read only bits
            if old_val & Self::READ_ONLY_BITS_MASK != new_val & Self::READ_ONLY_BITS_MASK {
                warn!(
                    target: "cc2650_constants::AUX_TDCIF::TRIGSRC",
                    "Changing read only bits of {}, write to read only bits is ignored",
                    super::DISPLAY
                );
                // replace read only bits in `val` with original value in `self.0`
                new_val =
                    (new_val & !Self::READ_ONLY_BITS_MASK) | (old_val & Self::READ_ONLY_BITS_MASK);
            }
            self.content = Bitfields::from(new_val);
        }
    }

    impl Register {
        pub fn new() -> Self {
            Self {
                content: Bitfields::from(super::RESET_VALUE),
            }
        }

        pub fn bitfields(self) -> Bitfields {
            self.content
        }

        pub fn mut_bitfields(&mut self) -> &mut Bitfields {
            &mut self.content
        }

        pub fn mutate_copy(&self, mutator: fn(Bitfields) -> Bitfields) -> Self {
            Self {
                content: mutator(self.content),
            }
        }
    }

    impl From<u32> for Register {
        fn from(item: u32) -> Self {
            Self {
                content: Bitfields::from(item),
            }
        }
    }

    impl From<Register> for u32 {
        fn from(item: Register) -> Self {
            Self::from(item.content)
        }
    }
}
