$date
Thu Nov 14 12:17:44 2024
$end
$version
Aldec HDL Simulator Version  15.0.260
$end
$timescale
1 ps
$end

$scope module vector0_tb $end
$var wire 1 ! tb_mismatch $end
$var reg 3 " vec [2:0] $end
$var reg 3 # outv_ref [2:0] $end
$var reg 3 $ outv_dut [2:0] $end
$var reg 1 % o2_ref $end
$var reg 1 & o2_dut $end
$var reg 1 ' o1_ref $end
$var reg 1 ( o1_dut $end
$var reg 1 ) o0_ref $end
$var reg 1 * o0_dut $end

$scope module stim1 $end
$var wire 1 + clk $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
0!
b0 "
b0 #
b0 $
0%
0&
0'
0(
0)
0*
0+
$end
#5
1+
#10
0+
#15
1+
b1 "
b1 $
1)
b1 #
1*
#20
0+
#25
1+
b10 "
b10 $
0)
1'
b10 #
0*
1(
#30
0+
#35
1+
b11 "
b11 $
1)
b11 #
1*
#40
0+
#45
1+
b100 "
b100 $
0)
0'
1%
b100 #
0*
0(
1&
#50
0+
#55
1+
b101 "
b101 $
1)
b101 #
1*
#60
0+
#65
1+
b110 "
b110 $
0)
1'
b110 #
0*
1(
#70
0+
#75
1+
b111 "
b111 $
1)
b111 #
1*
#80
0+
#85
1+
b0 "
b0 $
0)
0'
0%
b0 #
0*
0(
0&
#90
0+
#95
1+
b1 "
b1 $
1)
b1 #
1*
#97
