
Telem_gsm_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009628  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  080097b8  080097b8  0000a7b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009bc8  08009bc8  0000b068  2**0
                  CONTENTS
  4 .ARM          00000008  08009bc8  08009bc8  0000abc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009bd0  08009bd0  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bd0  08009bd0  0000abd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009bd4  08009bd4  0000abd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08009bd8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b068  2**0
                  CONTENTS
 10 .bss          00000c14  20000068  20000068  0000b068  2**2
                  ALLOC
 11 ._user_heap_stack 00003004  20000c7c  20000c7c  0000b068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017d0d  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003def  00000000  00000000  00022da5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015e8  00000000  00000000  00026b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010e8  00000000  00000000  00028180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000261bc  00000000  00000000  00029268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d4dd  00000000  00000000  0004f424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000deed4  00000000  00000000  0006c901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b7d5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000665c  00000000  00000000  0014b818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000043  00000000  00000000  00151e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080097a0 	.word	0x080097a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080097a0 	.word	0x080097a0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a80:	f000 b96a 	b.w	8000d58 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9d08      	ldr	r5, [sp, #32]
 8000aa2:	460c      	mov	r4, r1
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d14e      	bne.n	8000b46 <__udivmoddi4+0xaa>
 8000aa8:	4694      	mov	ip, r2
 8000aaa:	458c      	cmp	ip, r1
 8000aac:	4686      	mov	lr, r0
 8000aae:	fab2 f282 	clz	r2, r2
 8000ab2:	d962      	bls.n	8000b7a <__udivmoddi4+0xde>
 8000ab4:	b14a      	cbz	r2, 8000aca <__udivmoddi4+0x2e>
 8000ab6:	f1c2 0320 	rsb	r3, r2, #32
 8000aba:	4091      	lsls	r1, r2
 8000abc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ac0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ac4:	4319      	orrs	r1, r3
 8000ac6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ace:	fa1f f68c 	uxth.w	r6, ip
 8000ad2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ad6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ada:	fb07 1114 	mls	r1, r7, r4, r1
 8000ade:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ae2:	fb04 f106 	mul.w	r1, r4, r6
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	d90a      	bls.n	8000b00 <__udivmoddi4+0x64>
 8000aea:	eb1c 0303 	adds.w	r3, ip, r3
 8000aee:	f104 30ff 	add.w	r0, r4, #4294967295
 8000af2:	f080 8112 	bcs.w	8000d1a <__udivmoddi4+0x27e>
 8000af6:	4299      	cmp	r1, r3
 8000af8:	f240 810f 	bls.w	8000d1a <__udivmoddi4+0x27e>
 8000afc:	3c02      	subs	r4, #2
 8000afe:	4463      	add	r3, ip
 8000b00:	1a59      	subs	r1, r3, r1
 8000b02:	fa1f f38e 	uxth.w	r3, lr
 8000b06:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b0a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b0e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b12:	fb00 f606 	mul.w	r6, r0, r6
 8000b16:	429e      	cmp	r6, r3
 8000b18:	d90a      	bls.n	8000b30 <__udivmoddi4+0x94>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b22:	f080 80fc 	bcs.w	8000d1e <__udivmoddi4+0x282>
 8000b26:	429e      	cmp	r6, r3
 8000b28:	f240 80f9 	bls.w	8000d1e <__udivmoddi4+0x282>
 8000b2c:	4463      	add	r3, ip
 8000b2e:	3802      	subs	r0, #2
 8000b30:	1b9b      	subs	r3, r3, r6
 8000b32:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b36:	2100      	movs	r1, #0
 8000b38:	b11d      	cbz	r5, 8000b42 <__udivmoddi4+0xa6>
 8000b3a:	40d3      	lsrs	r3, r2
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b46:	428b      	cmp	r3, r1
 8000b48:	d905      	bls.n	8000b56 <__udivmoddi4+0xba>
 8000b4a:	b10d      	cbz	r5, 8000b50 <__udivmoddi4+0xb4>
 8000b4c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b50:	2100      	movs	r1, #0
 8000b52:	4608      	mov	r0, r1
 8000b54:	e7f5      	b.n	8000b42 <__udivmoddi4+0xa6>
 8000b56:	fab3 f183 	clz	r1, r3
 8000b5a:	2900      	cmp	r1, #0
 8000b5c:	d146      	bne.n	8000bec <__udivmoddi4+0x150>
 8000b5e:	42a3      	cmp	r3, r4
 8000b60:	d302      	bcc.n	8000b68 <__udivmoddi4+0xcc>
 8000b62:	4290      	cmp	r0, r2
 8000b64:	f0c0 80f0 	bcc.w	8000d48 <__udivmoddi4+0x2ac>
 8000b68:	1a86      	subs	r6, r0, r2
 8000b6a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b6e:	2001      	movs	r0, #1
 8000b70:	2d00      	cmp	r5, #0
 8000b72:	d0e6      	beq.n	8000b42 <__udivmoddi4+0xa6>
 8000b74:	e9c5 6300 	strd	r6, r3, [r5]
 8000b78:	e7e3      	b.n	8000b42 <__udivmoddi4+0xa6>
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	f040 8090 	bne.w	8000ca0 <__udivmoddi4+0x204>
 8000b80:	eba1 040c 	sub.w	r4, r1, ip
 8000b84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b88:	fa1f f78c 	uxth.w	r7, ip
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b92:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b96:	fb08 4416 	mls	r4, r8, r6, r4
 8000b9a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b9e:	fb07 f006 	mul.w	r0, r7, r6
 8000ba2:	4298      	cmp	r0, r3
 8000ba4:	d908      	bls.n	8000bb8 <__udivmoddi4+0x11c>
 8000ba6:	eb1c 0303 	adds.w	r3, ip, r3
 8000baa:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x11a>
 8000bb0:	4298      	cmp	r0, r3
 8000bb2:	f200 80cd 	bhi.w	8000d50 <__udivmoddi4+0x2b4>
 8000bb6:	4626      	mov	r6, r4
 8000bb8:	1a1c      	subs	r4, r3, r0
 8000bba:	fa1f f38e 	uxth.w	r3, lr
 8000bbe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bc2:	fb08 4410 	mls	r4, r8, r0, r4
 8000bc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bca:	fb00 f707 	mul.w	r7, r0, r7
 8000bce:	429f      	cmp	r7, r3
 8000bd0:	d908      	bls.n	8000be4 <__udivmoddi4+0x148>
 8000bd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bda:	d202      	bcs.n	8000be2 <__udivmoddi4+0x146>
 8000bdc:	429f      	cmp	r7, r3
 8000bde:	f200 80b0 	bhi.w	8000d42 <__udivmoddi4+0x2a6>
 8000be2:	4620      	mov	r0, r4
 8000be4:	1bdb      	subs	r3, r3, r7
 8000be6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bea:	e7a5      	b.n	8000b38 <__udivmoddi4+0x9c>
 8000bec:	f1c1 0620 	rsb	r6, r1, #32
 8000bf0:	408b      	lsls	r3, r1
 8000bf2:	fa22 f706 	lsr.w	r7, r2, r6
 8000bf6:	431f      	orrs	r7, r3
 8000bf8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bfc:	fa04 f301 	lsl.w	r3, r4, r1
 8000c00:	ea43 030c 	orr.w	r3, r3, ip
 8000c04:	40f4      	lsrs	r4, r6
 8000c06:	fa00 f801 	lsl.w	r8, r0, r1
 8000c0a:	0c38      	lsrs	r0, r7, #16
 8000c0c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c10:	fbb4 fef0 	udiv	lr, r4, r0
 8000c14:	fa1f fc87 	uxth.w	ip, r7
 8000c18:	fb00 441e 	mls	r4, r0, lr, r4
 8000c1c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c20:	fb0e f90c 	mul.w	r9, lr, ip
 8000c24:	45a1      	cmp	r9, r4
 8000c26:	fa02 f201 	lsl.w	r2, r2, r1
 8000c2a:	d90a      	bls.n	8000c42 <__udivmoddi4+0x1a6>
 8000c2c:	193c      	adds	r4, r7, r4
 8000c2e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c32:	f080 8084 	bcs.w	8000d3e <__udivmoddi4+0x2a2>
 8000c36:	45a1      	cmp	r9, r4
 8000c38:	f240 8081 	bls.w	8000d3e <__udivmoddi4+0x2a2>
 8000c3c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c40:	443c      	add	r4, r7
 8000c42:	eba4 0409 	sub.w	r4, r4, r9
 8000c46:	fa1f f983 	uxth.w	r9, r3
 8000c4a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c4e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c52:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c56:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	d907      	bls.n	8000c6e <__udivmoddi4+0x1d2>
 8000c5e:	193c      	adds	r4, r7, r4
 8000c60:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c64:	d267      	bcs.n	8000d36 <__udivmoddi4+0x29a>
 8000c66:	45a4      	cmp	ip, r4
 8000c68:	d965      	bls.n	8000d36 <__udivmoddi4+0x29a>
 8000c6a:	3b02      	subs	r3, #2
 8000c6c:	443c      	add	r4, r7
 8000c6e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c72:	fba0 9302 	umull	r9, r3, r0, r2
 8000c76:	eba4 040c 	sub.w	r4, r4, ip
 8000c7a:	429c      	cmp	r4, r3
 8000c7c:	46ce      	mov	lr, r9
 8000c7e:	469c      	mov	ip, r3
 8000c80:	d351      	bcc.n	8000d26 <__udivmoddi4+0x28a>
 8000c82:	d04e      	beq.n	8000d22 <__udivmoddi4+0x286>
 8000c84:	b155      	cbz	r5, 8000c9c <__udivmoddi4+0x200>
 8000c86:	ebb8 030e 	subs.w	r3, r8, lr
 8000c8a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c8e:	fa04 f606 	lsl.w	r6, r4, r6
 8000c92:	40cb      	lsrs	r3, r1
 8000c94:	431e      	orrs	r6, r3
 8000c96:	40cc      	lsrs	r4, r1
 8000c98:	e9c5 6400 	strd	r6, r4, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	e750      	b.n	8000b42 <__udivmoddi4+0xa6>
 8000ca0:	f1c2 0320 	rsb	r3, r2, #32
 8000ca4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ca8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cac:	fa24 f303 	lsr.w	r3, r4, r3
 8000cb0:	4094      	lsls	r4, r2
 8000cb2:	430c      	orrs	r4, r1
 8000cb4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cb8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cbc:	fa1f f78c 	uxth.w	r7, ip
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3110 	mls	r1, r8, r0, r3
 8000cc8:	0c23      	lsrs	r3, r4, #16
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb00 f107 	mul.w	r1, r0, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x24c>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cde:	d22c      	bcs.n	8000d3a <__udivmoddi4+0x29e>
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d92a      	bls.n	8000d3a <__udivmoddi4+0x29e>
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	4463      	add	r3, ip
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f1f8 	udiv	r1, r3, r8
 8000cf0:	fb08 3311 	mls	r3, r8, r1, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb01 f307 	mul.w	r3, r1, r7
 8000cfc:	42a3      	cmp	r3, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x276>
 8000d00:	eb1c 0404 	adds.w	r4, ip, r4
 8000d04:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d08:	d213      	bcs.n	8000d32 <__udivmoddi4+0x296>
 8000d0a:	42a3      	cmp	r3, r4
 8000d0c:	d911      	bls.n	8000d32 <__udivmoddi4+0x296>
 8000d0e:	3902      	subs	r1, #2
 8000d10:	4464      	add	r4, ip
 8000d12:	1ae4      	subs	r4, r4, r3
 8000d14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d18:	e739      	b.n	8000b8e <__udivmoddi4+0xf2>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	e6f0      	b.n	8000b00 <__udivmoddi4+0x64>
 8000d1e:	4608      	mov	r0, r1
 8000d20:	e706      	b.n	8000b30 <__udivmoddi4+0x94>
 8000d22:	45c8      	cmp	r8, r9
 8000d24:	d2ae      	bcs.n	8000c84 <__udivmoddi4+0x1e8>
 8000d26:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d2a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d2e:	3801      	subs	r0, #1
 8000d30:	e7a8      	b.n	8000c84 <__udivmoddi4+0x1e8>
 8000d32:	4631      	mov	r1, r6
 8000d34:	e7ed      	b.n	8000d12 <__udivmoddi4+0x276>
 8000d36:	4603      	mov	r3, r0
 8000d38:	e799      	b.n	8000c6e <__udivmoddi4+0x1d2>
 8000d3a:	4630      	mov	r0, r6
 8000d3c:	e7d4      	b.n	8000ce8 <__udivmoddi4+0x24c>
 8000d3e:	46d6      	mov	lr, sl
 8000d40:	e77f      	b.n	8000c42 <__udivmoddi4+0x1a6>
 8000d42:	4463      	add	r3, ip
 8000d44:	3802      	subs	r0, #2
 8000d46:	e74d      	b.n	8000be4 <__udivmoddi4+0x148>
 8000d48:	4606      	mov	r6, r0
 8000d4a:	4623      	mov	r3, r4
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	e70f      	b.n	8000b70 <__udivmoddi4+0xd4>
 8000d50:	3e02      	subs	r6, #2
 8000d52:	4463      	add	r3, ip
 8000d54:	e730      	b.n	8000bb8 <__udivmoddi4+0x11c>
 8000d56:	bf00      	nop

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d62:	463b      	mov	r3, r7
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000d70:	4a2f      	ldr	r2, [pc, #188]	@ (8000e30 <MX_ADC1_Init+0xd4>)
 8000d72:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000d74:	4b2d      	ldr	r3, [pc, #180]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000d80:	4b2a      	ldr	r3, [pc, #168]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d86:	4b29      	ldr	r3, [pc, #164]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d8c:	4b27      	ldr	r3, [pc, #156]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d94:	4b25      	ldr	r3, [pc, #148]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d9a:	4b24      	ldr	r3, [pc, #144]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000d9c:	4a25      	ldr	r2, [pc, #148]	@ (8000e34 <MX_ADC1_Init+0xd8>)
 8000d9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000da0:	4b22      	ldr	r3, [pc, #136]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000da6:	4b21      	ldr	r3, [pc, #132]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000da8:	2203      	movs	r2, #3
 8000daa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000dac:	4b1f      	ldr	r3, [pc, #124]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000db4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000dba:	481c      	ldr	r0, [pc, #112]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000dbc:	f002 f936 	bl	800302c <HAL_ADC_Init>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000dc6:	f001 f895 	bl	8001ef4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000dca:	2308      	movs	r3, #8
 8000dcc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000dd2:	2306      	movs	r3, #6
 8000dd4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dd6:	463b      	mov	r3, r7
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4814      	ldr	r0, [pc, #80]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000ddc:	f002 fae8 	bl	80033b0 <HAL_ADC_ConfigChannel>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000de6:	f001 f885 	bl	8001ef4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000dea:	2309      	movs	r3, #9
 8000dec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000dee:	2302      	movs	r3, #2
 8000df0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df2:	463b      	mov	r3, r7
 8000df4:	4619      	mov	r1, r3
 8000df6:	480d      	ldr	r0, [pc, #52]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000df8:	f002 fada 	bl	80033b0 <HAL_ADC_ConfigChannel>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000e02:	f001 f877 	bl	8001ef4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000e06:	2310      	movs	r3, #16
 8000e08:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e0e:	463b      	mov	r3, r7
 8000e10:	4619      	mov	r1, r3
 8000e12:	4806      	ldr	r0, [pc, #24]	@ (8000e2c <MX_ADC1_Init+0xd0>)
 8000e14:	f002 facc 	bl	80033b0 <HAL_ADC_ConfigChannel>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000e1e:	f001 f869 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e22:	bf00      	nop
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000084 	.word	0x20000084
 8000e30:	40012000 	.word	0x40012000
 8000e34:	0f000001 	.word	0x0f000001

08000e38 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08a      	sub	sp, #40	@ 0x28
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a2e      	ldr	r2, [pc, #184]	@ (8000f10 <HAL_ADC_MspInit+0xd8>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d156      	bne.n	8000f08 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	613b      	str	r3, [r7, #16]
 8000e5e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f14 <HAL_ADC_MspInit+0xdc>)
 8000e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e62:	4a2c      	ldr	r2, [pc, #176]	@ (8000f14 <HAL_ADC_MspInit+0xdc>)
 8000e64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e68:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f14 <HAL_ADC_MspInit+0xdc>)
 8000e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e72:	613b      	str	r3, [r7, #16]
 8000e74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	60fb      	str	r3, [r7, #12]
 8000e7a:	4b26      	ldr	r3, [pc, #152]	@ (8000f14 <HAL_ADC_MspInit+0xdc>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	4a25      	ldr	r2, [pc, #148]	@ (8000f14 <HAL_ADC_MspInit+0xdc>)
 8000e80:	f043 0302 	orr.w	r3, r3, #2
 8000e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e86:	4b23      	ldr	r3, [pc, #140]	@ (8000f14 <HAL_ADC_MspInit+0xdc>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f003 0302 	and.w	r3, r3, #2
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e92:	2303      	movs	r3, #3
 8000e94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e96:	2303      	movs	r3, #3
 8000e98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e9e:	f107 0314 	add.w	r3, r7, #20
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	481c      	ldr	r0, [pc, #112]	@ (8000f18 <HAL_ADC_MspInit+0xe0>)
 8000ea6:	f003 fa43 	bl	8004330 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000eac:	4a1c      	ldr	r2, [pc, #112]	@ (8000f20 <HAL_ADC_MspInit+0xe8>)
 8000eae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eb6:	4b19      	ldr	r3, [pc, #100]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ebc:	4b17      	ldr	r3, [pc, #92]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ec2:	4b16      	ldr	r3, [pc, #88]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000ec4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ec8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000eca:	4b14      	ldr	r3, [pc, #80]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000ecc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ed0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ed2:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000ed4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ed8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000eda:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000eec:	480b      	ldr	r0, [pc, #44]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000eee:	f002 fe11 	bl	8003b14 <HAL_DMA_Init>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8000ef8:	f000 fffc 	bl	8001ef4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4a07      	ldr	r2, [pc, #28]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000f00:	639a      	str	r2, [r3, #56]	@ 0x38
 8000f02:	4a06      	ldr	r2, [pc, #24]	@ (8000f1c <HAL_ADC_MspInit+0xe4>)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f08:	bf00      	nop
 8000f0a:	3728      	adds	r7, #40	@ 0x28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40012000 	.word	0x40012000
 8000f14:	40023800 	.word	0x40023800
 8000f18:	40020400 	.word	0x40020400
 8000f1c:	200000cc 	.word	0x200000cc
 8000f20:	40026410 	.word	0x40026410

08000f24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	607b      	str	r3, [r7, #4]
 8000f2e:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <MX_DMA_Init+0x5c>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	4a13      	ldr	r2, [pc, #76]	@ (8000f80 <MX_DMA_Init+0x5c>)
 8000f34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3a:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <MX_DMA_Init+0x5c>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2100      	movs	r1, #0
 8000f4a:	2038      	movs	r0, #56	@ 0x38
 8000f4c:	f002 fdab 	bl	8003aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f50:	2038      	movs	r0, #56	@ 0x38
 8000f52:	f002 fdc4 	bl	8003ade <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2100      	movs	r1, #0
 8000f5a:	203a      	movs	r0, #58	@ 0x3a
 8000f5c:	f002 fda3 	bl	8003aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000f60:	203a      	movs	r0, #58	@ 0x3a
 8000f62:	f002 fdbc 	bl	8003ade <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	2046      	movs	r0, #70	@ 0x46
 8000f6c:	f002 fd9b 	bl	8003aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000f70:	2046      	movs	r0, #70	@ 0x46
 8000f72:	f002 fdb4 	bl	8003ade <HAL_NVIC_EnableIRQ>

}
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40023800 	.word	0x40023800

08000f84 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08c      	sub	sp, #48	@ 0x30
 8000f88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8a:	f107 031c 	add.w	r3, r7, #28
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	60da      	str	r2, [r3, #12]
 8000f98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	61bb      	str	r3, [r7, #24]
 8000f9e:	4b89      	ldr	r3, [pc, #548]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	4a88      	ldr	r2, [pc, #544]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000faa:	4b86      	ldr	r3, [pc, #536]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fb2:	61bb      	str	r3, [r7, #24]
 8000fb4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	617b      	str	r3, [r7, #20]
 8000fba:	4b82      	ldr	r3, [pc, #520]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	4a81      	ldr	r2, [pc, #516]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000fc0:	f043 0304 	orr.w	r3, r3, #4
 8000fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc6:	4b7f      	ldr	r3, [pc, #508]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	f003 0304 	and.w	r3, r3, #4
 8000fce:	617b      	str	r3, [r7, #20]
 8000fd0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	613b      	str	r3, [r7, #16]
 8000fd6:	4b7b      	ldr	r3, [pc, #492]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	4a7a      	ldr	r2, [pc, #488]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe2:	4b78      	ldr	r3, [pc, #480]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	4b74      	ldr	r3, [pc, #464]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a73      	ldr	r2, [pc, #460]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b71      	ldr	r3, [pc, #452]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	60bb      	str	r3, [r7, #8]
 800100e:	4b6d      	ldr	r3, [pc, #436]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	4a6c      	ldr	r2, [pc, #432]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8001014:	f043 0310 	orr.w	r3, r3, #16
 8001018:	6313      	str	r3, [r2, #48]	@ 0x30
 800101a:	4b6a      	ldr	r3, [pc, #424]	@ (80011c4 <MX_GPIO_Init+0x240>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	f003 0310 	and.w	r3, r3, #16
 8001022:	60bb      	str	r3, [r7, #8]
 8001024:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	4b66      	ldr	r3, [pc, #408]	@ (80011c4 <MX_GPIO_Init+0x240>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	4a65      	ldr	r2, [pc, #404]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8001030:	f043 0308 	orr.w	r3, r3, #8
 8001034:	6313      	str	r3, [r2, #48]	@ 0x30
 8001036:	4b63      	ldr	r3, [pc, #396]	@ (80011c4 <MX_GPIO_Init+0x240>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	f003 0308 	and.w	r3, r3, #8
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, WIFI_ON_OFF_Pin|W55_RSTN_Pin|LED_LCD_Pin|DC_LCD_Pin
 8001042:	2200      	movs	r2, #0
 8001044:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8001048:	485f      	ldr	r0, [pc, #380]	@ (80011c8 <MX_GPIO_Init+0x244>)
 800104a:	f003 fb25 	bl	8004698 <HAL_GPIO_WritePin>
                          |CS_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, W55_SCSN_Pin|USB_ON_OFF_Pin, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8001054:	485d      	ldr	r0, [pc, #372]	@ (80011cc <MX_GPIO_Init+0x248>)
 8001056:	f003 fb1f 	bl	8004698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_ETHERNET_GPIO_Port, ON_ETHERNET_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	2180      	movs	r1, #128	@ 0x80
 800105e:	485c      	ldr	r0, [pc, #368]	@ (80011d0 <MX_GPIO_Init+0x24c>)
 8001060:	f003 fb1a 	bl	8004698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_UART_CPU_GPIO_Port, ON_UART_CPU_Pin, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800106a:	485a      	ldr	r0, [pc, #360]	@ (80011d4 <MX_GPIO_Init+0x250>)
 800106c:	f003 fb14 	bl	8004698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OUT_0_Pin|OUT_1_Pin|WIFI_GPIO_0_Pin|LED_Pin
 8001070:	2200      	movs	r2, #0
 8001072:	f24e 3103 	movw	r1, #58115	@ 0xe303
 8001076:	4858      	ldr	r0, [pc, #352]	@ (80011d8 <MX_GPIO_Init+0x254>)
 8001078:	f003 fb0e 	bl	8004698 <HAL_GPIO_WritePin>
                          |RES_LCD_Pin|GATE_V_SIM_Pin|GATE_PWRKEY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GATE_485_Pin|BLUETOOTH_RES_Pin, GPIO_PIN_SET);
 800107c:	2201      	movs	r2, #1
 800107e:	f44f 6181 	mov.w	r1, #1032	@ 0x408
 8001082:	4855      	ldr	r0, [pc, #340]	@ (80011d8 <MX_GPIO_Init+0x254>)
 8001084:	f003 fb08 	bl	8004698 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WIFI_ON_OFF_Pin LED_LCD_Pin DC_LCD_Pin CS_LCD_Pin */
  GPIO_InitStruct.Pin = WIFI_ON_OFF_Pin|LED_LCD_Pin|DC_LCD_Pin|CS_LCD_Pin;
 8001088:	f44f 73e4 	mov.w	r3, #456	@ 0x1c8
 800108c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2300      	movs	r3, #0
 8001098:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800109a:	f107 031c 	add.w	r3, r7, #28
 800109e:	4619      	mov	r1, r3
 80010a0:	4849      	ldr	r0, [pc, #292]	@ (80011c8 <MX_GPIO_Init+0x244>)
 80010a2:	f003 f945 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pin : W55_SCSN_Pin */
  GPIO_InitStruct.Pin = W55_SCSN_Pin;
 80010a6:	2310      	movs	r3, #16
 80010a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010aa:	2301      	movs	r3, #1
 80010ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80010b2:	2301      	movs	r3, #1
 80010b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(W55_SCSN_GPIO_Port, &GPIO_InitStruct);
 80010b6:	f107 031c 	add.w	r3, r7, #28
 80010ba:	4619      	mov	r1, r3
 80010bc:	4843      	ldr	r0, [pc, #268]	@ (80011cc <MX_GPIO_Init+0x248>)
 80010be:	f003 f937 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pin : W55_RSTN_Pin */
  GPIO_InitStruct.Pin = W55_RSTN_Pin;
 80010c2:	2310      	movs	r3, #16
 80010c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c6:	2301      	movs	r3, #1
 80010c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80010ce:	2301      	movs	r3, #1
 80010d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(W55_RSTN_GPIO_Port, &GPIO_InitStruct);
 80010d2:	f107 031c 	add.w	r3, r7, #28
 80010d6:	4619      	mov	r1, r3
 80010d8:	483b      	ldr	r0, [pc, #236]	@ (80011c8 <MX_GPIO_Init+0x244>)
 80010da:	f003 f929 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pins : W55_INTN_Pin USB_FAULT_Pin */
  GPIO_InitStruct.Pin = W55_INTN_Pin|USB_FAULT_Pin;
 80010de:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80010e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e4:	2300      	movs	r3, #0
 80010e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ec:	f107 031c 	add.w	r3, r7, #28
 80010f0:	4619      	mov	r1, r3
 80010f2:	4835      	ldr	r0, [pc, #212]	@ (80011c8 <MX_GPIO_Init+0x244>)
 80010f4:	f003 f91c 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pin : ON_ETHERNET_Pin */
  GPIO_InitStruct.Pin = ON_ETHERNET_Pin;
 80010f8:	2380      	movs	r3, #128	@ 0x80
 80010fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fc:	2301      	movs	r3, #1
 80010fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001104:	2300      	movs	r3, #0
 8001106:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ON_ETHERNET_GPIO_Port, &GPIO_InitStruct);
 8001108:	f107 031c 	add.w	r3, r7, #28
 800110c:	4619      	mov	r1, r3
 800110e:	4830      	ldr	r0, [pc, #192]	@ (80011d0 <MX_GPIO_Init+0x24c>)
 8001110:	f003 f90e 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pin : ON_UART_CPU_Pin */
  GPIO_InitStruct.Pin = ON_UART_CPU_Pin;
 8001114:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001118:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111a:	2301      	movs	r3, #1
 800111c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001122:	2300      	movs	r3, #0
 8001124:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ON_UART_CPU_GPIO_Port, &GPIO_InitStruct);
 8001126:	f107 031c 	add.w	r3, r7, #28
 800112a:	4619      	mov	r1, r3
 800112c:	4829      	ldr	r0, [pc, #164]	@ (80011d4 <MX_GPIO_Init+0x250>)
 800112e:	f003 f8ff 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_0_Pin OUT_1_Pin WIFI_GPIO_0_Pin LED_Pin
                           RES_LCD_Pin GATE_V_SIM_Pin GATE_PWRKEY_Pin BLUETOOTH_RES_Pin */
  GPIO_InitStruct.Pin = OUT_0_Pin|OUT_1_Pin|WIFI_GPIO_0_Pin|LED_Pin
 8001132:	f24e 330b 	movw	r3, #58123	@ 0xe30b
 8001136:	61fb      	str	r3, [r7, #28]
                          |RES_LCD_Pin|GATE_V_SIM_Pin|GATE_PWRKEY_Pin|BLUETOOTH_RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001138:	2301      	movs	r3, #1
 800113a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001140:	2300      	movs	r3, #0
 8001142:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001144:	f107 031c 	add.w	r3, r7, #28
 8001148:	4619      	mov	r1, r3
 800114a:	4823      	ldr	r0, [pc, #140]	@ (80011d8 <MX_GPIO_Init+0x254>)
 800114c:	f003 f8f0 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pin : GATE_485_Pin */
  GPIO_InitStruct.Pin = GATE_485_Pin;
 8001150:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001154:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001156:	2311      	movs	r3, #17
 8001158:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115e:	2300      	movs	r3, #0
 8001160:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GATE_485_GPIO_Port, &GPIO_InitStruct);
 8001162:	f107 031c 	add.w	r3, r7, #28
 8001166:	4619      	mov	r1, r3
 8001168:	481b      	ldr	r0, [pc, #108]	@ (80011d8 <MX_GPIO_Init+0x254>)
 800116a:	f003 f8e1 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_ON_OFF_Pin */
  GPIO_InitStruct.Pin = USB_ON_OFF_Pin;
 800116e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001172:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
 8001176:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_ON_OFF_GPIO_Port, &GPIO_InitStruct);
 8001180:	f107 031c 	add.w	r3, r7, #28
 8001184:	4619      	mov	r1, r3
 8001186:	4811      	ldr	r0, [pc, #68]	@ (80011cc <MX_GPIO_Init+0x248>)
 8001188:	f003 f8d2 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pin : DOOR_Pin */
  GPIO_InitStruct.Pin = DOOR_Pin;
 800118c:	2380      	movs	r3, #128	@ 0x80
 800118e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001190:	2300      	movs	r3, #0
 8001192:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DOOR_GPIO_Port, &GPIO_InitStruct);
 8001198:	f107 031c 	add.w	r3, r7, #28
 800119c:	4619      	mov	r1, r3
 800119e:	480e      	ldr	r0, [pc, #56]	@ (80011d8 <MX_GPIO_Init+0x254>)
 80011a0:	f003 f8c6 	bl	8004330 <HAL_GPIO_Init>

  /*Configure GPIO pins : GSM_STATUS_Pin GSM_NETLIGHT_Pin BLUETOOTH_LED_Pin */
  GPIO_InitStruct.Pin = GSM_STATUS_Pin|GSM_NETLIGHT_Pin|BLUETOOTH_LED_Pin;
 80011a4:	23d0      	movs	r3, #208	@ 0xd0
 80011a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a8:	2303      	movs	r3, #3
 80011aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b0:	f107 031c 	add.w	r3, r7, #28
 80011b4:	4619      	mov	r1, r3
 80011b6:	4807      	ldr	r0, [pc, #28]	@ (80011d4 <MX_GPIO_Init+0x250>)
 80011b8:	f003 f8ba 	bl	8004330 <HAL_GPIO_Init>

}
 80011bc:	bf00      	nop
 80011be:	3730      	adds	r7, #48	@ 0x30
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40020800 	.word	0x40020800
 80011cc:	40020000 	.word	0x40020000
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40020400 	.word	0x40020400
 80011d8:	40020c00 	.word	0x40020c00

080011dc <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80011e0:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <MX_IWDG_Init+0x2c>)
 80011e2:	4a0a      	ldr	r2, [pc, #40]	@ (800120c <MX_IWDG_Init+0x30>)
 80011e4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80011e6:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <MX_IWDG_Init+0x2c>)
 80011e8:	2206      	movs	r2, #6
 80011ea:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80011ec:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <MX_IWDG_Init+0x2c>)
 80011ee:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80011f2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80011f4:	4804      	ldr	r0, [pc, #16]	@ (8001208 <MX_IWDG_Init+0x2c>)
 80011f6:	f003 fa82 	bl	80046fe <HAL_IWDG_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001200:	f000 fe78 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	2000012c 	.word	0x2000012c
 800120c:	40003000 	.word	0x40003000

08001210 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001218:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800121c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	2b00      	cmp	r3, #0
 8001226:	d013      	beq.n	8001250 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001228:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800122c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001230:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001234:	2b00      	cmp	r3, #0
 8001236:	d00b      	beq.n	8001250 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001238:	e000      	b.n	800123c <ITM_SendChar+0x2c>
    {
      __NOP();
 800123a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800123c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d0f9      	beq.n	800123a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001246:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001250:	687b      	ldr	r3, [r7, #4]
}
 8001252:	4618      	mov	r0, r3
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <cbCommand2Receive>:
int flag_sim800_error = 0;
int flagCommand2 = 0;
char command2[15] = {0,};
char strStation[15] = {0,};

void cbCommand2Receive(const char *str){
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	flagCommand2 = 1;
 8001268:	4b05      	ldr	r3, [pc, #20]	@ (8001280 <cbCommand2Receive+0x20>)
 800126a:	2201      	movs	r2, #1
 800126c:	601a      	str	r2, [r3, #0]
	strncpy( command2, str, 14);
 800126e:	220e      	movs	r2, #14
 8001270:	6879      	ldr	r1, [r7, #4]
 8001272:	4804      	ldr	r0, [pc, #16]	@ (8001284 <cbCommand2Receive+0x24>)
 8001274:	f007 fbdf 	bl	8008a36 <strncpy>
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	2000018c 	.word	0x2000018c
 8001284:	20000190 	.word	0x20000190

08001288 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	460b      	mov	r3, r1
 8001292:	807b      	strh	r3, [r7, #2]
	if( huart->Instance == USART1 ){
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a20      	ldr	r2, [pc, #128]	@ (800131c <HAL_UARTEx_RxEventCallback+0x94>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d104      	bne.n	80012a8 <HAL_UARTEx_RxEventCallback+0x20>
		ATC_IdleLineCallback(&gsm, Size);
 800129e:	887b      	ldrh	r3, [r7, #2]
 80012a0:	4619      	mov	r1, r3
 80012a2:	481f      	ldr	r0, [pc, #124]	@ (8001320 <HAL_UARTEx_RxEventCallback+0x98>)
 80012a4:	f006 ffd1 	bl	800824a <ATC_IdleLineCallback>
	}

	if(huart->Instance == UART5){
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001324 <HAL_UARTEx_RxEventCallback+0x9c>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d122      	bne.n	80012f8 <HAL_UARTEx_RxEventCallback+0x70>
		  uint16_t i;
		  for( i = 0; i < Size; i++){
 80012b2:	2300      	movs	r3, #0
 80012b4:	81fb      	strh	r3, [r7, #14]
 80012b6:	e008      	b.n	80012ca <HAL_UARTEx_RxEventCallback+0x42>
			  temp_buff_fromStation[i] = rx_buff_fromStation[i];
 80012b8:	89fa      	ldrh	r2, [r7, #14]
 80012ba:	89fb      	ldrh	r3, [r7, #14]
 80012bc:	491a      	ldr	r1, [pc, #104]	@ (8001328 <HAL_UARTEx_RxEventCallback+0xa0>)
 80012be:	5c89      	ldrb	r1, [r1, r2]
 80012c0:	4a1a      	ldr	r2, [pc, #104]	@ (800132c <HAL_UARTEx_RxEventCallback+0xa4>)
 80012c2:	54d1      	strb	r1, [r2, r3]
		  for( i = 0; i < Size; i++){
 80012c4:	89fb      	ldrh	r3, [r7, #14]
 80012c6:	3301      	adds	r3, #1
 80012c8:	81fb      	strh	r3, [r7, #14]
 80012ca:	89fa      	ldrh	r2, [r7, #14]
 80012cc:	887b      	ldrh	r3, [r7, #2]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d3f2      	bcc.n	80012b8 <HAL_UARTEx_RxEventCallback+0x30>
		  }
		  temp_buff_fromStation[i] = '\n';
 80012d2:	89fb      	ldrh	r3, [r7, #14]
 80012d4:	4a15      	ldr	r2, [pc, #84]	@ (800132c <HAL_UARTEx_RxEventCallback+0xa4>)
 80012d6:	210a      	movs	r1, #10
 80012d8:	54d1      	strb	r1, [r2, r3]
		  i++;
 80012da:	89fb      	ldrh	r3, [r7, #14]
 80012dc:	3301      	adds	r3, #1
 80012de:	81fb      	strh	r3, [r7, #14]
		  temp_buff_fromStation[i] = '\0';
 80012e0:	89fb      	ldrh	r3, [r7, #14]
 80012e2:	4a12      	ldr	r2, [pc, #72]	@ (800132c <HAL_UARTEx_RxEventCallback+0xa4>)
 80012e4:	2100      	movs	r1, #0
 80012e6:	54d1      	strb	r1, [r2, r3]
		  flagReceiveFromStation = 1;
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <HAL_UARTEx_RxEventCallback+0xa8>)
 80012ea:	2201      	movs	r2, #1
 80012ec:	701a      	strb	r2, [r3, #0]

		  //delete
		  //printf( (char *)temp_buff_rs485 );

		  HAL_UARTEx_ReceiveToIdle_IT(&huart5, rx_buff_fromStation, 50);
 80012ee:	2232      	movs	r2, #50	@ 0x32
 80012f0:	490d      	ldr	r1, [pc, #52]	@ (8001328 <HAL_UARTEx_RxEventCallback+0xa0>)
 80012f2:	4810      	ldr	r0, [pc, #64]	@ (8001334 <HAL_UARTEx_RxEventCallback+0xac>)
 80012f4:	f004 fdf8 	bl	8005ee8 <HAL_UARTEx_ReceiveToIdle_IT>
	}

	// from Bluetooth
	if(huart->Instance == USART2){
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001338 <HAL_UARTEx_RxEventCallback+0xb0>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d107      	bne.n	8001312 <HAL_UARTEx_RxEventCallback+0x8a>

		  //delete
		  printf( (char *)rx_buff_fromBluetooth );
 8001302:	480e      	ldr	r0, [pc, #56]	@ (800133c <HAL_UARTEx_RxEventCallback+0xb4>)
 8001304:	f007 fa18 	bl	8008738 <iprintf>

		  HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_buff_fromBluetooth, 50);
 8001308:	2232      	movs	r2, #50	@ 0x32
 800130a:	490c      	ldr	r1, [pc, #48]	@ (800133c <HAL_UARTEx_RxEventCallback+0xb4>)
 800130c:	480c      	ldr	r0, [pc, #48]	@ (8001340 <HAL_UARTEx_RxEventCallback+0xb8>)
 800130e:	f004 fdeb 	bl	8005ee8 <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8001312:	bf00      	nop
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40011000 	.word	0x40011000
 8001320:	20000144 	.word	0x20000144
 8001324:	40005000 	.word	0x40005000
 8001328:	200002c4 	.word	0x200002c4
 800132c:	200002f8 	.word	0x200002f8
 8001330:	2000032a 	.word	0x2000032a
 8001334:	20000468 	.word	0x20000468
 8001338:	40004400 	.word	0x40004400
 800133c:	2000032c 	.word	0x2000032c
 8001340:	200004f8 	.word	0x200004f8

08001344 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1) {
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a05      	ldr	r2, [pc, #20]	@ (8001368 <HAL_ADC_ConvCpltCallback+0x24>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d102      	bne.n	800135c <HAL_ADC_ConvCpltCallback+0x18>
        flagAdcDmaComplit = 1;
 8001356:	4b05      	ldr	r3, [pc, #20]	@ (800136c <HAL_ADC_ConvCpltCallback+0x28>)
 8001358:	2201      	movs	r2, #1
 800135a:	701a      	strb	r2, [r3, #0]
    }
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	40012000 	.word	0x40012000
 800136c:	2000035e 	.word	0x2000035e

08001370 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08e      	sub	sp, #56	@ 0x38
 8001374:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001376:	f001 fdc3 	bl	8002f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137a:	f000 fb1f 	bl	80019bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800137e:	f7ff fe01 	bl	8000f84 <MX_GPIO_Init>
  MX_DMA_Init();
 8001382:	f7ff fdcf 	bl	8000f24 <MX_DMA_Init>
  MX_TIM2_Init();
 8001386:	f001 fa01 	bl	800278c <MX_TIM2_Init>
  MX_ADC1_Init();
 800138a:	f7ff fce7 	bl	8000d5c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800138e:	f001 faef 	bl	8002970 <MX_USART2_UART_Init>
  MX_UART5_Init();
 8001392:	f001 fa99 	bl	80028c8 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8001396:	f001 fb15 	bl	80029c4 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 800139a:	f001 fabf 	bl	800291c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800139e:	f000 fdaf 	bl	8001f00 <MX_SPI1_Init>
  MX_UART4_Init();
 80013a2:	f001 fa67 	bl	8002874 <MX_UART4_Init>
  MX_USB_OTG_FS_PCD_Init();
 80013a6:	f001 fd07 	bl	8002db8 <MX_USB_OTG_FS_PCD_Init>
  MX_IWDG_Init();
 80013aa:	f7ff ff17 	bl	80011dc <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */


//------ Off all device ---------------------------------------------------------------

	printf( "\n =====> Start! \n\n" );
 80013ae:	4859      	ldr	r0, [pc, #356]	@ (8001514 <main+0x1a4>)
 80013b0:	f007 fa2a 	bl	8008808 <puts>
//	HAL_UART_Transmit(&huart2, (uint8_t *)"AT+SLEEPEN=1\r\n", 14, 200);
//	HAL_Delay(200);
//	HAL_UART_Transmit(&huart2, (uint8_t *)"AT+TS=1\r\n", 9, 200);

  	while(1){
  		u220 = startAdcGetU220();
 80013b4:	f000 fd48 	bl	8001e48 <startAdcGetU220>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4a57      	ldr	r2, [pc, #348]	@ (8001518 <main+0x1a8>)
 80013bc:	6013      	str	r3, [r2, #0]
  		if (u220 > 40) {
 80013be:	4b56      	ldr	r3, [pc, #344]	@ (8001518 <main+0x1a8>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2b28      	cmp	r3, #40	@ 0x28
 80013c4:	dc06      	bgt.n	80013d4 <main+0x64>
  			break;
  		}
  		HAL_Delay(500);
 80013c6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013ca:	f001 fe0b 	bl	8002fe4 <HAL_Delay>
  		HAL_PWR_EnterSTANDBYMode();
 80013ce:	f003 faf7 	bl	80049c0 <HAL_PWR_EnterSTANDBYMode>
  		u220 = startAdcGetU220();
 80013d2:	e7ef      	b.n	80013b4 <main+0x44>
  			break;
 80013d4:	bf00      	nop
//-------------------------------------------------------------------------------------
  //  //Ethernet on!
  //  HAL_GPIO_WritePin(ON_ETHERNET_GPIO_Port, ON_ETHERNET_Pin, GPIO_PIN_RESET);

    //Bluetooth Reset!
    HAL_GPIO_WritePin(GPIOD, BLUETOOTH_RES_Pin, GPIO_PIN_RESET);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2108      	movs	r1, #8
 80013da:	4850      	ldr	r0, [pc, #320]	@ (800151c <main+0x1ac>)
 80013dc:	f003 f95c 	bl	8004698 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 80013e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013e4:	f001 fdfe 	bl	8002fe4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, BLUETOOTH_RES_Pin, GPIO_PIN_SET);
 80013e8:	2201      	movs	r2, #1
 80013ea:	2108      	movs	r1, #8
 80013ec:	484b      	ldr	r0, [pc, #300]	@ (800151c <main+0x1ac>)
 80013ee:	f003 f953 	bl	8004698 <HAL_GPIO_WritePin>

    //RS485 on!
    HAL_GPIO_WritePin(GPIOD, GATE_485_Pin, GPIO_PIN_RESET);
 80013f2:	2200      	movs	r2, #0
 80013f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013f8:	4848      	ldr	r0, [pc, #288]	@ (800151c <main+0x1ac>)
 80013fa:	f003 f94d 	bl	8004698 <HAL_GPIO_WritePin>
    //RS485 off!
    //HAL_GPIO_WritePin(GPIOD, GATE_485_Pin, GPIO_PIN_SET);

    //On Uart CPU
    HAL_GPIO_WritePin(ON_UART_CPU_GPIO_Port, ON_UART_CPU_Pin, GPIO_PIN_SET);
 80013fe:	2201      	movs	r2, #1
 8001400:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001404:	4846      	ldr	r0, [pc, #280]	@ (8001520 <main+0x1b0>)
 8001406:	f003 f947 	bl	8004698 <HAL_GPIO_WritePin>
  ////  WIFI on
  //  HAL_GPIO_WritePin(GPIOC, WIFI_ON_OFF_Pin, GPIO_PIN_SET);
//-----------------------------------------------------------------------------------------


	HAL_UARTEx_ReceiveToIdle_IT(&huart5, rx_buff_fromStation, 50);
 800140a:	2232      	movs	r2, #50	@ 0x32
 800140c:	4945      	ldr	r1, [pc, #276]	@ (8001524 <main+0x1b4>)
 800140e:	4846      	ldr	r0, [pc, #280]	@ (8001528 <main+0x1b8>)
 8001410:	f004 fd6a 	bl	8005ee8 <HAL_UARTEx_ReceiveToIdle_IT>




    //gsm modem
    ATC_Init(&gsm, &huart1, 512, "GSM");
 8001414:	4b45      	ldr	r3, [pc, #276]	@ (800152c <main+0x1bc>)
 8001416:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800141a:	4945      	ldr	r1, [pc, #276]	@ (8001530 <main+0x1c0>)
 800141c:	4845      	ldr	r0, [pc, #276]	@ (8001534 <main+0x1c4>)
 800141e:	f006 fd4f 	bl	8007ec0 <ATC_Init>
    ATC_SetEvents(&gsm, events);
 8001422:	4945      	ldr	r1, [pc, #276]	@ (8001538 <main+0x1c8>)
 8001424:	4843      	ldr	r0, [pc, #268]	@ (8001534 <main+0x1c4>)
 8001426:	f006 fdef 	bl	8008008 <ATC_SetEvents>

    for(int i = 0; i < 10; i++) {
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	e00f      	b.n	8001450 <main+0xe0>
    	if( reset_sim800_connect_to_server() == 1 ){
 8001430:	f000 fb7a 	bl	8001b28 <reset_sim800_connect_to_server>
 8001434:	4603      	mov	r3, r0
 8001436:	2b01      	cmp	r3, #1
 8001438:	d104      	bne.n	8001444 <main+0xd4>
    		printf( "reset_sim800_connect_to_server(pos0) == 1  => connection Ok!\n" );
 800143a:	4840      	ldr	r0, [pc, #256]	@ (800153c <main+0x1cc>)
 800143c:	f007 f9e4 	bl	8008808 <puts>
    		break;
 8001440:	bf00      	nop
 8001442:	e008      	b.n	8001456 <main+0xe6>
    	} else {
    		printf( "reset_sim800_connect_to_server(pos0) != 1  => connection Err!\n" );
 8001444:	483e      	ldr	r0, [pc, #248]	@ (8001540 <main+0x1d0>)
 8001446:	f007 f9df 	bl	8008808 <puts>
    for(int i = 0; i < 10; i++) {
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	3301      	adds	r3, #1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b09      	cmp	r3, #9
 8001454:	ddec      	ble.n	8001430 <main+0xc0>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		if((HAL_GetTick() - timer1) > 500) { //  500ms
 8001456:	f001 fdb9 	bl	8002fcc <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	4b39      	ldr	r3, [pc, #228]	@ (8001544 <main+0x1d4>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001466:	d909      	bls.n	800147c <main+0x10c>

			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001468:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800146c:	482b      	ldr	r0, [pc, #172]	@ (800151c <main+0x1ac>)
 800146e:	f003 f92c 	bl	80046ca <HAL_GPIO_TogglePin>
			timer1 = HAL_GetTick();
 8001472:	f001 fdab 	bl	8002fcc <HAL_GetTick>
 8001476:	4603      	mov	r3, r0
 8001478:	4a32      	ldr	r2, [pc, #200]	@ (8001544 <main+0x1d4>)
 800147a:	6013      	str	r3, [r2, #0]
		}



		if((HAL_GetTick() - timer3) > 200) { //  200ms
 800147c:	f001 fda6 	bl	8002fcc <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	4b31      	ldr	r3, [pc, #196]	@ (8001548 <main+0x1d8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2bc8      	cmp	r3, #200	@ 0xc8
 800148a:	d921      	bls.n	80014d0 <main+0x160>
			//is '$2|' command receive?
			ATC_Loop(&gsm);
 800148c:	4829      	ldr	r0, [pc, #164]	@ (8001534 <main+0x1c4>)
 800148e:	f006 fdef 	bl	8008070 <ATC_Loop>

			//check command receive
			if (flagCommand2 == 1){
 8001492:	4b2e      	ldr	r3, [pc, #184]	@ (800154c <main+0x1dc>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d115      	bne.n	80014c6 <main+0x156>
				flagCommand2 = 0;
 800149a:	4b2c      	ldr	r3, [pc, #176]	@ (800154c <main+0x1dc>)
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]

 				if ( strServerToStation(strStation, command2, 15) == 0 ){
 80014a0:	220f      	movs	r2, #15
 80014a2:	492b      	ldr	r1, [pc, #172]	@ (8001550 <main+0x1e0>)
 80014a4:	482b      	ldr	r0, [pc, #172]	@ (8001554 <main+0x1e4>)
 80014a6:	f000 ff5b 	bl	8002360 <strServerToStation>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d10a      	bne.n	80014c6 <main+0x156>
 					// query data from station change current
 					HAL_UART_Transmit(&huart5, (uint8_t *)strStation, strlen(strStation), 400);
 80014b0:	4828      	ldr	r0, [pc, #160]	@ (8001554 <main+0x1e4>)
 80014b2:	f7fe fe8d 	bl	80001d0 <strlen>
 80014b6:	4603      	mov	r3, r0
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80014be:	4925      	ldr	r1, [pc, #148]	@ (8001554 <main+0x1e4>)
 80014c0:	4819      	ldr	r0, [pc, #100]	@ (8001528 <main+0x1b8>)
 80014c2:	f004 fc15 	bl	8005cf0 <HAL_UART_Transmit>
 				}

			}

			timer3 = HAL_GetTick();
 80014c6:	f001 fd81 	bl	8002fcc <HAL_GetTick>
 80014ca:	4603      	mov	r3, r0
 80014cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001548 <main+0x1d8>)
 80014ce:	6013      	str	r3, [r2, #0]
		}




		if((HAL_GetTick() - timer2) > 60000) { //  60sec
 80014d0:	f001 fd7c 	bl	8002fcc <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	4b20      	ldr	r3, [pc, #128]	@ (8001558 <main+0x1e8>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80014e0:	4293      	cmp	r3, r2
 80014e2:	f240 8202 	bls.w	80018ea <main+0x57a>
			//
			// query data from station
			HAL_UART_Transmit(&huart5, (uint8_t *)"$?;", 3, 200);
 80014e6:	23c8      	movs	r3, #200	@ 0xc8
 80014e8:	2203      	movs	r2, #3
 80014ea:	491c      	ldr	r1, [pc, #112]	@ (800155c <main+0x1ec>)
 80014ec:	480e      	ldr	r0, [pc, #56]	@ (8001528 <main+0x1b8>)
 80014ee:	f004 fbff 	bl	8005cf0 <HAL_UART_Transmit>
			HAL_Delay(200);
 80014f2:	20c8      	movs	r0, #200	@ 0xc8
 80014f4:	f001 fd76 	bl	8002fe4 <HAL_Delay>

			if( flagReceiveFromStation ) {
 80014f8:	4b19      	ldr	r3, [pc, #100]	@ (8001560 <main+0x1f0>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d034      	beq.n	800156c <main+0x1fc>
				decodeStrToStruct(&telData, (char *)temp_buff_fromStation);
 8001502:	4918      	ldr	r1, [pc, #96]	@ (8001564 <main+0x1f4>)
 8001504:	4818      	ldr	r0, [pc, #96]	@ (8001568 <main+0x1f8>)
 8001506:	f000 fe17 	bl	8002138 <decodeStrToStruct>
				flagReceiveFromStation = 0;
 800150a:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <main+0x1f0>)
 800150c:	2200      	movs	r2, #0
 800150e:	701a      	strb	r2, [r3, #0]
 8001510:	e02f      	b.n	8001572 <main+0x202>
 8001512:	bf00      	nop
 8001514:	080097bc 	.word	0x080097bc
 8001518:	20000374 	.word	0x20000374
 800151c:	40020c00 	.word	0x40020c00
 8001520:	40020400 	.word	0x40020400
 8001524:	200002c4 	.word	0x200002c4
 8001528:	20000468 	.word	0x20000468
 800152c:	080097d0 	.word	0x080097d0
 8001530:	200004b0 	.word	0x200004b0
 8001534:	20000144 	.word	0x20000144
 8001538:	08009a6c 	.word	0x08009a6c
 800153c:	080097d4 	.word	0x080097d4
 8001540:	08009814 	.word	0x08009814
 8001544:	20000138 	.word	0x20000138
 8001548:	20000140 	.word	0x20000140
 800154c:	2000018c 	.word	0x2000018c
 8001550:	20000190 	.word	0x20000190
 8001554:	200001a0 	.word	0x200001a0
 8001558:	2000013c 	.word	0x2000013c
 800155c:	08009854 	.word	0x08009854
 8001560:	2000032a 	.word	0x2000032a
 8001564:	200002f8 	.word	0x200002f8
 8001568:	200001b0 	.word	0x200001b0
			} else{
				defaultStrToStruct(&telData);
 800156c:	4890      	ldr	r0, [pc, #576]	@ (80017b0 <main+0x440>)
 800156e:	f000 fd7f 	bl	8002070 <defaultStrToStruct>
			}

			// signal quality
			resp = ATC_SendReceive(&gsm, "AT+CSQ\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001572:	4b90      	ldr	r3, [pc, #576]	@ (80017b4 <main+0x444>)
 8001574:	9303      	str	r3, [sp, #12]
 8001576:	4b90      	ldr	r3, [pc, #576]	@ (80017b8 <main+0x448>)
 8001578:	9302      	str	r3, [sp, #8]
 800157a:	2302      	movs	r3, #2
 800157c:	9301      	str	r3, [sp, #4]
 800157e:	2364      	movs	r3, #100	@ 0x64
 8001580:	9300      	str	r3, [sp, #0]
 8001582:	2300      	movs	r3, #0
 8001584:	2264      	movs	r2, #100	@ 0x64
 8001586:	498d      	ldr	r1, [pc, #564]	@ (80017bc <main+0x44c>)
 8001588:	488d      	ldr	r0, [pc, #564]	@ (80017c0 <main+0x450>)
 800158a:	f006 fd7f 	bl	800808c <ATC_SendReceive>
 800158e:	4603      	mov	r3, r0
 8001590:	4a8c      	ldr	r2, [pc, #560]	@ (80017c4 <main+0x454>)
 8001592:	6013      	str	r3, [r2, #0]
			if(resp) {
 8001594:	4b8b      	ldr	r3, [pc, #556]	@ (80017c4 <main+0x454>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d011      	beq.n	80015c0 <main+0x250>
				//printf( (char *)gsm.pReadBuff );
				if (gsm.pReadBuff[5] == 'Q'){
 800159c:	4b88      	ldr	r3, [pc, #544]	@ (80017c0 <main+0x450>)
 800159e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a0:	3305      	adds	r3, #5
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b51      	cmp	r3, #81	@ 0x51
 80015a6:	d10b      	bne.n	80015c0 <main+0x250>
					gsm.pReadBuff[10] = '\0';
 80015a8:	4b85      	ldr	r3, [pc, #532]	@ (80017c0 <main+0x450>)
 80015aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ac:	330a      	adds	r3, #10
 80015ae:	2200      	movs	r2, #0
 80015b0:	701a      	strb	r2, [r3, #0]
					strcpy( telData.sq, (char *)&gsm.pReadBuff[8]);
 80015b2:	4b83      	ldr	r3, [pc, #524]	@ (80017c0 <main+0x450>)
 80015b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b6:	3308      	adds	r3, #8
 80015b8:	4619      	mov	r1, r3
 80015ba:	4883      	ldr	r0, [pc, #524]	@ (80017c8 <main+0x458>)
 80015bc:	f007 fae7 	bl	8008b8e <strcpy>
				}
			}

			// u_bat; 220v; temperature (run adc)
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc, 3); // run ADC
 80015c0:	2203      	movs	r2, #3
 80015c2:	4982      	ldr	r1, [pc, #520]	@ (80017cc <main+0x45c>)
 80015c4:	4882      	ldr	r0, [pc, #520]	@ (80017d0 <main+0x460>)
 80015c6:	f001 fd75 	bl	80030b4 <HAL_ADC_Start_DMA>
			HAL_Delay(1);
 80015ca:	2001      	movs	r0, #1
 80015cc:	f001 fd0a 	bl	8002fe4 <HAL_Delay>
			if( flagAdcDmaComplit ) {
 80015d0:	4b80      	ldr	r3, [pc, #512]	@ (80017d4 <main+0x464>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f000 80c4 	beq.w	8001764 <main+0x3f4>

				flagAdcDmaComplit = 0;
 80015dc:	4b7d      	ldr	r3, [pc, #500]	@ (80017d4 <main+0x464>)
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]

				HAL_ADC_Stop_DMA(&hadc1);
 80015e2:	487b      	ldr	r0, [pc, #492]	@ (80017d0 <main+0x460>)
 80015e4:	f001 fe76 	bl	80032d4 <HAL_ADC_Stop_DMA>

				u_bat = (int)(((adc[0] * 6.6) / 409.5) + 0.5) ;	// batery
 80015e8:	4b78      	ldr	r3, [pc, #480]	@ (80017cc <main+0x45c>)
 80015ea:	881b      	ldrh	r3, [r3, #0]
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe ff98 	bl	8000524 <__aeabi_i2d>
 80015f4:	a362      	add	r3, pc, #392	@ (adr r3, 8001780 <main+0x410>)
 80015f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015fa:	f7fe fffd 	bl	80005f8 <__aeabi_dmul>
 80015fe:	4602      	mov	r2, r0
 8001600:	460b      	mov	r3, r1
 8001602:	4610      	mov	r0, r2
 8001604:	4619      	mov	r1, r3
 8001606:	a360      	add	r3, pc, #384	@ (adr r3, 8001788 <main+0x418>)
 8001608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160c:	f7ff f91e 	bl	800084c <__aeabi_ddiv>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4610      	mov	r0, r2
 8001616:	4619      	mov	r1, r3
 8001618:	f04f 0200 	mov.w	r2, #0
 800161c:	4b6e      	ldr	r3, [pc, #440]	@ (80017d8 <main+0x468>)
 800161e:	f7fe fe35 	bl	800028c <__adddf3>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4610      	mov	r0, r2
 8001628:	4619      	mov	r1, r3
 800162a:	f7ff f9f7 	bl	8000a1c <__aeabi_d2iz>
 800162e:	4603      	mov	r3, r0
 8001630:	4a6a      	ldr	r2, [pc, #424]	@ (80017dc <main+0x46c>)
 8001632:	6013      	str	r3, [r2, #0]
				u_5v = (int)(((adc[1] * 6.6) / 409.5) + 0.5) ;	// 5 volt
 8001634:	4b65      	ldr	r3, [pc, #404]	@ (80017cc <main+0x45c>)
 8001636:	885b      	ldrh	r3, [r3, #2]
 8001638:	b29b      	uxth	r3, r3
 800163a:	4618      	mov	r0, r3
 800163c:	f7fe ff72 	bl	8000524 <__aeabi_i2d>
 8001640:	a34f      	add	r3, pc, #316	@ (adr r3, 8001780 <main+0x410>)
 8001642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001646:	f7fe ffd7 	bl	80005f8 <__aeabi_dmul>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4610      	mov	r0, r2
 8001650:	4619      	mov	r1, r3
 8001652:	a34d      	add	r3, pc, #308	@ (adr r3, 8001788 <main+0x418>)
 8001654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001658:	f7ff f8f8 	bl	800084c <__aeabi_ddiv>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	4b5b      	ldr	r3, [pc, #364]	@ (80017d8 <main+0x468>)
 800166a:	f7fe fe0f 	bl	800028c <__adddf3>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f7ff f9d1 	bl	8000a1c <__aeabi_d2iz>
 800167a:	4603      	mov	r3, r0
 800167c:	4a58      	ldr	r2, [pc, #352]	@ (80017e0 <main+0x470>)
 800167e:	6013      	str	r3, [r2, #0]
				temperature = (int)((((adc[2] * 3.3) / 4095) - 0.76) / 0.0025 + 25.0) ;	// temperature
 8001680:	4b52      	ldr	r3, [pc, #328]	@ (80017cc <main+0x45c>)
 8001682:	889b      	ldrh	r3, [r3, #4]
 8001684:	b29b      	uxth	r3, r3
 8001686:	4618      	mov	r0, r3
 8001688:	f7fe ff4c 	bl	8000524 <__aeabi_i2d>
 800168c:	a340      	add	r3, pc, #256	@ (adr r3, 8001790 <main+0x420>)
 800168e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001692:	f7fe ffb1 	bl	80005f8 <__aeabi_dmul>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4610      	mov	r0, r2
 800169c:	4619      	mov	r1, r3
 800169e:	a33e      	add	r3, pc, #248	@ (adr r3, 8001798 <main+0x428>)
 80016a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a4:	f7ff f8d2 	bl	800084c <__aeabi_ddiv>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4610      	mov	r0, r2
 80016ae:	4619      	mov	r1, r3
 80016b0:	a33b      	add	r3, pc, #236	@ (adr r3, 80017a0 <main+0x430>)
 80016b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b6:	f7fe fde7 	bl	8000288 <__aeabi_dsub>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4610      	mov	r0, r2
 80016c0:	4619      	mov	r1, r3
 80016c2:	a339      	add	r3, pc, #228	@ (adr r3, 80017a8 <main+0x438>)
 80016c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c8:	f7ff f8c0 	bl	800084c <__aeabi_ddiv>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4610      	mov	r0, r2
 80016d2:	4619      	mov	r1, r3
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	4b42      	ldr	r3, [pc, #264]	@ (80017e4 <main+0x474>)
 80016da:	f7fe fdd7 	bl	800028c <__adddf3>
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	4610      	mov	r0, r2
 80016e4:	4619      	mov	r1, r3
 80016e6:	f7ff f999 	bl	8000a1c <__aeabi_d2iz>
 80016ea:	4603      	mov	r3, r0
 80016ec:	4a3e      	ldr	r2, [pc, #248]	@ (80017e8 <main+0x478>)
 80016ee:	6013      	str	r3, [r2, #0]
				//
				sprintf(tempString, "%i", u_bat);
 80016f0:	4b3a      	ldr	r3, [pc, #232]	@ (80017dc <main+0x46c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	493d      	ldr	r1, [pc, #244]	@ (80017ec <main+0x47c>)
 80016f8:	483d      	ldr	r0, [pc, #244]	@ (80017f0 <main+0x480>)
 80016fa:	f007 f88d 	bl	8008818 <siprintf>
				strcpy( telData.u_bat, tempString);
 80016fe:	493c      	ldr	r1, [pc, #240]	@ (80017f0 <main+0x480>)
 8001700:	483c      	ldr	r0, [pc, #240]	@ (80017f4 <main+0x484>)
 8001702:	f007 fa44 	bl	8008b8e <strcpy>
				//
				//!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
				//todo del:
				//strcpy( telData.u_bat, "42");
				//
				if( u_5v > 40){
 8001706:	4b36      	ldr	r3, [pc, #216]	@ (80017e0 <main+0x470>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b28      	cmp	r3, #40	@ 0x28
 800170c:	dd08      	ble.n	8001720 <main+0x3b0>
					sprintf(tempString, "%s", "1");
 800170e:	4a3a      	ldr	r2, [pc, #232]	@ (80017f8 <main+0x488>)
 8001710:	493a      	ldr	r1, [pc, #232]	@ (80017fc <main+0x48c>)
 8001712:	4837      	ldr	r0, [pc, #220]	@ (80017f0 <main+0x480>)
 8001714:	f007 f880 	bl	8008818 <siprintf>
					count_u220 = 0;
 8001718:	4b39      	ldr	r3, [pc, #228]	@ (8001800 <main+0x490>)
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	e009      	b.n	8001734 <main+0x3c4>
				}
				else{
					sprintf(tempString, "%s", "0");
 8001720:	4a38      	ldr	r2, [pc, #224]	@ (8001804 <main+0x494>)
 8001722:	4936      	ldr	r1, [pc, #216]	@ (80017fc <main+0x48c>)
 8001724:	4832      	ldr	r0, [pc, #200]	@ (80017f0 <main+0x480>)
 8001726:	f007 f877 	bl	8008818 <siprintf>
					count_u220++;
 800172a:	4b35      	ldr	r3, [pc, #212]	@ (8001800 <main+0x490>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	3301      	adds	r3, #1
 8001730:	4a33      	ldr	r2, [pc, #204]	@ (8001800 <main+0x490>)
 8001732:	6013      	str	r3, [r2, #0]
				}
				strcpy( telData.u220, tempString);
 8001734:	492e      	ldr	r1, [pc, #184]	@ (80017f0 <main+0x480>)
 8001736:	4834      	ldr	r0, [pc, #208]	@ (8001808 <main+0x498>)
 8001738:	f007 fa29 	bl	8008b8e <strcpy>
				//
				sprintf(tempString, "%+i", temperature);
 800173c:	4b2a      	ldr	r3, [pc, #168]	@ (80017e8 <main+0x478>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	4932      	ldr	r1, [pc, #200]	@ (800180c <main+0x49c>)
 8001744:	482a      	ldr	r0, [pc, #168]	@ (80017f0 <main+0x480>)
 8001746:	f007 f867 	bl	8008818 <siprintf>
				strcpy( telData.temperature, tempString);
 800174a:	4929      	ldr	r1, [pc, #164]	@ (80017f0 <main+0x480>)
 800174c:	4830      	ldr	r0, [pc, #192]	@ (8001810 <main+0x4a0>)
 800174e:	f007 fa1e 	bl	8008b8e <strcpy>

				adc[0] = 0;
 8001752:	4b1e      	ldr	r3, [pc, #120]	@ (80017cc <main+0x45c>)
 8001754:	2200      	movs	r2, #0
 8001756:	801a      	strh	r2, [r3, #0]
				adc[1] = 0;
 8001758:	4b1c      	ldr	r3, [pc, #112]	@ (80017cc <main+0x45c>)
 800175a:	2200      	movs	r2, #0
 800175c:	805a      	strh	r2, [r3, #2]
				adc[2] = 0;
 800175e:	4b1b      	ldr	r3, [pc, #108]	@ (80017cc <main+0x45c>)
 8001760:	2200      	movs	r2, #0
 8001762:	809a      	strh	r2, [r3, #4]
			}

			// door
			if ( HAL_GPIO_ReadPin(DOOR_GPIO_Port, DOOR_Pin) ) {
 8001764:	2180      	movs	r1, #128	@ 0x80
 8001766:	482b      	ldr	r0, [pc, #172]	@ (8001814 <main+0x4a4>)
 8001768:	f002 ff7e 	bl	8004668 <HAL_GPIO_ReadPin>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d052      	beq.n	8001818 <main+0x4a8>
				//close
				sprintf(tempString, "%s", "0");
 8001772:	4a24      	ldr	r2, [pc, #144]	@ (8001804 <main+0x494>)
 8001774:	4921      	ldr	r1, [pc, #132]	@ (80017fc <main+0x48c>)
 8001776:	481e      	ldr	r0, [pc, #120]	@ (80017f0 <main+0x480>)
 8001778:	f007 f84e 	bl	8008818 <siprintf>
 800177c:	e051      	b.n	8001822 <main+0x4b2>
 800177e:	bf00      	nop
 8001780:	66666666 	.word	0x66666666
 8001784:	401a6666 	.word	0x401a6666
 8001788:	00000000 	.word	0x00000000
 800178c:	40799800 	.word	0x40799800
 8001790:	66666666 	.word	0x66666666
 8001794:	400a6666 	.word	0x400a6666
 8001798:	00000000 	.word	0x00000000
 800179c:	40affe00 	.word	0x40affe00
 80017a0:	851eb852 	.word	0x851eb852
 80017a4:	3fe851eb 	.word	0x3fe851eb
 80017a8:	47ae147b 	.word	0x47ae147b
 80017ac:	3f647ae1 	.word	0x3f647ae1
 80017b0:	200001b0 	.word	0x200001b0
 80017b4:	08009864 	.word	0x08009864
 80017b8:	08009870 	.word	0x08009870
 80017bc:	08009858 	.word	0x08009858
 80017c0:	20000144 	.word	0x20000144
 80017c4:	20000180 	.word	0x20000180
 80017c8:	200001e2 	.word	0x200001e2
 80017cc:	20000360 	.word	0x20000360
 80017d0:	20000084 	.word	0x20000084
 80017d4:	2000035e 	.word	0x2000035e
 80017d8:	3fe00000 	.word	0x3fe00000
 80017dc:	20000368 	.word	0x20000368
 80017e0:	2000036c 	.word	0x2000036c
 80017e4:	40390000 	.word	0x40390000
 80017e8:	20000370 	.word	0x20000370
 80017ec:	08009878 	.word	0x08009878
 80017f0:	200002b4 	.word	0x200002b4
 80017f4:	200001d8 	.word	0x200001d8
 80017f8:	0800987c 	.word	0x0800987c
 80017fc:	08009880 	.word	0x08009880
 8001800:	20000378 	.word	0x20000378
 8001804:	08009884 	.word	0x08009884
 8001808:	200001ec 	.word	0x200001ec
 800180c:	08009888 	.word	0x08009888
 8001810:	20000200 	.word	0x20000200
 8001814:	40020c00 	.word	0x40020c00
			}else {
				//open
				sprintf(tempString, "%s", "1");
 8001818:	4a49      	ldr	r2, [pc, #292]	@ (8001940 <main+0x5d0>)
 800181a:	494a      	ldr	r1, [pc, #296]	@ (8001944 <main+0x5d4>)
 800181c:	484a      	ldr	r0, [pc, #296]	@ (8001948 <main+0x5d8>)
 800181e:	f006 fffb 	bl	8008818 <siprintf>
			}
			strcpy( telData.door, tempString);
 8001822:	4949      	ldr	r1, [pc, #292]	@ (8001948 <main+0x5d8>)
 8001824:	4849      	ldr	r0, [pc, #292]	@ (800194c <main+0x5dc>)
 8001826:	f007 f9b2 	bl	8008b8e <strcpy>


			sprintf(telString, "%s|%s|%s|%s|%s|%s|%s|%s|%s|%s|%s|%s|",
 800182a:	4b49      	ldr	r3, [pc, #292]	@ (8001950 <main+0x5e0>)
 800182c:	9309      	str	r3, [sp, #36]	@ 0x24
 800182e:	4b49      	ldr	r3, [pc, #292]	@ (8001954 <main+0x5e4>)
 8001830:	9308      	str	r3, [sp, #32]
 8001832:	4b49      	ldr	r3, [pc, #292]	@ (8001958 <main+0x5e8>)
 8001834:	9307      	str	r3, [sp, #28]
 8001836:	4b49      	ldr	r3, [pc, #292]	@ (800195c <main+0x5ec>)
 8001838:	9306      	str	r3, [sp, #24]
 800183a:	4b44      	ldr	r3, [pc, #272]	@ (800194c <main+0x5dc>)
 800183c:	9305      	str	r3, [sp, #20]
 800183e:	4b48      	ldr	r3, [pc, #288]	@ (8001960 <main+0x5f0>)
 8001840:	9304      	str	r3, [sp, #16]
 8001842:	4b48      	ldr	r3, [pc, #288]	@ (8001964 <main+0x5f4>)
 8001844:	9303      	str	r3, [sp, #12]
 8001846:	4b48      	ldr	r3, [pc, #288]	@ (8001968 <main+0x5f8>)
 8001848:	9302      	str	r3, [sp, #8]
 800184a:	4b48      	ldr	r3, [pc, #288]	@ (800196c <main+0x5fc>)
 800184c:	9301      	str	r3, [sp, #4]
 800184e:	4b48      	ldr	r3, [pc, #288]	@ (8001970 <main+0x600>)
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	4b48      	ldr	r3, [pc, #288]	@ (8001974 <main+0x604>)
 8001854:	4a48      	ldr	r2, [pc, #288]	@ (8001978 <main+0x608>)
 8001856:	4949      	ldr	r1, [pc, #292]	@ (800197c <main+0x60c>)
 8001858:	4849      	ldr	r0, [pc, #292]	@ (8001980 <main+0x610>)
 800185a:	f006 ffdd 	bl	8008818 <siprintf>
					telData.temperature,
					telData.power,
					telData.i_max,
					telData.t_max
					);
			uint8_t crc = crc_8(telString);
 800185e:	4848      	ldr	r0, [pc, #288]	@ (8001980 <main+0x610>)
 8001860:	f000 fbcc 	bl	8001ffc <crc_8>
 8001864:	4603      	mov	r3, r0
 8001866:	71fb      	strb	r3, [r7, #7]
			sprintf(tempString, "%u;\x1A", crc);
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	461a      	mov	r2, r3
 800186c:	4945      	ldr	r1, [pc, #276]	@ (8001984 <main+0x614>)
 800186e:	4836      	ldr	r0, [pc, #216]	@ (8001948 <main+0x5d8>)
 8001870:	f006 ffd2 	bl	8008818 <siprintf>
			strcat(telString, tempString);
 8001874:	4934      	ldr	r1, [pc, #208]	@ (8001948 <main+0x5d8>)
 8001876:	4842      	ldr	r0, [pc, #264]	@ (8001980 <main+0x610>)
 8001878:	f007 f8ce 	bl	8008a18 <strcat>


			resp = ATC_SendReceive(&gsm, "AT+CIPSEND\r\n", 100, NULL, 100, 2, "\r\n> ", "\r\nERROR\r\n");
 800187c:	4b42      	ldr	r3, [pc, #264]	@ (8001988 <main+0x618>)
 800187e:	9303      	str	r3, [sp, #12]
 8001880:	4b42      	ldr	r3, [pc, #264]	@ (800198c <main+0x61c>)
 8001882:	9302      	str	r3, [sp, #8]
 8001884:	2302      	movs	r3, #2
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	2364      	movs	r3, #100	@ 0x64
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	2300      	movs	r3, #0
 800188e:	2264      	movs	r2, #100	@ 0x64
 8001890:	493f      	ldr	r1, [pc, #252]	@ (8001990 <main+0x620>)
 8001892:	4840      	ldr	r0, [pc, #256]	@ (8001994 <main+0x624>)
 8001894:	f006 fbfa 	bl	800808c <ATC_SendReceive>
 8001898:	4603      	mov	r3, r0
 800189a:	4a3f      	ldr	r2, [pc, #252]	@ (8001998 <main+0x628>)
 800189c:	6013      	str	r3, [r2, #0]

			resp2 = ATC_SendReceive(&gsm, telString, 100, NULL, 2000, 2, "\r\nSEND OK\r\n", "\r\nERROR\r\n");
 800189e:	4b3a      	ldr	r3, [pc, #232]	@ (8001988 <main+0x618>)
 80018a0:	9303      	str	r3, [sp, #12]
 80018a2:	4b3e      	ldr	r3, [pc, #248]	@ (800199c <main+0x62c>)
 80018a4:	9302      	str	r3, [sp, #8]
 80018a6:	2302      	movs	r3, #2
 80018a8:	9301      	str	r3, [sp, #4]
 80018aa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	2300      	movs	r3, #0
 80018b2:	2264      	movs	r2, #100	@ 0x64
 80018b4:	4932      	ldr	r1, [pc, #200]	@ (8001980 <main+0x610>)
 80018b6:	4837      	ldr	r0, [pc, #220]	@ (8001994 <main+0x624>)
 80018b8:	f006 fbe8 	bl	800808c <ATC_SendReceive>
 80018bc:	4603      	mov	r3, r0
 80018be:	4a38      	ldr	r2, [pc, #224]	@ (80019a0 <main+0x630>)
 80018c0:	6013      	str	r3, [r2, #0]

			if ( (resp == 1) && (resp2 == 1) ){
 80018c2:	4b35      	ldr	r3, [pc, #212]	@ (8001998 <main+0x628>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d107      	bne.n	80018da <main+0x56a>
 80018ca:	4b35      	ldr	r3, [pc, #212]	@ (80019a0 <main+0x630>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d103      	bne.n	80018da <main+0x56a>
				flag_sim800_error = 0;
 80018d2:	4b34      	ldr	r3, [pc, #208]	@ (80019a4 <main+0x634>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	e002      	b.n	80018e0 <main+0x570>
			} else {
				flag_sim800_error = 1;
 80018da:	4b32      	ldr	r3, [pc, #200]	@ (80019a4 <main+0x634>)
 80018dc:	2201      	movs	r2, #1
 80018de:	601a      	str	r2, [r3, #0]
			}

			timer2 = HAL_GetTick();
 80018e0:	f001 fb74 	bl	8002fcc <HAL_GetTick>
 80018e4:	4603      	mov	r3, r0
 80018e6:	4a30      	ldr	r2, [pc, #192]	@ (80019a8 <main+0x638>)
 80018e8:	6013      	str	r3, [r2, #0]
		}


		if ( flag_sim800_error == 1 ){
 80018ea:	4b2e      	ldr	r3, [pc, #184]	@ (80019a4 <main+0x634>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d117      	bne.n	8001922 <main+0x5b2>
			flag_sim800_error = 0;
 80018f2:	4b2c      	ldr	r3, [pc, #176]	@ (80019a4 <main+0x634>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	601a      	str	r2, [r3, #0]

		    for(int i = 0; i < 10; i++) {
 80018f8:	2300      	movs	r3, #0
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	e00e      	b.n	800191c <main+0x5ac>
		    	if( reset_sim800_connect_to_server() == 1 ){
 80018fe:	f000 f913 	bl	8001b28 <reset_sim800_connect_to_server>
 8001902:	4603      	mov	r3, r0
 8001904:	2b01      	cmp	r3, #1
 8001906:	d103      	bne.n	8001910 <main+0x5a0>
		    		printf( "reset_sim800_connect_to_server(pos1) == 1  => connection Ok!\n" );
 8001908:	4828      	ldr	r0, [pc, #160]	@ (80019ac <main+0x63c>)
 800190a:	f006 ff7d 	bl	8008808 <puts>
		    		break;
 800190e:	e008      	b.n	8001922 <main+0x5b2>
		    	} else {
		    		printf( "reset_sim800_connect_to_server(pos1) != 1  => connection Err!\n" );
 8001910:	4827      	ldr	r0, [pc, #156]	@ (80019b0 <main+0x640>)
 8001912:	f006 ff79 	bl	8008808 <puts>
		    for(int i = 0; i < 10; i++) {
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	3301      	adds	r3, #1
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	2b09      	cmp	r3, #9
 8001920:	dded      	ble.n	80018fe <main+0x58e>
//		    }
//			timer4 = HAL_GetTick();
//		}


		HAL_IWDG_Refresh(&hiwdg); //reset watchdog
 8001922:	4824      	ldr	r0, [pc, #144]	@ (80019b4 <main+0x644>)
 8001924:	f002 ff2d 	bl	8004782 <HAL_IWDG_Refresh>

		if(count_u220 > 20){
 8001928:	4b23      	ldr	r3, [pc, #140]	@ (80019b8 <main+0x648>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b14      	cmp	r3, #20
 800192e:	f77f ad92 	ble.w	8001456 <main+0xe6>
			count_u220 = 0;
 8001932:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <main+0x648>)
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
			// standby
			HAL_PWR_EnterSTANDBYMode();
 8001938:	f003 f842 	bl	80049c0 <HAL_PWR_EnterSTANDBYMode>
		if((HAL_GetTick() - timer1) > 500) { //  500ms
 800193c:	e58b      	b.n	8001456 <main+0xe6>
 800193e:	bf00      	nop
 8001940:	0800987c 	.word	0x0800987c
 8001944:	08009880 	.word	0x08009880
 8001948:	200002b4 	.word	0x200002b4
 800194c:	200001f6 	.word	0x200001f6
 8001950:	20000223 	.word	0x20000223
 8001954:	20000219 	.word	0x20000219
 8001958:	2000020a 	.word	0x2000020a
 800195c:	20000200 	.word	0x20000200
 8001960:	200001ec 	.word	0x200001ec
 8001964:	200001e2 	.word	0x200001e2
 8001968:	200001d8 	.word	0x200001d8
 800196c:	200001ce 	.word	0x200001ce
 8001970:	200001c4 	.word	0x200001c4
 8001974:	200001ba 	.word	0x200001ba
 8001978:	200001b0 	.word	0x200001b0
 800197c:	0800988c 	.word	0x0800988c
 8001980:	20000230 	.word	0x20000230
 8001984:	080098b4 	.word	0x080098b4
 8001988:	08009864 	.word	0x08009864
 800198c:	080098cc 	.word	0x080098cc
 8001990:	080098bc 	.word	0x080098bc
 8001994:	20000144 	.word	0x20000144
 8001998:	20000180 	.word	0x20000180
 800199c:	080098d4 	.word	0x080098d4
 80019a0:	20000184 	.word	0x20000184
 80019a4:	20000188 	.word	0x20000188
 80019a8:	2000013c 	.word	0x2000013c
 80019ac:	080098e0 	.word	0x080098e0
 80019b0:	08009920 	.word	0x08009920
 80019b4:	2000012c 	.word	0x2000012c
 80019b8:	20000378 	.word	0x20000378

080019bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b094      	sub	sp, #80	@ 0x50
 80019c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019c2:	f107 0320 	add.w	r3, r7, #32
 80019c6:	2230      	movs	r2, #48	@ 0x30
 80019c8:	2100      	movs	r1, #0
 80019ca:	4618      	mov	r0, r3
 80019cc:	f007 f81c 	bl	8008a08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d0:	f107 030c 	add.w	r3, r7, #12
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e0:	2300      	movs	r3, #0
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	4b29      	ldr	r3, [pc, #164]	@ (8001a8c <SystemClock_Config+0xd0>)
 80019e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e8:	4a28      	ldr	r2, [pc, #160]	@ (8001a8c <SystemClock_Config+0xd0>)
 80019ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80019f0:	4b26      	ldr	r3, [pc, #152]	@ (8001a8c <SystemClock_Config+0xd0>)
 80019f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019fc:	2300      	movs	r3, #0
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	4b23      	ldr	r3, [pc, #140]	@ (8001a90 <SystemClock_Config+0xd4>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a22      	ldr	r2, [pc, #136]	@ (8001a90 <SystemClock_Config+0xd4>)
 8001a06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a0a:	6013      	str	r3, [r2, #0]
 8001a0c:	4b20      	ldr	r3, [pc, #128]	@ (8001a90 <SystemClock_Config+0xd4>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001a18:	2309      	movs	r3, #9
 8001a1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a20:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a22:	2301      	movs	r3, #1
 8001a24:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a26:	2302      	movs	r3, #2
 8001a28:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a2a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a30:	2304      	movs	r3, #4
 8001a32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001a34:	2360      	movs	r3, #96	@ 0x60
 8001a36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a3c:	2304      	movs	r3, #4
 8001a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a40:	f107 0320 	add.w	r3, r7, #32
 8001a44:	4618      	mov	r0, r3
 8001a46:	f002 ffd3 	bl	80049f0 <HAL_RCC_OscConfig>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a50:	f000 fa50 	bl	8001ef4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a54:	230f      	movs	r3, #15
 8001a56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001a5c:	2380      	movs	r3, #128	@ 0x80
 8001a5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a6a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	2101      	movs	r1, #1
 8001a72:	4618      	mov	r0, r3
 8001a74:	f003 fa34 	bl	8004ee0 <HAL_RCC_ClockConfig>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001a7e:	f000 fa39 	bl	8001ef4 <Error_Handler>
  }
}
 8001a82:	bf00      	nop
 8001a84:	3750      	adds	r7, #80	@ 0x50
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40007000 	.word	0x40007000

08001a94 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
 8001aa4:	e009      	b.n	8001aba <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	1c5a      	adds	r2, r3, #1
 8001aaa:	60ba      	str	r2, [r7, #8]
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fbae 	bl	8001210 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	617b      	str	r3, [r7, #20]
 8001aba:	697a      	ldr	r2, [r7, #20]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	dbf1      	blt.n	8001aa6 <_write+0x12>
  }
  return len;
 8001ac2:	687b      	ldr	r3, [r7, #4]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <sim800_power_on>:


void sim800_power_on() {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0

    //Sim800 PWRKEY = hight
    HAL_GPIO_WritePin(GPIOD, GATE_PWRKEY_Pin, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2102      	movs	r1, #2
 8001ad4:	480d      	ldr	r0, [pc, #52]	@ (8001b0c <sim800_power_on+0x40>)
 8001ad6:	f002 fddf 	bl	8004698 <HAL_GPIO_WritePin>
    //Sim800 PowerOn = On
    HAL_GPIO_WritePin(GPIOD, GATE_V_SIM_Pin, GPIO_PIN_SET);
 8001ada:	2201      	movs	r2, #1
 8001adc:	2101      	movs	r1, #1
 8001ade:	480b      	ldr	r0, [pc, #44]	@ (8001b0c <sim800_power_on+0x40>)
 8001ae0:	f002 fdda 	bl	8004698 <HAL_GPIO_WritePin>
    HAL_Delay(700);
 8001ae4:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001ae8:	f001 fa7c 	bl	8002fe4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GATE_PWRKEY_Pin, GPIO_PIN_SET);
 8001aec:	2201      	movs	r2, #1
 8001aee:	2102      	movs	r1, #2
 8001af0:	4806      	ldr	r0, [pc, #24]	@ (8001b0c <sim800_power_on+0x40>)
 8001af2:	f002 fdd1 	bl	8004698 <HAL_GPIO_WritePin>
    HAL_Delay(1200);
 8001af6:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001afa:	f001 fa73 	bl	8002fe4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GATE_PWRKEY_Pin, GPIO_PIN_RESET);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2102      	movs	r1, #2
 8001b02:	4802      	ldr	r0, [pc, #8]	@ (8001b0c <sim800_power_on+0x40>)
 8001b04:	f002 fdc8 	bl	8004698 <HAL_GPIO_WritePin>
}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40020c00 	.word	0x40020c00

08001b10 <sim800_power_off>:


void sim800_power_off() {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
    //Sim800 PowerOn = Off
    HAL_GPIO_WritePin(GPIOD, GATE_V_SIM_Pin, GPIO_PIN_RESET);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2101      	movs	r1, #1
 8001b18:	4802      	ldr	r0, [pc, #8]	@ (8001b24 <sim800_power_off+0x14>)
 8001b1a:	f002 fdbd 	bl	8004698 <HAL_GPIO_WritePin>
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40020c00 	.word	0x40020c00

08001b28 <reset_sim800_connect_to_server>:


int reset_sim800_connect_to_server() {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af04      	add	r7, sp, #16

	int resp = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	603b      	str	r3, [r7, #0]

	HAL_IWDG_Refresh(&hiwdg); //reset wdg
 8001b32:	4899      	ldr	r0, [pc, #612]	@ (8001d98 <reset_sim800_connect_to_server+0x270>)
 8001b34:	f002 fe25 	bl	8004782 <HAL_IWDG_Refresh>

    sim800_power_off();
 8001b38:	f7ff ffea 	bl	8001b10 <sim800_power_off>
    HAL_Delay(5000);
 8001b3c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001b40:	f001 fa50 	bl	8002fe4 <HAL_Delay>
    sim800_power_on();
 8001b44:	f7ff ffc2 	bl	8001acc <sim800_power_on>
    HAL_Delay(5000);
 8001b48:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001b4c:	f001 fa4a 	bl	8002fe4 <HAL_Delay>

    HAL_IWDG_Refresh(&hiwdg); //reset wdg
 8001b50:	4891      	ldr	r0, [pc, #580]	@ (8001d98 <reset_sim800_connect_to_server+0x270>)
 8001b52:	f002 fe16 	bl	8004782 <HAL_IWDG_Refresh>

    for(int i = 0; i < 1000; i++) {
 8001b56:	2300      	movs	r3, #0
 8001b58:	607b      	str	r3, [r7, #4]
 8001b5a:	e01a      	b.n	8001b92 <reset_sim800_connect_to_server+0x6a>
    	HAL_Delay(100);
 8001b5c:	2064      	movs	r0, #100	@ 0x64
 8001b5e:	f001 fa41 	bl	8002fe4 <HAL_Delay>
    	HAL_IWDG_Refresh(&hiwdg); //reset wdg
 8001b62:	488d      	ldr	r0, [pc, #564]	@ (8001d98 <reset_sim800_connect_to_server+0x270>)
 8001b64:	f002 fe0d 	bl	8004782 <HAL_IWDG_Refresh>
    	resp = ATC_SendReceive(&gsm, "AT\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001b68:	4b8c      	ldr	r3, [pc, #560]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001b6a:	9303      	str	r3, [sp, #12]
 8001b6c:	4b8c      	ldr	r3, [pc, #560]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001b6e:	9302      	str	r3, [sp, #8]
 8001b70:	2302      	movs	r3, #2
 8001b72:	9301      	str	r3, [sp, #4]
 8001b74:	2364      	movs	r3, #100	@ 0x64
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	2300      	movs	r3, #0
 8001b7a:	2264      	movs	r2, #100	@ 0x64
 8001b7c:	4989      	ldr	r1, [pc, #548]	@ (8001da4 <reset_sim800_connect_to_server+0x27c>)
 8001b7e:	488a      	ldr	r0, [pc, #552]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001b80:	f006 fa84 	bl	800808c <ATC_SendReceive>
 8001b84:	6038      	str	r0, [r7, #0]
    	if( resp == 1 ) break;
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d007      	beq.n	8001b9c <reset_sim800_connect_to_server+0x74>
    for(int i = 0; i < 1000; i++) {
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b98:	dbe0      	blt.n	8001b5c <reset_sim800_connect_to_server+0x34>
 8001b9a:	e000      	b.n	8001b9e <reset_sim800_connect_to_server+0x76>
    	if( resp == 1 ) break;
 8001b9c:	bf00      	nop
    }

    HAL_IWDG_Refresh(&hiwdg); //reset wdg
 8001b9e:	487e      	ldr	r0, [pc, #504]	@ (8001d98 <reset_sim800_connect_to_server+0x270>)
 8001ba0:	f002 fdef 	bl	8004782 <HAL_IWDG_Refresh>

    HAL_Delay(25000);
 8001ba4:	f246 10a8 	movw	r0, #25000	@ 0x61a8
 8001ba8:	f001 fa1c 	bl	8002fe4 <HAL_Delay>

    HAL_IWDG_Refresh(&hiwdg); //reset wdg
 8001bac:	487a      	ldr	r0, [pc, #488]	@ (8001d98 <reset_sim800_connect_to_server+0x270>)
 8001bae:	f002 fde8 	bl	8004782 <HAL_IWDG_Refresh>

    resp = ATC_SendReceive(&gsm, "AT\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001bb2:	4b7a      	ldr	r3, [pc, #488]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001bb4:	9303      	str	r3, [sp, #12]
 8001bb6:	4b7a      	ldr	r3, [pc, #488]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001bb8:	9302      	str	r3, [sp, #8]
 8001bba:	2302      	movs	r3, #2
 8001bbc:	9301      	str	r3, [sp, #4]
 8001bbe:	2364      	movs	r3, #100	@ 0x64
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	2264      	movs	r2, #100	@ 0x64
 8001bc6:	4977      	ldr	r1, [pc, #476]	@ (8001da4 <reset_sim800_connect_to_server+0x27c>)
 8001bc8:	4877      	ldr	r0, [pc, #476]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001bca:	f006 fa5f 	bl	800808c <ATC_SendReceive>
 8001bce:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d001      	beq.n	8001bda <reset_sim800_connect_to_server+0xb2>
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	e124      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // echo off
    resp = ATC_SendReceive(&gsm, "ATE0\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001bda:	4b70      	ldr	r3, [pc, #448]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001bdc:	9303      	str	r3, [sp, #12]
 8001bde:	4b70      	ldr	r3, [pc, #448]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001be0:	9302      	str	r3, [sp, #8]
 8001be2:	2302      	movs	r3, #2
 8001be4:	9301      	str	r3, [sp, #4]
 8001be6:	2364      	movs	r3, #100	@ 0x64
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2300      	movs	r3, #0
 8001bec:	2264      	movs	r2, #100	@ 0x64
 8001bee:	496f      	ldr	r1, [pc, #444]	@ (8001dac <reset_sim800_connect_to_server+0x284>)
 8001bf0:	486d      	ldr	r0, [pc, #436]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001bf2:	f006 fa4b 	bl	800808c <ATC_SendReceive>
 8001bf6:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d001      	beq.n	8001c02 <reset_sim800_connect_to_server+0xda>
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	e110      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // off all calls
    resp = ATC_SendReceive(&gsm, "AT+GSMBUSY=1\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001c02:	4b66      	ldr	r3, [pc, #408]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001c04:	9303      	str	r3, [sp, #12]
 8001c06:	4b66      	ldr	r3, [pc, #408]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001c08:	9302      	str	r3, [sp, #8]
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	9301      	str	r3, [sp, #4]
 8001c0e:	2364      	movs	r3, #100	@ 0x64
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	2300      	movs	r3, #0
 8001c14:	2264      	movs	r2, #100	@ 0x64
 8001c16:	4966      	ldr	r1, [pc, #408]	@ (8001db0 <reset_sim800_connect_to_server+0x288>)
 8001c18:	4863      	ldr	r0, [pc, #396]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001c1a:	f006 fa37 	bl	800808c <ATC_SendReceive>
 8001c1e:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d001      	beq.n	8001c2a <reset_sim800_connect_to_server+0x102>
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	e0fc      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // sms not in TE
    resp = ATC_SendReceive(&gsm, "AT+CNMI=0,0\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001c2a:	4b5c      	ldr	r3, [pc, #368]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001c2c:	9303      	str	r3, [sp, #12]
 8001c2e:	4b5c      	ldr	r3, [pc, #368]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001c30:	9302      	str	r3, [sp, #8]
 8001c32:	2302      	movs	r3, #2
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	2364      	movs	r3, #100	@ 0x64
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	2264      	movs	r2, #100	@ 0x64
 8001c3e:	495d      	ldr	r1, [pc, #372]	@ (8001db4 <reset_sim800_connect_to_server+0x28c>)
 8001c40:	4859      	ldr	r0, [pc, #356]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001c42:	f006 fa23 	bl	800808c <ATC_SendReceive>
 8001c46:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d001      	beq.n	8001c52 <reset_sim800_connect_to_server+0x12a>
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	e0e8      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // sms text mode
    resp = ATC_SendReceive(&gsm, "AT+CMGF=1\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001c52:	4b52      	ldr	r3, [pc, #328]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001c54:	9303      	str	r3, [sp, #12]
 8001c56:	4b52      	ldr	r3, [pc, #328]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001c58:	9302      	str	r3, [sp, #8]
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	9301      	str	r3, [sp, #4]
 8001c5e:	2364      	movs	r3, #100	@ 0x64
 8001c60:	9300      	str	r3, [sp, #0]
 8001c62:	2300      	movs	r3, #0
 8001c64:	2264      	movs	r2, #100	@ 0x64
 8001c66:	4954      	ldr	r1, [pc, #336]	@ (8001db8 <reset_sim800_connect_to_server+0x290>)
 8001c68:	484f      	ldr	r0, [pc, #316]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001c6a:	f006 fa0f 	bl	800808c <ATC_SendReceive>
 8001c6e:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d001      	beq.n	8001c7a <reset_sim800_connect_to_server+0x152>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	e0d4      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // signal quality
    resp = ATC_SendReceive(&gsm, "AT+CSQ\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001c7a:	4b48      	ldr	r3, [pc, #288]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001c7c:	9303      	str	r3, [sp, #12]
 8001c7e:	4b48      	ldr	r3, [pc, #288]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001c80:	9302      	str	r3, [sp, #8]
 8001c82:	2302      	movs	r3, #2
 8001c84:	9301      	str	r3, [sp, #4]
 8001c86:	2364      	movs	r3, #100	@ 0x64
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	2264      	movs	r2, #100	@ 0x64
 8001c8e:	494b      	ldr	r1, [pc, #300]	@ (8001dbc <reset_sim800_connect_to_server+0x294>)
 8001c90:	4845      	ldr	r0, [pc, #276]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001c92:	f006 f9fb 	bl	800808c <ATC_SendReceive>
 8001c96:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d001      	beq.n	8001ca2 <reset_sim800_connect_to_server+0x17a>
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	e0c0      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // phone activity status
    resp = ATC_SendReceive(&gsm, "AT+CPAS\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001ca2:	4b3e      	ldr	r3, [pc, #248]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001ca4:	9303      	str	r3, [sp, #12]
 8001ca6:	4b3e      	ldr	r3, [pc, #248]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001ca8:	9302      	str	r3, [sp, #8]
 8001caa:	2302      	movs	r3, #2
 8001cac:	9301      	str	r3, [sp, #4]
 8001cae:	2364      	movs	r3, #100	@ 0x64
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	2264      	movs	r2, #100	@ 0x64
 8001cb6:	4942      	ldr	r1, [pc, #264]	@ (8001dc0 <reset_sim800_connect_to_server+0x298>)
 8001cb8:	483b      	ldr	r0, [pc, #236]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001cba:	f006 f9e7 	bl	800808c <ATC_SendReceive>
 8001cbe:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d001      	beq.n	8001cca <reset_sim800_connect_to_server+0x1a2>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	e0ac      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>


    // deactivate gprs context
    resp = ATC_SendReceive(&gsm, "AT+CIPSHUT\r\n", 100, NULL, 5000, 2, "\r\nSHUT OK\r\n", "\r\nERROR\r\n");
 8001cca:	4b34      	ldr	r3, [pc, #208]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001ccc:	9303      	str	r3, [sp, #12]
 8001cce:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc4 <reset_sim800_connect_to_server+0x29c>)
 8001cd0:	9302      	str	r3, [sp, #8]
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	9301      	str	r3, [sp, #4]
 8001cd6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	2264      	movs	r2, #100	@ 0x64
 8001ce0:	4939      	ldr	r1, [pc, #228]	@ (8001dc8 <reset_sim800_connect_to_server+0x2a0>)
 8001ce2:	4831      	ldr	r0, [pc, #196]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001ce4:	f006 f9d2 	bl	800808c <ATC_SendReceive>
 8001ce8:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d001      	beq.n	8001cf4 <reset_sim800_connect_to_server+0x1cc>
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	e097      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // single ip conection
    resp = ATC_SendReceive(&gsm, "AT+CIPMUX=0\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001cf4:	4b29      	ldr	r3, [pc, #164]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001cf6:	9303      	str	r3, [sp, #12]
 8001cf8:	4b29      	ldr	r3, [pc, #164]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001cfa:	9302      	str	r3, [sp, #8]
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	9301      	str	r3, [sp, #4]
 8001d00:	2364      	movs	r3, #100	@ 0x64
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	2300      	movs	r3, #0
 8001d06:	2264      	movs	r2, #100	@ 0x64
 8001d08:	4930      	ldr	r1, [pc, #192]	@ (8001dcc <reset_sim800_connect_to_server+0x2a4>)
 8001d0a:	4827      	ldr	r0, [pc, #156]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001d0c:	f006 f9be 	bl	800808c <ATC_SendReceive>
 8001d10:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d001      	beq.n	8001d1c <reset_sim800_connect_to_server+0x1f4>
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	e083      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // attach gprs
    resp = ATC_SendReceive(&gsm, "AT+CGATT=1\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001d1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001d1e:	9303      	str	r3, [sp, #12]
 8001d20:	4b1f      	ldr	r3, [pc, #124]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001d22:	9302      	str	r3, [sp, #8]
 8001d24:	2302      	movs	r3, #2
 8001d26:	9301      	str	r3, [sp, #4]
 8001d28:	2364      	movs	r3, #100	@ 0x64
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	2264      	movs	r2, #100	@ 0x64
 8001d30:	4927      	ldr	r1, [pc, #156]	@ (8001dd0 <reset_sim800_connect_to_server+0x2a8>)
 8001d32:	481d      	ldr	r0, [pc, #116]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001d34:	f006 f9aa 	bl	800808c <ATC_SendReceive>
 8001d38:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d001      	beq.n	8001d44 <reset_sim800_connect_to_server+0x21c>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	e06f      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // apn
    resp = ATC_SendReceive(&gsm, "AT+CSTT=\"wap.orange.md\"\r\n", 100, NULL, 100, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001d44:	4b15      	ldr	r3, [pc, #84]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001d46:	9303      	str	r3, [sp, #12]
 8001d48:	4b15      	ldr	r3, [pc, #84]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001d4a:	9302      	str	r3, [sp, #8]
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	2364      	movs	r3, #100	@ 0x64
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	2300      	movs	r3, #0
 8001d56:	2264      	movs	r2, #100	@ 0x64
 8001d58:	491e      	ldr	r1, [pc, #120]	@ (8001dd4 <reset_sim800_connect_to_server+0x2ac>)
 8001d5a:	4813      	ldr	r0, [pc, #76]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001d5c:	f006 f996 	bl	800808c <ATC_SendReceive>
 8001d60:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d001      	beq.n	8001d6c <reset_sim800_connect_to_server+0x244>
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	e05b      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
    // bring wireless connection
    resp = ATC_SendReceive(&gsm, "AT+CIICR\r\n", 100, NULL, 5000, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d9c <reset_sim800_connect_to_server+0x274>)
 8001d6e:	9303      	str	r3, [sp, #12]
 8001d70:	4b0b      	ldr	r3, [pc, #44]	@ (8001da0 <reset_sim800_connect_to_server+0x278>)
 8001d72:	9302      	str	r3, [sp, #8]
 8001d74:	2302      	movs	r3, #2
 8001d76:	9301      	str	r3, [sp, #4]
 8001d78:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	2300      	movs	r3, #0
 8001d80:	2264      	movs	r2, #100	@ 0x64
 8001d82:	4915      	ldr	r1, [pc, #84]	@ (8001dd8 <reset_sim800_connect_to_server+0x2b0>)
 8001d84:	4808      	ldr	r0, [pc, #32]	@ (8001da8 <reset_sim800_connect_to_server+0x280>)
 8001d86:	f006 f981 	bl	800808c <ATC_SendReceive>
 8001d8a:	6038      	str	r0, [r7, #0]
    if (resp != 1) return resp;
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d024      	beq.n	8001ddc <reset_sim800_connect_to_server+0x2b4>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	e046      	b.n	8001e24 <reset_sim800_connect_to_server+0x2fc>
 8001d96:	bf00      	nop
 8001d98:	2000012c 	.word	0x2000012c
 8001d9c:	08009864 	.word	0x08009864
 8001da0:	08009870 	.word	0x08009870
 8001da4:	08009960 	.word	0x08009960
 8001da8:	20000144 	.word	0x20000144
 8001dac:	08009968 	.word	0x08009968
 8001db0:	08009970 	.word	0x08009970
 8001db4:	08009980 	.word	0x08009980
 8001db8:	08009990 	.word	0x08009990
 8001dbc:	08009858 	.word	0x08009858
 8001dc0:	0800999c 	.word	0x0800999c
 8001dc4:	080099b8 	.word	0x080099b8
 8001dc8:	080099a8 	.word	0x080099a8
 8001dcc:	080099c4 	.word	0x080099c4
 8001dd0:	080099d4 	.word	0x080099d4
 8001dd4:	080099e4 	.word	0x080099e4
 8001dd8:	08009a00 	.word	0x08009a00
    // get local ip address => resp==0 no OK
    resp = ATC_SendReceive(&gsm, "AT+CIFSR\r\n", 100, NULL, 1000, 2, "\r\nOK\r\n", "\r\nERROR\r\n");
 8001ddc:	4b13      	ldr	r3, [pc, #76]	@ (8001e2c <reset_sim800_connect_to_server+0x304>)
 8001dde:	9303      	str	r3, [sp, #12]
 8001de0:	4b13      	ldr	r3, [pc, #76]	@ (8001e30 <reset_sim800_connect_to_server+0x308>)
 8001de2:	9302      	str	r3, [sp, #8]
 8001de4:	2302      	movs	r3, #2
 8001de6:	9301      	str	r3, [sp, #4]
 8001de8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	2300      	movs	r3, #0
 8001df0:	2264      	movs	r2, #100	@ 0x64
 8001df2:	4910      	ldr	r1, [pc, #64]	@ (8001e34 <reset_sim800_connect_to_server+0x30c>)
 8001df4:	4810      	ldr	r0, [pc, #64]	@ (8001e38 <reset_sim800_connect_to_server+0x310>)
 8001df6:	f006 f949 	bl	800808c <ATC_SendReceive>
 8001dfa:	6038      	str	r0, [r7, #0]
    //if (resp != 1) return resp;

    resp = ATC_SendReceive(&gsm, "AT+CIPSTART=\"TCP\",\"scz.pge.md\",\"16992\"\r\n", 100, NULL, 5000, 2, "\r\nCONNECT OK\r\n", "\r\nERROR\r\n");
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e2c <reset_sim800_connect_to_server+0x304>)
 8001dfe:	9303      	str	r3, [sp, #12]
 8001e00:	4b0e      	ldr	r3, [pc, #56]	@ (8001e3c <reset_sim800_connect_to_server+0x314>)
 8001e02:	9302      	str	r3, [sp, #8]
 8001e04:	2302      	movs	r3, #2
 8001e06:	9301      	str	r3, [sp, #4]
 8001e08:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	2300      	movs	r3, #0
 8001e10:	2264      	movs	r2, #100	@ 0x64
 8001e12:	490b      	ldr	r1, [pc, #44]	@ (8001e40 <reset_sim800_connect_to_server+0x318>)
 8001e14:	4808      	ldr	r0, [pc, #32]	@ (8001e38 <reset_sim800_connect_to_server+0x310>)
 8001e16:	f006 f939 	bl	800808c <ATC_SendReceive>
 8001e1a:	6038      	str	r0, [r7, #0]

    HAL_IWDG_Refresh(&hiwdg); //reset wdg
 8001e1c:	4809      	ldr	r0, [pc, #36]	@ (8001e44 <reset_sim800_connect_to_server+0x31c>)
 8001e1e:	f002 fcb0 	bl	8004782 <HAL_IWDG_Refresh>

    return resp;
 8001e22:	683b      	ldr	r3, [r7, #0]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	08009864 	.word	0x08009864
 8001e30:	08009870 	.word	0x08009870
 8001e34:	08009a0c 	.word	0x08009a0c
 8001e38:	20000144 	.word	0x20000144
 8001e3c:	08009a44 	.word	0x08009a44
 8001e40:	08009a18 	.word	0x08009a18
 8001e44:	2000012c 	.word	0x2000012c

08001e48 <startAdcGetU220>:

int startAdcGetU220() {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	// u_bat; 220v; temperature (run adc)
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc, 3); // run ADC
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	4924      	ldr	r1, [pc, #144]	@ (8001ee0 <startAdcGetU220+0x98>)
 8001e50:	4824      	ldr	r0, [pc, #144]	@ (8001ee4 <startAdcGetU220+0x9c>)
 8001e52:	f001 f92f 	bl	80030b4 <HAL_ADC_Start_DMA>
	HAL_Delay(1);
 8001e56:	2001      	movs	r0, #1
 8001e58:	f001 f8c4 	bl	8002fe4 <HAL_Delay>
	if( flagAdcDmaComplit ) {
 8001e5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <startAdcGetU220+0xa0>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d02e      	beq.n	8001ec4 <startAdcGetU220+0x7c>

		flagAdcDmaComplit = 0;
 8001e66:	4b20      	ldr	r3, [pc, #128]	@ (8001ee8 <startAdcGetU220+0xa0>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	701a      	strb	r2, [r3, #0]

		HAL_ADC_Stop_DMA(&hadc1);
 8001e6c:	481d      	ldr	r0, [pc, #116]	@ (8001ee4 <startAdcGetU220+0x9c>)
 8001e6e:	f001 fa31 	bl	80032d4 <HAL_ADC_Stop_DMA>

		u_5v = (int)(((adc[1] * 6.6) / 409.5) + 0.5) ;	// 5 volt
 8001e72:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee0 <startAdcGetU220+0x98>)
 8001e74:	885b      	ldrh	r3, [r3, #2]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb53 	bl	8000524 <__aeabi_i2d>
 8001e7e:	a314      	add	r3, pc, #80	@ (adr r3, 8001ed0 <startAdcGetU220+0x88>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	f7fe fbb8 	bl	80005f8 <__aeabi_dmul>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	4610      	mov	r0, r2
 8001e8e:	4619      	mov	r1, r3
 8001e90:	a311      	add	r3, pc, #68	@ (adr r3, 8001ed8 <startAdcGetU220+0x90>)
 8001e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e96:	f7fe fcd9 	bl	800084c <__aeabi_ddiv>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f04f 0200 	mov.w	r2, #0
 8001ea6:	4b11      	ldr	r3, [pc, #68]	@ (8001eec <startAdcGetU220+0xa4>)
 8001ea8:	f7fe f9f0 	bl	800028c <__adddf3>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	f7fe fdb2 	bl	8000a1c <__aeabi_d2iz>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	4a0d      	ldr	r2, [pc, #52]	@ (8001ef0 <startAdcGetU220+0xa8>)
 8001ebc:	6013      	str	r3, [r2, #0]

		return u_5v;
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <startAdcGetU220+0xa8>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	e001      	b.n	8001ec8 <startAdcGetU220+0x80>
	} else{
		return -1;
 8001ec4:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	f3af 8000 	nop.w
 8001ed0:	66666666 	.word	0x66666666
 8001ed4:	401a6666 	.word	0x401a6666
 8001ed8:	00000000 	.word	0x00000000
 8001edc:	40799800 	.word	0x40799800
 8001ee0:	20000360 	.word	0x20000360
 8001ee4:	20000084 	.word	0x20000084
 8001ee8:	2000035e 	.word	0x2000035e
 8001eec:	3fe00000 	.word	0x3fe00000
 8001ef0:	2000036c 	.word	0x2000036c

08001ef4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ef8:	b672      	cpsid	i
}
 8001efa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <Error_Handler+0x8>

08001f00 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001f04:	4b17      	ldr	r3, [pc, #92]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f06:	4a18      	ldr	r2, [pc, #96]	@ (8001f68 <MX_SPI1_Init+0x68>)
 8001f08:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f0a:	4b16      	ldr	r3, [pc, #88]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f10:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f12:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f18:	4b12      	ldr	r3, [pc, #72]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f1e:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f24:	4b0f      	ldr	r3, [pc, #60]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f30:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f32:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f38:	4b0a      	ldr	r3, [pc, #40]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f3e:	4b09      	ldr	r3, [pc, #36]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f44:	4b07      	ldr	r3, [pc, #28]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f4a:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f4c:	220a      	movs	r2, #10
 8001f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f50:	4804      	ldr	r0, [pc, #16]	@ (8001f64 <MX_SPI1_Init+0x64>)
 8001f52:	f003 f9e5 	bl	8005320 <HAL_SPI_Init>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f5c:	f7ff ffca 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f60:	bf00      	nop
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	2000037c 	.word	0x2000037c
 8001f68:	40013000 	.word	0x40013000

08001f6c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08a      	sub	sp, #40	@ 0x28
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f74:	f107 0314 	add.w	r3, r7, #20
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a19      	ldr	r2, [pc, #100]	@ (8001ff0 <HAL_SPI_MspInit+0x84>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d12b      	bne.n	8001fe6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	4b18      	ldr	r3, [pc, #96]	@ (8001ff4 <HAL_SPI_MspInit+0x88>)
 8001f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f96:	4a17      	ldr	r2, [pc, #92]	@ (8001ff4 <HAL_SPI_MspInit+0x88>)
 8001f98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f9e:	4b15      	ldr	r3, [pc, #84]	@ (8001ff4 <HAL_SPI_MspInit+0x88>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fa6:	613b      	str	r3, [r7, #16]
 8001fa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	4b11      	ldr	r3, [pc, #68]	@ (8001ff4 <HAL_SPI_MspInit+0x88>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb2:	4a10      	ldr	r2, [pc, #64]	@ (8001ff4 <HAL_SPI_MspInit+0x88>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fba:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff4 <HAL_SPI_MspInit+0x88>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001fc6:	23e0      	movs	r3, #224	@ 0xe0
 8001fc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fd6:	2305      	movs	r3, #5
 8001fd8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fda:	f107 0314 	add.w	r3, r7, #20
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4805      	ldr	r0, [pc, #20]	@ (8001ff8 <HAL_SPI_MspInit+0x8c>)
 8001fe2:	f002 f9a5 	bl	8004330 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001fe6:	bf00      	nop
 8001fe8:	3728      	adds	r7, #40	@ 0x28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40013000 	.word	0x40013000
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40020000 	.word	0x40020000

08001ffc <crc_8>:
#include "station.h"

uint8_t crc_8(char *str){
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
	uint8_t crc = 0xFF;
 8002004:	23ff      	movs	r3, #255	@ 0xff
 8002006:	73fb      	strb	r3, [r7, #15]
	for(uint8_t e = 0; str[e] != '\0'; e++){
 8002008:	2300      	movs	r3, #0
 800200a:	73bb      	strb	r3, [r7, #14]
 800200c:	e022      	b.n	8002054 <crc_8+0x58>
		crc = crc ^ str[e];
 800200e:	7bbb      	ldrb	r3, [r7, #14]
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	4413      	add	r3, r2
 8002014:	781a      	ldrb	r2, [r3, #0]
 8002016:	7bfb      	ldrb	r3, [r7, #15]
 8002018:	4053      	eors	r3, r2
 800201a:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i =0; i < 8; i++){
 800201c:	2300      	movs	r3, #0
 800201e:	737b      	strb	r3, [r7, #13]
 8002020:	e012      	b.n	8002048 <crc_8+0x4c>
			if((crc & 0x01) != 0){
 8002022:	7bfb      	ldrb	r3, [r7, #15]
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	2b00      	cmp	r3, #0
 800202a:	d007      	beq.n	800203c <crc_8+0x40>
				crc = (crc>>1) ^ 0x8C;
 800202c:	7bfb      	ldrb	r3, [r7, #15]
 800202e:	085b      	lsrs	r3, r3, #1
 8002030:	b2db      	uxtb	r3, r3
 8002032:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 8002036:	43db      	mvns	r3, r3
 8002038:	73fb      	strb	r3, [r7, #15]
 800203a:	e002      	b.n	8002042 <crc_8+0x46>
			} else {
				crc >>= 1;
 800203c:	7bfb      	ldrb	r3, [r7, #15]
 800203e:	085b      	lsrs	r3, r3, #1
 8002040:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i =0; i < 8; i++){
 8002042:	7b7b      	ldrb	r3, [r7, #13]
 8002044:	3301      	adds	r3, #1
 8002046:	737b      	strb	r3, [r7, #13]
 8002048:	7b7b      	ldrb	r3, [r7, #13]
 800204a:	2b07      	cmp	r3, #7
 800204c:	d9e9      	bls.n	8002022 <crc_8+0x26>
	for(uint8_t e = 0; str[e] != '\0'; e++){
 800204e:	7bbb      	ldrb	r3, [r7, #14]
 8002050:	3301      	adds	r3, #1
 8002052:	73bb      	strb	r3, [r7, #14]
 8002054:	7bbb      	ldrb	r3, [r7, #14]
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	4413      	add	r3, r2
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1d6      	bne.n	800200e <crc_8+0x12>
			}
		}
	}
	return crc;
 8002060:	7bfb      	ldrb	r3, [r7, #15]
}
 8002062:	4618      	mov	r0, r3
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
	...

08002070 <defaultStrToStruct>:

void defaultStrToStruct(TelData *telData){
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
	strcpy(telData->id, ID);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	492d      	ldr	r1, [pc, #180]	@ (8002130 <defaultStrToStruct+0xc0>)
 800207c:	461a      	mov	r2, r3
 800207e:	460b      	mov	r3, r1
 8002080:	cb03      	ldmia	r3!, {r0, r1}
 8002082:	6010      	str	r0, [r2, #0]
 8002084:	6051      	str	r1, [r2, #4]
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	7213      	strb	r3, [r2, #8]
	strcpy(telData->i, "0");
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	330a      	adds	r3, #10
 800208e:	4929      	ldr	r1, [pc, #164]	@ (8002134 <defaultStrToStruct+0xc4>)
 8002090:	461a      	mov	r2, r3
 8002092:	460b      	mov	r3, r1
 8002094:	881b      	ldrh	r3, [r3, #0]
 8002096:	8013      	strh	r3, [r2, #0]
	strcpy(telData->u, "0");
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3314      	adds	r3, #20
 800209c:	4925      	ldr	r1, [pc, #148]	@ (8002134 <defaultStrToStruct+0xc4>)
 800209e:	461a      	mov	r2, r3
 80020a0:	460b      	mov	r3, r1
 80020a2:	881b      	ldrh	r3, [r3, #0]
 80020a4:	8013      	strh	r3, [r2, #0]
	strcpy(telData->p, "0");
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	331e      	adds	r3, #30
 80020aa:	4922      	ldr	r1, [pc, #136]	@ (8002134 <defaultStrToStruct+0xc4>)
 80020ac:	461a      	mov	r2, r3
 80020ae:	460b      	mov	r3, r1
 80020b0:	881b      	ldrh	r3, [r3, #0]
 80020b2:	8013      	strh	r3, [r2, #0]
	strcpy(telData->u_bat, "0");
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	3328      	adds	r3, #40	@ 0x28
 80020b8:	491e      	ldr	r1, [pc, #120]	@ (8002134 <defaultStrToStruct+0xc4>)
 80020ba:	461a      	mov	r2, r3
 80020bc:	460b      	mov	r3, r1
 80020be:	881b      	ldrh	r3, [r3, #0]
 80020c0:	8013      	strh	r3, [r2, #0]
	strcpy(telData->sq, "0");
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3332      	adds	r3, #50	@ 0x32
 80020c6:	491b      	ldr	r1, [pc, #108]	@ (8002134 <defaultStrToStruct+0xc4>)
 80020c8:	461a      	mov	r2, r3
 80020ca:	460b      	mov	r3, r1
 80020cc:	881b      	ldrh	r3, [r3, #0]
 80020ce:	8013      	strh	r3, [r2, #0]
	strcpy(telData->u220, "0");
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	333c      	adds	r3, #60	@ 0x3c
 80020d4:	4917      	ldr	r1, [pc, #92]	@ (8002134 <defaultStrToStruct+0xc4>)
 80020d6:	461a      	mov	r2, r3
 80020d8:	460b      	mov	r3, r1
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	8013      	strh	r3, [r2, #0]
	strcpy(telData->door, "0");
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	3346      	adds	r3, #70	@ 0x46
 80020e2:	4914      	ldr	r1, [pc, #80]	@ (8002134 <defaultStrToStruct+0xc4>)
 80020e4:	461a      	mov	r2, r3
 80020e6:	460b      	mov	r3, r1
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	8013      	strh	r3, [r2, #0]
	strcpy(telData->temperature, "0");
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	3350      	adds	r3, #80	@ 0x50
 80020f0:	4910      	ldr	r1, [pc, #64]	@ (8002134 <defaultStrToStruct+0xc4>)
 80020f2:	461a      	mov	r2, r3
 80020f4:	460b      	mov	r3, r1
 80020f6:	881b      	ldrh	r3, [r3, #0]
 80020f8:	8013      	strh	r3, [r2, #0]
	strcpy(telData->power, "0");
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	335a      	adds	r3, #90	@ 0x5a
 80020fe:	490d      	ldr	r1, [pc, #52]	@ (8002134 <defaultStrToStruct+0xc4>)
 8002100:	461a      	mov	r2, r3
 8002102:	460b      	mov	r3, r1
 8002104:	881b      	ldrh	r3, [r3, #0]
 8002106:	8013      	strh	r3, [r2, #0]
	strcpy(telData->i_max, "0");
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3369      	adds	r3, #105	@ 0x69
 800210c:	4909      	ldr	r1, [pc, #36]	@ (8002134 <defaultStrToStruct+0xc4>)
 800210e:	461a      	mov	r2, r3
 8002110:	460b      	mov	r3, r1
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	8013      	strh	r3, [r2, #0]
	strcpy(telData->t_max, "0");
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	3373      	adds	r3, #115	@ 0x73
 800211a:	4906      	ldr	r1, [pc, #24]	@ (8002134 <defaultStrToStruct+0xc4>)
 800211c:	461a      	mov	r2, r3
 800211e:	460b      	mov	r3, r1
 8002120:	881b      	ldrh	r3, [r3, #0]
 8002122:	8013      	strh	r3, [r2, #0]
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	08009a54 	.word	0x08009a54
 8002134:	08009a60 	.word	0x08009a60

08002138 <decodeStrToStruct>:

void decodeStrToStruct(TelData *telData, char *str){
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]

	char tempStr[10];

	strcpy(telData->id, ID);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4984      	ldr	r1, [pc, #528]	@ (8002358 <decodeStrToStruct+0x220>)
 8002146:	461a      	mov	r2, r3
 8002148:	460b      	mov	r3, r1
 800214a:	cb03      	ldmia	r3!, {r0, r1}
 800214c:	6010      	str	r0, [r2, #0]
 800214e:	6051      	str	r1, [r2, #4]
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	7213      	strb	r3, [r2, #8]
	strcpy(telData->i, "0");
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	330a      	adds	r3, #10
 8002158:	4980      	ldr	r1, [pc, #512]	@ (800235c <decodeStrToStruct+0x224>)
 800215a:	461a      	mov	r2, r3
 800215c:	460b      	mov	r3, r1
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	8013      	strh	r3, [r2, #0]
	strcpy(telData->u, "0");
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3314      	adds	r3, #20
 8002166:	497d      	ldr	r1, [pc, #500]	@ (800235c <decodeStrToStruct+0x224>)
 8002168:	461a      	mov	r2, r3
 800216a:	460b      	mov	r3, r1
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	8013      	strh	r3, [r2, #0]
	strcpy(telData->p, "0");
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	331e      	adds	r3, #30
 8002174:	4979      	ldr	r1, [pc, #484]	@ (800235c <decodeStrToStruct+0x224>)
 8002176:	461a      	mov	r2, r3
 8002178:	460b      	mov	r3, r1
 800217a:	881b      	ldrh	r3, [r3, #0]
 800217c:	8013      	strh	r3, [r2, #0]
	strcpy(telData->u_bat, "0");
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3328      	adds	r3, #40	@ 0x28
 8002182:	4976      	ldr	r1, [pc, #472]	@ (800235c <decodeStrToStruct+0x224>)
 8002184:	461a      	mov	r2, r3
 8002186:	460b      	mov	r3, r1
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	8013      	strh	r3, [r2, #0]
	strcpy(telData->sq, "0");
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3332      	adds	r3, #50	@ 0x32
 8002190:	4972      	ldr	r1, [pc, #456]	@ (800235c <decodeStrToStruct+0x224>)
 8002192:	461a      	mov	r2, r3
 8002194:	460b      	mov	r3, r1
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	8013      	strh	r3, [r2, #0]
	strcpy(telData->u220, "0");
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	333c      	adds	r3, #60	@ 0x3c
 800219e:	496f      	ldr	r1, [pc, #444]	@ (800235c <decodeStrToStruct+0x224>)
 80021a0:	461a      	mov	r2, r3
 80021a2:	460b      	mov	r3, r1
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	8013      	strh	r3, [r2, #0]
	strcpy(telData->door, "0");
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	3346      	adds	r3, #70	@ 0x46
 80021ac:	496b      	ldr	r1, [pc, #428]	@ (800235c <decodeStrToStruct+0x224>)
 80021ae:	461a      	mov	r2, r3
 80021b0:	460b      	mov	r3, r1
 80021b2:	881b      	ldrh	r3, [r3, #0]
 80021b4:	8013      	strh	r3, [r2, #0]
	strcpy(telData->temperature, "0");
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	3350      	adds	r3, #80	@ 0x50
 80021ba:	4968      	ldr	r1, [pc, #416]	@ (800235c <decodeStrToStruct+0x224>)
 80021bc:	461a      	mov	r2, r3
 80021be:	460b      	mov	r3, r1
 80021c0:	881b      	ldrh	r3, [r3, #0]
 80021c2:	8013      	strh	r3, [r2, #0]
	strcpy(telData->power, "0");
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	335a      	adds	r3, #90	@ 0x5a
 80021c8:	4964      	ldr	r1, [pc, #400]	@ (800235c <decodeStrToStruct+0x224>)
 80021ca:	461a      	mov	r2, r3
 80021cc:	460b      	mov	r3, r1
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	8013      	strh	r3, [r2, #0]
	strcpy(telData->i_max, "0");
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	3369      	adds	r3, #105	@ 0x69
 80021d6:	4961      	ldr	r1, [pc, #388]	@ (800235c <decodeStrToStruct+0x224>)
 80021d8:	461a      	mov	r2, r3
 80021da:	460b      	mov	r3, r1
 80021dc:	881b      	ldrh	r3, [r3, #0]
 80021de:	8013      	strh	r3, [r2, #0]
	strcpy(telData->t_max, "0");
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3373      	adds	r3, #115	@ 0x73
 80021e4:	495d      	ldr	r1, [pc, #372]	@ (800235c <decodeStrToStruct+0x224>)
 80021e6:	461a      	mov	r2, r3
 80021e8:	460b      	mov	r3, r1
 80021ea:	881b      	ldrh	r3, [r3, #0]
 80021ec:	8013      	strh	r3, [r2, #0]

	if (str[0] != '$') return;
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b24      	cmp	r3, #36	@ 0x24
 80021f4:	f040 80aa 	bne.w	800234c <decodeStrToStruct+0x214>
	uint8_t j,k = 0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	75bb      	strb	r3, [r7, #22]
	for(uint8_t i = 1; (str[i] != '\0') && (i < 50); i++){
 80021fc:	2301      	movs	r3, #1
 80021fe:	757b      	strb	r3, [r7, #21]
 8002200:	e099      	b.n	8002336 <decodeStrToStruct+0x1fe>
		if( str[i] != '|') {
 8002202:	7d7b      	ldrb	r3, [r7, #21]
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	4413      	add	r3, r2
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2b7c      	cmp	r3, #124	@ 0x7c
 800220c:	d013      	beq.n	8002236 <decodeStrToStruct+0xfe>
			if( str[i] == ';') break;
 800220e:	7d7b      	ldrb	r3, [r7, #21]
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	4413      	add	r3, r2
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	2b3b      	cmp	r3, #59	@ 0x3b
 8002218:	f000 809a 	beq.w	8002350 <decodeStrToStruct+0x218>
			tempStr[k] = str[i];
 800221c:	7d7b      	ldrb	r3, [r7, #21]
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	441a      	add	r2, r3
 8002222:	7dbb      	ldrb	r3, [r7, #22]
 8002224:	7812      	ldrb	r2, [r2, #0]
 8002226:	3318      	adds	r3, #24
 8002228:	443b      	add	r3, r7
 800222a:	f803 2c10 	strb.w	r2, [r3, #-16]
			k++;
 800222e:	7dbb      	ldrb	r3, [r7, #22]
 8002230:	3301      	adds	r3, #1
 8002232:	75bb      	strb	r3, [r7, #22]
 8002234:	e07c      	b.n	8002330 <decodeStrToStruct+0x1f8>
		}
		else {
			tempStr[k] = '\0';
 8002236:	7dbb      	ldrb	r3, [r7, #22]
 8002238:	3318      	adds	r3, #24
 800223a:	443b      	add	r3, r7
 800223c:	2200      	movs	r2, #0
 800223e:	f803 2c10 	strb.w	r2, [r3, #-16]
			if( j == 0) if(strlen(tempStr)<9) strcpy( telData->i, tempStr );
 8002242:	7dfb      	ldrb	r3, [r7, #23]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d10f      	bne.n	8002268 <decodeStrToStruct+0x130>
 8002248:	f107 0308 	add.w	r3, r7, #8
 800224c:	4618      	mov	r0, r3
 800224e:	f7fd ffbf 	bl	80001d0 <strlen>
 8002252:	4603      	mov	r3, r0
 8002254:	2b08      	cmp	r3, #8
 8002256:	d807      	bhi.n	8002268 <decodeStrToStruct+0x130>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	330a      	adds	r3, #10
 800225c:	f107 0208 	add.w	r2, r7, #8
 8002260:	4611      	mov	r1, r2
 8002262:	4618      	mov	r0, r3
 8002264:	f006 fc93 	bl	8008b8e <strcpy>
			if( j == 1) if(strlen(tempStr)<9) strcpy( telData->u, tempStr );
 8002268:	7dfb      	ldrb	r3, [r7, #23]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d10f      	bne.n	800228e <decodeStrToStruct+0x156>
 800226e:	f107 0308 	add.w	r3, r7, #8
 8002272:	4618      	mov	r0, r3
 8002274:	f7fd ffac 	bl	80001d0 <strlen>
 8002278:	4603      	mov	r3, r0
 800227a:	2b08      	cmp	r3, #8
 800227c:	d807      	bhi.n	800228e <decodeStrToStruct+0x156>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3314      	adds	r3, #20
 8002282:	f107 0208 	add.w	r2, r7, #8
 8002286:	4611      	mov	r1, r2
 8002288:	4618      	mov	r0, r3
 800228a:	f006 fc80 	bl	8008b8e <strcpy>
			if( j == 2) if(strlen(tempStr)<9) strcpy( telData->p, tempStr );
 800228e:	7dfb      	ldrb	r3, [r7, #23]
 8002290:	2b02      	cmp	r3, #2
 8002292:	d10f      	bne.n	80022b4 <decodeStrToStruct+0x17c>
 8002294:	f107 0308 	add.w	r3, r7, #8
 8002298:	4618      	mov	r0, r3
 800229a:	f7fd ff99 	bl	80001d0 <strlen>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b08      	cmp	r3, #8
 80022a2:	d807      	bhi.n	80022b4 <decodeStrToStruct+0x17c>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	331e      	adds	r3, #30
 80022a8:	f107 0208 	add.w	r2, r7, #8
 80022ac:	4611      	mov	r1, r2
 80022ae:	4618      	mov	r0, r3
 80022b0:	f006 fc6d 	bl	8008b8e <strcpy>
			if( j == 3) if(strlen(tempStr)<9) strcpy( telData->i_max, tempStr );
 80022b4:	7dfb      	ldrb	r3, [r7, #23]
 80022b6:	2b03      	cmp	r3, #3
 80022b8:	d10f      	bne.n	80022da <decodeStrToStruct+0x1a2>
 80022ba:	f107 0308 	add.w	r3, r7, #8
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fd ff86 	bl	80001d0 <strlen>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b08      	cmp	r3, #8
 80022c8:	d807      	bhi.n	80022da <decodeStrToStruct+0x1a2>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3369      	adds	r3, #105	@ 0x69
 80022ce:	f107 0208 	add.w	r2, r7, #8
 80022d2:	4611      	mov	r1, r2
 80022d4:	4618      	mov	r0, r3
 80022d6:	f006 fc5a 	bl	8008b8e <strcpy>
			if( j == 4) if(strlen(tempStr)<9) strcpy( telData->t_max, tempStr );
 80022da:	7dfb      	ldrb	r3, [r7, #23]
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d10f      	bne.n	8002300 <decodeStrToStruct+0x1c8>
 80022e0:	f107 0308 	add.w	r3, r7, #8
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7fd ff73 	bl	80001d0 <strlen>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	d807      	bhi.n	8002300 <decodeStrToStruct+0x1c8>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	3373      	adds	r3, #115	@ 0x73
 80022f4:	f107 0208 	add.w	r2, r7, #8
 80022f8:	4611      	mov	r1, r2
 80022fa:	4618      	mov	r0, r3
 80022fc:	f006 fc47 	bl	8008b8e <strcpy>
			if( j == 5) if(strlen(tempStr)<14) strcpy( telData->power, tempStr );
 8002300:	7dfb      	ldrb	r3, [r7, #23]
 8002302:	2b05      	cmp	r3, #5
 8002304:	d10f      	bne.n	8002326 <decodeStrToStruct+0x1ee>
 8002306:	f107 0308 	add.w	r3, r7, #8
 800230a:	4618      	mov	r0, r3
 800230c:	f7fd ff60 	bl	80001d0 <strlen>
 8002310:	4603      	mov	r3, r0
 8002312:	2b0d      	cmp	r3, #13
 8002314:	d807      	bhi.n	8002326 <decodeStrToStruct+0x1ee>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	335a      	adds	r3, #90	@ 0x5a
 800231a:	f107 0208 	add.w	r2, r7, #8
 800231e:	4611      	mov	r1, r2
 8002320:	4618      	mov	r0, r3
 8002322:	f006 fc34 	bl	8008b8e <strcpy>
			k = 0;
 8002326:	2300      	movs	r3, #0
 8002328:	75bb      	strb	r3, [r7, #22]
			j++;
 800232a:	7dfb      	ldrb	r3, [r7, #23]
 800232c:	3301      	adds	r3, #1
 800232e:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 1; (str[i] != '\0') && (i < 50); i++){
 8002330:	7d7b      	ldrb	r3, [r7, #21]
 8002332:	3301      	adds	r3, #1
 8002334:	757b      	strb	r3, [r7, #21]
 8002336:	7d7b      	ldrb	r3, [r7, #21]
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	4413      	add	r3, r2
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d007      	beq.n	8002352 <decodeStrToStruct+0x21a>
 8002342:	7d7b      	ldrb	r3, [r7, #21]
 8002344:	2b31      	cmp	r3, #49	@ 0x31
 8002346:	f67f af5c 	bls.w	8002202 <decodeStrToStruct+0xca>
 800234a:	e002      	b.n	8002352 <decodeStrToStruct+0x21a>
	if (str[0] != '$') return;
 800234c:	bf00      	nop
 800234e:	e000      	b.n	8002352 <decodeStrToStruct+0x21a>
			if( str[i] == ';') break;
 8002350:	bf00      	nop
		}
	}
}
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	08009a54 	.word	0x08009a54
 800235c:	08009a60 	.word	0x08009a60

08002360 <strServerToStation>:

int strServerToStation(char * station, char * server, int lenStation){
 8002360:	b580      	push	{r7, lr}
 8002362:	b092      	sub	sp, #72	@ 0x48
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
	char val[5] = {0,};
 800236c:	2300      	movs	r3, #0
 800236e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002370:	2300      	movs	r3, #0
 8002372:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	char crc[5] = {0,};
 8002376:	2300      	movs	r3, #0
 8002378:	623b      	str	r3, [r7, #32]
 800237a:	2300      	movs	r3, #0
 800237c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	char str[15] = {0,};
 8002380:	2300      	movs	r3, #0
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	f107 0314 	add.w	r3, r7, #20
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
 800238e:	f8c3 2007 	str.w	r2, [r3, #7]
	int value = 0;
 8002392:	2300      	movs	r3, #0
 8002394:	63fb      	str	r3, [r7, #60]	@ 0x3c
	int crc_int = 0;
 8002396:	2300      	movs	r3, #0
 8002398:	63bb      	str	r3, [r7, #56]	@ 0x38

	int lenServer = strlen(server);
 800239a:	68b8      	ldr	r0, [r7, #8]
 800239c:	f7fd ff18 	bl	80001d0 <strlen>
 80023a0:	4603      	mov	r3, r0
 80023a2:	637b      	str	r3, [r7, #52]	@ 0x34
	int position2 = 0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	633b      	str	r3, [r7, #48]	@ 0x30
	int i,k = 0;
 80023a8:	2300      	movs	r3, #0
 80023aa:	643b      	str	r3, [r7, #64]	@ 0x40
	for(i=0; i < lenStation; i++){
 80023ac:	2300      	movs	r3, #0
 80023ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80023b0:	e007      	b.n	80023c2 <strServerToStation+0x62>
		station[i] = '\0';
 80023b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	4413      	add	r3, r2
 80023b8:	2200      	movs	r2, #0
 80023ba:	701a      	strb	r2, [r3, #0]
	for(i=0; i < lenStation; i++){
 80023bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023be:	3301      	adds	r3, #1
 80023c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80023c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	dbf3      	blt.n	80023b2 <strServerToStation+0x52>
	}
	if (server[0] != '$') return 1;
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b24      	cmp	r3, #36	@ 0x24
 80023d0:	d001      	beq.n	80023d6 <strServerToStation+0x76>
 80023d2:	2301      	movs	r3, #1
 80023d4:	e087      	b.n	80024e6 <strServerToStation+0x186>
	if (server[1] != '2') return 1;
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	3301      	adds	r3, #1
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b32      	cmp	r3, #50	@ 0x32
 80023de:	d001      	beq.n	80023e4 <strServerToStation+0x84>
 80023e0:	2301      	movs	r3, #1
 80023e2:	e080      	b.n	80024e6 <strServerToStation+0x186>
	if (server[2] != '|') return 1;
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	3302      	adds	r3, #2
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2b7c      	cmp	r3, #124	@ 0x7c
 80023ec:	d001      	beq.n	80023f2 <strServerToStation+0x92>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e079      	b.n	80024e6 <strServerToStation+0x186>

	for( i=3,k=0; i < lenServer; i++,k++ ){
 80023f2:	2303      	movs	r3, #3
 80023f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80023f6:	2300      	movs	r3, #0
 80023f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80023fa:	e015      	b.n	8002428 <strServerToStation+0xc8>
		if(server[i] != '|') val[k] = server[i];
 80023fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	4413      	add	r3, r2
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b7c      	cmp	r3, #124	@ 0x7c
 8002406:	d014      	beq.n	8002432 <strServerToStation+0xd2>
 8002408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800240a:	68ba      	ldr	r2, [r7, #8]
 800240c:	4413      	add	r3, r2
 800240e:	7819      	ldrb	r1, [r3, #0]
 8002410:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002416:	4413      	add	r3, r2
 8002418:	460a      	mov	r2, r1
 800241a:	701a      	strb	r2, [r3, #0]
	for( i=3,k=0; i < lenServer; i++,k++ ){
 800241c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800241e:	3301      	adds	r3, #1
 8002420:	647b      	str	r3, [r7, #68]	@ 0x44
 8002422:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002424:	3301      	adds	r3, #1
 8002426:	643b      	str	r3, [r7, #64]	@ 0x40
 8002428:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800242a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800242c:	429a      	cmp	r2, r3
 800242e:	dbe5      	blt.n	80023fc <strServerToStation+0x9c>
 8002430:	e000      	b.n	8002434 <strServerToStation+0xd4>
		else break;
 8002432:	bf00      	nop
	}
	position2 = i;
 8002434:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002436:	633b      	str	r3, [r7, #48]	@ 0x30
	i++;
 8002438:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800243a:	3301      	adds	r3, #1
 800243c:	647b      	str	r3, [r7, #68]	@ 0x44
	for( k=0; i < lenServer; i++,k++ ){
 800243e:	2300      	movs	r3, #0
 8002440:	643b      	str	r3, [r7, #64]	@ 0x40
 8002442:	e00f      	b.n	8002464 <strServerToStation+0x104>
		crc[k] = server[i];
 8002444:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002446:	68ba      	ldr	r2, [r7, #8]
 8002448:	4413      	add	r3, r2
 800244a:	7819      	ldrb	r1, [r3, #0]
 800244c:	f107 0220 	add.w	r2, r7, #32
 8002450:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002452:	4413      	add	r3, r2
 8002454:	460a      	mov	r2, r1
 8002456:	701a      	strb	r2, [r3, #0]
	for( k=0; i < lenServer; i++,k++ ){
 8002458:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800245a:	3301      	adds	r3, #1
 800245c:	647b      	str	r3, [r7, #68]	@ 0x44
 800245e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002460:	3301      	adds	r3, #1
 8002462:	643b      	str	r3, [r7, #64]	@ 0x40
 8002464:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002468:	429a      	cmp	r2, r3
 800246a:	dbeb      	blt.n	8002444 <strServerToStation+0xe4>
	}
	for(i = 0; i <= position2; i++){
 800246c:	2300      	movs	r3, #0
 800246e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002470:	e00c      	b.n	800248c <strServerToStation+0x12c>
		str[i] = server[i];
 8002472:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	4413      	add	r3, r2
 8002478:	7819      	ldrb	r1, [r3, #0]
 800247a:	f107 0210 	add.w	r2, r7, #16
 800247e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002480:	4413      	add	r3, r2
 8002482:	460a      	mov	r2, r1
 8002484:	701a      	strb	r2, [r3, #0]
	for(i = 0; i <= position2; i++){
 8002486:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002488:	3301      	adds	r3, #1
 800248a:	647b      	str	r3, [r7, #68]	@ 0x44
 800248c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800248e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002490:	429a      	cmp	r2, r3
 8002492:	ddee      	ble.n	8002472 <strServerToStation+0x112>
	}
	str[i] = '\0';
 8002494:	f107 0210 	add.w	r2, r7, #16
 8002498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800249a:	4413      	add	r3, r2
 800249c:	2200      	movs	r2, #0
 800249e:	701a      	strb	r2, [r3, #0]
	//
	value = atoi(val);
 80024a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80024a4:	4618      	mov	r0, r3
 80024a6:	f005 ff3e 	bl	8008326 <atoi>
 80024aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
	crc_int = atoi(crc);
 80024ac:	f107 0320 	add.w	r3, r7, #32
 80024b0:	4618      	mov	r0, r3
 80024b2:	f005 ff38 	bl	8008326 <atoi>
 80024b6:	63b8      	str	r0, [r7, #56]	@ 0x38
	//
	if ( crc_int != crc_8(str)) return 1;
 80024b8:	f107 0310 	add.w	r3, r7, #16
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff fd9d 	bl	8001ffc <crc_8>
 80024c2:	4603      	mov	r3, r0
 80024c4:	461a      	mov	r2, r3
 80024c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d001      	beq.n	80024d0 <strServerToStation+0x170>
 80024cc:	2301      	movs	r3, #1
 80024ce:	e00a      	b.n	80024e6 <strServerToStation+0x186>
	value *= 3;
 80024d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80024d2:	4613      	mov	r3, r2
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	4413      	add	r3, r2
 80024d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sprintf( station, "$R%03d;", value);
 80024da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80024dc:	4904      	ldr	r1, [pc, #16]	@ (80024f0 <strServerToStation+0x190>)
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f006 f99a 	bl	8008818 <siprintf>
	return 0;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3748      	adds	r7, #72	@ 0x48
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	08009a64 	.word	0x08009a64

080024f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	607b      	str	r3, [r7, #4]
 80024fe:	4b10      	ldr	r3, [pc, #64]	@ (8002540 <HAL_MspInit+0x4c>)
 8002500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002502:	4a0f      	ldr	r2, [pc, #60]	@ (8002540 <HAL_MspInit+0x4c>)
 8002504:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002508:	6453      	str	r3, [r2, #68]	@ 0x44
 800250a:	4b0d      	ldr	r3, [pc, #52]	@ (8002540 <HAL_MspInit+0x4c>)
 800250c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	603b      	str	r3, [r7, #0]
 800251a:	4b09      	ldr	r3, [pc, #36]	@ (8002540 <HAL_MspInit+0x4c>)
 800251c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251e:	4a08      	ldr	r2, [pc, #32]	@ (8002540 <HAL_MspInit+0x4c>)
 8002520:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002524:	6413      	str	r3, [r2, #64]	@ 0x40
 8002526:	4b06      	ldr	r3, [pc, #24]	@ (8002540 <HAL_MspInit+0x4c>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800252e:	603b      	str	r3, [r7, #0]
 8002530:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40023800 	.word	0x40023800

08002544 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002548:	bf00      	nop
 800254a:	e7fd      	b.n	8002548 <NMI_Handler+0x4>

0800254c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002550:	bf00      	nop
 8002552:	e7fd      	b.n	8002550 <HardFault_Handler+0x4>

08002554 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002558:	bf00      	nop
 800255a:	e7fd      	b.n	8002558 <MemManage_Handler+0x4>

0800255c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002560:	bf00      	nop
 8002562:	e7fd      	b.n	8002560 <BusFault_Handler+0x4>

08002564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002568:	bf00      	nop
 800256a:	e7fd      	b.n	8002568 <UsageFault_Handler+0x4>

0800256c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800257a:	b480      	push	{r7}
 800257c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr

08002596 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800259a:	f000 fd03 	bl	8002fa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025a8:	4802      	ldr	r0, [pc, #8]	@ (80025b4 <TIM2_IRQHandler+0x10>)
 80025aa:	f002 ff91 	bl	80054d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	200003d8 	.word	0x200003d8

080025b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025bc:	4802      	ldr	r0, [pc, #8]	@ (80025c8 <USART1_IRQHandler+0x10>)
 80025be:	f003 fe59 	bl	8006274 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200004b0 	.word	0x200004b0

080025cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80025d0:	4802      	ldr	r0, [pc, #8]	@ (80025dc <USART2_IRQHandler+0x10>)
 80025d2:	f003 fe4f 	bl	8006274 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200004f8 	.word	0x200004f8

080025e0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80025e4:	4802      	ldr	r0, [pc, #8]	@ (80025f0 <USART3_IRQHandler+0x10>)
 80025e6:	f003 fe45 	bl	8006274 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000540 	.word	0x20000540

080025f4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80025f8:	4802      	ldr	r0, [pc, #8]	@ (8002604 <UART4_IRQHandler+0x10>)
 80025fa:	f003 fe3b 	bl	8006274 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000420 	.word	0x20000420

08002608 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800260c:	4802      	ldr	r0, [pc, #8]	@ (8002618 <UART5_IRQHandler+0x10>)
 800260e:	f003 fe31 	bl	8006274 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20000468 	.word	0x20000468

0800261c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002620:	4802      	ldr	r0, [pc, #8]	@ (800262c <DMA2_Stream0_IRQHandler+0x10>)
 8002622:	f001 fc0f 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002626:	bf00      	nop
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	200000cc 	.word	0x200000cc

08002630 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002634:	4802      	ldr	r0, [pc, #8]	@ (8002640 <DMA2_Stream2_IRQHandler+0x10>)
 8002636:	f001 fc05 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000588 	.word	0x20000588

08002644 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002648:	4802      	ldr	r0, [pc, #8]	@ (8002654 <DMA2_Stream7_IRQHandler+0x10>)
 800264a:	f001 fbfb 	bl	8003e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	200005e8 	.word	0x200005e8

08002658 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]
 8002668:	e00a      	b.n	8002680 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800266a:	f3af 8000 	nop.w
 800266e:	4601      	mov	r1, r0
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	60ba      	str	r2, [r7, #8]
 8002676:	b2ca      	uxtb	r2, r1
 8002678:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	3301      	adds	r3, #1
 800267e:	617b      	str	r3, [r7, #20]
 8002680:	697a      	ldr	r2, [r7, #20]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	429a      	cmp	r2, r3
 8002686:	dbf0      	blt.n	800266a <_read+0x12>
  }

  return len;
 8002688:	687b      	ldr	r3, [r7, #4]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3718      	adds	r7, #24
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002692:	b480      	push	{r7}
 8002694:	b083      	sub	sp, #12
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800269a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800269e:	4618      	mov	r0, r3
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
 80026b2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026ba:	605a      	str	r2, [r3, #4]
  return 0;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <_isatty>:

int _isatty(int file)
{
 80026ca:	b480      	push	{r7}
 80026cc:	b083      	sub	sp, #12
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026d2:	2301      	movs	r3, #1
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3714      	adds	r7, #20
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
	...

080026fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002704:	4a14      	ldr	r2, [pc, #80]	@ (8002758 <_sbrk+0x5c>)
 8002706:	4b15      	ldr	r3, [pc, #84]	@ (800275c <_sbrk+0x60>)
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002710:	4b13      	ldr	r3, [pc, #76]	@ (8002760 <_sbrk+0x64>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d102      	bne.n	800271e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002718:	4b11      	ldr	r3, [pc, #68]	@ (8002760 <_sbrk+0x64>)
 800271a:	4a12      	ldr	r2, [pc, #72]	@ (8002764 <_sbrk+0x68>)
 800271c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800271e:	4b10      	ldr	r3, [pc, #64]	@ (8002760 <_sbrk+0x64>)
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4413      	add	r3, r2
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	429a      	cmp	r2, r3
 800272a:	d207      	bcs.n	800273c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800272c:	f006 fa02 	bl	8008b34 <__errno>
 8002730:	4603      	mov	r3, r0
 8002732:	220c      	movs	r2, #12
 8002734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002736:	f04f 33ff 	mov.w	r3, #4294967295
 800273a:	e009      	b.n	8002750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800273c:	4b08      	ldr	r3, [pc, #32]	@ (8002760 <_sbrk+0x64>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002742:	4b07      	ldr	r3, [pc, #28]	@ (8002760 <_sbrk+0x64>)
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4413      	add	r3, r2
 800274a:	4a05      	ldr	r2, [pc, #20]	@ (8002760 <_sbrk+0x64>)
 800274c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800274e:	68fb      	ldr	r3, [r7, #12]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3718      	adds	r7, #24
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20020000 	.word	0x20020000
 800275c:	00001000 	.word	0x00001000
 8002760:	200003d4 	.word	0x200003d4
 8002764:	20000c80 	.word	0x20000c80

08002768 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800276c:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <SystemInit+0x20>)
 800276e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002772:	4a05      	ldr	r2, [pc, #20]	@ (8002788 <SystemInit+0x20>)
 8002774:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002778:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	e000ed00 	.word	0xe000ed00

0800278c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002792:	f107 0308 	add.w	r3, r7, #8
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	605a      	str	r2, [r3, #4]
 800279c:	609a      	str	r2, [r3, #8]
 800279e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027a0:	463b      	mov	r3, r7
 80027a2:	2200      	movs	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]
 80027a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002824 <MX_TIM2_Init+0x98>)
 80027aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 80027b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002824 <MX_TIM2_Init+0x98>)
 80027b2:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 80027b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002824 <MX_TIM2_Init+0x98>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000;
 80027be:	4b19      	ldr	r3, [pc, #100]	@ (8002824 <MX_TIM2_Init+0x98>)
 80027c0:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80027c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027c6:	4b17      	ldr	r3, [pc, #92]	@ (8002824 <MX_TIM2_Init+0x98>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027cc:	4b15      	ldr	r3, [pc, #84]	@ (8002824 <MX_TIM2_Init+0x98>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80027d2:	4814      	ldr	r0, [pc, #80]	@ (8002824 <MX_TIM2_Init+0x98>)
 80027d4:	f002 fe2d 	bl	8005432 <HAL_TIM_Base_Init>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80027de:	f7ff fb89 	bl	8001ef4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027e8:	f107 0308 	add.w	r3, r7, #8
 80027ec:	4619      	mov	r1, r3
 80027ee:	480d      	ldr	r0, [pc, #52]	@ (8002824 <MX_TIM2_Init+0x98>)
 80027f0:	f002 ff5e 	bl	80056b0 <HAL_TIM_ConfigClockSource>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80027fa:	f7ff fb7b 	bl	8001ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027fe:	2300      	movs	r3, #0
 8002800:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002802:	2300      	movs	r3, #0
 8002804:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002806:	463b      	mov	r3, r7
 8002808:	4619      	mov	r1, r3
 800280a:	4806      	ldr	r0, [pc, #24]	@ (8002824 <MX_TIM2_Init+0x98>)
 800280c:	f003 f990 	bl	8005b30 <HAL_TIMEx_MasterConfigSynchronization>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002816:	f7ff fb6d 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800281a:	bf00      	nop
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	200003d8 	.word	0x200003d8

08002828 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002838:	d115      	bne.n	8002866 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
 800283e:	4b0c      	ldr	r3, [pc, #48]	@ (8002870 <HAL_TIM_Base_MspInit+0x48>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	4a0b      	ldr	r2, [pc, #44]	@ (8002870 <HAL_TIM_Base_MspInit+0x48>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	6413      	str	r3, [r2, #64]	@ 0x40
 800284a:	4b09      	ldr	r3, [pc, #36]	@ (8002870 <HAL_TIM_Base_MspInit+0x48>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002856:	2200      	movs	r2, #0
 8002858:	2100      	movs	r1, #0
 800285a:	201c      	movs	r0, #28
 800285c:	f001 f923 	bl	8003aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002860:	201c      	movs	r0, #28
 8002862:	f001 f93c 	bl	8003ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002866:	bf00      	nop
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40023800 	.word	0x40023800

08002874 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart1_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002878:	4b11      	ldr	r3, [pc, #68]	@ (80028c0 <MX_UART4_Init+0x4c>)
 800287a:	4a12      	ldr	r2, [pc, #72]	@ (80028c4 <MX_UART4_Init+0x50>)
 800287c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800287e:	4b10      	ldr	r3, [pc, #64]	@ (80028c0 <MX_UART4_Init+0x4c>)
 8002880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002884:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002886:	4b0e      	ldr	r3, [pc, #56]	@ (80028c0 <MX_UART4_Init+0x4c>)
 8002888:	2200      	movs	r2, #0
 800288a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800288c:	4b0c      	ldr	r3, [pc, #48]	@ (80028c0 <MX_UART4_Init+0x4c>)
 800288e:	2200      	movs	r2, #0
 8002890:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002892:	4b0b      	ldr	r3, [pc, #44]	@ (80028c0 <MX_UART4_Init+0x4c>)
 8002894:	2200      	movs	r2, #0
 8002896:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002898:	4b09      	ldr	r3, [pc, #36]	@ (80028c0 <MX_UART4_Init+0x4c>)
 800289a:	220c      	movs	r2, #12
 800289c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800289e:	4b08      	ldr	r3, [pc, #32]	@ (80028c0 <MX_UART4_Init+0x4c>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80028a4:	4b06      	ldr	r3, [pc, #24]	@ (80028c0 <MX_UART4_Init+0x4c>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80028aa:	4805      	ldr	r0, [pc, #20]	@ (80028c0 <MX_UART4_Init+0x4c>)
 80028ac:	f003 f9d0 	bl	8005c50 <HAL_UART_Init>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80028b6:	f7ff fb1d 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20000420 	.word	0x20000420
 80028c4:	40004c00 	.word	0x40004c00

080028c8 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80028cc:	4b11      	ldr	r3, [pc, #68]	@ (8002914 <MX_UART5_Init+0x4c>)
 80028ce:	4a12      	ldr	r2, [pc, #72]	@ (8002918 <MX_UART5_Init+0x50>)
 80028d0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 2400;
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <MX_UART5_Init+0x4c>)
 80028d4:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80028d8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80028da:	4b0e      	ldr	r3, [pc, #56]	@ (8002914 <MX_UART5_Init+0x4c>)
 80028dc:	2200      	movs	r2, #0
 80028de:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80028e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002914 <MX_UART5_Init+0x4c>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80028e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <MX_UART5_Init+0x4c>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80028ec:	4b09      	ldr	r3, [pc, #36]	@ (8002914 <MX_UART5_Init+0x4c>)
 80028ee:	220c      	movs	r2, #12
 80028f0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028f2:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <MX_UART5_Init+0x4c>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80028f8:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <MX_UART5_Init+0x4c>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80028fe:	4805      	ldr	r0, [pc, #20]	@ (8002914 <MX_UART5_Init+0x4c>)
 8002900:	f003 f9a6 	bl	8005c50 <HAL_UART_Init>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800290a:	f7ff faf3 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000468 	.word	0x20000468
 8002918:	40005000 	.word	0x40005000

0800291c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002920:	4b11      	ldr	r3, [pc, #68]	@ (8002968 <MX_USART1_UART_Init+0x4c>)
 8002922:	4a12      	ldr	r2, [pc, #72]	@ (800296c <MX_USART1_UART_Init+0x50>)
 8002924:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002926:	4b10      	ldr	r3, [pc, #64]	@ (8002968 <MX_USART1_UART_Init+0x4c>)
 8002928:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800292c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800292e:	4b0e      	ldr	r3, [pc, #56]	@ (8002968 <MX_USART1_UART_Init+0x4c>)
 8002930:	2200      	movs	r2, #0
 8002932:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002934:	4b0c      	ldr	r3, [pc, #48]	@ (8002968 <MX_USART1_UART_Init+0x4c>)
 8002936:	2200      	movs	r2, #0
 8002938:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800293a:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <MX_USART1_UART_Init+0x4c>)
 800293c:	2200      	movs	r2, #0
 800293e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002940:	4b09      	ldr	r3, [pc, #36]	@ (8002968 <MX_USART1_UART_Init+0x4c>)
 8002942:	220c      	movs	r2, #12
 8002944:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002946:	4b08      	ldr	r3, [pc, #32]	@ (8002968 <MX_USART1_UART_Init+0x4c>)
 8002948:	2200      	movs	r2, #0
 800294a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800294c:	4b06      	ldr	r3, [pc, #24]	@ (8002968 <MX_USART1_UART_Init+0x4c>)
 800294e:	2200      	movs	r2, #0
 8002950:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002952:	4805      	ldr	r0, [pc, #20]	@ (8002968 <MX_USART1_UART_Init+0x4c>)
 8002954:	f003 f97c 	bl	8005c50 <HAL_UART_Init>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800295e:	f7ff fac9 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	200004b0 	.word	0x200004b0
 800296c:	40011000 	.word	0x40011000

08002970 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002974:	4b11      	ldr	r3, [pc, #68]	@ (80029bc <MX_USART2_UART_Init+0x4c>)
 8002976:	4a12      	ldr	r2, [pc, #72]	@ (80029c0 <MX_USART2_UART_Init+0x50>)
 8002978:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800297a:	4b10      	ldr	r3, [pc, #64]	@ (80029bc <MX_USART2_UART_Init+0x4c>)
 800297c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002980:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002982:	4b0e      	ldr	r3, [pc, #56]	@ (80029bc <MX_USART2_UART_Init+0x4c>)
 8002984:	2200      	movs	r2, #0
 8002986:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002988:	4b0c      	ldr	r3, [pc, #48]	@ (80029bc <MX_USART2_UART_Init+0x4c>)
 800298a:	2200      	movs	r2, #0
 800298c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800298e:	4b0b      	ldr	r3, [pc, #44]	@ (80029bc <MX_USART2_UART_Init+0x4c>)
 8002990:	2200      	movs	r2, #0
 8002992:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002994:	4b09      	ldr	r3, [pc, #36]	@ (80029bc <MX_USART2_UART_Init+0x4c>)
 8002996:	220c      	movs	r2, #12
 8002998:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800299a:	4b08      	ldr	r3, [pc, #32]	@ (80029bc <MX_USART2_UART_Init+0x4c>)
 800299c:	2200      	movs	r2, #0
 800299e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029a0:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <MX_USART2_UART_Init+0x4c>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029a6:	4805      	ldr	r0, [pc, #20]	@ (80029bc <MX_USART2_UART_Init+0x4c>)
 80029a8:	f003 f952 	bl	8005c50 <HAL_UART_Init>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80029b2:	f7ff fa9f 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029b6:	bf00      	nop
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	200004f8 	.word	0x200004f8
 80029c0:	40004400 	.word	0x40004400

080029c4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80029c8:	4b11      	ldr	r3, [pc, #68]	@ (8002a10 <MX_USART3_UART_Init+0x4c>)
 80029ca:	4a12      	ldr	r2, [pc, #72]	@ (8002a14 <MX_USART3_UART_Init+0x50>)
 80029cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80029ce:	4b10      	ldr	r3, [pc, #64]	@ (8002a10 <MX_USART3_UART_Init+0x4c>)
 80029d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80029d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a10 <MX_USART3_UART_Init+0x4c>)
 80029d8:	2200      	movs	r2, #0
 80029da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80029dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002a10 <MX_USART3_UART_Init+0x4c>)
 80029de:	2200      	movs	r2, #0
 80029e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80029e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002a10 <MX_USART3_UART_Init+0x4c>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80029e8:	4b09      	ldr	r3, [pc, #36]	@ (8002a10 <MX_USART3_UART_Init+0x4c>)
 80029ea:	220c      	movs	r2, #12
 80029ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029ee:	4b08      	ldr	r3, [pc, #32]	@ (8002a10 <MX_USART3_UART_Init+0x4c>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80029f4:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <MX_USART3_UART_Init+0x4c>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80029fa:	4805      	ldr	r0, [pc, #20]	@ (8002a10 <MX_USART3_UART_Init+0x4c>)
 80029fc:	f003 f928 	bl	8005c50 <HAL_UART_Init>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002a06:	f7ff fa75 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002a0a:	bf00      	nop
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	20000540 	.word	0x20000540
 8002a14:	40004800 	.word	0x40004800

08002a18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b092      	sub	sp, #72	@ 0x48
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a94      	ldr	r2, [pc, #592]	@ (8002c88 <HAL_UART_MspInit+0x270>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d134      	bne.n	8002aa4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a3e:	4b93      	ldr	r3, [pc, #588]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	4a92      	ldr	r2, [pc, #584]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002a44:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a4a:	4b90      	ldr	r3, [pc, #576]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a52:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a5a:	4b8c      	ldr	r3, [pc, #560]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5e:	4a8b      	ldr	r2, [pc, #556]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002a60:	f043 0301 	orr.w	r3, r3, #1
 8002a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a66:	4b89      	ldr	r3, [pc, #548]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6a:	f003 0301 	and.w	r3, r3, #1
 8002a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a72:	2303      	movs	r3, #3
 8002a74:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a76:	2302      	movs	r3, #2
 8002a78:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002a82:	2308      	movs	r3, #8
 8002a84:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a86:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4880      	ldr	r0, [pc, #512]	@ (8002c90 <HAL_UART_MspInit+0x278>)
 8002a8e:	f001 fc4f 	bl	8004330 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002a92:	2200      	movs	r2, #0
 8002a94:	2100      	movs	r1, #0
 8002a96:	2034      	movs	r0, #52	@ 0x34
 8002a98:	f001 f805 	bl	8003aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002a9c:	2034      	movs	r0, #52	@ 0x34
 8002a9e:	f001 f81e 	bl	8003ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002aa2:	e17b      	b.n	8002d9c <HAL_UART_MspInit+0x384>
  else if(uartHandle->Instance==UART5)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a7a      	ldr	r2, [pc, #488]	@ (8002c94 <HAL_UART_MspInit+0x27c>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d153      	bne.n	8002b56 <HAL_UART_MspInit+0x13e>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002aae:	2300      	movs	r3, #0
 8002ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ab2:	4b76      	ldr	r3, [pc, #472]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab6:	4a75      	ldr	r2, [pc, #468]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002ab8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002abe:	4b73      	ldr	r3, [pc, #460]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ace:	4b6f      	ldr	r3, [pc, #444]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad2:	4a6e      	ldr	r2, [pc, #440]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002ad4:	f043 0304 	orr.w	r3, r3, #4
 8002ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ada:	4b6c      	ldr	r3, [pc, #432]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	623b      	str	r3, [r7, #32]
 8002aea:	4b68      	ldr	r3, [pc, #416]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aee:	4a67      	ldr	r2, [pc, #412]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002af0:	f043 0308 	orr.w	r3, r3, #8
 8002af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002af6:	4b65      	ldr	r3, [pc, #404]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afa:	f003 0308 	and.w	r3, r3, #8
 8002afe:	623b      	str	r3, [r7, #32]
 8002b00:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002b02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b06:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b10:	2303      	movs	r3, #3
 8002b12:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002b14:	2308      	movs	r3, #8
 8002b16:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b18:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	485e      	ldr	r0, [pc, #376]	@ (8002c98 <HAL_UART_MspInit+0x280>)
 8002b20:	f001 fc06 	bl	8004330 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b24:	2304      	movs	r3, #4
 8002b26:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b30:	2303      	movs	r3, #3
 8002b32:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002b34:	2308      	movs	r3, #8
 8002b36:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b38:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4857      	ldr	r0, [pc, #348]	@ (8002c9c <HAL_UART_MspInit+0x284>)
 8002b40:	f001 fbf6 	bl	8004330 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002b44:	2200      	movs	r2, #0
 8002b46:	2100      	movs	r1, #0
 8002b48:	2035      	movs	r0, #53	@ 0x35
 8002b4a:	f000 ffac 	bl	8003aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002b4e:	2035      	movs	r0, #53	@ 0x35
 8002b50:	f000 ffc5 	bl	8003ade <HAL_NVIC_EnableIRQ>
}
 8002b54:	e122      	b.n	8002d9c <HAL_UART_MspInit+0x384>
  else if(uartHandle->Instance==USART1)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a51      	ldr	r2, [pc, #324]	@ (8002ca0 <HAL_UART_MspInit+0x288>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	f040 80a9 	bne.w	8002cb4 <HAL_UART_MspInit+0x29c>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	61fb      	str	r3, [r7, #28]
 8002b66:	4b49      	ldr	r3, [pc, #292]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6a:	4a48      	ldr	r2, [pc, #288]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002b6c:	f043 0310 	orr.w	r3, r3, #16
 8002b70:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b72:	4b46      	ldr	r3, [pc, #280]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b76:	f003 0310 	and.w	r3, r3, #16
 8002b7a:	61fb      	str	r3, [r7, #28]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	61bb      	str	r3, [r7, #24]
 8002b82:	4b42      	ldr	r3, [pc, #264]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b86:	4a41      	ldr	r2, [pc, #260]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b8e:	4b3f      	ldr	r3, [pc, #252]	@ (8002c8c <HAL_UART_MspInit+0x274>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	61bb      	str	r3, [r7, #24]
 8002b98:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002b9a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002b9e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bac:	2307      	movs	r3, #7
 8002bae:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4836      	ldr	r0, [pc, #216]	@ (8002c90 <HAL_UART_MspInit+0x278>)
 8002bb8:	f001 fbba 	bl	8004330 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002bbc:	4b39      	ldr	r3, [pc, #228]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002bbe:	4a3a      	ldr	r2, [pc, #232]	@ (8002ca8 <HAL_UART_MspInit+0x290>)
 8002bc0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002bc2:	4b38      	ldr	r3, [pc, #224]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002bc4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002bc8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bca:	4b36      	ldr	r3, [pc, #216]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bd0:	4b34      	ldr	r3, [pc, #208]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002bd6:	4b33      	ldr	r3, [pc, #204]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002bd8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bdc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bde:	4b31      	ldr	r3, [pc, #196]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002be4:	4b2f      	ldr	r3, [pc, #188]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002bea:	4b2e      	ldr	r3, [pc, #184]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002bf0:	4b2c      	ldr	r3, [pc, #176]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bf6:	4b2b      	ldr	r3, [pc, #172]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002bfc:	4829      	ldr	r0, [pc, #164]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002bfe:	f000 ff89 	bl	8003b14 <HAL_DMA_Init>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <HAL_UART_MspInit+0x1f4>
      Error_Handler();
 8002c08:	f7ff f974 	bl	8001ef4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a25      	ldr	r2, [pc, #148]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002c10:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c12:	4a24      	ldr	r2, [pc, #144]	@ (8002ca4 <HAL_UART_MspInit+0x28c>)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002c18:	4b24      	ldr	r3, [pc, #144]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c1a:	4a25      	ldr	r2, [pc, #148]	@ (8002cb0 <HAL_UART_MspInit+0x298>)
 8002c1c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002c1e:	4b23      	ldr	r3, [pc, #140]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c20:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002c24:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c26:	4b21      	ldr	r3, [pc, #132]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c28:	2240      	movs	r2, #64	@ 0x40
 8002c2a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002c32:	4b1e      	ldr	r3, [pc, #120]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c38:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c40:	4b1a      	ldr	r3, [pc, #104]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002c46:	4b19      	ldr	r3, [pc, #100]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002c4c:	4b17      	ldr	r3, [pc, #92]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c52:	4b16      	ldr	r3, [pc, #88]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002c58:	4814      	ldr	r0, [pc, #80]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c5a:	f000 ff5b 	bl	8003b14 <HAL_DMA_Init>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <HAL_UART_MspInit+0x250>
      Error_Handler();
 8002c64:	f7ff f946 	bl	8001ef4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a10      	ldr	r2, [pc, #64]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c6c:	639a      	str	r2, [r3, #56]	@ 0x38
 8002c6e:	4a0f      	ldr	r2, [pc, #60]	@ (8002cac <HAL_UART_MspInit+0x294>)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c74:	2200      	movs	r2, #0
 8002c76:	2100      	movs	r1, #0
 8002c78:	2025      	movs	r0, #37	@ 0x25
 8002c7a:	f000 ff14 	bl	8003aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c7e:	2025      	movs	r0, #37	@ 0x25
 8002c80:	f000 ff2d 	bl	8003ade <HAL_NVIC_EnableIRQ>
}
 8002c84:	e08a      	b.n	8002d9c <HAL_UART_MspInit+0x384>
 8002c86:	bf00      	nop
 8002c88:	40004c00 	.word	0x40004c00
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	40020000 	.word	0x40020000
 8002c94:	40005000 	.word	0x40005000
 8002c98:	40020800 	.word	0x40020800
 8002c9c:	40020c00 	.word	0x40020c00
 8002ca0:	40011000 	.word	0x40011000
 8002ca4:	20000588 	.word	0x20000588
 8002ca8:	40026440 	.word	0x40026440
 8002cac:	200005e8 	.word	0x200005e8
 8002cb0:	400264b8 	.word	0x400264b8
  else if(uartHandle->Instance==USART2)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a3a      	ldr	r2, [pc, #232]	@ (8002da4 <HAL_UART_MspInit+0x38c>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d134      	bne.n	8002d28 <HAL_UART_MspInit+0x310>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	617b      	str	r3, [r7, #20]
 8002cc2:	4b39      	ldr	r3, [pc, #228]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	4a38      	ldr	r2, [pc, #224]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ccc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cce:	4b36      	ldr	r3, [pc, #216]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd6:	617b      	str	r3, [r7, #20]
 8002cd8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	613b      	str	r3, [r7, #16]
 8002cde:	4b32      	ldr	r3, [pc, #200]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	4a31      	ldr	r2, [pc, #196]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cea:	4b2f      	ldr	r3, [pc, #188]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002cf6:	230c      	movs	r3, #12
 8002cf8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d02:	2303      	movs	r3, #3
 8002d04:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d06:	2307      	movs	r3, #7
 8002d08:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d0a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4826      	ldr	r0, [pc, #152]	@ (8002dac <HAL_UART_MspInit+0x394>)
 8002d12:	f001 fb0d 	bl	8004330 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002d16:	2200      	movs	r2, #0
 8002d18:	2100      	movs	r1, #0
 8002d1a:	2026      	movs	r0, #38	@ 0x26
 8002d1c:	f000 fec3 	bl	8003aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d20:	2026      	movs	r0, #38	@ 0x26
 8002d22:	f000 fedc 	bl	8003ade <HAL_NVIC_EnableIRQ>
}
 8002d26:	e039      	b.n	8002d9c <HAL_UART_MspInit+0x384>
  else if(uartHandle->Instance==USART3)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a20      	ldr	r2, [pc, #128]	@ (8002db0 <HAL_UART_MspInit+0x398>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d134      	bne.n	8002d9c <HAL_UART_MspInit+0x384>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	4b1c      	ldr	r3, [pc, #112]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3a:	4a1b      	ldr	r2, [pc, #108]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002d3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d42:	4b19      	ldr	r3, [pc, #100]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60bb      	str	r3, [r7, #8]
 8002d52:	4b15      	ldr	r3, [pc, #84]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d56:	4a14      	ldr	r2, [pc, #80]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002d58:	f043 0302 	orr.w	r3, r3, #2
 8002d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d5e:	4b12      	ldr	r3, [pc, #72]	@ (8002da8 <HAL_UART_MspInit+0x390>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002d6a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002d6e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d70:	2302      	movs	r3, #2
 8002d72:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d74:	2300      	movs	r3, #0
 8002d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002d7c:	2307      	movs	r3, #7
 8002d7e:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d80:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002d84:	4619      	mov	r1, r3
 8002d86:	480b      	ldr	r0, [pc, #44]	@ (8002db4 <HAL_UART_MspInit+0x39c>)
 8002d88:	f001 fad2 	bl	8004330 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	2100      	movs	r1, #0
 8002d90:	2027      	movs	r0, #39	@ 0x27
 8002d92:	f000 fe88 	bl	8003aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002d96:	2027      	movs	r0, #39	@ 0x27
 8002d98:	f000 fea1 	bl	8003ade <HAL_NVIC_EnableIRQ>
}
 8002d9c:	bf00      	nop
 8002d9e:	3748      	adds	r7, #72	@ 0x48
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40004400 	.word	0x40004400
 8002da8:	40023800 	.word	0x40023800
 8002dac:	40020000 	.word	0x40020000
 8002db0:	40004800 	.word	0x40004800
 8002db4:	40020400 	.word	0x40020400

08002db8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002dbc:	4b14      	ldr	r3, [pc, #80]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002dbe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002dc2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8002dc4:	4b12      	ldr	r3, [pc, #72]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002dc6:	2204      	movs	r2, #4
 8002dc8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002dca:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002dcc:	2202      	movs	r2, #2
 8002dce:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002dd8:	2202      	movs	r2, #2
 8002dda:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8002ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002de2:	4b0b      	ldr	r3, [pc, #44]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002de8:	4b09      	ldr	r3, [pc, #36]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8002dee:	4b08      	ldr	r3, [pc, #32]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002df4:	4b06      	ldr	r3, [pc, #24]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002dfa:	4805      	ldr	r0, [pc, #20]	@ (8002e10 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002dfc:	f001 fcd1 	bl	80047a2 <HAL_PCD_Init>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002e06:	f7ff f875 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000648 	.word	0x20000648

08002e14 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08a      	sub	sp, #40	@ 0x28
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e1c:	f107 0314 	add.w	r3, r7, #20
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	605a      	str	r2, [r3, #4]
 8002e26:	609a      	str	r2, [r3, #8]
 8002e28:	60da      	str	r2, [r3, #12]
 8002e2a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e34:	d132      	bne.n	8002e9c <HAL_PCD_MspInit+0x88>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e36:	2300      	movs	r3, #0
 8002e38:	613b      	str	r3, [r7, #16]
 8002e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea4 <HAL_PCD_MspInit+0x90>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3e:	4a19      	ldr	r2, [pc, #100]	@ (8002ea4 <HAL_PCD_MspInit+0x90>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e46:	4b17      	ldr	r3, [pc, #92]	@ (8002ea4 <HAL_PCD_MspInit+0x90>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002e52:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e58:	2302      	movs	r3, #2
 8002e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e60:	2303      	movs	r3, #3
 8002e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002e64:	230a      	movs	r3, #10
 8002e66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e68:	f107 0314 	add.w	r3, r7, #20
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	480e      	ldr	r0, [pc, #56]	@ (8002ea8 <HAL_PCD_MspInit+0x94>)
 8002e70:	f001 fa5e 	bl	8004330 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002e74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <HAL_PCD_MspInit+0x90>)
 8002e76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e78:	4a0a      	ldr	r2, [pc, #40]	@ (8002ea4 <HAL_PCD_MspInit+0x90>)
 8002e7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e7e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e80:	2300      	movs	r3, #0
 8002e82:	60fb      	str	r3, [r7, #12]
 8002e84:	4b07      	ldr	r3, [pc, #28]	@ (8002ea4 <HAL_PCD_MspInit+0x90>)
 8002e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e88:	4a06      	ldr	r2, [pc, #24]	@ (8002ea4 <HAL_PCD_MspInit+0x90>)
 8002e8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e8e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e90:	4b04      	ldr	r3, [pc, #16]	@ (8002ea4 <HAL_PCD_MspInit+0x90>)
 8002e92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002e9c:	bf00      	nop
 8002e9e:	3728      	adds	r7, #40	@ 0x28
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	40020000 	.word	0x40020000

08002eac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002eac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ee4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002eb0:	f7ff fc5a 	bl	8002768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002eb4:	480c      	ldr	r0, [pc, #48]	@ (8002ee8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002eb6:	490d      	ldr	r1, [pc, #52]	@ (8002eec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ebc:	e002      	b.n	8002ec4 <LoopCopyDataInit>

08002ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ec2:	3304      	adds	r3, #4

08002ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ec8:	d3f9      	bcc.n	8002ebe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eca:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ecc:	4c0a      	ldr	r4, [pc, #40]	@ (8002ef8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ed0:	e001      	b.n	8002ed6 <LoopFillZerobss>

08002ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ed4:	3204      	adds	r2, #4

08002ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ed8:	d3fb      	bcc.n	8002ed2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002eda:	f005 fe31 	bl	8008b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ede:	f7fe fa47 	bl	8001370 <main>
  bx  lr    
 8002ee2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ee4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ee8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002eec:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002ef0:	08009bd8 	.word	0x08009bd8
  ldr r2, =_sbss
 8002ef4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002ef8:	20000c7c 	.word	0x20000c7c

08002efc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002efc:	e7fe      	b.n	8002efc <ADC_IRQHandler>
	...

08002f00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f04:	4b0e      	ldr	r3, [pc, #56]	@ (8002f40 <HAL_Init+0x40>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a0d      	ldr	r2, [pc, #52]	@ (8002f40 <HAL_Init+0x40>)
 8002f0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f10:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <HAL_Init+0x40>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a0a      	ldr	r2, [pc, #40]	@ (8002f40 <HAL_Init+0x40>)
 8002f16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f1c:	4b08      	ldr	r3, [pc, #32]	@ (8002f40 <HAL_Init+0x40>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a07      	ldr	r2, [pc, #28]	@ (8002f40 <HAL_Init+0x40>)
 8002f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f28:	2003      	movs	r0, #3
 8002f2a:	f000 fdb1 	bl	8003a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f2e:	200f      	movs	r0, #15
 8002f30:	f000 f808 	bl	8002f44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f34:	f7ff fade 	bl	80024f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	40023c00 	.word	0x40023c00

08002f44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f4c:	4b12      	ldr	r3, [pc, #72]	@ (8002f98 <HAL_InitTick+0x54>)
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	4b12      	ldr	r3, [pc, #72]	@ (8002f9c <HAL_InitTick+0x58>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	4619      	mov	r1, r3
 8002f56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fdc9 	bl	8003afa <HAL_SYSTICK_Config>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e00e      	b.n	8002f90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b0f      	cmp	r3, #15
 8002f76:	d80a      	bhi.n	8002f8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f78:	2200      	movs	r2, #0
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f80:	f000 fd91 	bl	8003aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f84:	4a06      	ldr	r2, [pc, #24]	@ (8002fa0 <HAL_InitTick+0x5c>)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	e000      	b.n	8002f90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	20000000 	.word	0x20000000
 8002f9c:	20000008 	.word	0x20000008
 8002fa0:	20000004 	.word	0x20000004

08002fa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fa8:	4b06      	ldr	r3, [pc, #24]	@ (8002fc4 <HAL_IncTick+0x20>)
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	461a      	mov	r2, r3
 8002fae:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <HAL_IncTick+0x24>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	4a04      	ldr	r2, [pc, #16]	@ (8002fc8 <HAL_IncTick+0x24>)
 8002fb6:	6013      	str	r3, [r2, #0]
}
 8002fb8:	bf00      	nop
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	20000008 	.word	0x20000008
 8002fc8:	20000b2c 	.word	0x20000b2c

08002fcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  return uwTick;
 8002fd0:	4b03      	ldr	r3, [pc, #12]	@ (8002fe0 <HAL_GetTick+0x14>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	20000b2c 	.word	0x20000b2c

08002fe4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fec:	f7ff ffee 	bl	8002fcc <HAL_GetTick>
 8002ff0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ffc:	d005      	beq.n	800300a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8003028 <HAL_Delay+0x44>)
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4413      	add	r3, r2
 8003008:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800300a:	bf00      	nop
 800300c:	f7ff ffde 	bl	8002fcc <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	429a      	cmp	r2, r3
 800301a:	d8f7      	bhi.n	800300c <HAL_Delay+0x28>
  {
  }
}
 800301c:	bf00      	nop
 800301e:	bf00      	nop
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	20000008 	.word	0x20000008

0800302c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003034:	2300      	movs	r3, #0
 8003036:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e033      	b.n	80030aa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003046:	2b00      	cmp	r3, #0
 8003048:	d109      	bne.n	800305e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7fd fef4 	bl	8000e38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	f003 0310 	and.w	r3, r3, #16
 8003066:	2b00      	cmp	r3, #0
 8003068:	d118      	bne.n	800309c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003072:	f023 0302 	bic.w	r3, r3, #2
 8003076:	f043 0202 	orr.w	r2, r3, #2
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 fab8 	bl	80035f4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308e:	f023 0303 	bic.w	r3, r3, #3
 8003092:	f043 0201 	orr.w	r2, r3, #1
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	641a      	str	r2, [r3, #64]	@ 0x40
 800309a:	e001      	b.n	80030a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
	...

080030b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d101      	bne.n	80030d2 <HAL_ADC_Start_DMA+0x1e>
 80030ce:	2302      	movs	r3, #2
 80030d0:	e0e9      	b.n	80032a6 <HAL_ADC_Start_DMA+0x1f2>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d018      	beq.n	800311a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689a      	ldr	r2, [r3, #8]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 0201 	orr.w	r2, r2, #1
 80030f6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030f8:	4b6d      	ldr	r3, [pc, #436]	@ (80032b0 <HAL_ADC_Start_DMA+0x1fc>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a6d      	ldr	r2, [pc, #436]	@ (80032b4 <HAL_ADC_Start_DMA+0x200>)
 80030fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003102:	0c9a      	lsrs	r2, r3, #18
 8003104:	4613      	mov	r3, r2
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	4413      	add	r3, r2
 800310a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800310c:	e002      	b.n	8003114 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	3b01      	subs	r3, #1
 8003112:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1f9      	bne.n	800310e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003124:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003128:	d107      	bne.n	800313a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003138:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b01      	cmp	r3, #1
 8003146:	f040 80a1 	bne.w	800328c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003152:	f023 0301 	bic.w	r3, r3, #1
 8003156:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003168:	2b00      	cmp	r3, #0
 800316a:	d007      	beq.n	800317c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003170:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003174:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003180:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003184:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003188:	d106      	bne.n	8003198 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800318e:	f023 0206 	bic.w	r2, r3, #6
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	645a      	str	r2, [r3, #68]	@ 0x44
 8003196:	e002      	b.n	800319e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031a6:	4b44      	ldr	r3, [pc, #272]	@ (80032b8 <HAL_ADC_Start_DMA+0x204>)
 80031a8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ae:	4a43      	ldr	r2, [pc, #268]	@ (80032bc <HAL_ADC_Start_DMA+0x208>)
 80031b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b6:	4a42      	ldr	r2, [pc, #264]	@ (80032c0 <HAL_ADC_Start_DMA+0x20c>)
 80031b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031be:	4a41      	ldr	r2, [pc, #260]	@ (80032c4 <HAL_ADC_Start_DMA+0x210>)
 80031c0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80031ca:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80031da:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689a      	ldr	r2, [r3, #8]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031ea:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	334c      	adds	r3, #76	@ 0x4c
 80031f6:	4619      	mov	r1, r3
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f000 fd38 	bl	8003c70 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f003 031f 	and.w	r3, r3, #31
 8003208:	2b00      	cmp	r3, #0
 800320a:	d12a      	bne.n	8003262 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a2d      	ldr	r2, [pc, #180]	@ (80032c8 <HAL_ADC_Start_DMA+0x214>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d015      	beq.n	8003242 <HAL_ADC_Start_DMA+0x18e>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a2c      	ldr	r2, [pc, #176]	@ (80032cc <HAL_ADC_Start_DMA+0x218>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d105      	bne.n	800322c <HAL_ADC_Start_DMA+0x178>
 8003220:	4b25      	ldr	r3, [pc, #148]	@ (80032b8 <HAL_ADC_Start_DMA+0x204>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 031f 	and.w	r3, r3, #31
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00a      	beq.n	8003242 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a27      	ldr	r2, [pc, #156]	@ (80032d0 <HAL_ADC_Start_DMA+0x21c>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d136      	bne.n	80032a4 <HAL_ADC_Start_DMA+0x1f0>
 8003236:	4b20      	ldr	r3, [pc, #128]	@ (80032b8 <HAL_ADC_Start_DMA+0x204>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 0310 	and.w	r3, r3, #16
 800323e:	2b00      	cmp	r3, #0
 8003240:	d130      	bne.n	80032a4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d129      	bne.n	80032a4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689a      	ldr	r2, [r3, #8]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800325e:	609a      	str	r2, [r3, #8]
 8003260:	e020      	b.n	80032a4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a18      	ldr	r2, [pc, #96]	@ (80032c8 <HAL_ADC_Start_DMA+0x214>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d11b      	bne.n	80032a4 <HAL_ADC_Start_DMA+0x1f0>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d114      	bne.n	80032a4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003288:	609a      	str	r2, [r3, #8]
 800328a:	e00b      	b.n	80032a4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003290:	f043 0210 	orr.w	r2, r3, #16
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329c:	f043 0201 	orr.w	r2, r3, #1
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3718      	adds	r7, #24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	20000000 	.word	0x20000000
 80032b4:	431bde83 	.word	0x431bde83
 80032b8:	40012300 	.word	0x40012300
 80032bc:	080037ed 	.word	0x080037ed
 80032c0:	080038a7 	.word	0x080038a7
 80032c4:	080038c3 	.word	0x080038c3
 80032c8:	40012000 	.word	0x40012000
 80032cc:	40012100 	.word	0x40012100
 80032d0:	40012200 	.word	0x40012200

080032d4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032dc:	2300      	movs	r3, #0
 80032de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d101      	bne.n	80032ee <HAL_ADC_Stop_DMA+0x1a>
 80032ea:	2302      	movs	r3, #2
 80032ec:	e048      	b.n	8003380 <HAL_ADC_Stop_DMA+0xac>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689a      	ldr	r2, [r3, #8]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0201 	bic.w	r2, r2, #1
 8003304:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	d130      	bne.n	8003376 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689a      	ldr	r2, [r3, #8]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003322:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003328:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d10f      	bne.n	8003352 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003336:	4618      	mov	r0, r3
 8003338:	f000 fcf2 	bl	8003d20 <HAL_DMA_Abort>
 800333c:	4603      	mov	r3, r0
 800333e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003340:	7bfb      	ldrb	r3, [r7, #15]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d005      	beq.n	8003352 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	685a      	ldr	r2, [r3, #4]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8003360:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003366:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800336a:	f023 0301 	bic.w	r3, r3, #1
 800336e:	f043 0201 	orr.w	r2, r3, #1
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800337e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003380:	4618      	mov	r0, r3
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003390:	bf00      	nop
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d101      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x1c>
 80033c8:	2302      	movs	r3, #2
 80033ca:	e105      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x228>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2b09      	cmp	r3, #9
 80033da:	d925      	bls.n	8003428 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68d9      	ldr	r1, [r3, #12]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	461a      	mov	r2, r3
 80033ea:	4613      	mov	r3, r2
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	4413      	add	r3, r2
 80033f0:	3b1e      	subs	r3, #30
 80033f2:	2207      	movs	r2, #7
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	43da      	mvns	r2, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	400a      	ands	r2, r1
 8003400:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	68d9      	ldr	r1, [r3, #12]
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	689a      	ldr	r2, [r3, #8]
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	b29b      	uxth	r3, r3
 8003412:	4618      	mov	r0, r3
 8003414:	4603      	mov	r3, r0
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	4403      	add	r3, r0
 800341a:	3b1e      	subs	r3, #30
 800341c:	409a      	lsls	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	60da      	str	r2, [r3, #12]
 8003426:	e022      	b.n	800346e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6919      	ldr	r1, [r3, #16]
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	b29b      	uxth	r3, r3
 8003434:	461a      	mov	r2, r3
 8003436:	4613      	mov	r3, r2
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	4413      	add	r3, r2
 800343c:	2207      	movs	r2, #7
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43da      	mvns	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	400a      	ands	r2, r1
 800344a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6919      	ldr	r1, [r3, #16]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	b29b      	uxth	r3, r3
 800345c:	4618      	mov	r0, r3
 800345e:	4603      	mov	r3, r0
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	4403      	add	r3, r0
 8003464:	409a      	lsls	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2b06      	cmp	r3, #6
 8003474:	d824      	bhi.n	80034c0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4413      	add	r3, r2
 8003486:	3b05      	subs	r3, #5
 8003488:	221f      	movs	r2, #31
 800348a:	fa02 f303 	lsl.w	r3, r2, r3
 800348e:	43da      	mvns	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	400a      	ands	r2, r1
 8003496:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	4618      	mov	r0, r3
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	4413      	add	r3, r2
 80034b0:	3b05      	subs	r3, #5
 80034b2:	fa00 f203 	lsl.w	r2, r0, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80034be:	e04c      	b.n	800355a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	2b0c      	cmp	r3, #12
 80034c6:	d824      	bhi.n	8003512 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	4613      	mov	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	3b23      	subs	r3, #35	@ 0x23
 80034da:	221f      	movs	r2, #31
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	43da      	mvns	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	400a      	ands	r2, r1
 80034e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	4618      	mov	r0, r3
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	4413      	add	r3, r2
 8003502:	3b23      	subs	r3, #35	@ 0x23
 8003504:	fa00 f203 	lsl.w	r2, r0, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	430a      	orrs	r2, r1
 800350e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003510:	e023      	b.n	800355a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	3b41      	subs	r3, #65	@ 0x41
 8003524:	221f      	movs	r2, #31
 8003526:	fa02 f303 	lsl.w	r3, r2, r3
 800352a:	43da      	mvns	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	400a      	ands	r2, r1
 8003532:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	b29b      	uxth	r3, r3
 8003540:	4618      	mov	r0, r3
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	4613      	mov	r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	4413      	add	r3, r2
 800354c:	3b41      	subs	r3, #65	@ 0x41
 800354e:	fa00 f203 	lsl.w	r2, r0, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	430a      	orrs	r2, r1
 8003558:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800355a:	4b22      	ldr	r3, [pc, #136]	@ (80035e4 <HAL_ADC_ConfigChannel+0x234>)
 800355c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a21      	ldr	r2, [pc, #132]	@ (80035e8 <HAL_ADC_ConfigChannel+0x238>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d109      	bne.n	800357c <HAL_ADC_ConfigChannel+0x1cc>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2b12      	cmp	r3, #18
 800356e:	d105      	bne.n	800357c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a19      	ldr	r2, [pc, #100]	@ (80035e8 <HAL_ADC_ConfigChannel+0x238>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d123      	bne.n	80035ce <HAL_ADC_ConfigChannel+0x21e>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2b10      	cmp	r3, #16
 800358c:	d003      	beq.n	8003596 <HAL_ADC_ConfigChannel+0x1e6>
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2b11      	cmp	r3, #17
 8003594:	d11b      	bne.n	80035ce <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2b10      	cmp	r3, #16
 80035a8:	d111      	bne.n	80035ce <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035aa:	4b10      	ldr	r3, [pc, #64]	@ (80035ec <HAL_ADC_ConfigChannel+0x23c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a10      	ldr	r2, [pc, #64]	@ (80035f0 <HAL_ADC_ConfigChannel+0x240>)
 80035b0:	fba2 2303 	umull	r2, r3, r2, r3
 80035b4:	0c9a      	lsrs	r2, r3, #18
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035c0:	e002      	b.n	80035c8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	3b01      	subs	r3, #1
 80035c6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1f9      	bne.n	80035c2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3714      	adds	r7, #20
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	40012300 	.word	0x40012300
 80035e8:	40012000 	.word	0x40012000
 80035ec:	20000000 	.word	0x20000000
 80035f0:	431bde83 	.word	0x431bde83

080035f4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035fc:	4b79      	ldr	r3, [pc, #484]	@ (80037e4 <ADC_Init+0x1f0>)
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	431a      	orrs	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003628:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6859      	ldr	r1, [r3, #4]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	691b      	ldr	r3, [r3, #16]
 8003634:	021a      	lsls	r2, r3, #8
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	430a      	orrs	r2, r1
 800363c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800364c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6859      	ldr	r1, [r3, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	430a      	orrs	r2, r1
 800365e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800366e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6899      	ldr	r1, [r3, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003686:	4a58      	ldr	r2, [pc, #352]	@ (80037e8 <ADC_Init+0x1f4>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d022      	beq.n	80036d2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800369a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6899      	ldr	r1, [r3, #8]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	6899      	ldr	r1, [r3, #8]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	609a      	str	r2, [r3, #8]
 80036d0:	e00f      	b.n	80036f2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	689a      	ldr	r2, [r3, #8]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036f0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689a      	ldr	r2, [r3, #8]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 0202 	bic.w	r2, r2, #2
 8003700:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6899      	ldr	r1, [r3, #8]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	7e1b      	ldrb	r3, [r3, #24]
 800370c:	005a      	lsls	r2, r3, #1
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	430a      	orrs	r2, r1
 8003714:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 3020 	ldrb.w	r3, [r3, #32]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d01b      	beq.n	8003758 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800372e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800373e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6859      	ldr	r1, [r3, #4]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	3b01      	subs	r3, #1
 800374c:	035a      	lsls	r2, r3, #13
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	605a      	str	r2, [r3, #4]
 8003756:	e007      	b.n	8003768 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003766:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003776:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	3b01      	subs	r3, #1
 8003784:	051a      	lsls	r2, r3, #20
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	430a      	orrs	r2, r1
 800378c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800379c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6899      	ldr	r1, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80037aa:	025a      	lsls	r2, r3, #9
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	430a      	orrs	r2, r1
 80037b2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	689a      	ldr	r2, [r3, #8]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6899      	ldr	r1, [r3, #8]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	029a      	lsls	r2, r3, #10
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	430a      	orrs	r2, r1
 80037d6:	609a      	str	r2, [r3, #8]
}
 80037d8:	bf00      	nop
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr
 80037e4:	40012300 	.word	0x40012300
 80037e8:	0f000001 	.word	0x0f000001

080037ec <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fe:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003802:	2b00      	cmp	r3, #0
 8003804:	d13c      	bne.n	8003880 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d12b      	bne.n	8003878 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003824:	2b00      	cmp	r3, #0
 8003826:	d127      	bne.n	8003878 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003832:	2b00      	cmp	r3, #0
 8003834:	d006      	beq.n	8003844 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003840:	2b00      	cmp	r3, #0
 8003842:	d119      	bne.n	8003878 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0220 	bic.w	r2, r2, #32
 8003852:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003858:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003864:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d105      	bne.n	8003878 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	f043 0201 	orr.w	r2, r3, #1
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f7fd fd63 	bl	8001344 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800387e:	e00e      	b.n	800389e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003884:	f003 0310 	and.w	r3, r3, #16
 8003888:	2b00      	cmp	r3, #0
 800388a:	d003      	beq.n	8003894 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800388c:	68f8      	ldr	r0, [r7, #12]
 800388e:	f7ff fd85 	bl	800339c <HAL_ADC_ErrorCallback>
}
 8003892:	e004      	b.n	800389e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	4798      	blx	r3
}
 800389e:	bf00      	nop
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b084      	sub	sp, #16
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	f7ff fd67 	bl	8003388 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038ba:	bf00      	nop
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b084      	sub	sp, #16
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ce:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2240      	movs	r2, #64	@ 0x40
 80038d4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038da:	f043 0204 	orr.w	r2, r3, #4
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f7ff fd5a 	bl	800339c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038e8:	bf00      	nop
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <__NVIC_SetPriorityGrouping>:
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003900:	4b0c      	ldr	r3, [pc, #48]	@ (8003934 <__NVIC_SetPriorityGrouping+0x44>)
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800390c:	4013      	ands	r3, r2
 800390e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003918:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800391c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003922:	4a04      	ldr	r2, [pc, #16]	@ (8003934 <__NVIC_SetPriorityGrouping+0x44>)
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	60d3      	str	r3, [r2, #12]
}
 8003928:	bf00      	nop
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	e000ed00 	.word	0xe000ed00

08003938 <__NVIC_GetPriorityGrouping>:
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800393c:	4b04      	ldr	r3, [pc, #16]	@ (8003950 <__NVIC_GetPriorityGrouping+0x18>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	0a1b      	lsrs	r3, r3, #8
 8003942:	f003 0307 	and.w	r3, r3, #7
}
 8003946:	4618      	mov	r0, r3
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr
 8003950:	e000ed00 	.word	0xe000ed00

08003954 <__NVIC_EnableIRQ>:
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	4603      	mov	r3, r0
 800395c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800395e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003962:	2b00      	cmp	r3, #0
 8003964:	db0b      	blt.n	800397e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003966:	79fb      	ldrb	r3, [r7, #7]
 8003968:	f003 021f 	and.w	r2, r3, #31
 800396c:	4907      	ldr	r1, [pc, #28]	@ (800398c <__NVIC_EnableIRQ+0x38>)
 800396e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003972:	095b      	lsrs	r3, r3, #5
 8003974:	2001      	movs	r0, #1
 8003976:	fa00 f202 	lsl.w	r2, r0, r2
 800397a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	e000e100 	.word	0xe000e100

08003990 <__NVIC_SetPriority>:
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	4603      	mov	r3, r0
 8003998:	6039      	str	r1, [r7, #0]
 800399a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800399c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	db0a      	blt.n	80039ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	b2da      	uxtb	r2, r3
 80039a8:	490c      	ldr	r1, [pc, #48]	@ (80039dc <__NVIC_SetPriority+0x4c>)
 80039aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ae:	0112      	lsls	r2, r2, #4
 80039b0:	b2d2      	uxtb	r2, r2
 80039b2:	440b      	add	r3, r1
 80039b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80039b8:	e00a      	b.n	80039d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	4908      	ldr	r1, [pc, #32]	@ (80039e0 <__NVIC_SetPriority+0x50>)
 80039c0:	79fb      	ldrb	r3, [r7, #7]
 80039c2:	f003 030f 	and.w	r3, r3, #15
 80039c6:	3b04      	subs	r3, #4
 80039c8:	0112      	lsls	r2, r2, #4
 80039ca:	b2d2      	uxtb	r2, r2
 80039cc:	440b      	add	r3, r1
 80039ce:	761a      	strb	r2, [r3, #24]
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	e000e100 	.word	0xe000e100
 80039e0:	e000ed00 	.word	0xe000ed00

080039e4 <NVIC_EncodePriority>:
{
 80039e4:	b480      	push	{r7}
 80039e6:	b089      	sub	sp, #36	@ 0x24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f003 0307 	and.w	r3, r3, #7
 80039f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	f1c3 0307 	rsb	r3, r3, #7
 80039fe:	2b04      	cmp	r3, #4
 8003a00:	bf28      	it	cs
 8003a02:	2304      	movcs	r3, #4
 8003a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	3304      	adds	r3, #4
 8003a0a:	2b06      	cmp	r3, #6
 8003a0c:	d902      	bls.n	8003a14 <NVIC_EncodePriority+0x30>
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	3b03      	subs	r3, #3
 8003a12:	e000      	b.n	8003a16 <NVIC_EncodePriority+0x32>
 8003a14:	2300      	movs	r3, #0
 8003a16:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a18:	f04f 32ff 	mov.w	r2, #4294967295
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	43da      	mvns	r2, r3
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	401a      	ands	r2, r3
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	fa01 f303 	lsl.w	r3, r1, r3
 8003a36:	43d9      	mvns	r1, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a3c:	4313      	orrs	r3, r2
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3724      	adds	r7, #36	@ 0x24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
	...

08003a4c <SysTick_Config>:
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	3b01      	subs	r3, #1
 8003a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a5c:	d301      	bcc.n	8003a62 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e00f      	b.n	8003a82 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a62:	4a0a      	ldr	r2, [pc, #40]	@ (8003a8c <SysTick_Config+0x40>)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	3b01      	subs	r3, #1
 8003a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a6a:	210f      	movs	r1, #15
 8003a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a70:	f7ff ff8e 	bl	8003990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a74:	4b05      	ldr	r3, [pc, #20]	@ (8003a8c <SysTick_Config+0x40>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a7a:	4b04      	ldr	r3, [pc, #16]	@ (8003a8c <SysTick_Config+0x40>)
 8003a7c:	2207      	movs	r2, #7
 8003a7e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	e000e010 	.word	0xe000e010

08003a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f7ff ff29 	bl	80038f0 <__NVIC_SetPriorityGrouping>
}
 8003a9e:	bf00      	nop
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b086      	sub	sp, #24
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	4603      	mov	r3, r0
 8003aae:	60b9      	str	r1, [r7, #8]
 8003ab0:	607a      	str	r2, [r7, #4]
 8003ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ab8:	f7ff ff3e 	bl	8003938 <__NVIC_GetPriorityGrouping>
 8003abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	68b9      	ldr	r1, [r7, #8]
 8003ac2:	6978      	ldr	r0, [r7, #20]
 8003ac4:	f7ff ff8e 	bl	80039e4 <NVIC_EncodePriority>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ace:	4611      	mov	r1, r2
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7ff ff5d 	bl	8003990 <__NVIC_SetPriority>
}
 8003ad6:	bf00      	nop
 8003ad8:	3718      	adds	r7, #24
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ade:	b580      	push	{r7, lr}
 8003ae0:	b082      	sub	sp, #8
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7ff ff31 	bl	8003954 <__NVIC_EnableIRQ>
}
 8003af2:	bf00      	nop
 8003af4:	3708      	adds	r7, #8
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b082      	sub	sp, #8
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f7ff ffa2 	bl	8003a4c <SysTick_Config>
 8003b08:	4603      	mov	r3, r0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3708      	adds	r7, #8
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
	...

08003b14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b20:	f7ff fa54 	bl	8002fcc <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e099      	b.n	8003c64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2202      	movs	r2, #2
 8003b34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0201 	bic.w	r2, r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b50:	e00f      	b.n	8003b72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b52:	f7ff fa3b 	bl	8002fcc <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b05      	cmp	r3, #5
 8003b5e:	d908      	bls.n	8003b72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2220      	movs	r2, #32
 8003b64:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2203      	movs	r2, #3
 8003b6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e078      	b.n	8003c64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1e8      	bne.n	8003b52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	4b38      	ldr	r3, [pc, #224]	@ (8003c6c <HAL_DMA_Init+0x158>)
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003baa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a1b      	ldr	r3, [r3, #32]
 8003bbc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc8:	2b04      	cmp	r3, #4
 8003bca:	d107      	bne.n	8003bdc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	f023 0307 	bic.w	r3, r3, #7
 8003bf2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d117      	bne.n	8003c36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00e      	beq.n	8003c36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 fb0d 	bl	8004238 <DMA_CheckFifoParam>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d008      	beq.n	8003c36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2240      	movs	r2, #64	@ 0x40
 8003c28:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c32:	2301      	movs	r3, #1
 8003c34:	e016      	b.n	8003c64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 fac4 	bl	80041cc <DMA_CalcBaseAndBitshift>
 8003c44:	4603      	mov	r3, r0
 8003c46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c4c:	223f      	movs	r2, #63	@ 0x3f
 8003c4e:	409a      	lsls	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3718      	adds	r7, #24
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	f010803f 	.word	0xf010803f

08003c70 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
 8003c7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c86:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d101      	bne.n	8003c96 <HAL_DMA_Start_IT+0x26>
 8003c92:	2302      	movs	r3, #2
 8003c94:	e040      	b.n	8003d18 <HAL_DMA_Start_IT+0xa8>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d12f      	bne.n	8003d0a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2202      	movs	r2, #2
 8003cae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	68b9      	ldr	r1, [r7, #8]
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f000 fa56 	bl	8004170 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc8:	223f      	movs	r2, #63	@ 0x3f
 8003cca:	409a      	lsls	r2, r3
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0216 	orr.w	r2, r2, #22
 8003cde:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d007      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0208 	orr.w	r2, r2, #8
 8003cf6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0201 	orr.w	r2, r2, #1
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	e005      	b.n	8003d16 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d12:	2302      	movs	r3, #2
 8003d14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3718      	adds	r7, #24
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d2c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d2e:	f7ff f94d 	bl	8002fcc <HAL_GetTick>
 8003d32:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d008      	beq.n	8003d52 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2280      	movs	r2, #128	@ 0x80
 8003d44:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e052      	b.n	8003df8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0216 	bic.w	r2, r2, #22
 8003d60:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	695a      	ldr	r2, [r3, #20]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d70:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d103      	bne.n	8003d82 <HAL_DMA_Abort+0x62>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d007      	beq.n	8003d92 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 0208 	bic.w	r2, r2, #8
 8003d90:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0201 	bic.w	r2, r2, #1
 8003da0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003da2:	e013      	b.n	8003dcc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003da4:	f7ff f912 	bl	8002fcc <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b05      	cmp	r3, #5
 8003db0:	d90c      	bls.n	8003dcc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2220      	movs	r2, #32
 8003db6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2203      	movs	r2, #3
 8003dbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e015      	b.n	8003df8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d1e4      	bne.n	8003da4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dde:	223f      	movs	r2, #63	@ 0x3f
 8003de0:	409a      	lsls	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d004      	beq.n	8003e1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2280      	movs	r2, #128	@ 0x80
 8003e18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e00c      	b.n	8003e38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2205      	movs	r2, #5
 8003e22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 0201 	bic.w	r2, r2, #1
 8003e34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e50:	4b8e      	ldr	r3, [pc, #568]	@ (800408c <HAL_DMA_IRQHandler+0x248>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a8e      	ldr	r2, [pc, #568]	@ (8004090 <HAL_DMA_IRQHandler+0x24c>)
 8003e56:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5a:	0a9b      	lsrs	r3, r3, #10
 8003e5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e6e:	2208      	movs	r2, #8
 8003e70:	409a      	lsls	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4013      	ands	r3, r2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d01a      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d013      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0204 	bic.w	r2, r2, #4
 8003e96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9c:	2208      	movs	r2, #8
 8003e9e:	409a      	lsls	r2, r3
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea8:	f043 0201 	orr.w	r2, r3, #1
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	409a      	lsls	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d012      	beq.n	8003ee6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00b      	beq.n	8003ee6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	409a      	lsls	r2, r3
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ede:	f043 0202 	orr.w	r2, r3, #2
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eea:	2204      	movs	r2, #4
 8003eec:	409a      	lsls	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d012      	beq.n	8003f1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00b      	beq.n	8003f1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f08:	2204      	movs	r2, #4
 8003f0a:	409a      	lsls	r2, r3
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f14:	f043 0204 	orr.w	r2, r3, #4
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f20:	2210      	movs	r2, #16
 8003f22:	409a      	lsls	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4013      	ands	r3, r2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d043      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d03c      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f3e:	2210      	movs	r2, #16
 8003f40:	409a      	lsls	r2, r3
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d018      	beq.n	8003f86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d108      	bne.n	8003f74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d024      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	4798      	blx	r3
 8003f72:	e01f      	b.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d01b      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	4798      	blx	r3
 8003f84:	e016      	b.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d107      	bne.n	8003fa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0208 	bic.w	r2, r2, #8
 8003fa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d003      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb8:	2220      	movs	r2, #32
 8003fba:	409a      	lsls	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f000 808f 	beq.w	80040e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0310 	and.w	r3, r3, #16
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 8087 	beq.w	80040e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fda:	2220      	movs	r2, #32
 8003fdc:	409a      	lsls	r2, r3
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b05      	cmp	r3, #5
 8003fec:	d136      	bne.n	800405c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f022 0216 	bic.w	r2, r2, #22
 8003ffc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695a      	ldr	r2, [r3, #20]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800400c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004012:	2b00      	cmp	r3, #0
 8004014:	d103      	bne.n	800401e <HAL_DMA_IRQHandler+0x1da>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800401a:	2b00      	cmp	r3, #0
 800401c:	d007      	beq.n	800402e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0208 	bic.w	r2, r2, #8
 800402c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004032:	223f      	movs	r2, #63	@ 0x3f
 8004034:	409a      	lsls	r2, r3
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800404e:	2b00      	cmp	r3, #0
 8004050:	d07e      	beq.n	8004150 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	4798      	blx	r3
        }
        return;
 800405a:	e079      	b.n	8004150 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d01d      	beq.n	80040a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d10d      	bne.n	8004094 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407c:	2b00      	cmp	r3, #0
 800407e:	d031      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	4798      	blx	r3
 8004088:	e02c      	b.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
 800408a:	bf00      	nop
 800408c:	20000000 	.word	0x20000000
 8004090:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004098:	2b00      	cmp	r3, #0
 800409a:	d023      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	4798      	blx	r3
 80040a4:	e01e      	b.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10f      	bne.n	80040d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0210 	bic.w	r2, r2, #16
 80040c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d003      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d032      	beq.n	8004152 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d022      	beq.n	800413e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2205      	movs	r2, #5
 80040fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 0201 	bic.w	r2, r2, #1
 800410e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	3301      	adds	r3, #1
 8004114:	60bb      	str	r3, [r7, #8]
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	429a      	cmp	r2, r3
 800411a:	d307      	bcc.n	800412c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f2      	bne.n	8004110 <HAL_DMA_IRQHandler+0x2cc>
 800412a:	e000      	b.n	800412e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800412c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004142:	2b00      	cmp	r3, #0
 8004144:	d005      	beq.n	8004152 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	4798      	blx	r3
 800414e:	e000      	b.n	8004152 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004150:	bf00      	nop
    }
  }
}
 8004152:	3718      	adds	r7, #24
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004164:	4618      	mov	r0, r3
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
 800417c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800418c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	2b40      	cmp	r3, #64	@ 0x40
 800419c:	d108      	bne.n	80041b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80041ae:	e007      	b.n	80041c0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	60da      	str	r2, [r3, #12]
}
 80041c0:	bf00      	nop
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	3b10      	subs	r3, #16
 80041dc:	4a14      	ldr	r2, [pc, #80]	@ (8004230 <DMA_CalcBaseAndBitshift+0x64>)
 80041de:	fba2 2303 	umull	r2, r3, r2, r3
 80041e2:	091b      	lsrs	r3, r3, #4
 80041e4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041e6:	4a13      	ldr	r2, [pc, #76]	@ (8004234 <DMA_CalcBaseAndBitshift+0x68>)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	4413      	add	r3, r2
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	461a      	mov	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2b03      	cmp	r3, #3
 80041f8:	d909      	bls.n	800420e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004202:	f023 0303 	bic.w	r3, r3, #3
 8004206:	1d1a      	adds	r2, r3, #4
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	659a      	str	r2, [r3, #88]	@ 0x58
 800420c:	e007      	b.n	800421e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004216:	f023 0303 	bic.w	r3, r3, #3
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004222:	4618      	mov	r0, r3
 8004224:	3714      	adds	r7, #20
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	aaaaaaab 	.word	0xaaaaaaab
 8004234:	08009a8c 	.word	0x08009a8c

08004238 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004240:	2300      	movs	r3, #0
 8004242:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004248:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	699b      	ldr	r3, [r3, #24]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d11f      	bne.n	8004292 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2b03      	cmp	r3, #3
 8004256:	d856      	bhi.n	8004306 <DMA_CheckFifoParam+0xce>
 8004258:	a201      	add	r2, pc, #4	@ (adr r2, 8004260 <DMA_CheckFifoParam+0x28>)
 800425a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425e:	bf00      	nop
 8004260:	08004271 	.word	0x08004271
 8004264:	08004283 	.word	0x08004283
 8004268:	08004271 	.word	0x08004271
 800426c:	08004307 	.word	0x08004307
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004274:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d046      	beq.n	800430a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004280:	e043      	b.n	800430a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004286:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800428a:	d140      	bne.n	800430e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004290:	e03d      	b.n	800430e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800429a:	d121      	bne.n	80042e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2b03      	cmp	r3, #3
 80042a0:	d837      	bhi.n	8004312 <DMA_CheckFifoParam+0xda>
 80042a2:	a201      	add	r2, pc, #4	@ (adr r2, 80042a8 <DMA_CheckFifoParam+0x70>)
 80042a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a8:	080042b9 	.word	0x080042b9
 80042ac:	080042bf 	.word	0x080042bf
 80042b0:	080042b9 	.word	0x080042b9
 80042b4:	080042d1 	.word	0x080042d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	73fb      	strb	r3, [r7, #15]
      break;
 80042bc:	e030      	b.n	8004320 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d025      	beq.n	8004316 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042ce:	e022      	b.n	8004316 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042d8:	d11f      	bne.n	800431a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042de:	e01c      	b.n	800431a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d903      	bls.n	80042ee <DMA_CheckFifoParam+0xb6>
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2b03      	cmp	r3, #3
 80042ea:	d003      	beq.n	80042f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042ec:	e018      	b.n	8004320 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	73fb      	strb	r3, [r7, #15]
      break;
 80042f2:	e015      	b.n	8004320 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00e      	beq.n	800431e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	73fb      	strb	r3, [r7, #15]
      break;
 8004304:	e00b      	b.n	800431e <DMA_CheckFifoParam+0xe6>
      break;
 8004306:	bf00      	nop
 8004308:	e00a      	b.n	8004320 <DMA_CheckFifoParam+0xe8>
      break;
 800430a:	bf00      	nop
 800430c:	e008      	b.n	8004320 <DMA_CheckFifoParam+0xe8>
      break;
 800430e:	bf00      	nop
 8004310:	e006      	b.n	8004320 <DMA_CheckFifoParam+0xe8>
      break;
 8004312:	bf00      	nop
 8004314:	e004      	b.n	8004320 <DMA_CheckFifoParam+0xe8>
      break;
 8004316:	bf00      	nop
 8004318:	e002      	b.n	8004320 <DMA_CheckFifoParam+0xe8>
      break;   
 800431a:	bf00      	nop
 800431c:	e000      	b.n	8004320 <DMA_CheckFifoParam+0xe8>
      break;
 800431e:	bf00      	nop
    }
  } 
  
  return status; 
 8004320:	7bfb      	ldrb	r3, [r7, #15]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop

08004330 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004330:	b480      	push	{r7}
 8004332:	b089      	sub	sp, #36	@ 0x24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800433a:	2300      	movs	r3, #0
 800433c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800433e:	2300      	movs	r3, #0
 8004340:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004342:	2300      	movs	r3, #0
 8004344:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004346:	2300      	movs	r3, #0
 8004348:	61fb      	str	r3, [r7, #28]
 800434a:	e16b      	b.n	8004624 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800434c:	2201      	movs	r2, #1
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	fa02 f303 	lsl.w	r3, r2, r3
 8004354:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	4013      	ands	r3, r2
 800435e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	429a      	cmp	r2, r3
 8004366:	f040 815a 	bne.w	800461e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	2b01      	cmp	r3, #1
 8004374:	d005      	beq.n	8004382 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800437e:	2b02      	cmp	r3, #2
 8004380:	d130      	bne.n	80043e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	2203      	movs	r2, #3
 800438e:	fa02 f303 	lsl.w	r3, r2, r3
 8004392:	43db      	mvns	r3, r3
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	4013      	ands	r3, r2
 8004398:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	68da      	ldr	r2, [r3, #12]
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	fa02 f303 	lsl.w	r3, r2, r3
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	69ba      	ldr	r2, [r7, #24]
 80043b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043b8:	2201      	movs	r2, #1
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	43db      	mvns	r3, r3
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	4013      	ands	r3, r2
 80043c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	091b      	lsrs	r3, r3, #4
 80043ce:	f003 0201 	and.w	r2, r3, #1
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	4313      	orrs	r3, r2
 80043dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f003 0303 	and.w	r3, r3, #3
 80043ec:	2b03      	cmp	r3, #3
 80043ee:	d017      	beq.n	8004420 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	2203      	movs	r2, #3
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	43db      	mvns	r3, r3
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	4013      	ands	r3, r2
 8004406:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	689a      	ldr	r2, [r3, #8]
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	fa02 f303 	lsl.w	r3, r2, r3
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	4313      	orrs	r3, r2
 8004418:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f003 0303 	and.w	r3, r3, #3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d123      	bne.n	8004474 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	08da      	lsrs	r2, r3, #3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	3208      	adds	r2, #8
 8004434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004438:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	220f      	movs	r2, #15
 8004444:	fa02 f303 	lsl.w	r3, r2, r3
 8004448:	43db      	mvns	r3, r3
 800444a:	69ba      	ldr	r2, [r7, #24]
 800444c:	4013      	ands	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	691a      	ldr	r2, [r3, #16]
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	f003 0307 	and.w	r3, r3, #7
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	4313      	orrs	r3, r2
 8004464:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	08da      	lsrs	r2, r3, #3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	3208      	adds	r2, #8
 800446e:	69b9      	ldr	r1, [r7, #24]
 8004470:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	2203      	movs	r2, #3
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	43db      	mvns	r3, r3
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4013      	ands	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f003 0203 	and.w	r2, r3, #3
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	4313      	orrs	r3, r2
 80044a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f000 80b4 	beq.w	800461e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044b6:	2300      	movs	r3, #0
 80044b8:	60fb      	str	r3, [r7, #12]
 80044ba:	4b60      	ldr	r3, [pc, #384]	@ (800463c <HAL_GPIO_Init+0x30c>)
 80044bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044be:	4a5f      	ldr	r2, [pc, #380]	@ (800463c <HAL_GPIO_Init+0x30c>)
 80044c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80044c6:	4b5d      	ldr	r3, [pc, #372]	@ (800463c <HAL_GPIO_Init+0x30c>)
 80044c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044d2:	4a5b      	ldr	r2, [pc, #364]	@ (8004640 <HAL_GPIO_Init+0x310>)
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	089b      	lsrs	r3, r3, #2
 80044d8:	3302      	adds	r3, #2
 80044da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	220f      	movs	r2, #15
 80044ea:	fa02 f303 	lsl.w	r3, r2, r3
 80044ee:	43db      	mvns	r3, r3
 80044f0:	69ba      	ldr	r2, [r7, #24]
 80044f2:	4013      	ands	r3, r2
 80044f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a52      	ldr	r2, [pc, #328]	@ (8004644 <HAL_GPIO_Init+0x314>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d02b      	beq.n	8004556 <HAL_GPIO_Init+0x226>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a51      	ldr	r2, [pc, #324]	@ (8004648 <HAL_GPIO_Init+0x318>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d025      	beq.n	8004552 <HAL_GPIO_Init+0x222>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a50      	ldr	r2, [pc, #320]	@ (800464c <HAL_GPIO_Init+0x31c>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d01f      	beq.n	800454e <HAL_GPIO_Init+0x21e>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a4f      	ldr	r2, [pc, #316]	@ (8004650 <HAL_GPIO_Init+0x320>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d019      	beq.n	800454a <HAL_GPIO_Init+0x21a>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a4e      	ldr	r2, [pc, #312]	@ (8004654 <HAL_GPIO_Init+0x324>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d013      	beq.n	8004546 <HAL_GPIO_Init+0x216>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a4d      	ldr	r2, [pc, #308]	@ (8004658 <HAL_GPIO_Init+0x328>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d00d      	beq.n	8004542 <HAL_GPIO_Init+0x212>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a4c      	ldr	r2, [pc, #304]	@ (800465c <HAL_GPIO_Init+0x32c>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d007      	beq.n	800453e <HAL_GPIO_Init+0x20e>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a4b      	ldr	r2, [pc, #300]	@ (8004660 <HAL_GPIO_Init+0x330>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d101      	bne.n	800453a <HAL_GPIO_Init+0x20a>
 8004536:	2307      	movs	r3, #7
 8004538:	e00e      	b.n	8004558 <HAL_GPIO_Init+0x228>
 800453a:	2308      	movs	r3, #8
 800453c:	e00c      	b.n	8004558 <HAL_GPIO_Init+0x228>
 800453e:	2306      	movs	r3, #6
 8004540:	e00a      	b.n	8004558 <HAL_GPIO_Init+0x228>
 8004542:	2305      	movs	r3, #5
 8004544:	e008      	b.n	8004558 <HAL_GPIO_Init+0x228>
 8004546:	2304      	movs	r3, #4
 8004548:	e006      	b.n	8004558 <HAL_GPIO_Init+0x228>
 800454a:	2303      	movs	r3, #3
 800454c:	e004      	b.n	8004558 <HAL_GPIO_Init+0x228>
 800454e:	2302      	movs	r3, #2
 8004550:	e002      	b.n	8004558 <HAL_GPIO_Init+0x228>
 8004552:	2301      	movs	r3, #1
 8004554:	e000      	b.n	8004558 <HAL_GPIO_Init+0x228>
 8004556:	2300      	movs	r3, #0
 8004558:	69fa      	ldr	r2, [r7, #28]
 800455a:	f002 0203 	and.w	r2, r2, #3
 800455e:	0092      	lsls	r2, r2, #2
 8004560:	4093      	lsls	r3, r2
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	4313      	orrs	r3, r2
 8004566:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004568:	4935      	ldr	r1, [pc, #212]	@ (8004640 <HAL_GPIO_Init+0x310>)
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	089b      	lsrs	r3, r3, #2
 800456e:	3302      	adds	r3, #2
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004576:	4b3b      	ldr	r3, [pc, #236]	@ (8004664 <HAL_GPIO_Init+0x334>)
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	43db      	mvns	r3, r3
 8004580:	69ba      	ldr	r2, [r7, #24]
 8004582:	4013      	ands	r3, r2
 8004584:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004592:	69ba      	ldr	r2, [r7, #24]
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	4313      	orrs	r3, r2
 8004598:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800459a:	4a32      	ldr	r2, [pc, #200]	@ (8004664 <HAL_GPIO_Init+0x334>)
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80045a0:	4b30      	ldr	r3, [pc, #192]	@ (8004664 <HAL_GPIO_Init+0x334>)
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	43db      	mvns	r3, r3
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	4013      	ands	r3, r2
 80045ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d003      	beq.n	80045c4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80045bc:	69ba      	ldr	r2, [r7, #24]
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045c4:	4a27      	ldr	r2, [pc, #156]	@ (8004664 <HAL_GPIO_Init+0x334>)
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045ca:	4b26      	ldr	r3, [pc, #152]	@ (8004664 <HAL_GPIO_Init+0x334>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	43db      	mvns	r3, r3
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	4013      	ands	r3, r2
 80045d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045ee:	4a1d      	ldr	r2, [pc, #116]	@ (8004664 <HAL_GPIO_Init+0x334>)
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004664 <HAL_GPIO_Init+0x334>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	43db      	mvns	r3, r3
 80045fe:	69ba      	ldr	r2, [r7, #24]
 8004600:	4013      	ands	r3, r2
 8004602:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d003      	beq.n	8004618 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	4313      	orrs	r3, r2
 8004616:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004618:	4a12      	ldr	r2, [pc, #72]	@ (8004664 <HAL_GPIO_Init+0x334>)
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	3301      	adds	r3, #1
 8004622:	61fb      	str	r3, [r7, #28]
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	2b0f      	cmp	r3, #15
 8004628:	f67f ae90 	bls.w	800434c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800462c:	bf00      	nop
 800462e:	bf00      	nop
 8004630:	3724      	adds	r7, #36	@ 0x24
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	40023800 	.word	0x40023800
 8004640:	40013800 	.word	0x40013800
 8004644:	40020000 	.word	0x40020000
 8004648:	40020400 	.word	0x40020400
 800464c:	40020800 	.word	0x40020800
 8004650:	40020c00 	.word	0x40020c00
 8004654:	40021000 	.word	0x40021000
 8004658:	40021400 	.word	0x40021400
 800465c:	40021800 	.word	0x40021800
 8004660:	40021c00 	.word	0x40021c00
 8004664:	40013c00 	.word	0x40013c00

08004668 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	460b      	mov	r3, r1
 8004672:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	691a      	ldr	r2, [r3, #16]
 8004678:	887b      	ldrh	r3, [r7, #2]
 800467a:	4013      	ands	r3, r2
 800467c:	2b00      	cmp	r3, #0
 800467e:	d002      	beq.n	8004686 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004680:	2301      	movs	r3, #1
 8004682:	73fb      	strb	r3, [r7, #15]
 8004684:	e001      	b.n	800468a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004686:	2300      	movs	r3, #0
 8004688:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800468a:	7bfb      	ldrb	r3, [r7, #15]
}
 800468c:	4618      	mov	r0, r3
 800468e:	3714      	adds	r7, #20
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	460b      	mov	r3, r1
 80046a2:	807b      	strh	r3, [r7, #2]
 80046a4:	4613      	mov	r3, r2
 80046a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046a8:	787b      	ldrb	r3, [r7, #1]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046ae:	887a      	ldrh	r2, [r7, #2]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80046b4:	e003      	b.n	80046be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80046b6:	887b      	ldrh	r3, [r7, #2]
 80046b8:	041a      	lsls	r2, r3, #16
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	619a      	str	r2, [r3, #24]
}
 80046be:	bf00      	nop
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr

080046ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046ca:	b480      	push	{r7}
 80046cc:	b085      	sub	sp, #20
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	6078      	str	r0, [r7, #4]
 80046d2:	460b      	mov	r3, r1
 80046d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80046dc:	887a      	ldrh	r2, [r7, #2]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	4013      	ands	r3, r2
 80046e2:	041a      	lsls	r2, r3, #16
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	43d9      	mvns	r1, r3
 80046e8:	887b      	ldrh	r3, [r7, #2]
 80046ea:	400b      	ands	r3, r1
 80046ec:	431a      	orrs	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	619a      	str	r2, [r3, #24]
}
 80046f2:	bf00      	nop
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr

080046fe <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b084      	sub	sp, #16
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e034      	b.n	800477a <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8004718:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f245 5255 	movw	r2, #21845	@ 0x5555
 8004722:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6852      	ldr	r2, [r2, #4]
 800472c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6892      	ldr	r2, [r2, #8]
 8004736:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004738:	f7fe fc48 	bl	8002fcc <HAL_GetTick>
 800473c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800473e:	e00f      	b.n	8004760 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004740:	f7fe fc44 	bl	8002fcc <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	2b31      	cmp	r3, #49	@ 0x31
 800474c:	d908      	bls.n	8004760 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	f003 0303 	and.w	r3, r3, #3
 8004758:	2b00      	cmp	r3, #0
 800475a:	d001      	beq.n	8004760 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e00c      	b.n	800477a <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	f003 0303 	and.w	r3, r3, #3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1e8      	bne.n	8004740 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004776:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004782:	b480      	push	{r7}
 8004784:	b083      	sub	sp, #12
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004792:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr

080047a2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b086      	sub	sp, #24
 80047a6:	af02      	add	r7, sp, #8
 80047a8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e101      	b.n	80049b8 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d106      	bne.n	80047d4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f7fe fb20 	bl	8002e14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2203      	movs	r2, #3
 80047d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047e2:	d102      	bne.n	80047ea <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f002 ff52 	bl	8007698 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6818      	ldr	r0, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	7c1a      	ldrb	r2, [r3, #16]
 80047fc:	f88d 2000 	strb.w	r2, [sp]
 8004800:	3304      	adds	r3, #4
 8004802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004804:	f002 fee4 	bl	80075d0 <USB_CoreInit>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d005      	beq.n	800481a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2202      	movs	r2, #2
 8004812:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e0ce      	b.n	80049b8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2100      	movs	r1, #0
 8004820:	4618      	mov	r0, r3
 8004822:	f002 ff4a 	bl	80076ba <USB_SetCurrentMode>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d005      	beq.n	8004838 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2202      	movs	r2, #2
 8004830:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e0bf      	b.n	80049b8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004838:	2300      	movs	r3, #0
 800483a:	73fb      	strb	r3, [r7, #15]
 800483c:	e04a      	b.n	80048d4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800483e:	7bfa      	ldrb	r2, [r7, #15]
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	4613      	mov	r3, r2
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	4413      	add	r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	440b      	add	r3, r1
 800484c:	3315      	adds	r3, #21
 800484e:	2201      	movs	r2, #1
 8004850:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004852:	7bfa      	ldrb	r2, [r7, #15]
 8004854:	6879      	ldr	r1, [r7, #4]
 8004856:	4613      	mov	r3, r2
 8004858:	00db      	lsls	r3, r3, #3
 800485a:	4413      	add	r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	440b      	add	r3, r1
 8004860:	3314      	adds	r3, #20
 8004862:	7bfa      	ldrb	r2, [r7, #15]
 8004864:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004866:	7bfa      	ldrb	r2, [r7, #15]
 8004868:	7bfb      	ldrb	r3, [r7, #15]
 800486a:	b298      	uxth	r0, r3
 800486c:	6879      	ldr	r1, [r7, #4]
 800486e:	4613      	mov	r3, r2
 8004870:	00db      	lsls	r3, r3, #3
 8004872:	4413      	add	r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	440b      	add	r3, r1
 8004878:	332e      	adds	r3, #46	@ 0x2e
 800487a:	4602      	mov	r2, r0
 800487c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800487e:	7bfa      	ldrb	r2, [r7, #15]
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	4613      	mov	r3, r2
 8004884:	00db      	lsls	r3, r3, #3
 8004886:	4413      	add	r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	440b      	add	r3, r1
 800488c:	3318      	adds	r3, #24
 800488e:	2200      	movs	r2, #0
 8004890:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004892:	7bfa      	ldrb	r2, [r7, #15]
 8004894:	6879      	ldr	r1, [r7, #4]
 8004896:	4613      	mov	r3, r2
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	4413      	add	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	440b      	add	r3, r1
 80048a0:	331c      	adds	r3, #28
 80048a2:	2200      	movs	r2, #0
 80048a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80048a6:	7bfa      	ldrb	r2, [r7, #15]
 80048a8:	6879      	ldr	r1, [r7, #4]
 80048aa:	4613      	mov	r3, r2
 80048ac:	00db      	lsls	r3, r3, #3
 80048ae:	4413      	add	r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	440b      	add	r3, r1
 80048b4:	3320      	adds	r3, #32
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80048ba:	7bfa      	ldrb	r2, [r7, #15]
 80048bc:	6879      	ldr	r1, [r7, #4]
 80048be:	4613      	mov	r3, r2
 80048c0:	00db      	lsls	r3, r3, #3
 80048c2:	4413      	add	r3, r2
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	440b      	add	r3, r1
 80048c8:	3324      	adds	r3, #36	@ 0x24
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048ce:	7bfb      	ldrb	r3, [r7, #15]
 80048d0:	3301      	adds	r3, #1
 80048d2:	73fb      	strb	r3, [r7, #15]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	791b      	ldrb	r3, [r3, #4]
 80048d8:	7bfa      	ldrb	r2, [r7, #15]
 80048da:	429a      	cmp	r2, r3
 80048dc:	d3af      	bcc.n	800483e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048de:	2300      	movs	r3, #0
 80048e0:	73fb      	strb	r3, [r7, #15]
 80048e2:	e044      	b.n	800496e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80048e4:	7bfa      	ldrb	r2, [r7, #15]
 80048e6:	6879      	ldr	r1, [r7, #4]
 80048e8:	4613      	mov	r3, r2
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	4413      	add	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80048f6:	2200      	movs	r2, #0
 80048f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80048fa:	7bfa      	ldrb	r2, [r7, #15]
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	4613      	mov	r3, r2
 8004900:	00db      	lsls	r3, r3, #3
 8004902:	4413      	add	r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	440b      	add	r3, r1
 8004908:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800490c:	7bfa      	ldrb	r2, [r7, #15]
 800490e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004910:	7bfa      	ldrb	r2, [r7, #15]
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	4613      	mov	r3, r2
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	4413      	add	r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004922:	2200      	movs	r2, #0
 8004924:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004926:	7bfa      	ldrb	r2, [r7, #15]
 8004928:	6879      	ldr	r1, [r7, #4]
 800492a:	4613      	mov	r3, r2
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	4413      	add	r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	440b      	add	r3, r1
 8004934:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004938:	2200      	movs	r2, #0
 800493a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800493c:	7bfa      	ldrb	r2, [r7, #15]
 800493e:	6879      	ldr	r1, [r7, #4]
 8004940:	4613      	mov	r3, r2
 8004942:	00db      	lsls	r3, r3, #3
 8004944:	4413      	add	r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	440b      	add	r3, r1
 800494a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800494e:	2200      	movs	r2, #0
 8004950:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004952:	7bfa      	ldrb	r2, [r7, #15]
 8004954:	6879      	ldr	r1, [r7, #4]
 8004956:	4613      	mov	r3, r2
 8004958:	00db      	lsls	r3, r3, #3
 800495a:	4413      	add	r3, r2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	440b      	add	r3, r1
 8004960:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004964:	2200      	movs	r2, #0
 8004966:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004968:	7bfb      	ldrb	r3, [r7, #15]
 800496a:	3301      	adds	r3, #1
 800496c:	73fb      	strb	r3, [r7, #15]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	791b      	ldrb	r3, [r3, #4]
 8004972:	7bfa      	ldrb	r2, [r7, #15]
 8004974:	429a      	cmp	r2, r3
 8004976:	d3b5      	bcc.n	80048e4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6818      	ldr	r0, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	7c1a      	ldrb	r2, [r3, #16]
 8004980:	f88d 2000 	strb.w	r2, [sp]
 8004984:	3304      	adds	r3, #4
 8004986:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004988:	f002 fee4 	bl	8007754 <USB_DevInit>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d005      	beq.n	800499e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2202      	movs	r2, #2
 8004996:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e00c      	b.n	80049b8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f003 f8ac 	bl	8007b0e <USB_DevDisconnect>

  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3710      	adds	r7, #16
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80049c0:	b480      	push	{r7}
 80049c2:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 80049c4:	4b08      	ldr	r3, [pc, #32]	@ (80049e8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a07      	ldr	r2, [pc, #28]	@ (80049e8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80049ca:	f043 0302 	orr.w	r3, r3, #2
 80049ce:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80049d0:	4b06      	ldr	r3, [pc, #24]	@ (80049ec <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	4a05      	ldr	r2, [pc, #20]	@ (80049ec <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80049d6:	f043 0304 	orr.w	r3, r3, #4
 80049da:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80049dc:	bf30      	wfi
}
 80049de:	bf00      	nop
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr
 80049e8:	40007000 	.word	0x40007000
 80049ec:	e000ed00 	.word	0xe000ed00

080049f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d101      	bne.n	8004a02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e267      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d075      	beq.n	8004afa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a0e:	4b88      	ldr	r3, [pc, #544]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 030c 	and.w	r3, r3, #12
 8004a16:	2b04      	cmp	r3, #4
 8004a18:	d00c      	beq.n	8004a34 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a1a:	4b85      	ldr	r3, [pc, #532]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a22:	2b08      	cmp	r3, #8
 8004a24:	d112      	bne.n	8004a4c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a26:	4b82      	ldr	r3, [pc, #520]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a32:	d10b      	bne.n	8004a4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a34:	4b7e      	ldr	r3, [pc, #504]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d05b      	beq.n	8004af8 <HAL_RCC_OscConfig+0x108>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d157      	bne.n	8004af8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e242      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a54:	d106      	bne.n	8004a64 <HAL_RCC_OscConfig+0x74>
 8004a56:	4b76      	ldr	r3, [pc, #472]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a75      	ldr	r2, [pc, #468]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a60:	6013      	str	r3, [r2, #0]
 8004a62:	e01d      	b.n	8004aa0 <HAL_RCC_OscConfig+0xb0>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a6c:	d10c      	bne.n	8004a88 <HAL_RCC_OscConfig+0x98>
 8004a6e:	4b70      	ldr	r3, [pc, #448]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a6f      	ldr	r2, [pc, #444]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	4b6d      	ldr	r3, [pc, #436]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a6c      	ldr	r2, [pc, #432]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a84:	6013      	str	r3, [r2, #0]
 8004a86:	e00b      	b.n	8004aa0 <HAL_RCC_OscConfig+0xb0>
 8004a88:	4b69      	ldr	r3, [pc, #420]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a68      	ldr	r2, [pc, #416]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a92:	6013      	str	r3, [r2, #0]
 8004a94:	4b66      	ldr	r3, [pc, #408]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a65      	ldr	r2, [pc, #404]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004a9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d013      	beq.n	8004ad0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa8:	f7fe fa90 	bl	8002fcc <HAL_GetTick>
 8004aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aae:	e008      	b.n	8004ac2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ab0:	f7fe fa8c 	bl	8002fcc <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b64      	cmp	r3, #100	@ 0x64
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e207      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac2:	4b5b      	ldr	r3, [pc, #364]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d0f0      	beq.n	8004ab0 <HAL_RCC_OscConfig+0xc0>
 8004ace:	e014      	b.n	8004afa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad0:	f7fe fa7c 	bl	8002fcc <HAL_GetTick>
 8004ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ad6:	e008      	b.n	8004aea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad8:	f7fe fa78 	bl	8002fcc <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b64      	cmp	r3, #100	@ 0x64
 8004ae4:	d901      	bls.n	8004aea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e1f3      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aea:	4b51      	ldr	r3, [pc, #324]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1f0      	bne.n	8004ad8 <HAL_RCC_OscConfig+0xe8>
 8004af6:	e000      	b.n	8004afa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004af8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0302 	and.w	r3, r3, #2
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d063      	beq.n	8004bce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b06:	4b4a      	ldr	r3, [pc, #296]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f003 030c 	and.w	r3, r3, #12
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00b      	beq.n	8004b2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b12:	4b47      	ldr	r3, [pc, #284]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b1a:	2b08      	cmp	r3, #8
 8004b1c:	d11c      	bne.n	8004b58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b1e:	4b44      	ldr	r3, [pc, #272]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d116      	bne.n	8004b58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b2a:	4b41      	ldr	r3, [pc, #260]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d005      	beq.n	8004b42 <HAL_RCC_OscConfig+0x152>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d001      	beq.n	8004b42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e1c7      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b42:	4b3b      	ldr	r3, [pc, #236]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	00db      	lsls	r3, r3, #3
 8004b50:	4937      	ldr	r1, [pc, #220]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004b52:	4313      	orrs	r3, r2
 8004b54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b56:	e03a      	b.n	8004bce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d020      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b60:	4b34      	ldr	r3, [pc, #208]	@ (8004c34 <HAL_RCC_OscConfig+0x244>)
 8004b62:	2201      	movs	r2, #1
 8004b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b66:	f7fe fa31 	bl	8002fcc <HAL_GetTick>
 8004b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b6c:	e008      	b.n	8004b80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b6e:	f7fe fa2d 	bl	8002fcc <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e1a8      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b80:	4b2b      	ldr	r3, [pc, #172]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d0f0      	beq.n	8004b6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b8c:	4b28      	ldr	r3, [pc, #160]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	4925      	ldr	r1, [pc, #148]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	600b      	str	r3, [r1, #0]
 8004ba0:	e015      	b.n	8004bce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ba2:	4b24      	ldr	r3, [pc, #144]	@ (8004c34 <HAL_RCC_OscConfig+0x244>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba8:	f7fe fa10 	bl	8002fcc <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bb0:	f7fe fa0c 	bl	8002fcc <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e187      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1f0      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0308 	and.w	r3, r3, #8
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d036      	beq.n	8004c48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d016      	beq.n	8004c10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004be2:	4b15      	ldr	r3, [pc, #84]	@ (8004c38 <HAL_RCC_OscConfig+0x248>)
 8004be4:	2201      	movs	r2, #1
 8004be6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be8:	f7fe f9f0 	bl	8002fcc <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bf0:	f7fe f9ec 	bl	8002fcc <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e167      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c02:	4b0b      	ldr	r3, [pc, #44]	@ (8004c30 <HAL_RCC_OscConfig+0x240>)
 8004c04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d0f0      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x200>
 8004c0e:	e01b      	b.n	8004c48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c10:	4b09      	ldr	r3, [pc, #36]	@ (8004c38 <HAL_RCC_OscConfig+0x248>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c16:	f7fe f9d9 	bl	8002fcc <HAL_GetTick>
 8004c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c1c:	e00e      	b.n	8004c3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c1e:	f7fe f9d5 	bl	8002fcc <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d907      	bls.n	8004c3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e150      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
 8004c30:	40023800 	.word	0x40023800
 8004c34:	42470000 	.word	0x42470000
 8004c38:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c3c:	4b88      	ldr	r3, [pc, #544]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004c3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1ea      	bne.n	8004c1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0304 	and.w	r3, r3, #4
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 8097 	beq.w	8004d84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c56:	2300      	movs	r3, #0
 8004c58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c5a:	4b81      	ldr	r3, [pc, #516]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d10f      	bne.n	8004c86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c66:	2300      	movs	r3, #0
 8004c68:	60bb      	str	r3, [r7, #8]
 8004c6a:	4b7d      	ldr	r3, [pc, #500]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	4a7c      	ldr	r2, [pc, #496]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004c70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c74:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c76:	4b7a      	ldr	r3, [pc, #488]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c7e:	60bb      	str	r3, [r7, #8]
 8004c80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c82:	2301      	movs	r3, #1
 8004c84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c86:	4b77      	ldr	r3, [pc, #476]	@ (8004e64 <HAL_RCC_OscConfig+0x474>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d118      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c92:	4b74      	ldr	r3, [pc, #464]	@ (8004e64 <HAL_RCC_OscConfig+0x474>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a73      	ldr	r2, [pc, #460]	@ (8004e64 <HAL_RCC_OscConfig+0x474>)
 8004c98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c9e:	f7fe f995 	bl	8002fcc <HAL_GetTick>
 8004ca2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca4:	e008      	b.n	8004cb8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ca6:	f7fe f991 	bl	8002fcc <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e10c      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb8:	4b6a      	ldr	r3, [pc, #424]	@ (8004e64 <HAL_RCC_OscConfig+0x474>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0f0      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d106      	bne.n	8004cda <HAL_RCC_OscConfig+0x2ea>
 8004ccc:	4b64      	ldr	r3, [pc, #400]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd0:	4a63      	ldr	r2, [pc, #396]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004cd2:	f043 0301 	orr.w	r3, r3, #1
 8004cd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cd8:	e01c      	b.n	8004d14 <HAL_RCC_OscConfig+0x324>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	2b05      	cmp	r3, #5
 8004ce0:	d10c      	bne.n	8004cfc <HAL_RCC_OscConfig+0x30c>
 8004ce2:	4b5f      	ldr	r3, [pc, #380]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce6:	4a5e      	ldr	r2, [pc, #376]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004ce8:	f043 0304 	orr.w	r3, r3, #4
 8004cec:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cee:	4b5c      	ldr	r3, [pc, #368]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf2:	4a5b      	ldr	r2, [pc, #364]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004cf4:	f043 0301 	orr.w	r3, r3, #1
 8004cf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cfa:	e00b      	b.n	8004d14 <HAL_RCC_OscConfig+0x324>
 8004cfc:	4b58      	ldr	r3, [pc, #352]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d00:	4a57      	ldr	r2, [pc, #348]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004d02:	f023 0301 	bic.w	r3, r3, #1
 8004d06:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d08:	4b55      	ldr	r3, [pc, #340]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0c:	4a54      	ldr	r2, [pc, #336]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004d0e:	f023 0304 	bic.w	r3, r3, #4
 8004d12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d015      	beq.n	8004d48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d1c:	f7fe f956 	bl	8002fcc <HAL_GetTick>
 8004d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d22:	e00a      	b.n	8004d3a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d24:	f7fe f952 	bl	8002fcc <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e0cb      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d3a:	4b49      	ldr	r3, [pc, #292]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d0ee      	beq.n	8004d24 <HAL_RCC_OscConfig+0x334>
 8004d46:	e014      	b.n	8004d72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d48:	f7fe f940 	bl	8002fcc <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d4e:	e00a      	b.n	8004d66 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d50:	f7fe f93c 	bl	8002fcc <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e0b5      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d66:	4b3e      	ldr	r3, [pc, #248]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1ee      	bne.n	8004d50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d72:	7dfb      	ldrb	r3, [r7, #23]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d105      	bne.n	8004d84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d78:	4b39      	ldr	r3, [pc, #228]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7c:	4a38      	ldr	r2, [pc, #224]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004d7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 80a1 	beq.w	8004ed0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d8e:	4b34      	ldr	r3, [pc, #208]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f003 030c 	and.w	r3, r3, #12
 8004d96:	2b08      	cmp	r3, #8
 8004d98:	d05c      	beq.n	8004e54 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d141      	bne.n	8004e26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004da2:	4b31      	ldr	r3, [pc, #196]	@ (8004e68 <HAL_RCC_OscConfig+0x478>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da8:	f7fe f910 	bl	8002fcc <HAL_GetTick>
 8004dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dae:	e008      	b.n	8004dc2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004db0:	f7fe f90c 	bl	8002fcc <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d901      	bls.n	8004dc2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e087      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc2:	4b27      	ldr	r3, [pc, #156]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1f0      	bne.n	8004db0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69da      	ldr	r2, [r3, #28]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ddc:	019b      	lsls	r3, r3, #6
 8004dde:	431a      	orrs	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de4:	085b      	lsrs	r3, r3, #1
 8004de6:	3b01      	subs	r3, #1
 8004de8:	041b      	lsls	r3, r3, #16
 8004dea:	431a      	orrs	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df0:	061b      	lsls	r3, r3, #24
 8004df2:	491b      	ldr	r1, [pc, #108]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004df8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e68 <HAL_RCC_OscConfig+0x478>)
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dfe:	f7fe f8e5 	bl	8002fcc <HAL_GetTick>
 8004e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e04:	e008      	b.n	8004e18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e06:	f7fe f8e1 	bl	8002fcc <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d901      	bls.n	8004e18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e05c      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e18:	4b11      	ldr	r3, [pc, #68]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d0f0      	beq.n	8004e06 <HAL_RCC_OscConfig+0x416>
 8004e24:	e054      	b.n	8004ed0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e26:	4b10      	ldr	r3, [pc, #64]	@ (8004e68 <HAL_RCC_OscConfig+0x478>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e2c:	f7fe f8ce 	bl	8002fcc <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e34:	f7fe f8ca 	bl	8002fcc <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e045      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e46:	4b06      	ldr	r3, [pc, #24]	@ (8004e60 <HAL_RCC_OscConfig+0x470>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1f0      	bne.n	8004e34 <HAL_RCC_OscConfig+0x444>
 8004e52:	e03d      	b.n	8004ed0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d107      	bne.n	8004e6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e038      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
 8004e60:	40023800 	.word	0x40023800
 8004e64:	40007000 	.word	0x40007000
 8004e68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8004edc <HAL_RCC_OscConfig+0x4ec>)
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d028      	beq.n	8004ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d121      	bne.n	8004ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d11a      	bne.n	8004ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ea2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d111      	bne.n	8004ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb2:	085b      	lsrs	r3, r3, #1
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d107      	bne.n	8004ecc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d001      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e000      	b.n	8004ed2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3718      	adds	r7, #24
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40023800 	.word	0x40023800

08004ee0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d101      	bne.n	8004ef4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e0cc      	b.n	800508e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ef4:	4b68      	ldr	r3, [pc, #416]	@ (8005098 <HAL_RCC_ClockConfig+0x1b8>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0307 	and.w	r3, r3, #7
 8004efc:	683a      	ldr	r2, [r7, #0]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d90c      	bls.n	8004f1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f02:	4b65      	ldr	r3, [pc, #404]	@ (8005098 <HAL_RCC_ClockConfig+0x1b8>)
 8004f04:	683a      	ldr	r2, [r7, #0]
 8004f06:	b2d2      	uxtb	r2, r2
 8004f08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f0a:	4b63      	ldr	r3, [pc, #396]	@ (8005098 <HAL_RCC_ClockConfig+0x1b8>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0307 	and.w	r3, r3, #7
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d001      	beq.n	8004f1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e0b8      	b.n	800508e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d020      	beq.n	8004f6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0304 	and.w	r3, r3, #4
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d005      	beq.n	8004f40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f34:	4b59      	ldr	r3, [pc, #356]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	4a58      	ldr	r2, [pc, #352]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004f3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0308 	and.w	r3, r3, #8
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d005      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f4c:	4b53      	ldr	r3, [pc, #332]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	4a52      	ldr	r2, [pc, #328]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004f52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f58:	4b50      	ldr	r3, [pc, #320]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	494d      	ldr	r1, [pc, #308]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d044      	beq.n	8005000 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d107      	bne.n	8004f8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f7e:	4b47      	ldr	r3, [pc, #284]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d119      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e07f      	b.n	800508e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d003      	beq.n	8004f9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f9a:	2b03      	cmp	r3, #3
 8004f9c:	d107      	bne.n	8004fae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f9e:	4b3f      	ldr	r3, [pc, #252]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d109      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e06f      	b.n	800508e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fae:	4b3b      	ldr	r3, [pc, #236]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e067      	b.n	800508e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fbe:	4b37      	ldr	r3, [pc, #220]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f023 0203 	bic.w	r2, r3, #3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	4934      	ldr	r1, [pc, #208]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fd0:	f7fd fffc 	bl	8002fcc <HAL_GetTick>
 8004fd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd6:	e00a      	b.n	8004fee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fd8:	f7fd fff8 	bl	8002fcc <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d901      	bls.n	8004fee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e04f      	b.n	800508e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fee:	4b2b      	ldr	r3, [pc, #172]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f003 020c 	and.w	r2, r3, #12
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d1eb      	bne.n	8004fd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005000:	4b25      	ldr	r3, [pc, #148]	@ (8005098 <HAL_RCC_ClockConfig+0x1b8>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0307 	and.w	r3, r3, #7
 8005008:	683a      	ldr	r2, [r7, #0]
 800500a:	429a      	cmp	r2, r3
 800500c:	d20c      	bcs.n	8005028 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800500e:	4b22      	ldr	r3, [pc, #136]	@ (8005098 <HAL_RCC_ClockConfig+0x1b8>)
 8005010:	683a      	ldr	r2, [r7, #0]
 8005012:	b2d2      	uxtb	r2, r2
 8005014:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005016:	4b20      	ldr	r3, [pc, #128]	@ (8005098 <HAL_RCC_ClockConfig+0x1b8>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0307 	and.w	r3, r3, #7
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	429a      	cmp	r2, r3
 8005022:	d001      	beq.n	8005028 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e032      	b.n	800508e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0304 	and.w	r3, r3, #4
 8005030:	2b00      	cmp	r3, #0
 8005032:	d008      	beq.n	8005046 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005034:	4b19      	ldr	r3, [pc, #100]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	4916      	ldr	r1, [pc, #88]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8005042:	4313      	orrs	r3, r2
 8005044:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0308 	and.w	r3, r3, #8
 800504e:	2b00      	cmp	r3, #0
 8005050:	d009      	beq.n	8005066 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005052:	4b12      	ldr	r3, [pc, #72]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	490e      	ldr	r1, [pc, #56]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 8005062:	4313      	orrs	r3, r2
 8005064:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005066:	f000 f821 	bl	80050ac <HAL_RCC_GetSysClockFreq>
 800506a:	4602      	mov	r2, r0
 800506c:	4b0b      	ldr	r3, [pc, #44]	@ (800509c <HAL_RCC_ClockConfig+0x1bc>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	091b      	lsrs	r3, r3, #4
 8005072:	f003 030f 	and.w	r3, r3, #15
 8005076:	490a      	ldr	r1, [pc, #40]	@ (80050a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005078:	5ccb      	ldrb	r3, [r1, r3]
 800507a:	fa22 f303 	lsr.w	r3, r2, r3
 800507e:	4a09      	ldr	r2, [pc, #36]	@ (80050a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005080:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005082:	4b09      	ldr	r3, [pc, #36]	@ (80050a8 <HAL_RCC_ClockConfig+0x1c8>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4618      	mov	r0, r3
 8005088:	f7fd ff5c 	bl	8002f44 <HAL_InitTick>

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3710      	adds	r7, #16
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	40023c00 	.word	0x40023c00
 800509c:	40023800 	.word	0x40023800
 80050a0:	08009a74 	.word	0x08009a74
 80050a4:	20000000 	.word	0x20000000
 80050a8:	20000004 	.word	0x20000004

080050ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050b0:	b094      	sub	sp, #80	@ 0x50
 80050b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050b4:	2300      	movs	r3, #0
 80050b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80050c0:	2300      	movs	r3, #0
 80050c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050c4:	4b79      	ldr	r3, [pc, #484]	@ (80052ac <HAL_RCC_GetSysClockFreq+0x200>)
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	f003 030c 	and.w	r3, r3, #12
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d00d      	beq.n	80050ec <HAL_RCC_GetSysClockFreq+0x40>
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	f200 80e1 	bhi.w	8005298 <HAL_RCC_GetSysClockFreq+0x1ec>
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d002      	beq.n	80050e0 <HAL_RCC_GetSysClockFreq+0x34>
 80050da:	2b04      	cmp	r3, #4
 80050dc:	d003      	beq.n	80050e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80050de:	e0db      	b.n	8005298 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050e0:	4b73      	ldr	r3, [pc, #460]	@ (80052b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80050e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050e4:	e0db      	b.n	800529e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050e6:	4b73      	ldr	r3, [pc, #460]	@ (80052b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80050e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050ea:	e0d8      	b.n	800529e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050ec:	4b6f      	ldr	r3, [pc, #444]	@ (80052ac <HAL_RCC_GetSysClockFreq+0x200>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050f6:	4b6d      	ldr	r3, [pc, #436]	@ (80052ac <HAL_RCC_GetSysClockFreq+0x200>)
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d063      	beq.n	80051ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005102:	4b6a      	ldr	r3, [pc, #424]	@ (80052ac <HAL_RCC_GetSysClockFreq+0x200>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	099b      	lsrs	r3, r3, #6
 8005108:	2200      	movs	r2, #0
 800510a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800510c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800510e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005110:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005114:	633b      	str	r3, [r7, #48]	@ 0x30
 8005116:	2300      	movs	r3, #0
 8005118:	637b      	str	r3, [r7, #52]	@ 0x34
 800511a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800511e:	4622      	mov	r2, r4
 8005120:	462b      	mov	r3, r5
 8005122:	f04f 0000 	mov.w	r0, #0
 8005126:	f04f 0100 	mov.w	r1, #0
 800512a:	0159      	lsls	r1, r3, #5
 800512c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005130:	0150      	lsls	r0, r2, #5
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4621      	mov	r1, r4
 8005138:	1a51      	subs	r1, r2, r1
 800513a:	6139      	str	r1, [r7, #16]
 800513c:	4629      	mov	r1, r5
 800513e:	eb63 0301 	sbc.w	r3, r3, r1
 8005142:	617b      	str	r3, [r7, #20]
 8005144:	f04f 0200 	mov.w	r2, #0
 8005148:	f04f 0300 	mov.w	r3, #0
 800514c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005150:	4659      	mov	r1, fp
 8005152:	018b      	lsls	r3, r1, #6
 8005154:	4651      	mov	r1, sl
 8005156:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800515a:	4651      	mov	r1, sl
 800515c:	018a      	lsls	r2, r1, #6
 800515e:	4651      	mov	r1, sl
 8005160:	ebb2 0801 	subs.w	r8, r2, r1
 8005164:	4659      	mov	r1, fp
 8005166:	eb63 0901 	sbc.w	r9, r3, r1
 800516a:	f04f 0200 	mov.w	r2, #0
 800516e:	f04f 0300 	mov.w	r3, #0
 8005172:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005176:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800517a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800517e:	4690      	mov	r8, r2
 8005180:	4699      	mov	r9, r3
 8005182:	4623      	mov	r3, r4
 8005184:	eb18 0303 	adds.w	r3, r8, r3
 8005188:	60bb      	str	r3, [r7, #8]
 800518a:	462b      	mov	r3, r5
 800518c:	eb49 0303 	adc.w	r3, r9, r3
 8005190:	60fb      	str	r3, [r7, #12]
 8005192:	f04f 0200 	mov.w	r2, #0
 8005196:	f04f 0300 	mov.w	r3, #0
 800519a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800519e:	4629      	mov	r1, r5
 80051a0:	024b      	lsls	r3, r1, #9
 80051a2:	4621      	mov	r1, r4
 80051a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051a8:	4621      	mov	r1, r4
 80051aa:	024a      	lsls	r2, r1, #9
 80051ac:	4610      	mov	r0, r2
 80051ae:	4619      	mov	r1, r3
 80051b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051b2:	2200      	movs	r2, #0
 80051b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051bc:	f7fb fc56 	bl	8000a6c <__aeabi_uldivmod>
 80051c0:	4602      	mov	r2, r0
 80051c2:	460b      	mov	r3, r1
 80051c4:	4613      	mov	r3, r2
 80051c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051c8:	e058      	b.n	800527c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051ca:	4b38      	ldr	r3, [pc, #224]	@ (80052ac <HAL_RCC_GetSysClockFreq+0x200>)
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	099b      	lsrs	r3, r3, #6
 80051d0:	2200      	movs	r2, #0
 80051d2:	4618      	mov	r0, r3
 80051d4:	4611      	mov	r1, r2
 80051d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80051da:	623b      	str	r3, [r7, #32]
 80051dc:	2300      	movs	r3, #0
 80051de:	627b      	str	r3, [r7, #36]	@ 0x24
 80051e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80051e4:	4642      	mov	r2, r8
 80051e6:	464b      	mov	r3, r9
 80051e8:	f04f 0000 	mov.w	r0, #0
 80051ec:	f04f 0100 	mov.w	r1, #0
 80051f0:	0159      	lsls	r1, r3, #5
 80051f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051f6:	0150      	lsls	r0, r2, #5
 80051f8:	4602      	mov	r2, r0
 80051fa:	460b      	mov	r3, r1
 80051fc:	4641      	mov	r1, r8
 80051fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8005202:	4649      	mov	r1, r9
 8005204:	eb63 0b01 	sbc.w	fp, r3, r1
 8005208:	f04f 0200 	mov.w	r2, #0
 800520c:	f04f 0300 	mov.w	r3, #0
 8005210:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005214:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005218:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800521c:	ebb2 040a 	subs.w	r4, r2, sl
 8005220:	eb63 050b 	sbc.w	r5, r3, fp
 8005224:	f04f 0200 	mov.w	r2, #0
 8005228:	f04f 0300 	mov.w	r3, #0
 800522c:	00eb      	lsls	r3, r5, #3
 800522e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005232:	00e2      	lsls	r2, r4, #3
 8005234:	4614      	mov	r4, r2
 8005236:	461d      	mov	r5, r3
 8005238:	4643      	mov	r3, r8
 800523a:	18e3      	adds	r3, r4, r3
 800523c:	603b      	str	r3, [r7, #0]
 800523e:	464b      	mov	r3, r9
 8005240:	eb45 0303 	adc.w	r3, r5, r3
 8005244:	607b      	str	r3, [r7, #4]
 8005246:	f04f 0200 	mov.w	r2, #0
 800524a:	f04f 0300 	mov.w	r3, #0
 800524e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005252:	4629      	mov	r1, r5
 8005254:	028b      	lsls	r3, r1, #10
 8005256:	4621      	mov	r1, r4
 8005258:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800525c:	4621      	mov	r1, r4
 800525e:	028a      	lsls	r2, r1, #10
 8005260:	4610      	mov	r0, r2
 8005262:	4619      	mov	r1, r3
 8005264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005266:	2200      	movs	r2, #0
 8005268:	61bb      	str	r3, [r7, #24]
 800526a:	61fa      	str	r2, [r7, #28]
 800526c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005270:	f7fb fbfc 	bl	8000a6c <__aeabi_uldivmod>
 8005274:	4602      	mov	r2, r0
 8005276:	460b      	mov	r3, r1
 8005278:	4613      	mov	r3, r2
 800527a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800527c:	4b0b      	ldr	r3, [pc, #44]	@ (80052ac <HAL_RCC_GetSysClockFreq+0x200>)
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	0c1b      	lsrs	r3, r3, #16
 8005282:	f003 0303 	and.w	r3, r3, #3
 8005286:	3301      	adds	r3, #1
 8005288:	005b      	lsls	r3, r3, #1
 800528a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800528c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800528e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005290:	fbb2 f3f3 	udiv	r3, r2, r3
 8005294:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005296:	e002      	b.n	800529e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005298:	4b05      	ldr	r3, [pc, #20]	@ (80052b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800529a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800529c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800529e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3750      	adds	r7, #80	@ 0x50
 80052a4:	46bd      	mov	sp, r7
 80052a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052aa:	bf00      	nop
 80052ac:	40023800 	.word	0x40023800
 80052b0:	00f42400 	.word	0x00f42400
 80052b4:	007a1200 	.word	0x007a1200

080052b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052b8:	b480      	push	{r7}
 80052ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052bc:	4b03      	ldr	r3, [pc, #12]	@ (80052cc <HAL_RCC_GetHCLKFreq+0x14>)
 80052be:	681b      	ldr	r3, [r3, #0]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	20000000 	.word	0x20000000

080052d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052d4:	f7ff fff0 	bl	80052b8 <HAL_RCC_GetHCLKFreq>
 80052d8:	4602      	mov	r2, r0
 80052da:	4b05      	ldr	r3, [pc, #20]	@ (80052f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	0a9b      	lsrs	r3, r3, #10
 80052e0:	f003 0307 	and.w	r3, r3, #7
 80052e4:	4903      	ldr	r1, [pc, #12]	@ (80052f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052e6:	5ccb      	ldrb	r3, [r1, r3]
 80052e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	40023800 	.word	0x40023800
 80052f4:	08009a84 	.word	0x08009a84

080052f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80052fc:	f7ff ffdc 	bl	80052b8 <HAL_RCC_GetHCLKFreq>
 8005300:	4602      	mov	r2, r0
 8005302:	4b05      	ldr	r3, [pc, #20]	@ (8005318 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	0b5b      	lsrs	r3, r3, #13
 8005308:	f003 0307 	and.w	r3, r3, #7
 800530c:	4903      	ldr	r1, [pc, #12]	@ (800531c <HAL_RCC_GetPCLK2Freq+0x24>)
 800530e:	5ccb      	ldrb	r3, [r1, r3]
 8005310:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005314:	4618      	mov	r0, r3
 8005316:	bd80      	pop	{r7, pc}
 8005318:	40023800 	.word	0x40023800
 800531c:	08009a84 	.word	0x08009a84

08005320 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d101      	bne.n	8005332 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e07b      	b.n	800542a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005336:	2b00      	cmp	r3, #0
 8005338:	d108      	bne.n	800534c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005342:	d009      	beq.n	8005358 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	61da      	str	r2, [r3, #28]
 800534a:	e005      	b.n	8005358 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d106      	bne.n	8005378 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7fc fdfa 	bl	8001f6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2202      	movs	r2, #2
 800537c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800538e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053a0:	431a      	orrs	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053aa:	431a      	orrs	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	f003 0302 	and.w	r3, r3, #2
 80053b4:	431a      	orrs	r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	431a      	orrs	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053c8:	431a      	orrs	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	69db      	ldr	r3, [r3, #28]
 80053ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053d2:	431a      	orrs	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053dc:	ea42 0103 	orr.w	r1, r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	430a      	orrs	r2, r1
 80053ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	0c1b      	lsrs	r3, r3, #16
 80053f6:	f003 0104 	and.w	r1, r3, #4
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fe:	f003 0210 	and.w	r2, r3, #16
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	69da      	ldr	r2, [r3, #28]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005418:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b082      	sub	sp, #8
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d101      	bne.n	8005444 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e041      	b.n	80054c8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b00      	cmp	r3, #0
 800544e:	d106      	bne.n	800545e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f7fd f9e5 	bl	8002828 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2202      	movs	r2, #2
 8005462:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3304      	adds	r3, #4
 800546e:	4619      	mov	r1, r3
 8005470:	4610      	mov	r0, r2
 8005472:	f000 fa17 	bl	80058a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3708      	adds	r7, #8
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d020      	beq.n	8005534 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d01b      	beq.n	8005534 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f06f 0202 	mvn.w	r2, #2
 8005504:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	f003 0303 	and.w	r3, r3, #3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 f9a3 	bl	8005866 <HAL_TIM_IC_CaptureCallback>
 8005520:	e005      	b.n	800552e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f995 	bl	8005852 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f000 f9a6 	bl	800587a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	f003 0304 	and.w	r3, r3, #4
 800553a:	2b00      	cmp	r3, #0
 800553c:	d020      	beq.n	8005580 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f003 0304 	and.w	r3, r3, #4
 8005544:	2b00      	cmp	r3, #0
 8005546:	d01b      	beq.n	8005580 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f06f 0204 	mvn.w	r2, #4
 8005550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2202      	movs	r2, #2
 8005556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	699b      	ldr	r3, [r3, #24]
 800555e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f97d 	bl	8005866 <HAL_TIM_IC_CaptureCallback>
 800556c:	e005      	b.n	800557a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 f96f 	bl	8005852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 f980 	bl	800587a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f003 0308 	and.w	r3, r3, #8
 8005586:	2b00      	cmp	r3, #0
 8005588:	d020      	beq.n	80055cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f003 0308 	and.w	r3, r3, #8
 8005590:	2b00      	cmp	r3, #0
 8005592:	d01b      	beq.n	80055cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f06f 0208 	mvn.w	r2, #8
 800559c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2204      	movs	r2, #4
 80055a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	69db      	ldr	r3, [r3, #28]
 80055aa:	f003 0303 	and.w	r3, r3, #3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d003      	beq.n	80055ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f957 	bl	8005866 <HAL_TIM_IC_CaptureCallback>
 80055b8:	e005      	b.n	80055c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f949 	bl	8005852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 f95a 	bl	800587a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	f003 0310 	and.w	r3, r3, #16
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d020      	beq.n	8005618 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f003 0310 	and.w	r3, r3, #16
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d01b      	beq.n	8005618 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f06f 0210 	mvn.w	r2, #16
 80055e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2208      	movs	r2, #8
 80055ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f931 	bl	8005866 <HAL_TIM_IC_CaptureCallback>
 8005604:	e005      	b.n	8005612 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f923 	bl	8005852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 f934 	bl	800587a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00c      	beq.n	800563c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f003 0301 	and.w	r3, r3, #1
 8005628:	2b00      	cmp	r3, #0
 800562a:	d007      	beq.n	800563c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f06f 0201 	mvn.w	r2, #1
 8005634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f901 	bl	800583e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00c      	beq.n	8005660 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800564c:	2b00      	cmp	r3, #0
 800564e:	d007      	beq.n	8005660 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f000 faee 	bl	8005c3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00c      	beq.n	8005684 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005670:	2b00      	cmp	r3, #0
 8005672:	d007      	beq.n	8005684 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800567c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f905 	bl	800588e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	f003 0320 	and.w	r3, r3, #32
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00c      	beq.n	80056a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f003 0320 	and.w	r3, r3, #32
 8005694:	2b00      	cmp	r3, #0
 8005696:	d007      	beq.n	80056a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f06f 0220 	mvn.w	r2, #32
 80056a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 fac0 	bl	8005c28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056a8:	bf00      	nop
 80056aa:	3710      	adds	r7, #16
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056ba:	2300      	movs	r3, #0
 80056bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d101      	bne.n	80056cc <HAL_TIM_ConfigClockSource+0x1c>
 80056c8:	2302      	movs	r3, #2
 80056ca:	e0b4      	b.n	8005836 <HAL_TIM_ConfigClockSource+0x186>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80056ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005704:	d03e      	beq.n	8005784 <HAL_TIM_ConfigClockSource+0xd4>
 8005706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800570a:	f200 8087 	bhi.w	800581c <HAL_TIM_ConfigClockSource+0x16c>
 800570e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005712:	f000 8086 	beq.w	8005822 <HAL_TIM_ConfigClockSource+0x172>
 8005716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800571a:	d87f      	bhi.n	800581c <HAL_TIM_ConfigClockSource+0x16c>
 800571c:	2b70      	cmp	r3, #112	@ 0x70
 800571e:	d01a      	beq.n	8005756 <HAL_TIM_ConfigClockSource+0xa6>
 8005720:	2b70      	cmp	r3, #112	@ 0x70
 8005722:	d87b      	bhi.n	800581c <HAL_TIM_ConfigClockSource+0x16c>
 8005724:	2b60      	cmp	r3, #96	@ 0x60
 8005726:	d050      	beq.n	80057ca <HAL_TIM_ConfigClockSource+0x11a>
 8005728:	2b60      	cmp	r3, #96	@ 0x60
 800572a:	d877      	bhi.n	800581c <HAL_TIM_ConfigClockSource+0x16c>
 800572c:	2b50      	cmp	r3, #80	@ 0x50
 800572e:	d03c      	beq.n	80057aa <HAL_TIM_ConfigClockSource+0xfa>
 8005730:	2b50      	cmp	r3, #80	@ 0x50
 8005732:	d873      	bhi.n	800581c <HAL_TIM_ConfigClockSource+0x16c>
 8005734:	2b40      	cmp	r3, #64	@ 0x40
 8005736:	d058      	beq.n	80057ea <HAL_TIM_ConfigClockSource+0x13a>
 8005738:	2b40      	cmp	r3, #64	@ 0x40
 800573a:	d86f      	bhi.n	800581c <HAL_TIM_ConfigClockSource+0x16c>
 800573c:	2b30      	cmp	r3, #48	@ 0x30
 800573e:	d064      	beq.n	800580a <HAL_TIM_ConfigClockSource+0x15a>
 8005740:	2b30      	cmp	r3, #48	@ 0x30
 8005742:	d86b      	bhi.n	800581c <HAL_TIM_ConfigClockSource+0x16c>
 8005744:	2b20      	cmp	r3, #32
 8005746:	d060      	beq.n	800580a <HAL_TIM_ConfigClockSource+0x15a>
 8005748:	2b20      	cmp	r3, #32
 800574a:	d867      	bhi.n	800581c <HAL_TIM_ConfigClockSource+0x16c>
 800574c:	2b00      	cmp	r3, #0
 800574e:	d05c      	beq.n	800580a <HAL_TIM_ConfigClockSource+0x15a>
 8005750:	2b10      	cmp	r3, #16
 8005752:	d05a      	beq.n	800580a <HAL_TIM_ConfigClockSource+0x15a>
 8005754:	e062      	b.n	800581c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005766:	f000 f9c3 	bl	8005af0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005778:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	609a      	str	r2, [r3, #8]
      break;
 8005782:	e04f      	b.n	8005824 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005794:	f000 f9ac 	bl	8005af0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689a      	ldr	r2, [r3, #8]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057a6:	609a      	str	r2, [r3, #8]
      break;
 80057a8:	e03c      	b.n	8005824 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057b6:	461a      	mov	r2, r3
 80057b8:	f000 f920 	bl	80059fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2150      	movs	r1, #80	@ 0x50
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 f979 	bl	8005aba <TIM_ITRx_SetConfig>
      break;
 80057c8:	e02c      	b.n	8005824 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80057d6:	461a      	mov	r2, r3
 80057d8:	f000 f93f 	bl	8005a5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2160      	movs	r1, #96	@ 0x60
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 f969 	bl	8005aba <TIM_ITRx_SetConfig>
      break;
 80057e8:	e01c      	b.n	8005824 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057f6:	461a      	mov	r2, r3
 80057f8:	f000 f900 	bl	80059fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2140      	movs	r1, #64	@ 0x40
 8005802:	4618      	mov	r0, r3
 8005804:	f000 f959 	bl	8005aba <TIM_ITRx_SetConfig>
      break;
 8005808:	e00c      	b.n	8005824 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4619      	mov	r1, r3
 8005814:	4610      	mov	r0, r2
 8005816:	f000 f950 	bl	8005aba <TIM_ITRx_SetConfig>
      break;
 800581a:	e003      	b.n	8005824 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	73fb      	strb	r3, [r7, #15]
      break;
 8005820:	e000      	b.n	8005824 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005822:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005834:	7bfb      	ldrb	r3, [r7, #15]
}
 8005836:	4618      	mov	r0, r3
 8005838:	3710      	adds	r7, #16
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800583e:	b480      	push	{r7}
 8005840:	b083      	sub	sp, #12
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005846:	bf00      	nop
 8005848:	370c      	adds	r7, #12
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr

08005852 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005852:	b480      	push	{r7}
 8005854:	b083      	sub	sp, #12
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800585a:	bf00      	nop
 800585c:	370c      	adds	r7, #12
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr

08005866 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005866:	b480      	push	{r7}
 8005868:	b083      	sub	sp, #12
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800586e:	bf00      	nop
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800587a:	b480      	push	{r7}
 800587c:	b083      	sub	sp, #12
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005882:	bf00      	nop
 8005884:	370c      	adds	r7, #12
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800588e:	b480      	push	{r7}
 8005890:	b083      	sub	sp, #12
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005896:	bf00      	nop
 8005898:	370c      	adds	r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
	...

080058a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a46      	ldr	r2, [pc, #280]	@ (80059d0 <TIM_Base_SetConfig+0x12c>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d013      	beq.n	80058e4 <TIM_Base_SetConfig+0x40>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c2:	d00f      	beq.n	80058e4 <TIM_Base_SetConfig+0x40>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a43      	ldr	r2, [pc, #268]	@ (80059d4 <TIM_Base_SetConfig+0x130>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d00b      	beq.n	80058e4 <TIM_Base_SetConfig+0x40>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a42      	ldr	r2, [pc, #264]	@ (80059d8 <TIM_Base_SetConfig+0x134>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d007      	beq.n	80058e4 <TIM_Base_SetConfig+0x40>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a41      	ldr	r2, [pc, #260]	@ (80059dc <TIM_Base_SetConfig+0x138>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d003      	beq.n	80058e4 <TIM_Base_SetConfig+0x40>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a40      	ldr	r2, [pc, #256]	@ (80059e0 <TIM_Base_SetConfig+0x13c>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d108      	bne.n	80058f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a35      	ldr	r2, [pc, #212]	@ (80059d0 <TIM_Base_SetConfig+0x12c>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d02b      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005904:	d027      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a32      	ldr	r2, [pc, #200]	@ (80059d4 <TIM_Base_SetConfig+0x130>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d023      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a31      	ldr	r2, [pc, #196]	@ (80059d8 <TIM_Base_SetConfig+0x134>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d01f      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a30      	ldr	r2, [pc, #192]	@ (80059dc <TIM_Base_SetConfig+0x138>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d01b      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a2f      	ldr	r2, [pc, #188]	@ (80059e0 <TIM_Base_SetConfig+0x13c>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d017      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a2e      	ldr	r2, [pc, #184]	@ (80059e4 <TIM_Base_SetConfig+0x140>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d013      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a2d      	ldr	r2, [pc, #180]	@ (80059e8 <TIM_Base_SetConfig+0x144>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d00f      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a2c      	ldr	r2, [pc, #176]	@ (80059ec <TIM_Base_SetConfig+0x148>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d00b      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a2b      	ldr	r2, [pc, #172]	@ (80059f0 <TIM_Base_SetConfig+0x14c>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d007      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a2a      	ldr	r2, [pc, #168]	@ (80059f4 <TIM_Base_SetConfig+0x150>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d003      	beq.n	8005956 <TIM_Base_SetConfig+0xb2>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a29      	ldr	r2, [pc, #164]	@ (80059f8 <TIM_Base_SetConfig+0x154>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d108      	bne.n	8005968 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800595c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	4313      	orrs	r3, r2
 8005966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	4313      	orrs	r3, r2
 8005974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a10      	ldr	r2, [pc, #64]	@ (80059d0 <TIM_Base_SetConfig+0x12c>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d003      	beq.n	800599c <TIM_Base_SetConfig+0xf8>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a12      	ldr	r2, [pc, #72]	@ (80059e0 <TIM_Base_SetConfig+0x13c>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d103      	bne.n	80059a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	691a      	ldr	r2, [r3, #16]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d105      	bne.n	80059c2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	f023 0201 	bic.w	r2, r3, #1
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	611a      	str	r2, [r3, #16]
  }
}
 80059c2:	bf00      	nop
 80059c4:	3714      	adds	r7, #20
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	40010000 	.word	0x40010000
 80059d4:	40000400 	.word	0x40000400
 80059d8:	40000800 	.word	0x40000800
 80059dc:	40000c00 	.word	0x40000c00
 80059e0:	40010400 	.word	0x40010400
 80059e4:	40014000 	.word	0x40014000
 80059e8:	40014400 	.word	0x40014400
 80059ec:	40014800 	.word	0x40014800
 80059f0:	40001800 	.word	0x40001800
 80059f4:	40001c00 	.word	0x40001c00
 80059f8:	40002000 	.word	0x40002000

080059fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b087      	sub	sp, #28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	f023 0201 	bic.w	r2, r3, #1
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	011b      	lsls	r3, r3, #4
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f023 030a 	bic.w	r3, r3, #10
 8005a38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	697a      	ldr	r2, [r7, #20]
 8005a4c:	621a      	str	r2, [r3, #32]
}
 8005a4e:	bf00      	nop
 8005a50:	371c      	adds	r7, #28
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr

08005a5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b087      	sub	sp, #28
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	60f8      	str	r0, [r7, #12]
 8005a62:	60b9      	str	r1, [r7, #8]
 8005a64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6a1b      	ldr	r3, [r3, #32]
 8005a70:	f023 0210 	bic.w	r2, r3, #16
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	031b      	lsls	r3, r3, #12
 8005a8a:	693a      	ldr	r2, [r7, #16]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	011b      	lsls	r3, r3, #4
 8005a9c:	697a      	ldr	r2, [r7, #20]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	621a      	str	r2, [r3, #32]
}
 8005aae:	bf00      	nop
 8005ab0:	371c      	adds	r7, #28
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr

08005aba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b085      	sub	sp, #20
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
 8005ac2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ad0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ad2:	683a      	ldr	r2, [r7, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	f043 0307 	orr.w	r3, r3, #7
 8005adc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	609a      	str	r2, [r3, #8]
}
 8005ae4:	bf00      	nop
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
 8005afc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	021a      	lsls	r2, r3, #8
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	431a      	orrs	r2, r3
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	609a      	str	r2, [r3, #8]
}
 8005b24:	bf00      	nop
 8005b26:	371c      	adds	r7, #28
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d101      	bne.n	8005b48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b44:	2302      	movs	r3, #2
 8005b46:	e05a      	b.n	8005bfe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2202      	movs	r2, #2
 8005b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a21      	ldr	r2, [pc, #132]	@ (8005c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d022      	beq.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b94:	d01d      	beq.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a1d      	ldr	r2, [pc, #116]	@ (8005c10 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d018      	beq.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d013      	beq.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a1a      	ldr	r2, [pc, #104]	@ (8005c18 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d00e      	beq.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a18      	ldr	r2, [pc, #96]	@ (8005c1c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d009      	beq.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a17      	ldr	r2, [pc, #92]	@ (8005c20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d004      	beq.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a15      	ldr	r2, [pc, #84]	@ (8005c24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d10c      	bne.n	8005bec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	68ba      	ldr	r2, [r7, #8]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68ba      	ldr	r2, [r7, #8]
 8005bea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3714      	adds	r7, #20
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	40010000 	.word	0x40010000
 8005c10:	40000400 	.word	0x40000400
 8005c14:	40000800 	.word	0x40000800
 8005c18:	40000c00 	.word	0x40000c00
 8005c1c:	40010400 	.word	0x40010400
 8005c20:	40014000 	.word	0x40014000
 8005c24:	40001800 	.word	0x40001800

08005c28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr

08005c3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e042      	b.n	8005ce8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d106      	bne.n	8005c7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7fc fece 	bl	8002a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2224      	movs	r2, #36	@ 0x24
 8005c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68da      	ldr	r2, [r3, #12]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f001 fa27 	bl	80070e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	691a      	ldr	r2, [r3, #16]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ca8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695a      	ldr	r2, [r3, #20]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005cb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68da      	ldr	r2, [r3, #12]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005cc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3708      	adds	r7, #8
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b08a      	sub	sp, #40	@ 0x28
 8005cf4:	af02      	add	r7, sp, #8
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	603b      	str	r3, [r7, #0]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d00:	2300      	movs	r3, #0
 8005d02:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	2b20      	cmp	r3, #32
 8005d0e:	d175      	bne.n	8005dfc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d002      	beq.n	8005d1c <HAL_UART_Transmit+0x2c>
 8005d16:	88fb      	ldrh	r3, [r7, #6]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d101      	bne.n	8005d20 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e06e      	b.n	8005dfe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2221      	movs	r2, #33	@ 0x21
 8005d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d2e:	f7fd f94d 	bl	8002fcc <HAL_GetTick>
 8005d32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	88fa      	ldrh	r2, [r7, #6]
 8005d38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	88fa      	ldrh	r2, [r7, #6]
 8005d3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d48:	d108      	bne.n	8005d5c <HAL_UART_Transmit+0x6c>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d104      	bne.n	8005d5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005d52:	2300      	movs	r3, #0
 8005d54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	61bb      	str	r3, [r7, #24]
 8005d5a:	e003      	b.n	8005d64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d60:	2300      	movs	r3, #0
 8005d62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d64:	e02e      	b.n	8005dc4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	9300      	str	r3, [sp, #0]
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	2180      	movs	r1, #128	@ 0x80
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f000 fec6 	bl	8006b02 <UART_WaitOnFlagUntilTimeout>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d005      	beq.n	8005d88 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2220      	movs	r2, #32
 8005d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e03a      	b.n	8005dfe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d10b      	bne.n	8005da6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	881b      	ldrh	r3, [r3, #0]
 8005d92:	461a      	mov	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	3302      	adds	r3, #2
 8005da2:	61bb      	str	r3, [r7, #24]
 8005da4:	e007      	b.n	8005db6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	781a      	ldrb	r2, [r3, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	3301      	adds	r3, #1
 8005db4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1cb      	bne.n	8005d66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	2140      	movs	r1, #64	@ 0x40
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f000 fe92 	bl	8006b02 <UART_WaitOnFlagUntilTimeout>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d005      	beq.n	8005df0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2220      	movs	r2, #32
 8005de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e006      	b.n	8005dfe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2220      	movs	r2, #32
 8005df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	e000      	b.n	8005dfe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005dfc:	2302      	movs	r3, #2
  }
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3720      	adds	r7, #32
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b08c      	sub	sp, #48	@ 0x30
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	4613      	mov	r3, r2
 8005e14:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b20      	cmp	r3, #32
 8005e20:	d156      	bne.n	8005ed0 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d002      	beq.n	8005e2e <HAL_UART_Transmit_DMA+0x26>
 8005e28:	88fb      	ldrh	r3, [r7, #6]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e04f      	b.n	8005ed2 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	88fa      	ldrh	r2, [r7, #6]
 8005e3c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	88fa      	ldrh	r2, [r7, #6]
 8005e42:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2200      	movs	r2, #0
 8005e48:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2221      	movs	r2, #33	@ 0x21
 8005e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e56:	4a21      	ldr	r2, [pc, #132]	@ (8005edc <HAL_UART_Transmit_DMA+0xd4>)
 8005e58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e5e:	4a20      	ldr	r2, [pc, #128]	@ (8005ee0 <HAL_UART_Transmit_DMA+0xd8>)
 8005e60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e66:	4a1f      	ldr	r2, [pc, #124]	@ (8005ee4 <HAL_UART_Transmit_DMA+0xdc>)
 8005e68:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e6e:	2200      	movs	r2, #0
 8005e70:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005e72:	f107 0308 	add.w	r3, r7, #8
 8005e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e7e:	6819      	ldr	r1, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	3304      	adds	r3, #4
 8005e86:	461a      	mov	r2, r3
 8005e88:	88fb      	ldrh	r3, [r7, #6]
 8005e8a:	f7fd fef1 	bl	8003c70 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e96:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3314      	adds	r3, #20
 8005e9e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	e853 3f00 	ldrex	r3, [r3]
 8005ea6:	617b      	str	r3, [r7, #20]
   return(result);
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	3314      	adds	r3, #20
 8005eb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005eb8:	627a      	str	r2, [r7, #36]	@ 0x24
 8005eba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ebc:	6a39      	ldr	r1, [r7, #32]
 8005ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ec0:	e841 2300 	strex	r3, r2, [r1]
 8005ec4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1e5      	bne.n	8005e98 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	e000      	b.n	8005ed2 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8005ed0:	2302      	movs	r3, #2
  }
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3730      	adds	r7, #48	@ 0x30
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	08006851 	.word	0x08006851
 8005ee0:	080068eb 	.word	0x080068eb
 8005ee4:	08006a6f 	.word	0x08006a6f

08005ee8 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b08c      	sub	sp, #48	@ 0x30
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b20      	cmp	r3, #32
 8005f00:	d14a      	bne.n	8005f98 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d002      	beq.n	8005f0e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8005f08:	88fb      	ldrh	r3, [r7, #6]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d101      	bne.n	8005f12 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e043      	b.n	8005f9a <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2201      	movs	r2, #1
 8005f16:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8005f1e:	88fb      	ldrh	r3, [r7, #6]
 8005f20:	461a      	mov	r2, r3
 8005f22:	68b9      	ldr	r1, [r7, #8]
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f000 fe45 	bl	8006bb4 <UART_Start_Receive_IT>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005f30:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d12c      	bne.n	8005f92 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d125      	bne.n	8005f8c <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f40:	2300      	movs	r3, #0
 8005f42:	613b      	str	r3, [r7, #16]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	613b      	str	r3, [r7, #16]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	613b      	str	r3, [r7, #16]
 8005f54:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	330c      	adds	r3, #12
 8005f5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	e853 3f00 	ldrex	r3, [r3]
 8005f64:	617b      	str	r3, [r7, #20]
   return(result);
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	f043 0310 	orr.w	r3, r3, #16
 8005f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	330c      	adds	r3, #12
 8005f74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f76:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f7a:	6a39      	ldr	r1, [r7, #32]
 8005f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f7e:	e841 2300 	strex	r3, r2, [r1]
 8005f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d1e5      	bne.n	8005f56 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8005f8a:	e002      	b.n	8005f92 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005f92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f96:	e000      	b.n	8005f9a <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005f98:	2302      	movs	r3, #2
  }
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3730      	adds	r7, #48	@ 0x30
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fa2:	b580      	push	{r7, lr}
 8005fa4:	b08c      	sub	sp, #48	@ 0x30
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	60f8      	str	r0, [r7, #12]
 8005faa:	60b9      	str	r1, [r7, #8]
 8005fac:	4613      	mov	r3, r2
 8005fae:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2b20      	cmp	r3, #32
 8005fba:	d14a      	bne.n	8006052 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d002      	beq.n	8005fc8 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005fc2:	88fb      	ldrh	r3, [r7, #6]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d101      	bne.n	8005fcc <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e043      	b.n	8006054 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005fd8:	88fb      	ldrh	r3, [r7, #6]
 8005fda:	461a      	mov	r2, r3
 8005fdc:	68b9      	ldr	r1, [r7, #8]
 8005fde:	68f8      	ldr	r0, [r7, #12]
 8005fe0:	f000 fe22 	bl	8006c28 <UART_Start_Receive_DMA>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005fea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d12c      	bne.n	800604c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d125      	bne.n	8006046 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	613b      	str	r3, [r7, #16]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	613b      	str	r3, [r7, #16]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	613b      	str	r3, [r7, #16]
 800600e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	330c      	adds	r3, #12
 8006016:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	e853 3f00 	ldrex	r3, [r3]
 800601e:	617b      	str	r3, [r7, #20]
   return(result);
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f043 0310 	orr.w	r3, r3, #16
 8006026:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	330c      	adds	r3, #12
 800602e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006030:	627a      	str	r2, [r7, #36]	@ 0x24
 8006032:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006034:	6a39      	ldr	r1, [r7, #32]
 8006036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006038:	e841 2300 	strex	r3, r2, [r1]
 800603c:	61fb      	str	r3, [r7, #28]
   return(result);
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d1e5      	bne.n	8006010 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8006044:	e002      	b.n	800604c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800604c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006050:	e000      	b.n	8006054 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8006052:	2302      	movs	r3, #2
  }
}
 8006054:	4618      	mov	r0, r3
 8006056:	3730      	adds	r7, #48	@ 0x30
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b08e      	sub	sp, #56	@ 0x38
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	330c      	adds	r3, #12
 800606a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606c:	6a3b      	ldr	r3, [r7, #32]
 800606e:	e853 3f00 	ldrex	r3, [r3]
 8006072:	61fb      	str	r3, [r7, #28]
   return(result);
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800607a:	637b      	str	r3, [r7, #52]	@ 0x34
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	330c      	adds	r3, #12
 8006082:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006084:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006086:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006088:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800608a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800608c:	e841 2300 	strex	r3, r2, [r1]
 8006090:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1e5      	bne.n	8006064 <HAL_UART_AbortTransmit+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060a2:	2b80      	cmp	r3, #128	@ 0x80
 80060a4:	d136      	bne.n	8006114 <HAL_UART_AbortTransmit+0xb8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	3314      	adds	r3, #20
 80060ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	e853 3f00 	ldrex	r3, [r3]
 80060b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	3314      	adds	r3, #20
 80060c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060c6:	61ba      	str	r2, [r7, #24]
 80060c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ca:	6979      	ldr	r1, [r7, #20]
 80060cc:	69ba      	ldr	r2, [r7, #24]
 80060ce:	e841 2300 	strex	r3, r2, [r1]
 80060d2:	613b      	str	r3, [r7, #16]
   return(result);
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1e5      	bne.n	80060a6 <HAL_UART_AbortTransmit+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d018      	beq.n	8006114 <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e6:	2200      	movs	r2, #0
 80060e8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7fd fe16 	bl	8003d20 <HAL_DMA_Abort>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00c      	beq.n	8006114 <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060fe:	4618      	mov	r0, r3
 8006100:	f7fe f82a 	bl	8004158 <HAL_DMA_GetError>
 8006104:	4603      	mov	r3, r0
 8006106:	2b20      	cmp	r3, #32
 8006108:	d104      	bne.n	8006114 <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2210      	movs	r2, #16
 800610e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e007      	b.n	8006124 <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	84da      	strh	r2, [r3, #38]	@ 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2220      	movs	r2, #32
 800611e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3738      	adds	r7, #56	@ 0x38
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b09a      	sub	sp, #104	@ 0x68
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	330c      	adds	r3, #12
 800613a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800613e:	e853 3f00 	ldrex	r3, [r3]
 8006142:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006144:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006146:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800614a:	667b      	str	r3, [r7, #100]	@ 0x64
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	330c      	adds	r3, #12
 8006152:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006154:	657a      	str	r2, [r7, #84]	@ 0x54
 8006156:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006158:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800615a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800615c:	e841 2300 	strex	r3, r2, [r1]
 8006160:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006164:	2b00      	cmp	r3, #0
 8006166:	d1e5      	bne.n	8006134 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	3314      	adds	r3, #20
 800616e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006172:	e853 3f00 	ldrex	r3, [r3]
 8006176:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800617a:	f023 0301 	bic.w	r3, r3, #1
 800617e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	3314      	adds	r3, #20
 8006186:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006188:	643a      	str	r2, [r7, #64]	@ 0x40
 800618a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800618e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006190:	e841 2300 	strex	r3, r2, [r1]
 8006194:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006198:	2b00      	cmp	r3, #0
 800619a:	d1e5      	bne.n	8006168 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d119      	bne.n	80061d8 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	330c      	adds	r3, #12
 80061aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ac:	6a3b      	ldr	r3, [r7, #32]
 80061ae:	e853 3f00 	ldrex	r3, [r3]
 80061b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	f023 0310 	bic.w	r3, r3, #16
 80061ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	330c      	adds	r3, #12
 80061c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80061c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061cc:	e841 2300 	strex	r3, r2, [r1]
 80061d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d1e5      	bne.n	80061a4 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061e2:	2b40      	cmp	r3, #64	@ 0x40
 80061e4:	d136      	bne.n	8006254 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	3314      	adds	r3, #20
 80061ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	e853 3f00 	ldrex	r3, [r3]
 80061f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	3314      	adds	r3, #20
 8006204:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006206:	61ba      	str	r2, [r7, #24]
 8006208:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620a:	6979      	ldr	r1, [r7, #20]
 800620c:	69ba      	ldr	r2, [r7, #24]
 800620e:	e841 2300 	strex	r3, r2, [r1]
 8006212:	613b      	str	r3, [r7, #16]
   return(result);
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d1e5      	bne.n	80061e6 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800621e:	2b00      	cmp	r3, #0
 8006220:	d018      	beq.n	8006254 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006226:	2200      	movs	r2, #0
 8006228:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800622e:	4618      	mov	r0, r3
 8006230:	f7fd fd76 	bl	8003d20 <HAL_DMA_Abort>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00c      	beq.n	8006254 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800623e:	4618      	mov	r0, r3
 8006240:	f7fd ff8a 	bl	8004158 <HAL_DMA_GetError>
 8006244:	4603      	mov	r3, r0
 8006246:	2b20      	cmp	r3, #32
 8006248:	d104      	bne.n	8006254 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2210      	movs	r2, #16
 800624e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e00a      	b.n	800626a <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2220      	movs	r2, #32
 800625e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3768      	adds	r7, #104	@ 0x68
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
	...

08006274 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b0ba      	sub	sp, #232	@ 0xe8
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800629a:	2300      	movs	r3, #0
 800629c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80062a0:	2300      	movs	r3, #0
 80062a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80062a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062aa:	f003 030f 	and.w	r3, r3, #15
 80062ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80062b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10f      	bne.n	80062da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062be:	f003 0320 	and.w	r3, r3, #32
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d009      	beq.n	80062da <HAL_UART_IRQHandler+0x66>
 80062c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062ca:	f003 0320 	and.w	r3, r3, #32
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d003      	beq.n	80062da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 fe49 	bl	8006f6a <UART_Receive_IT>
      return;
 80062d8:	e25b      	b.n	8006792 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80062da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 80de 	beq.w	80064a0 <HAL_UART_IRQHandler+0x22c>
 80062e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d106      	bne.n	80062fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80062f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	f000 80d1 	beq.w	80064a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80062fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006302:	f003 0301 	and.w	r3, r3, #1
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00b      	beq.n	8006322 <HAL_UART_IRQHandler+0xae>
 800630a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800630e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006312:	2b00      	cmp	r3, #0
 8006314:	d005      	beq.n	8006322 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800631a:	f043 0201 	orr.w	r2, r3, #1
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006326:	f003 0304 	and.w	r3, r3, #4
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00b      	beq.n	8006346 <HAL_UART_IRQHandler+0xd2>
 800632e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b00      	cmp	r3, #0
 8006338:	d005      	beq.n	8006346 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633e:	f043 0202 	orr.w	r2, r3, #2
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800634a:	f003 0302 	and.w	r3, r3, #2
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00b      	beq.n	800636a <HAL_UART_IRQHandler+0xf6>
 8006352:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	2b00      	cmp	r3, #0
 800635c:	d005      	beq.n	800636a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006362:	f043 0204 	orr.w	r2, r3, #4
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800636a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800636e:	f003 0308 	and.w	r3, r3, #8
 8006372:	2b00      	cmp	r3, #0
 8006374:	d011      	beq.n	800639a <HAL_UART_IRQHandler+0x126>
 8006376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800637a:	f003 0320 	and.w	r3, r3, #32
 800637e:	2b00      	cmp	r3, #0
 8006380:	d105      	bne.n	800638e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006386:	f003 0301 	and.w	r3, r3, #1
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006392:	f043 0208 	orr.w	r2, r3, #8
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f000 81f2 	beq.w	8006788 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063a8:	f003 0320 	and.w	r3, r3, #32
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d008      	beq.n	80063c2 <HAL_UART_IRQHandler+0x14e>
 80063b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063b4:	f003 0320 	and.w	r3, r3, #32
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d002      	beq.n	80063c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 fdd4 	bl	8006f6a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	695b      	ldr	r3, [r3, #20]
 80063c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063cc:	2b40      	cmp	r3, #64	@ 0x40
 80063ce:	bf0c      	ite	eq
 80063d0:	2301      	moveq	r3, #1
 80063d2:	2300      	movne	r3, #0
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063de:	f003 0308 	and.w	r3, r3, #8
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d103      	bne.n	80063ee <HAL_UART_IRQHandler+0x17a>
 80063e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d04f      	beq.n	800648e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 fcdc 	bl	8006dac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063fe:	2b40      	cmp	r3, #64	@ 0x40
 8006400:	d141      	bne.n	8006486 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3314      	adds	r3, #20
 8006408:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006410:	e853 3f00 	ldrex	r3, [r3]
 8006414:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006418:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800641c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006420:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	3314      	adds	r3, #20
 800642a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800642e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006432:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006436:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800643a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800643e:	e841 2300 	strex	r3, r2, [r1]
 8006442:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006446:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1d9      	bne.n	8006402 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006452:	2b00      	cmp	r3, #0
 8006454:	d013      	beq.n	800647e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800645a:	4a7e      	ldr	r2, [pc, #504]	@ (8006654 <HAL_UART_IRQHandler+0x3e0>)
 800645c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006462:	4618      	mov	r0, r3
 8006464:	f7fd fccc 	bl	8003e00 <HAL_DMA_Abort_IT>
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	d016      	beq.n	800649c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006472:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006478:	4610      	mov	r0, r2
 800647a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800647c:	e00e      	b.n	800649c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f9b2 	bl	80067e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006484:	e00a      	b.n	800649c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f9ae 	bl	80067e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800648c:	e006      	b.n	800649c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f9aa 	bl	80067e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800649a:	e175      	b.n	8006788 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800649c:	bf00      	nop
    return;
 800649e:	e173      	b.n	8006788 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	f040 814f 	bne.w	8006748 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80064aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ae:	f003 0310 	and.w	r3, r3, #16
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	f000 8148 	beq.w	8006748 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80064b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064bc:	f003 0310 	and.w	r3, r3, #16
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 8141 	beq.w	8006748 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80064c6:	2300      	movs	r3, #0
 80064c8:	60bb      	str	r3, [r7, #8]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	60bb      	str	r3, [r7, #8]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	60bb      	str	r3, [r7, #8]
 80064da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064e6:	2b40      	cmp	r3, #64	@ 0x40
 80064e8:	f040 80b6 	bne.w	8006658 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80064f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f000 8145 	beq.w	800678c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006506:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800650a:	429a      	cmp	r2, r3
 800650c:	f080 813e 	bcs.w	800678c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006516:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006522:	f000 8088 	beq.w	8006636 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	330c      	adds	r3, #12
 800652c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006530:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006534:	e853 3f00 	ldrex	r3, [r3]
 8006538:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800653c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006540:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006544:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	330c      	adds	r3, #12
 800654e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006552:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006556:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800655a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800655e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006562:	e841 2300 	strex	r3, r2, [r1]
 8006566:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800656a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1d9      	bne.n	8006526 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	3314      	adds	r3, #20
 8006578:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800657a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800657c:	e853 3f00 	ldrex	r3, [r3]
 8006580:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006582:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006584:	f023 0301 	bic.w	r3, r3, #1
 8006588:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	3314      	adds	r3, #20
 8006592:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006596:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800659a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800659c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800659e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80065a2:	e841 2300 	strex	r3, r2, [r1]
 80065a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80065a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d1e1      	bne.n	8006572 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3314      	adds	r3, #20
 80065b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065b8:	e853 3f00 	ldrex	r3, [r3]
 80065bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80065be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3314      	adds	r3, #20
 80065ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80065d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80065d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80065d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80065da:	e841 2300 	strex	r3, r2, [r1]
 80065de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80065e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1e3      	bne.n	80065ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2220      	movs	r2, #32
 80065ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	330c      	adds	r3, #12
 80065fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065fe:	e853 3f00 	ldrex	r3, [r3]
 8006602:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006604:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006606:	f023 0310 	bic.w	r3, r3, #16
 800660a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	330c      	adds	r3, #12
 8006614:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006618:	65ba      	str	r2, [r7, #88]	@ 0x58
 800661a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800661e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006620:	e841 2300 	strex	r3, r2, [r1]
 8006624:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006626:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1e3      	bne.n	80065f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006630:	4618      	mov	r0, r3
 8006632:	f7fd fb75 	bl	8003d20 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2202      	movs	r2, #2
 800663a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006644:	b29b      	uxth	r3, r3
 8006646:	1ad3      	subs	r3, r2, r3
 8006648:	b29b      	uxth	r3, r3
 800664a:	4619      	mov	r1, r3
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f7fa fe1b 	bl	8001288 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006652:	e09b      	b.n	800678c <HAL_UART_IRQHandler+0x518>
 8006654:	08006e73 	.word	0x08006e73
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006660:	b29b      	uxth	r3, r3
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800666c:	b29b      	uxth	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	f000 808e 	beq.w	8006790 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006674:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006678:	2b00      	cmp	r3, #0
 800667a:	f000 8089 	beq.w	8006790 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	330c      	adds	r3, #12
 8006684:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006688:	e853 3f00 	ldrex	r3, [r3]
 800668c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800668e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006690:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006694:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	330c      	adds	r3, #12
 800669e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80066a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80066a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066aa:	e841 2300 	strex	r3, r2, [r1]
 80066ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80066b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1e3      	bne.n	800667e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	3314      	adds	r3, #20
 80066bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c0:	e853 3f00 	ldrex	r3, [r3]
 80066c4:	623b      	str	r3, [r7, #32]
   return(result);
 80066c6:	6a3b      	ldr	r3, [r7, #32]
 80066c8:	f023 0301 	bic.w	r3, r3, #1
 80066cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3314      	adds	r3, #20
 80066d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80066da:	633a      	str	r2, [r7, #48]	@ 0x30
 80066dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066e2:	e841 2300 	strex	r3, r2, [r1]
 80066e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1e3      	bne.n	80066b6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2220      	movs	r2, #32
 80066f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	330c      	adds	r3, #12
 8006702:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	e853 3f00 	ldrex	r3, [r3]
 800670a:	60fb      	str	r3, [r7, #12]
   return(result);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f023 0310 	bic.w	r3, r3, #16
 8006712:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	330c      	adds	r3, #12
 800671c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006720:	61fa      	str	r2, [r7, #28]
 8006722:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006724:	69b9      	ldr	r1, [r7, #24]
 8006726:	69fa      	ldr	r2, [r7, #28]
 8006728:	e841 2300 	strex	r3, r2, [r1]
 800672c:	617b      	str	r3, [r7, #20]
   return(result);
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d1e3      	bne.n	80066fc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2202      	movs	r2, #2
 8006738:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800673a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800673e:	4619      	mov	r1, r3
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f7fa fda1 	bl	8001288 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006746:	e023      	b.n	8006790 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800674c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006750:	2b00      	cmp	r3, #0
 8006752:	d009      	beq.n	8006768 <HAL_UART_IRQHandler+0x4f4>
 8006754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800675c:	2b00      	cmp	r3, #0
 800675e:	d003      	beq.n	8006768 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 fb9a 	bl	8006e9a <UART_Transmit_IT>
    return;
 8006766:	e014      	b.n	8006792 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800676c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00e      	beq.n	8006792 <HAL_UART_IRQHandler+0x51e>
 8006774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800677c:	2b00      	cmp	r3, #0
 800677e:	d008      	beq.n	8006792 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 fbda 	bl	8006f3a <UART_EndTransmit_IT>
    return;
 8006786:	e004      	b.n	8006792 <HAL_UART_IRQHandler+0x51e>
    return;
 8006788:	bf00      	nop
 800678a:	e002      	b.n	8006792 <HAL_UART_IRQHandler+0x51e>
      return;
 800678c:	bf00      	nop
 800678e:	e000      	b.n	8006792 <HAL_UART_IRQHandler+0x51e>
      return;
 8006790:	bf00      	nop
  }
}
 8006792:	37e8      	adds	r7, #232	@ 0xe8
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8006804:	2300      	movs	r3, #0
 8006806:	60fb      	str	r3, [r7, #12]
 8006808:	2300      	movs	r3, #0
 800680a:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006812:	b2db      	uxtb	r3, r3
 8006814:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800681c:	b2db      	uxtb	r3, r3
 800681e:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	b2da      	uxtb	r2, r3
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	b2db      	uxtb	r3, r3
 8006828:	4313      	orrs	r3, r2
 800682a:	b2db      	uxtb	r3, r3
}
 800682c:	4618      	mov	r0, r3
 800682e:	3714      	adds	r7, #20
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8006844:	4618      	mov	r0, r3
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b090      	sub	sp, #64	@ 0x40
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006868:	2b00      	cmp	r3, #0
 800686a:	d137      	bne.n	80068dc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800686c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800686e:	2200      	movs	r2, #0
 8006870:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	3314      	adds	r3, #20
 8006878:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800687c:	e853 3f00 	ldrex	r3, [r3]
 8006880:	623b      	str	r3, [r7, #32]
   return(result);
 8006882:	6a3b      	ldr	r3, [r7, #32]
 8006884:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006888:	63bb      	str	r3, [r7, #56]	@ 0x38
 800688a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	3314      	adds	r3, #20
 8006890:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006892:	633a      	str	r2, [r7, #48]	@ 0x30
 8006894:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e5      	bne.n	8006872 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80068a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	330c      	adds	r3, #12
 80068ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	e853 3f00 	ldrex	r3, [r3]
 80068b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80068be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	330c      	adds	r3, #12
 80068c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068c6:	61fa      	str	r2, [r7, #28]
 80068c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ca:	69b9      	ldr	r1, [r7, #24]
 80068cc:	69fa      	ldr	r2, [r7, #28]
 80068ce:	e841 2300 	strex	r3, r2, [r1]
 80068d2:	617b      	str	r3, [r7, #20]
   return(result);
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1e5      	bne.n	80068a6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80068da:	e002      	b.n	80068e2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80068dc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80068de:	f7ff ff5b 	bl	8006798 <HAL_UART_TxCpltCallback>
}
 80068e2:	bf00      	nop
 80068e4:	3740      	adds	r7, #64	@ 0x40
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}

080068ea <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80068ea:	b580      	push	{r7, lr}
 80068ec:	b084      	sub	sp, #16
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80068f8:	68f8      	ldr	r0, [r7, #12]
 80068fa:	f7ff ff57 	bl	80067ac <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068fe:	bf00      	nop
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}

08006906 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006906:	b580      	push	{r7, lr}
 8006908:	b09c      	sub	sp, #112	@ 0x70
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006912:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800691e:	2b00      	cmp	r3, #0
 8006920:	d172      	bne.n	8006a08 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006922:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006924:	2200      	movs	r2, #0
 8006926:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006928:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	330c      	adds	r3, #12
 800692e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006930:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006932:	e853 3f00 	ldrex	r3, [r3]
 8006936:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006938:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800693a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800693e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006940:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	330c      	adds	r3, #12
 8006946:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006948:	65ba      	str	r2, [r7, #88]	@ 0x58
 800694a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800694e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006950:	e841 2300 	strex	r3, r2, [r1]
 8006954:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006956:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006958:	2b00      	cmp	r3, #0
 800695a:	d1e5      	bne.n	8006928 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800695c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	3314      	adds	r3, #20
 8006962:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006966:	e853 3f00 	ldrex	r3, [r3]
 800696a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800696c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800696e:	f023 0301 	bic.w	r3, r3, #1
 8006972:	667b      	str	r3, [r7, #100]	@ 0x64
 8006974:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3314      	adds	r3, #20
 800697a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800697c:	647a      	str	r2, [r7, #68]	@ 0x44
 800697e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006980:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006982:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006984:	e841 2300 	strex	r3, r2, [r1]
 8006988:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800698a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1e5      	bne.n	800695c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006990:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3314      	adds	r3, #20
 8006996:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699a:	e853 3f00 	ldrex	r3, [r3]
 800699e:	623b      	str	r3, [r7, #32]
   return(result);
 80069a0:	6a3b      	ldr	r3, [r7, #32]
 80069a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80069a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	3314      	adds	r3, #20
 80069ae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80069b0:	633a      	str	r2, [r7, #48]	@ 0x30
 80069b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069b8:	e841 2300 	strex	r3, r2, [r1]
 80069bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d1e5      	bne.n	8006990 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80069c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069c6:	2220      	movs	r2, #32
 80069c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d119      	bne.n	8006a08 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	330c      	adds	r3, #12
 80069da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	e853 3f00 	ldrex	r3, [r3]
 80069e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f023 0310 	bic.w	r3, r3, #16
 80069ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	330c      	adds	r3, #12
 80069f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80069f4:	61fa      	str	r2, [r7, #28]
 80069f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f8:	69b9      	ldr	r1, [r7, #24]
 80069fa:	69fa      	ldr	r2, [r7, #28]
 80069fc:	e841 2300 	strex	r3, r2, [r1]
 8006a00:	617b      	str	r3, [r7, #20]
   return(result);
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1e5      	bne.n	80069d4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d106      	bne.n	8006a24 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006a1e:	f7fa fc33 	bl	8001288 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a22:	e002      	b.n	8006a2a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006a24:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006a26:	f7ff fecb 	bl	80067c0 <HAL_UART_RxCpltCallback>
}
 8006a2a:	bf00      	nop
 8006a2c:	3770      	adds	r7, #112	@ 0x70
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}

08006a32 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a32:	b580      	push	{r7, lr}
 8006a34:	b084      	sub	sp, #16
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a3e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2201      	movs	r2, #1
 8006a44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d108      	bne.n	8006a60 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a52:	085b      	lsrs	r3, r3, #1
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	4619      	mov	r1, r3
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f7fa fc15 	bl	8001288 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a5e:	e002      	b.n	8006a66 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006a60:	68f8      	ldr	r0, [r7, #12]
 8006a62:	f7ff feb7 	bl	80067d4 <HAL_UART_RxHalfCpltCallback>
}
 8006a66:	bf00      	nop
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}

08006a6e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a6e:	b580      	push	{r7, lr}
 8006a70:	b084      	sub	sp, #16
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006a76:	2300      	movs	r3, #0
 8006a78:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a7e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	695b      	ldr	r3, [r3, #20]
 8006a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a8a:	2b80      	cmp	r3, #128	@ 0x80
 8006a8c:	bf0c      	ite	eq
 8006a8e:	2301      	moveq	r3, #1
 8006a90:	2300      	movne	r3, #0
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b21      	cmp	r3, #33	@ 0x21
 8006aa0:	d108      	bne.n	8006ab4 <UART_DMAError+0x46>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d005      	beq.n	8006ab4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006aae:	68b8      	ldr	r0, [r7, #8]
 8006ab0:	f000 f954 	bl	8006d5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	695b      	ldr	r3, [r3, #20]
 8006aba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006abe:	2b40      	cmp	r3, #64	@ 0x40
 8006ac0:	bf0c      	ite	eq
 8006ac2:	2301      	moveq	r3, #1
 8006ac4:	2300      	movne	r3, #0
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	2b22      	cmp	r3, #34	@ 0x22
 8006ad4:	d108      	bne.n	8006ae8 <UART_DMAError+0x7a>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d005      	beq.n	8006ae8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006ae2:	68b8      	ldr	r0, [r7, #8]
 8006ae4:	f000 f962 	bl	8006dac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aec:	f043 0210 	orr.w	r2, r3, #16
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006af4:	68b8      	ldr	r0, [r7, #8]
 8006af6:	f7ff fe77 	bl	80067e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006afa:	bf00      	nop
 8006afc:	3710      	adds	r7, #16
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}

08006b02 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b086      	sub	sp, #24
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	60f8      	str	r0, [r7, #12]
 8006b0a:	60b9      	str	r1, [r7, #8]
 8006b0c:	603b      	str	r3, [r7, #0]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b12:	e03b      	b.n	8006b8c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b14:	6a3b      	ldr	r3, [r7, #32]
 8006b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b1a:	d037      	beq.n	8006b8c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b1c:	f7fc fa56 	bl	8002fcc <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	6a3a      	ldr	r2, [r7, #32]
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d302      	bcc.n	8006b32 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b2c:	6a3b      	ldr	r3, [r7, #32]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e03a      	b.n	8006bac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	f003 0304 	and.w	r3, r3, #4
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d023      	beq.n	8006b8c <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	2b80      	cmp	r3, #128	@ 0x80
 8006b48:	d020      	beq.n	8006b8c <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	2b40      	cmp	r3, #64	@ 0x40
 8006b4e:	d01d      	beq.n	8006b8c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 0308 	and.w	r3, r3, #8
 8006b5a:	2b08      	cmp	r3, #8
 8006b5c:	d116      	bne.n	8006b8c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006b5e:	2300      	movs	r3, #0
 8006b60:	617b      	str	r3, [r7, #20]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	617b      	str	r3, [r7, #20]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	617b      	str	r3, [r7, #20]
 8006b72:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f000 f919 	bl	8006dac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2208      	movs	r2, #8
 8006b7e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e00f      	b.n	8006bac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	4013      	ands	r3, r2
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	bf0c      	ite	eq
 8006b9c:	2301      	moveq	r3, #1
 8006b9e:	2300      	movne	r3, #0
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	79fb      	ldrb	r3, [r7, #7]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d0b4      	beq.n	8006b14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006baa:	2300      	movs	r3, #0
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3718      	adds	r7, #24
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	68ba      	ldr	r2, [r7, #8]
 8006bc6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	88fa      	ldrh	r2, [r7, #6]
 8006bcc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	88fa      	ldrh	r2, [r7, #6]
 8006bd2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2222      	movs	r2, #34	@ 0x22
 8006bde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d007      	beq.n	8006bfa <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68da      	ldr	r2, [r3, #12]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bf8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	695a      	ldr	r2, [r3, #20]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f042 0201 	orr.w	r2, r2, #1
 8006c08:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	68da      	ldr	r2, [r3, #12]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f042 0220 	orr.w	r2, r2, #32
 8006c18:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006c1a:	2300      	movs	r3, #0
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b098      	sub	sp, #96	@ 0x60
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	4613      	mov	r3, r2
 8006c34:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	88fa      	ldrh	r2, [r7, #6]
 8006c40:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2222      	movs	r2, #34	@ 0x22
 8006c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c54:	4a3e      	ldr	r2, [pc, #248]	@ (8006d50 <UART_Start_Receive_DMA+0x128>)
 8006c56:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c5c:	4a3d      	ldr	r2, [pc, #244]	@ (8006d54 <UART_Start_Receive_DMA+0x12c>)
 8006c5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c64:	4a3c      	ldr	r2, [pc, #240]	@ (8006d58 <UART_Start_Receive_DMA+0x130>)
 8006c66:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006c70:	f107 0308 	add.w	r3, r7, #8
 8006c74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	3304      	adds	r3, #4
 8006c80:	4619      	mov	r1, r3
 8006c82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	88fb      	ldrh	r3, [r7, #6]
 8006c88:	f7fc fff2 	bl	8003c70 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	613b      	str	r3, [r7, #16]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	613b      	str	r3, [r7, #16]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	613b      	str	r3, [r7, #16]
 8006ca0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d019      	beq.n	8006cde <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	330c      	adds	r3, #12
 8006cb0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cb4:	e853 3f00 	ldrex	r3, [r3]
 8006cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cc0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	330c      	adds	r3, #12
 8006cc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006cca:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006ccc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cce:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006cd0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006cd2:	e841 2300 	strex	r3, r2, [r1]
 8006cd6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006cd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1e5      	bne.n	8006caa <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3314      	adds	r3, #20
 8006ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce8:	e853 3f00 	ldrex	r3, [r3]
 8006cec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf0:	f043 0301 	orr.w	r3, r3, #1
 8006cf4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3314      	adds	r3, #20
 8006cfc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006cfe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006d00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d02:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006d04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d06:	e841 2300 	strex	r3, r2, [r1]
 8006d0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1e5      	bne.n	8006cde <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	3314      	adds	r3, #20
 8006d18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	617b      	str	r3, [r7, #20]
   return(result);
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d28:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3314      	adds	r3, #20
 8006d30:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d32:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d36:	6a39      	ldr	r1, [r7, #32]
 8006d38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d3a:	e841 2300 	strex	r3, r2, [r1]
 8006d3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1e5      	bne.n	8006d12 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3760      	adds	r7, #96	@ 0x60
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	08006907 	.word	0x08006907
 8006d54:	08006a33 	.word	0x08006a33
 8006d58:	08006a6f 	.word	0x08006a6f

08006d5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b089      	sub	sp, #36	@ 0x24
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	330c      	adds	r3, #12
 8006d6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	e853 3f00 	ldrex	r3, [r3]
 8006d72:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006d7a:	61fb      	str	r3, [r7, #28]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	330c      	adds	r3, #12
 8006d82:	69fa      	ldr	r2, [r7, #28]
 8006d84:	61ba      	str	r2, [r7, #24]
 8006d86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d88:	6979      	ldr	r1, [r7, #20]
 8006d8a:	69ba      	ldr	r2, [r7, #24]
 8006d8c:	e841 2300 	strex	r3, r2, [r1]
 8006d90:	613b      	str	r3, [r7, #16]
   return(result);
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1e5      	bne.n	8006d64 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006da0:	bf00      	nop
 8006da2:	3724      	adds	r7, #36	@ 0x24
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b095      	sub	sp, #84	@ 0x54
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	330c      	adds	r3, #12
 8006dba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dbe:	e853 3f00 	ldrex	r3, [r3]
 8006dc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	330c      	adds	r3, #12
 8006dd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006dd4:	643a      	str	r2, [r7, #64]	@ 0x40
 8006dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ddc:	e841 2300 	strex	r3, r2, [r1]
 8006de0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1e5      	bne.n	8006db4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	3314      	adds	r3, #20
 8006dee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	6a3b      	ldr	r3, [r7, #32]
 8006df2:	e853 3f00 	ldrex	r3, [r3]
 8006df6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	f023 0301 	bic.w	r3, r3, #1
 8006dfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	3314      	adds	r3, #20
 8006e06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e10:	e841 2300 	strex	r3, r2, [r1]
 8006e14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1e5      	bne.n	8006de8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d119      	bne.n	8006e58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	330c      	adds	r3, #12
 8006e2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	e853 3f00 	ldrex	r3, [r3]
 8006e32:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f023 0310 	bic.w	r3, r3, #16
 8006e3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	330c      	adds	r3, #12
 8006e42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e44:	61ba      	str	r2, [r7, #24]
 8006e46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e48:	6979      	ldr	r1, [r7, #20]
 8006e4a:	69ba      	ldr	r2, [r7, #24]
 8006e4c:	e841 2300 	strex	r3, r2, [r1]
 8006e50:	613b      	str	r3, [r7, #16]
   return(result);
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d1e5      	bne.n	8006e24 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006e66:	bf00      	nop
 8006e68:	3754      	adds	r7, #84	@ 0x54
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr

08006e72 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	b084      	sub	sp, #16
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2200      	movs	r2, #0
 8006e84:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e8c:	68f8      	ldr	r0, [r7, #12]
 8006e8e:	f7ff fcab 	bl	80067e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e92:	bf00      	nop
 8006e94:	3710      	adds	r7, #16
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}

08006e9a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006e9a:	b480      	push	{r7}
 8006e9c:	b085      	sub	sp, #20
 8006e9e:	af00      	add	r7, sp, #0
 8006ea0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	2b21      	cmp	r3, #33	@ 0x21
 8006eac:	d13e      	bne.n	8006f2c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eb6:	d114      	bne.n	8006ee2 <UART_Transmit_IT+0x48>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d110      	bne.n	8006ee2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6a1b      	ldr	r3, [r3, #32]
 8006ec4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	881b      	ldrh	r3, [r3, #0]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ed4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a1b      	ldr	r3, [r3, #32]
 8006eda:	1c9a      	adds	r2, r3, #2
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	621a      	str	r2, [r3, #32]
 8006ee0:	e008      	b.n	8006ef4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	1c59      	adds	r1, r3, #1
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	6211      	str	r1, [r2, #32]
 8006eec:	781a      	ldrb	r2, [r3, #0]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	3b01      	subs	r3, #1
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	4619      	mov	r1, r3
 8006f02:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d10f      	bne.n	8006f28 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68da      	ldr	r2, [r3, #12]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f16:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68da      	ldr	r2, [r3, #12]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f26:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	e000      	b.n	8006f2e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f2c:	2302      	movs	r3, #2
  }
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b082      	sub	sp, #8
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	68da      	ldr	r2, [r3, #12]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f50:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2220      	movs	r2, #32
 8006f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f7ff fc1c 	bl	8006798 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3708      	adds	r7, #8
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b08c      	sub	sp, #48	@ 0x30
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	2b22      	cmp	r3, #34	@ 0x22
 8006f7c:	f040 80ae 	bne.w	80070dc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f88:	d117      	bne.n	8006fba <UART_Receive_IT+0x50>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	691b      	ldr	r3, [r3, #16]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d113      	bne.n	8006fba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006f92:	2300      	movs	r3, #0
 8006f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fa8:	b29a      	uxth	r2, r3
 8006faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb2:	1c9a      	adds	r2, r3, #2
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	629a      	str	r2, [r3, #40]	@ 0x28
 8006fb8:	e026      	b.n	8007008 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fcc:	d007      	beq.n	8006fde <UART_Receive_IT+0x74>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d10a      	bne.n	8006fec <UART_Receive_IT+0x82>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d106      	bne.n	8006fec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	b2da      	uxtb	r2, r3
 8006fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe8:	701a      	strb	r2, [r3, #0]
 8006fea:	e008      	b.n	8006ffe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ff8:	b2da      	uxtb	r2, r3
 8006ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ffc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007002:	1c5a      	adds	r2, r3, #1
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800700c:	b29b      	uxth	r3, r3
 800700e:	3b01      	subs	r3, #1
 8007010:	b29b      	uxth	r3, r3
 8007012:	687a      	ldr	r2, [r7, #4]
 8007014:	4619      	mov	r1, r3
 8007016:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007018:	2b00      	cmp	r3, #0
 800701a:	d15d      	bne.n	80070d8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68da      	ldr	r2, [r3, #12]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 0220 	bic.w	r2, r2, #32
 800702a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68da      	ldr	r2, [r3, #12]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800703a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	695a      	ldr	r2, [r3, #20]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f022 0201 	bic.w	r2, r2, #1
 800704a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2220      	movs	r2, #32
 8007050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800705e:	2b01      	cmp	r3, #1
 8007060:	d135      	bne.n	80070ce <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	330c      	adds	r3, #12
 800706e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	e853 3f00 	ldrex	r3, [r3]
 8007076:	613b      	str	r3, [r7, #16]
   return(result);
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	f023 0310 	bic.w	r3, r3, #16
 800707e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	330c      	adds	r3, #12
 8007086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007088:	623a      	str	r2, [r7, #32]
 800708a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708c:	69f9      	ldr	r1, [r7, #28]
 800708e:	6a3a      	ldr	r2, [r7, #32]
 8007090:	e841 2300 	strex	r3, r2, [r1]
 8007094:	61bb      	str	r3, [r7, #24]
   return(result);
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d1e5      	bne.n	8007068 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 0310 	and.w	r3, r3, #16
 80070a6:	2b10      	cmp	r3, #16
 80070a8:	d10a      	bne.n	80070c0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070aa:	2300      	movs	r3, #0
 80070ac:	60fb      	str	r3, [r7, #12]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	60fb      	str	r3, [r7, #12]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	60fb      	str	r3, [r7, #12]
 80070be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070c4:	4619      	mov	r1, r3
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f7fa f8de 	bl	8001288 <HAL_UARTEx_RxEventCallback>
 80070cc:	e002      	b.n	80070d4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f7ff fb76 	bl	80067c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80070d4:	2300      	movs	r3, #0
 80070d6:	e002      	b.n	80070de <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80070d8:	2300      	movs	r3, #0
 80070da:	e000      	b.n	80070de <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80070dc:	2302      	movs	r3, #2
  }
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3730      	adds	r7, #48	@ 0x30
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
	...

080070e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070ec:	b0c0      	sub	sp, #256	@ 0x100
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	691b      	ldr	r3, [r3, #16]
 80070fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007104:	68d9      	ldr	r1, [r3, #12]
 8007106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	ea40 0301 	orr.w	r3, r0, r1
 8007110:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007116:	689a      	ldr	r2, [r3, #8]
 8007118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800711c:	691b      	ldr	r3, [r3, #16]
 800711e:	431a      	orrs	r2, r3
 8007120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	431a      	orrs	r2, r3
 8007128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	4313      	orrs	r3, r2
 8007130:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007140:	f021 010c 	bic.w	r1, r1, #12
 8007144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800714e:	430b      	orrs	r3, r1
 8007150:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	695b      	ldr	r3, [r3, #20]
 800715a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800715e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007162:	6999      	ldr	r1, [r3, #24]
 8007164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	ea40 0301 	orr.w	r3, r0, r1
 800716e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	4b8f      	ldr	r3, [pc, #572]	@ (80073b4 <UART_SetConfig+0x2cc>)
 8007178:	429a      	cmp	r2, r3
 800717a:	d005      	beq.n	8007188 <UART_SetConfig+0xa0>
 800717c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	4b8d      	ldr	r3, [pc, #564]	@ (80073b8 <UART_SetConfig+0x2d0>)
 8007184:	429a      	cmp	r2, r3
 8007186:	d104      	bne.n	8007192 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007188:	f7fe f8b6 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 800718c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007190:	e003      	b.n	800719a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007192:	f7fe f89d 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 8007196:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800719a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800719e:	69db      	ldr	r3, [r3, #28]
 80071a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071a4:	f040 810c 	bne.w	80073c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071ac:	2200      	movs	r2, #0
 80071ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80071b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80071b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80071ba:	4622      	mov	r2, r4
 80071bc:	462b      	mov	r3, r5
 80071be:	1891      	adds	r1, r2, r2
 80071c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80071c2:	415b      	adcs	r3, r3
 80071c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80071ca:	4621      	mov	r1, r4
 80071cc:	eb12 0801 	adds.w	r8, r2, r1
 80071d0:	4629      	mov	r1, r5
 80071d2:	eb43 0901 	adc.w	r9, r3, r1
 80071d6:	f04f 0200 	mov.w	r2, #0
 80071da:	f04f 0300 	mov.w	r3, #0
 80071de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80071e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80071e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80071ea:	4690      	mov	r8, r2
 80071ec:	4699      	mov	r9, r3
 80071ee:	4623      	mov	r3, r4
 80071f0:	eb18 0303 	adds.w	r3, r8, r3
 80071f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80071f8:	462b      	mov	r3, r5
 80071fa:	eb49 0303 	adc.w	r3, r9, r3
 80071fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800720e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007212:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007216:	460b      	mov	r3, r1
 8007218:	18db      	adds	r3, r3, r3
 800721a:	653b      	str	r3, [r7, #80]	@ 0x50
 800721c:	4613      	mov	r3, r2
 800721e:	eb42 0303 	adc.w	r3, r2, r3
 8007222:	657b      	str	r3, [r7, #84]	@ 0x54
 8007224:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007228:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800722c:	f7f9 fc1e 	bl	8000a6c <__aeabi_uldivmod>
 8007230:	4602      	mov	r2, r0
 8007232:	460b      	mov	r3, r1
 8007234:	4b61      	ldr	r3, [pc, #388]	@ (80073bc <UART_SetConfig+0x2d4>)
 8007236:	fba3 2302 	umull	r2, r3, r3, r2
 800723a:	095b      	lsrs	r3, r3, #5
 800723c:	011c      	lsls	r4, r3, #4
 800723e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007242:	2200      	movs	r2, #0
 8007244:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007248:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800724c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007250:	4642      	mov	r2, r8
 8007252:	464b      	mov	r3, r9
 8007254:	1891      	adds	r1, r2, r2
 8007256:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007258:	415b      	adcs	r3, r3
 800725a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800725c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007260:	4641      	mov	r1, r8
 8007262:	eb12 0a01 	adds.w	sl, r2, r1
 8007266:	4649      	mov	r1, r9
 8007268:	eb43 0b01 	adc.w	fp, r3, r1
 800726c:	f04f 0200 	mov.w	r2, #0
 8007270:	f04f 0300 	mov.w	r3, #0
 8007274:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007278:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800727c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007280:	4692      	mov	sl, r2
 8007282:	469b      	mov	fp, r3
 8007284:	4643      	mov	r3, r8
 8007286:	eb1a 0303 	adds.w	r3, sl, r3
 800728a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800728e:	464b      	mov	r3, r9
 8007290:	eb4b 0303 	adc.w	r3, fp, r3
 8007294:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80072a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80072a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80072ac:	460b      	mov	r3, r1
 80072ae:	18db      	adds	r3, r3, r3
 80072b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80072b2:	4613      	mov	r3, r2
 80072b4:	eb42 0303 	adc.w	r3, r2, r3
 80072b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80072ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80072be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80072c2:	f7f9 fbd3 	bl	8000a6c <__aeabi_uldivmod>
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	4611      	mov	r1, r2
 80072cc:	4b3b      	ldr	r3, [pc, #236]	@ (80073bc <UART_SetConfig+0x2d4>)
 80072ce:	fba3 2301 	umull	r2, r3, r3, r1
 80072d2:	095b      	lsrs	r3, r3, #5
 80072d4:	2264      	movs	r2, #100	@ 0x64
 80072d6:	fb02 f303 	mul.w	r3, r2, r3
 80072da:	1acb      	subs	r3, r1, r3
 80072dc:	00db      	lsls	r3, r3, #3
 80072de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80072e2:	4b36      	ldr	r3, [pc, #216]	@ (80073bc <UART_SetConfig+0x2d4>)
 80072e4:	fba3 2302 	umull	r2, r3, r3, r2
 80072e8:	095b      	lsrs	r3, r3, #5
 80072ea:	005b      	lsls	r3, r3, #1
 80072ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80072f0:	441c      	add	r4, r3
 80072f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072f6:	2200      	movs	r2, #0
 80072f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80072fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007300:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007304:	4642      	mov	r2, r8
 8007306:	464b      	mov	r3, r9
 8007308:	1891      	adds	r1, r2, r2
 800730a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800730c:	415b      	adcs	r3, r3
 800730e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007310:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007314:	4641      	mov	r1, r8
 8007316:	1851      	adds	r1, r2, r1
 8007318:	6339      	str	r1, [r7, #48]	@ 0x30
 800731a:	4649      	mov	r1, r9
 800731c:	414b      	adcs	r3, r1
 800731e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007320:	f04f 0200 	mov.w	r2, #0
 8007324:	f04f 0300 	mov.w	r3, #0
 8007328:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800732c:	4659      	mov	r1, fp
 800732e:	00cb      	lsls	r3, r1, #3
 8007330:	4651      	mov	r1, sl
 8007332:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007336:	4651      	mov	r1, sl
 8007338:	00ca      	lsls	r2, r1, #3
 800733a:	4610      	mov	r0, r2
 800733c:	4619      	mov	r1, r3
 800733e:	4603      	mov	r3, r0
 8007340:	4642      	mov	r2, r8
 8007342:	189b      	adds	r3, r3, r2
 8007344:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007348:	464b      	mov	r3, r9
 800734a:	460a      	mov	r2, r1
 800734c:	eb42 0303 	adc.w	r3, r2, r3
 8007350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007360:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007364:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007368:	460b      	mov	r3, r1
 800736a:	18db      	adds	r3, r3, r3
 800736c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800736e:	4613      	mov	r3, r2
 8007370:	eb42 0303 	adc.w	r3, r2, r3
 8007374:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007376:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800737a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800737e:	f7f9 fb75 	bl	8000a6c <__aeabi_uldivmod>
 8007382:	4602      	mov	r2, r0
 8007384:	460b      	mov	r3, r1
 8007386:	4b0d      	ldr	r3, [pc, #52]	@ (80073bc <UART_SetConfig+0x2d4>)
 8007388:	fba3 1302 	umull	r1, r3, r3, r2
 800738c:	095b      	lsrs	r3, r3, #5
 800738e:	2164      	movs	r1, #100	@ 0x64
 8007390:	fb01 f303 	mul.w	r3, r1, r3
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	00db      	lsls	r3, r3, #3
 8007398:	3332      	adds	r3, #50	@ 0x32
 800739a:	4a08      	ldr	r2, [pc, #32]	@ (80073bc <UART_SetConfig+0x2d4>)
 800739c:	fba2 2303 	umull	r2, r3, r2, r3
 80073a0:	095b      	lsrs	r3, r3, #5
 80073a2:	f003 0207 	and.w	r2, r3, #7
 80073a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4422      	add	r2, r4
 80073ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80073b0:	e106      	b.n	80075c0 <UART_SetConfig+0x4d8>
 80073b2:	bf00      	nop
 80073b4:	40011000 	.word	0x40011000
 80073b8:	40011400 	.word	0x40011400
 80073bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80073c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073c4:	2200      	movs	r2, #0
 80073c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80073ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80073ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80073d2:	4642      	mov	r2, r8
 80073d4:	464b      	mov	r3, r9
 80073d6:	1891      	adds	r1, r2, r2
 80073d8:	6239      	str	r1, [r7, #32]
 80073da:	415b      	adcs	r3, r3
 80073dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80073de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80073e2:	4641      	mov	r1, r8
 80073e4:	1854      	adds	r4, r2, r1
 80073e6:	4649      	mov	r1, r9
 80073e8:	eb43 0501 	adc.w	r5, r3, r1
 80073ec:	f04f 0200 	mov.w	r2, #0
 80073f0:	f04f 0300 	mov.w	r3, #0
 80073f4:	00eb      	lsls	r3, r5, #3
 80073f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80073fa:	00e2      	lsls	r2, r4, #3
 80073fc:	4614      	mov	r4, r2
 80073fe:	461d      	mov	r5, r3
 8007400:	4643      	mov	r3, r8
 8007402:	18e3      	adds	r3, r4, r3
 8007404:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007408:	464b      	mov	r3, r9
 800740a:	eb45 0303 	adc.w	r3, r5, r3
 800740e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800741e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007422:	f04f 0200 	mov.w	r2, #0
 8007426:	f04f 0300 	mov.w	r3, #0
 800742a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800742e:	4629      	mov	r1, r5
 8007430:	008b      	lsls	r3, r1, #2
 8007432:	4621      	mov	r1, r4
 8007434:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007438:	4621      	mov	r1, r4
 800743a:	008a      	lsls	r2, r1, #2
 800743c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007440:	f7f9 fb14 	bl	8000a6c <__aeabi_uldivmod>
 8007444:	4602      	mov	r2, r0
 8007446:	460b      	mov	r3, r1
 8007448:	4b60      	ldr	r3, [pc, #384]	@ (80075cc <UART_SetConfig+0x4e4>)
 800744a:	fba3 2302 	umull	r2, r3, r3, r2
 800744e:	095b      	lsrs	r3, r3, #5
 8007450:	011c      	lsls	r4, r3, #4
 8007452:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007456:	2200      	movs	r2, #0
 8007458:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800745c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007460:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007464:	4642      	mov	r2, r8
 8007466:	464b      	mov	r3, r9
 8007468:	1891      	adds	r1, r2, r2
 800746a:	61b9      	str	r1, [r7, #24]
 800746c:	415b      	adcs	r3, r3
 800746e:	61fb      	str	r3, [r7, #28]
 8007470:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007474:	4641      	mov	r1, r8
 8007476:	1851      	adds	r1, r2, r1
 8007478:	6139      	str	r1, [r7, #16]
 800747a:	4649      	mov	r1, r9
 800747c:	414b      	adcs	r3, r1
 800747e:	617b      	str	r3, [r7, #20]
 8007480:	f04f 0200 	mov.w	r2, #0
 8007484:	f04f 0300 	mov.w	r3, #0
 8007488:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800748c:	4659      	mov	r1, fp
 800748e:	00cb      	lsls	r3, r1, #3
 8007490:	4651      	mov	r1, sl
 8007492:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007496:	4651      	mov	r1, sl
 8007498:	00ca      	lsls	r2, r1, #3
 800749a:	4610      	mov	r0, r2
 800749c:	4619      	mov	r1, r3
 800749e:	4603      	mov	r3, r0
 80074a0:	4642      	mov	r2, r8
 80074a2:	189b      	adds	r3, r3, r2
 80074a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80074a8:	464b      	mov	r3, r9
 80074aa:	460a      	mov	r2, r1
 80074ac:	eb42 0303 	adc.w	r3, r2, r3
 80074b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80074b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80074be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80074c0:	f04f 0200 	mov.w	r2, #0
 80074c4:	f04f 0300 	mov.w	r3, #0
 80074c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80074cc:	4649      	mov	r1, r9
 80074ce:	008b      	lsls	r3, r1, #2
 80074d0:	4641      	mov	r1, r8
 80074d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074d6:	4641      	mov	r1, r8
 80074d8:	008a      	lsls	r2, r1, #2
 80074da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80074de:	f7f9 fac5 	bl	8000a6c <__aeabi_uldivmod>
 80074e2:	4602      	mov	r2, r0
 80074e4:	460b      	mov	r3, r1
 80074e6:	4611      	mov	r1, r2
 80074e8:	4b38      	ldr	r3, [pc, #224]	@ (80075cc <UART_SetConfig+0x4e4>)
 80074ea:	fba3 2301 	umull	r2, r3, r3, r1
 80074ee:	095b      	lsrs	r3, r3, #5
 80074f0:	2264      	movs	r2, #100	@ 0x64
 80074f2:	fb02 f303 	mul.w	r3, r2, r3
 80074f6:	1acb      	subs	r3, r1, r3
 80074f8:	011b      	lsls	r3, r3, #4
 80074fa:	3332      	adds	r3, #50	@ 0x32
 80074fc:	4a33      	ldr	r2, [pc, #204]	@ (80075cc <UART_SetConfig+0x4e4>)
 80074fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007502:	095b      	lsrs	r3, r3, #5
 8007504:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007508:	441c      	add	r4, r3
 800750a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800750e:	2200      	movs	r2, #0
 8007510:	673b      	str	r3, [r7, #112]	@ 0x70
 8007512:	677a      	str	r2, [r7, #116]	@ 0x74
 8007514:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007518:	4642      	mov	r2, r8
 800751a:	464b      	mov	r3, r9
 800751c:	1891      	adds	r1, r2, r2
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	415b      	adcs	r3, r3
 8007522:	60fb      	str	r3, [r7, #12]
 8007524:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007528:	4641      	mov	r1, r8
 800752a:	1851      	adds	r1, r2, r1
 800752c:	6039      	str	r1, [r7, #0]
 800752e:	4649      	mov	r1, r9
 8007530:	414b      	adcs	r3, r1
 8007532:	607b      	str	r3, [r7, #4]
 8007534:	f04f 0200 	mov.w	r2, #0
 8007538:	f04f 0300 	mov.w	r3, #0
 800753c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007540:	4659      	mov	r1, fp
 8007542:	00cb      	lsls	r3, r1, #3
 8007544:	4651      	mov	r1, sl
 8007546:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800754a:	4651      	mov	r1, sl
 800754c:	00ca      	lsls	r2, r1, #3
 800754e:	4610      	mov	r0, r2
 8007550:	4619      	mov	r1, r3
 8007552:	4603      	mov	r3, r0
 8007554:	4642      	mov	r2, r8
 8007556:	189b      	adds	r3, r3, r2
 8007558:	66bb      	str	r3, [r7, #104]	@ 0x68
 800755a:	464b      	mov	r3, r9
 800755c:	460a      	mov	r2, r1
 800755e:	eb42 0303 	adc.w	r3, r2, r3
 8007562:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	663b      	str	r3, [r7, #96]	@ 0x60
 800756e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007570:	f04f 0200 	mov.w	r2, #0
 8007574:	f04f 0300 	mov.w	r3, #0
 8007578:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800757c:	4649      	mov	r1, r9
 800757e:	008b      	lsls	r3, r1, #2
 8007580:	4641      	mov	r1, r8
 8007582:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007586:	4641      	mov	r1, r8
 8007588:	008a      	lsls	r2, r1, #2
 800758a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800758e:	f7f9 fa6d 	bl	8000a6c <__aeabi_uldivmod>
 8007592:	4602      	mov	r2, r0
 8007594:	460b      	mov	r3, r1
 8007596:	4b0d      	ldr	r3, [pc, #52]	@ (80075cc <UART_SetConfig+0x4e4>)
 8007598:	fba3 1302 	umull	r1, r3, r3, r2
 800759c:	095b      	lsrs	r3, r3, #5
 800759e:	2164      	movs	r1, #100	@ 0x64
 80075a0:	fb01 f303 	mul.w	r3, r1, r3
 80075a4:	1ad3      	subs	r3, r2, r3
 80075a6:	011b      	lsls	r3, r3, #4
 80075a8:	3332      	adds	r3, #50	@ 0x32
 80075aa:	4a08      	ldr	r2, [pc, #32]	@ (80075cc <UART_SetConfig+0x4e4>)
 80075ac:	fba2 2303 	umull	r2, r3, r2, r3
 80075b0:	095b      	lsrs	r3, r3, #5
 80075b2:	f003 020f 	and.w	r2, r3, #15
 80075b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4422      	add	r2, r4
 80075be:	609a      	str	r2, [r3, #8]
}
 80075c0:	bf00      	nop
 80075c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80075c6:	46bd      	mov	sp, r7
 80075c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075cc:	51eb851f 	.word	0x51eb851f

080075d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075d0:	b084      	sub	sp, #16
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b084      	sub	sp, #16
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
 80075da:	f107 001c 	add.w	r0, r7, #28
 80075de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80075e2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d123      	bne.n	8007632 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80075fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007612:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007616:	2b01      	cmp	r3, #1
 8007618:	d105      	bne.n	8007626 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 faa0 	bl	8007b6c <USB_CoreReset>
 800762c:	4603      	mov	r3, r0
 800762e:	73fb      	strb	r3, [r7, #15]
 8007630:	e01b      	b.n	800766a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 fa94 	bl	8007b6c <USB_CoreReset>
 8007644:	4603      	mov	r3, r0
 8007646:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007648:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800764c:	2b00      	cmp	r3, #0
 800764e:	d106      	bne.n	800765e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007654:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	639a      	str	r2, [r3, #56]	@ 0x38
 800765c:	e005      	b.n	800766a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007662:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800766a:	7fbb      	ldrb	r3, [r7, #30]
 800766c:	2b01      	cmp	r3, #1
 800766e:	d10b      	bne.n	8007688 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	f043 0206 	orr.w	r2, r3, #6
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	f043 0220 	orr.w	r2, r3, #32
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007688:	7bfb      	ldrb	r3, [r7, #15]
}
 800768a:	4618      	mov	r0, r3
 800768c:	3710      	adds	r7, #16
 800768e:	46bd      	mov	sp, r7
 8007690:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007694:	b004      	add	sp, #16
 8007696:	4770      	bx	lr

08007698 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	f023 0201 	bic.w	r2, r3, #1
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	370c      	adds	r7, #12
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr

080076ba <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80076ba:	b580      	push	{r7, lr}
 80076bc:	b084      	sub	sp, #16
 80076be:	af00      	add	r7, sp, #0
 80076c0:	6078      	str	r0, [r7, #4]
 80076c2:	460b      	mov	r3, r1
 80076c4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80076c6:	2300      	movs	r3, #0
 80076c8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80076d6:	78fb      	ldrb	r3, [r7, #3]
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d115      	bne.n	8007708 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80076e8:	200a      	movs	r0, #10
 80076ea:	f7fb fc7b 	bl	8002fe4 <HAL_Delay>
      ms += 10U;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	330a      	adds	r3, #10
 80076f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 fa2b 	bl	8007b50 <USB_GetMode>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d01e      	beq.n	800773e <USB_SetCurrentMode+0x84>
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2bc7      	cmp	r3, #199	@ 0xc7
 8007704:	d9f0      	bls.n	80076e8 <USB_SetCurrentMode+0x2e>
 8007706:	e01a      	b.n	800773e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007708:	78fb      	ldrb	r3, [r7, #3]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d115      	bne.n	800773a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800771a:	200a      	movs	r0, #10
 800771c:	f7fb fc62 	bl	8002fe4 <HAL_Delay>
      ms += 10U;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	330a      	adds	r3, #10
 8007724:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 fa12 	bl	8007b50 <USB_GetMode>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d005      	beq.n	800773e <USB_SetCurrentMode+0x84>
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2bc7      	cmp	r3, #199	@ 0xc7
 8007736:	d9f0      	bls.n	800771a <USB_SetCurrentMode+0x60>
 8007738:	e001      	b.n	800773e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	e005      	b.n	800774a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2bc8      	cmp	r3, #200	@ 0xc8
 8007742:	d101      	bne.n	8007748 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	e000      	b.n	800774a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3710      	adds	r7, #16
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007754:	b084      	sub	sp, #16
 8007756:	b580      	push	{r7, lr}
 8007758:	b086      	sub	sp, #24
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
 800775e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007762:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007766:	2300      	movs	r3, #0
 8007768:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800776e:	2300      	movs	r3, #0
 8007770:	613b      	str	r3, [r7, #16]
 8007772:	e009      	b.n	8007788 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	3340      	adds	r3, #64	@ 0x40
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	4413      	add	r3, r2
 800777e:	2200      	movs	r2, #0
 8007780:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	3301      	adds	r3, #1
 8007786:	613b      	str	r3, [r7, #16]
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	2b0e      	cmp	r3, #14
 800778c:	d9f2      	bls.n	8007774 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800778e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007792:	2b00      	cmp	r3, #0
 8007794:	d11c      	bne.n	80077d0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077a4:	f043 0302 	orr.w	r3, r3, #2
 80077a8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ba:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077c6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80077ce:	e00b      	b.n	80077e8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80077ee:	461a      	mov	r2, r3
 80077f0:	2300      	movs	r3, #0
 80077f2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80077f4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d10d      	bne.n	8007818 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80077fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007800:	2b00      	cmp	r3, #0
 8007802:	d104      	bne.n	800780e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007804:	2100      	movs	r1, #0
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 f968 	bl	8007adc <USB_SetDevSpeed>
 800780c:	e008      	b.n	8007820 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800780e:	2101      	movs	r1, #1
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 f963 	bl	8007adc <USB_SetDevSpeed>
 8007816:	e003      	b.n	8007820 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007818:	2103      	movs	r1, #3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 f95e 	bl	8007adc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007820:	2110      	movs	r1, #16
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f8fa 	bl	8007a1c <USB_FlushTxFifo>
 8007828:	4603      	mov	r3, r0
 800782a:	2b00      	cmp	r3, #0
 800782c:	d001      	beq.n	8007832 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 f924 	bl	8007a80 <USB_FlushRxFifo>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d001      	beq.n	8007842 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007848:	461a      	mov	r2, r3
 800784a:	2300      	movs	r3, #0
 800784c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007854:	461a      	mov	r2, r3
 8007856:	2300      	movs	r3, #0
 8007858:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007860:	461a      	mov	r2, r3
 8007862:	2300      	movs	r3, #0
 8007864:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007866:	2300      	movs	r3, #0
 8007868:	613b      	str	r3, [r7, #16]
 800786a:	e043      	b.n	80078f4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	015a      	lsls	r2, r3, #5
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	4413      	add	r3, r2
 8007874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800787e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007882:	d118      	bne.n	80078b6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d10a      	bne.n	80078a0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	015a      	lsls	r2, r3, #5
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	4413      	add	r3, r2
 8007892:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007896:	461a      	mov	r2, r3
 8007898:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800789c:	6013      	str	r3, [r2, #0]
 800789e:	e013      	b.n	80078c8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	015a      	lsls	r2, r3, #5
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4413      	add	r3, r2
 80078a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078ac:	461a      	mov	r2, r3
 80078ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80078b2:	6013      	str	r3, [r2, #0]
 80078b4:	e008      	b.n	80078c8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	015a      	lsls	r2, r3, #5
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	4413      	add	r3, r2
 80078be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078c2:	461a      	mov	r2, r3
 80078c4:	2300      	movs	r3, #0
 80078c6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	015a      	lsls	r2, r3, #5
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	4413      	add	r3, r2
 80078d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078d4:	461a      	mov	r2, r3
 80078d6:	2300      	movs	r3, #0
 80078d8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	015a      	lsls	r2, r3, #5
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	4413      	add	r3, r2
 80078e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078e6:	461a      	mov	r2, r3
 80078e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80078ec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	3301      	adds	r3, #1
 80078f2:	613b      	str	r3, [r7, #16]
 80078f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80078f8:	461a      	mov	r2, r3
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d3b5      	bcc.n	800786c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007900:	2300      	movs	r3, #0
 8007902:	613b      	str	r3, [r7, #16]
 8007904:	e043      	b.n	800798e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	015a      	lsls	r2, r3, #5
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	4413      	add	r3, r2
 800790e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007918:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800791c:	d118      	bne.n	8007950 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10a      	bne.n	800793a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	015a      	lsls	r2, r3, #5
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	4413      	add	r3, r2
 800792c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007930:	461a      	mov	r2, r3
 8007932:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007936:	6013      	str	r3, [r2, #0]
 8007938:	e013      	b.n	8007962 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	015a      	lsls	r2, r3, #5
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	4413      	add	r3, r2
 8007942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007946:	461a      	mov	r2, r3
 8007948:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800794c:	6013      	str	r3, [r2, #0]
 800794e:	e008      	b.n	8007962 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	015a      	lsls	r2, r3, #5
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	4413      	add	r3, r2
 8007958:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800795c:	461a      	mov	r2, r3
 800795e:	2300      	movs	r3, #0
 8007960:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	015a      	lsls	r2, r3, #5
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	4413      	add	r3, r2
 800796a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800796e:	461a      	mov	r2, r3
 8007970:	2300      	movs	r3, #0
 8007972:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	015a      	lsls	r2, r3, #5
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	4413      	add	r3, r2
 800797c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007980:	461a      	mov	r2, r3
 8007982:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007986:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	3301      	adds	r3, #1
 800798c:	613b      	str	r3, [r7, #16]
 800798e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007992:	461a      	mov	r2, r3
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	4293      	cmp	r3, r2
 8007998:	d3b5      	bcc.n	8007906 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80079a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079ac:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80079ba:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80079bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d105      	bne.n	80079d0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	699b      	ldr	r3, [r3, #24]
 80079c8:	f043 0210 	orr.w	r2, r3, #16
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	699a      	ldr	r2, [r3, #24]
 80079d4:	4b10      	ldr	r3, [pc, #64]	@ (8007a18 <USB_DevInit+0x2c4>)
 80079d6:	4313      	orrs	r3, r2
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80079dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d005      	beq.n	80079f0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	699b      	ldr	r3, [r3, #24]
 80079e8:	f043 0208 	orr.w	r2, r3, #8
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80079f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d107      	bne.n	8007a08 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	699b      	ldr	r3, [r3, #24]
 80079fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a00:	f043 0304 	orr.w	r3, r3, #4
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007a08:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3718      	adds	r7, #24
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007a14:	b004      	add	sp, #16
 8007a16:	4770      	bx	lr
 8007a18:	803c3800 	.word	0x803c3800

08007a1c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b085      	sub	sp, #20
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a26:	2300      	movs	r3, #0
 8007a28:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a36:	d901      	bls.n	8007a3c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007a38:	2303      	movs	r3, #3
 8007a3a:	e01b      	b.n	8007a74 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	daf2      	bge.n	8007a2a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007a44:	2300      	movs	r3, #0
 8007a46:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	019b      	lsls	r3, r3, #6
 8007a4c:	f043 0220 	orr.w	r2, r3, #32
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	3301      	adds	r3, #1
 8007a58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a60:	d901      	bls.n	8007a66 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007a62:	2303      	movs	r3, #3
 8007a64:	e006      	b.n	8007a74 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	f003 0320 	and.w	r3, r3, #32
 8007a6e:	2b20      	cmp	r3, #32
 8007a70:	d0f0      	beq.n	8007a54 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007a72:	2300      	movs	r3, #0
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3714      	adds	r7, #20
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b085      	sub	sp, #20
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	3301      	adds	r3, #1
 8007a90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a98:	d901      	bls.n	8007a9e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e018      	b.n	8007ad0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	daf2      	bge.n	8007a8c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2210      	movs	r2, #16
 8007aae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007abc:	d901      	bls.n	8007ac2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	e006      	b.n	8007ad0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	f003 0310 	and.w	r3, r3, #16
 8007aca:	2b10      	cmp	r3, #16
 8007acc:	d0f0      	beq.n	8007ab0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3714      	adds	r7, #20
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b085      	sub	sp, #20
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	78fb      	ldrb	r3, [r7, #3]
 8007af6:	68f9      	ldr	r1, [r7, #12]
 8007af8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007afc:	4313      	orrs	r3, r2
 8007afe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007b00:	2300      	movs	r3, #0
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3714      	adds	r7, #20
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr

08007b0e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007b0e:	b480      	push	{r7}
 8007b10:	b085      	sub	sp, #20
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007b28:	f023 0303 	bic.w	r3, r3, #3
 8007b2c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b3c:	f043 0302 	orr.w	r3, r3, #2
 8007b40:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007b42:	2300      	movs	r3, #0
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3714      	adds	r7, #20
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	695b      	ldr	r3, [r3, #20]
 8007b5c:	f003 0301 	and.w	r3, r3, #1
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b085      	sub	sp, #20
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b74:	2300      	movs	r3, #0
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b84:	d901      	bls.n	8007b8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007b86:	2303      	movs	r3, #3
 8007b88:	e01b      	b.n	8007bc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	daf2      	bge.n	8007b78 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007b92:	2300      	movs	r3, #0
 8007b94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	691b      	ldr	r3, [r3, #16]
 8007b9a:	f043 0201 	orr.w	r2, r3, #1
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bae:	d901      	bls.n	8007bb4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	e006      	b.n	8007bc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	691b      	ldr	r3, [r3, #16]
 8007bb8:	f003 0301 	and.w	r3, r3, #1
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d0f0      	beq.n	8007ba2 <USB_CoreReset+0x36>

  return HAL_OK;
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr

08007bce <ATC_Malloc>:
void              ATC_TempCallback(const char *str);

/***********************************************************************************************************/

void* ATC_Malloc(size_t size)
{
 8007bce:	b580      	push	{r7, lr}
 8007bd0:	b084      	sub	sp, #16
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
  void *ptr = NULL;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	60fb      	str	r3, [r7, #12]
#if ATC_RTOS == ATC_RTOS_DISABLE
  ptr = malloc(size);
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 fba8 	bl	8008330 <malloc>
 8007be0:	4603      	mov	r3, r0
 8007be2:	60fb      	str	r3, [r7, #12]
#elif (ATC_RTOS == ATC_RTOS_CMSIS_V1) || (ATC_RTOS == ATC_RTOS_CMSIS_V2)
  ptr = pvPortMalloc(size);
#elif ATC_RTOS == ATC_RTOS_THREADX
  ??
#endif
  return ptr;
 8007be4:	68fb      	ldr	r3, [r7, #12]
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3710      	adds	r7, #16
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <ATC_Free>:

/***********************************************************************************************************/

void ATC_Free(void** ptr)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b082      	sub	sp, #8
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
  if (ptr != NULL && *ptr != NULL)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00b      	beq.n	8007c14 <ATC_Free+0x26>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d007      	beq.n	8007c14 <ATC_Free+0x26>
  {
#if ATC_RTOS == ATC_RTOS_DISABLE
    free(*ptr);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f000 fb99 	bl	8008340 <free>
#elif (ATC_RTOS == ATC_RTOS_CMSIS_V1) || (ATC_RTOS == ATC_RTOS_CMSIS_V2)
    vPortFree(*ptr);
#elif ATC_RTOS == ATC_RTOS_THREADX
    ??
#endif
     *ptr = NULL;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	601a      	str	r2, [r3, #0]
  }
}
 8007c14:	bf00      	nop
 8007c16:	3708      	adds	r7, #8
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <ATC_RxFlush>:

/***********************************************************************************************************/

void ATC_RxFlush(ATC_HandleTypeDef* hAtc)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b082      	sub	sp, #8
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  hAtc->RxIndex = 0;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	831a      	strh	r2, [r3, #24]
  memset(hAtc->pReadBuff, 0, hAtc->Size);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	8a9b      	ldrh	r3, [r3, #20]
 8007c32:	461a      	mov	r2, r3
 8007c34:	2100      	movs	r1, #0
 8007c36:	f000 fee7 	bl	8008a08 <memset>
}
 8007c3a:	bf00      	nop
 8007c3c:	3708      	adds	r7, #8
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <ATC_TxRaw>:

/***********************************************************************************************************/

bool ATC_TxRaw(ATC_HandleTypeDef* hAtc, const uint8_t* Data, uint16_t Len)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b086      	sub	sp, #24
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	60f8      	str	r0, [r7, #12]
 8007c4a:	60b9      	str	r1, [r7, #8]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	80fb      	strh	r3, [r7, #6]
  bool answer = false;
 8007c50:	2300      	movs	r3, #0
 8007c52:	75fb      	strb	r3, [r7, #23]
    {
      dprintf("%c", Data[i]);
    }
    dprintf("\r\n");
#endif
    hAtc->TxLen = Len;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	88fa      	ldrh	r2, [r7, #6]
 8007c58:	835a      	strh	r2, [r3, #26]
    if (HAL_UART_Transmit_DMA(hAtc->hUart, Data, Len) != HAL_OK)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	88fa      	ldrh	r2, [r7, #6]
 8007c60:	68b9      	ldr	r1, [r7, #8]
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7fe f8d0 	bl	8005e08 <HAL_UART_Transmit_DMA>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d102      	bne.n	8007c74 <ATC_TxRaw+0x32>
    {
      break;
    }
    answer = true;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	75fb      	strb	r3, [r7, #23]
 8007c72:	e000      	b.n	8007c76 <ATC_TxRaw+0x34>
      break;
 8007c74:	bf00      	nop

  } while (0);

  return answer;
 8007c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <ATC_TxBusy>:

/***********************************************************************************************************/

bool ATC_TxBusy(ATC_HandleTypeDef* hAtc)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b082      	sub	sp, #8
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX))
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	f7fe fdb5 	bl	80067fc <HAL_UART_GetState>
 8007c92:	4603      	mov	r3, r0
 8007c94:	2b21      	cmp	r3, #33	@ 0x21
 8007c96:	d007      	beq.n	8007ca8 <ATC_TxBusy+0x28>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f7fe fdad 	bl	80067fc <HAL_UART_GetState>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b23      	cmp	r3, #35	@ 0x23
 8007ca6:	d101      	bne.n	8007cac <ATC_TxBusy+0x2c>
  {
    return true;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e000      	b.n	8007cae <ATC_TxBusy+0x2e>
  }
  else
  {
    return false;
 8007cac:	2300      	movs	r3, #0
  }
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3708      	adds	r7, #8
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}

08007cb6 <ATC_TxWait>:

/***********************************************************************************************************/

bool ATC_TxWait(ATC_HandleTypeDef* hAtc, uint32_t Timeout)
{
 8007cb6:	b580      	push	{r7, lr}
 8007cb8:	b084      	sub	sp, #16
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
 8007cbe:	6039      	str	r1, [r7, #0]
  bool answer = false;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	73fb      	strb	r3, [r7, #15]
  uint32_t start_time = HAL_GetTick();
 8007cc4:	f7fb f982 	bl	8002fcc <HAL_GetTick>
 8007cc8:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    ATC_Delay(1);
 8007cca:	2001      	movs	r0, #1
 8007ccc:	f000 fb20 	bl	8008310 <ATC_Delay>
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_READY))
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f7fe fd91 	bl	80067fc <HAL_UART_GetState>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b22      	cmp	r3, #34	@ 0x22
 8007cde:	d007      	beq.n	8007cf0 <ATC_TxWait+0x3a>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f7fe fd89 	bl	80067fc <HAL_UART_GetState>
 8007cea:	4603      	mov	r3, r0
 8007cec:	2b20      	cmp	r3, #32
 8007cee:	d102      	bne.n	8007cf6 <ATC_TxWait+0x40>
    {
      answer = true;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	73fb      	strb	r3, [r7, #15]
      break;
 8007cf4:	e01c      	b.n	8007d30 <ATC_TxWait+0x7a>
    }
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_ERROR) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_TIMEOUT))
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f7fe fd7e 	bl	80067fc <HAL_UART_GetState>
 8007d00:	4603      	mov	r3, r0
 8007d02:	2be0      	cmp	r3, #224	@ 0xe0
 8007d04:	d014      	beq.n	8007d30 <ATC_TxWait+0x7a>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f7fe fd76 	bl	80067fc <HAL_UART_GetState>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2ba0      	cmp	r3, #160	@ 0xa0
 8007d14:	d00c      	beq.n	8007d30 <ATC_TxWait+0x7a>
    {
      break;
    }
    if (HAL_GetTick() - start_time >= Timeout)
 8007d16:	f7fb f959 	bl	8002fcc <HAL_GetTick>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	683a      	ldr	r2, [r7, #0]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d8d1      	bhi.n	8007cca <ATC_TxWait+0x14>
    {
      HAL_UART_AbortTransmit(hAtc->hUart);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f7fe f996 	bl	800605c <HAL_UART_AbortTransmit>
      break;
    }
  }

  return answer;
 8007d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3710      	adds	r7, #16
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}

08007d3a <ATC_CheckEvents>:

/***********************************************************************************************************/

void ATC_CheckEvents(ATC_HandleTypeDef* hAtc)
{
 8007d3a:	b580      	push	{r7, lr}
 8007d3c:	b084      	sub	sp, #16
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
  if (hAtc->RxIndex > 0)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	8b1b      	ldrh	r3, [r3, #24]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d024      	beq.n	8007d94 <ATC_CheckEvents+0x5a>
  {
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	60fb      	str	r3, [r7, #12]
 8007d4e:	e019      	b.n	8007d84 <ATC_CheckEvents+0x4a>
    {
      char *found = strstr((char*)hAtc->pReadBuff, hAtc->psEvents[ev].Event);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	68da      	ldr	r2, [r3, #12]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	00db      	lsls	r3, r3, #3
 8007d5c:	4413      	add	r3, r2
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4619      	mov	r1, r3
 8007d62:	f000 fe7b 	bl	8008a5c <strstr>
 8007d66:	60b8      	str	r0, [r7, #8]
      if (found != NULL)
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d007      	beq.n	8007d7e <ATC_CheckEvents+0x44>
      {
        hAtc->psEvents[ev].EventCallback(found);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	68da      	ldr	r2, [r3, #12]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	00db      	lsls	r3, r3, #3
 8007d76:	4413      	add	r3, r2
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	68b8      	ldr	r0, [r7, #8]
 8007d7c:	4798      	blx	r3
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	3301      	adds	r3, #1
 8007d82:	60fb      	str	r3, [r7, #12]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	691b      	ldr	r3, [r3, #16]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d3e0      	bcc.n	8007d50 <ATC_CheckEvents+0x16>
      }
    }
    ATC_RxFlush(hAtc);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f7ff ff44 	bl	8007c1c <ATC_RxFlush>
  }
}
 8007d94:	bf00      	nop
 8007d96:	3710      	adds	r7, #16
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <ATC_CheckResponse>:

/***********************************************************************************************************/

uint8_t ATC_CheckResponse(ATC_HandleTypeDef* hAtc, char** ppFound)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
 8007da6:	2300      	movs	r3, #0
 8007da8:	73fb      	strb	r3, [r7, #15]
  if (hAtc->RxIndex > 0)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	8b1b      	ldrh	r3, [r3, #24]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d023      	beq.n	8007dfa <ATC_CheckResponse+0x5e>
  {
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 8007db2:	2300      	movs	r3, #0
 8007db4:	81bb      	strh	r3, [r7, #12]
 8007db6:	e01b      	b.n	8007df0 <ATC_CheckResponse+0x54>
    {
      char *found = strstr((char*)hAtc->pReadBuff, (char*)hAtc->ppResp[i]);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007dbc:	89ba      	ldrh	r2, [r7, #12]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	320a      	adds	r2, #10
 8007dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	f000 fe48 	bl	8008a5c <strstr>
 8007dcc:	60b8      	str	r0, [r7, #8]
      if (found != NULL)
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00a      	beq.n	8007dea <ATC_CheckResponse+0x4e>
      {
        if (ppFound != NULL)
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d002      	beq.n	8007de0 <ATC_CheckResponse+0x44>
        {
          *ppFound = found;
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	68ba      	ldr	r2, [r7, #8]
 8007dde:	601a      	str	r2, [r3, #0]
        }
        index = i + 1;
 8007de0:	89bb      	ldrh	r3, [r7, #12]
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	3301      	adds	r3, #1
 8007de6:	73fb      	strb	r3, [r7, #15]
        break;
 8007de8:	e007      	b.n	8007dfa <ATC_CheckResponse+0x5e>
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 8007dea:	89bb      	ldrh	r3, [r7, #12]
 8007dec:	3301      	adds	r3, #1
 8007dee:	81bb      	strh	r3, [r7, #12]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	8adb      	ldrh	r3, [r3, #22]
 8007df4:	89ba      	ldrh	r2, [r7, #12]
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d3de      	bcc.n	8007db8 <ATC_CheckResponse+0x1c>
      }
    }
  }
  return index;
 8007dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <ATC_CheckErrors>:

/***********************************************************************************************************/

void ATC_CheckErrors(ATC_HandleTypeDef* hAtc)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b082      	sub	sp, #8
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  if (HAL_UART_GetError(hAtc->hUart) != HAL_UART_ERROR_NONE)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4618      	mov	r0, r3
 8007e12:	f7fe fd11 	bl	8006838 <HAL_UART_GetError>
 8007e16:	4603      	mov	r3, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d01e      	beq.n	8007e5a <ATC_CheckErrors+0x56>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2200      	movs	r2, #0
 8007e24:	601a      	str	r2, [r3, #0]
    HAL_UART_AbortReceive(hAtc->hUart);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7fe f97e 	bl	800612c <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6818      	ldr	r0, [r3, #0]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	69d9      	ldr	r1, [r3, #28]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	8a9b      	ldrh	r3, [r3, #20]
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	f7fe f8b0 	bl	8005fa2 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f022 0208 	bic.w	r2, r2, #8
 8007e58:	601a      	str	r2, [r3, #0]
  }
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f7fe fccc 	bl	80067fc <HAL_UART_GetState>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b22      	cmp	r3, #34	@ 0x22
 8007e68:	d026      	beq.n	8007eb8 <ATC_CheckErrors+0xb4>
      (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX)))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7fe fcc4 	bl	80067fc <HAL_UART_GetState>
 8007e74:	4603      	mov	r3, r0
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 8007e76:	2b23      	cmp	r3, #35	@ 0x23
 8007e78:	d01e      	beq.n	8007eb8 <ATC_CheckErrors+0xb4>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2200      	movs	r2, #0
 8007e82:	601a      	str	r2, [r3, #0]
    HAL_UART_AbortReceive(hAtc->hUart);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7fe f94f 	bl	800612c <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6818      	ldr	r0, [r3, #0]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	69d9      	ldr	r1, [r3, #28]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	8a9b      	ldrh	r3, [r3, #20]
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	f7fe f881 	bl	8005fa2 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f022 0208 	bic.w	r2, r2, #8
 8007eb6:	601a      	str	r2, [r3, #0]
  }
}
 8007eb8:	bf00      	nop
 8007eba:	3708      	adds	r7, #8
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}

08007ec0 <ATC_Init>:
  * @param  BufferSize: Size of the RX buffer. It needs 2X memory.
  * @param  pName: Name identifier for the ATC.
  * @retval true if initialization is successful, false otherwise.
  */
bool ATC_Init(ATC_HandleTypeDef* hAtc, UART_HandleTypeDef* hUart, uint16_t BufferSize, const char* pName)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b086      	sub	sp, #24
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	603b      	str	r3, [r7, #0]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	80fb      	strh	r3, [r7, #6]
  bool answer = false;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	75fb      	strb	r3, [r7, #23]
  do
  {
    if (hAtc == NULL || hUart == NULL)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d074      	beq.n	8007fc4 <ATC_Init+0x104>
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d071      	beq.n	8007fc4 <ATC_Init+0x104>
    {
      break;
    }
    memset(hAtc, 0, sizeof(ATC_HandleTypeDef));
 8007ee0:	223c      	movs	r2, #60	@ 0x3c
 8007ee2:	2100      	movs	r1, #0
 8007ee4:	68f8      	ldr	r0, [r7, #12]
 8007ee6:	f000 fd8f 	bl	8008a08 <memset>
    if (pName != NULL)
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d006      	beq.n	8007efe <ATC_Init+0x3e>
    {
      strncpy(hAtc->Name, pName, sizeof(hAtc->Name) - 1);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	3304      	adds	r3, #4
 8007ef4:	2207      	movs	r2, #7
 8007ef6:	6839      	ldr	r1, [r7, #0]
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f000 fd9c 	bl	8008a36 <strncpy>
    }
    hAtc->hUart = hUart;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	68ba      	ldr	r2, [r7, #8]
 8007f02:	601a      	str	r2, [r3, #0]
    hAtc->pRxBuff = ATC_Malloc(BufferSize);
 8007f04:	88fb      	ldrh	r3, [r7, #6]
 8007f06:	4618      	mov	r0, r3
 8007f08:	f7ff fe61 	bl	8007bce <ATC_Malloc>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	61da      	str	r2, [r3, #28]
    if (hAtc->pRxBuff != NULL)
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	69db      	ldr	r3, [r3, #28]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d04d      	beq.n	8007fb6 <ATC_Init+0xf6>
    {
      memset(hAtc->pRxBuff, 0, BufferSize);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	69db      	ldr	r3, [r3, #28]
 8007f1e:	88fa      	ldrh	r2, [r7, #6]
 8007f20:	2100      	movs	r1, #0
 8007f22:	4618      	mov	r0, r3
 8007f24:	f000 fd70 	bl	8008a08 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC RX BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->pTxBuff = ATC_Malloc(BufferSize);
 8007f28:	88fb      	ldrh	r3, [r7, #6]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f7ff fe4f 	bl	8007bce <ATC_Malloc>
 8007f30:	4602      	mov	r2, r0
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	621a      	str	r2, [r3, #32]
    if (hAtc->pTxBuff != NULL)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6a1b      	ldr	r3, [r3, #32]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d03d      	beq.n	8007fba <ATC_Init+0xfa>
    {
      memset(hAtc->pTxBuff, 0, BufferSize);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	88fa      	ldrh	r2, [r7, #6]
 8007f44:	2100      	movs	r1, #0
 8007f46:	4618      	mov	r0, r3
 8007f48:	f000 fd5e 	bl	8008a08 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC TX BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->pReadBuff = ATC_Malloc(BufferSize);
 8007f4c:	88fb      	ldrh	r3, [r7, #6]
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7ff fe3d 	bl	8007bce <ATC_Malloc>
 8007f54:	4602      	mov	r2, r0
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hAtc->pReadBuff != NULL)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d02d      	beq.n	8007fbe <ATC_Init+0xfe>
    {
      memset(hAtc->pReadBuff, 0, BufferSize);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f66:	88fa      	ldrh	r2, [r7, #6]
 8007f68:	2100      	movs	r1, #0
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f000 fd4c 	bl	8008a08 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC READ BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->Size = BufferSize;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	88fa      	ldrh	r2, [r7, #6]
 8007f74:	829a      	strh	r2, [r3, #20]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	601a      	str	r2, [r3, #0]
    if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) != HAL_OK)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	6818      	ldr	r0, [r3, #0]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	69d9      	ldr	r1, [r3, #28]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	8a9b      	ldrh	r3, [r3, #20]
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	f7fe f808 	bl	8005fa2 <HAL_UARTEx_ReceiveToIdle_DMA>
 8007f92:	4603      	mov	r3, r0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d114      	bne.n	8007fc2 <ATC_Init+0x102>
    {
      dprintf("ATC<%s> - ERROR ENABLE RX DMA\r\n", hAtc->Name);
      break;
    }
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f022 0208 	bic.w	r2, r2, #8
 8007fae:	601a      	str	r2, [r3, #0]
    answer = true;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	75fb      	strb	r3, [r7, #23]
 8007fb4:	e006      	b.n	8007fc4 <ATC_Init+0x104>
      break;
 8007fb6:	bf00      	nop
 8007fb8:	e004      	b.n	8007fc4 <ATC_Init+0x104>
      break;
 8007fba:	bf00      	nop
 8007fbc:	e002      	b.n	8007fc4 <ATC_Init+0x104>
      break;
 8007fbe:	bf00      	nop
 8007fc0:	e000      	b.n	8007fc4 <ATC_Init+0x104>
      break;
 8007fc2:	bf00      	nop

  } while (0);

  if (answer == false)
 8007fc4:	7dfb      	ldrb	r3, [r7, #23]
 8007fc6:	f083 0301 	eor.w	r3, r3, #1
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d016      	beq.n	8007ffe <ATC_Init+0x13e>
  {
    if (hAtc->pRxBuff != NULL)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	69db      	ldr	r3, [r3, #28]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d004      	beq.n	8007fe2 <ATC_Init+0x122>
    {
      ATC_Free((void**)&hAtc->pRxBuff);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	331c      	adds	r3, #28
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f7ff fe06 	bl	8007bee <ATC_Free>
    }
    if (hAtc->pReadBuff != NULL)
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d004      	beq.n	8007ff4 <ATC_Init+0x134>
    {
      ATC_Free((void**)&hAtc->pReadBuff);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	3324      	adds	r3, #36	@ 0x24
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7ff fdfd 	bl	8007bee <ATC_Free>
    }
    memset(hAtc, 0, sizeof(ATC_HandleTypeDef));
 8007ff4:	223c      	movs	r2, #60	@ 0x3c
 8007ff6:	2100      	movs	r1, #0
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f000 fd05 	bl	8008a08 <memset>
  }
  else
  {
    dprintf("ATC<%s> - INIT DONE\r\n", hAtc->Name);
  }
  return answer;
 8007ffe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008000:	4618      	mov	r0, r3
 8008002:	3718      	adds	r7, #24
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <ATC_SetEvents>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  psEvents: Pointer to the event handler structure.
  * @retval true if events are set successfully, false otherwise.
  */
bool ATC_SetEvents(ATC_HandleTypeDef* hAtc, const ATC_EventTypeDef* psEvents)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  bool answer = false;
 8008012:	2300      	movs	r3, #0
 8008014:	73fb      	strb	r3, [r7, #15]
  uint32_t ev = 0;
 8008016:	2300      	movs	r3, #0
 8008018:	60bb      	str	r3, [r7, #8]
  do
  {
    if (hAtc == NULL)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d01d      	beq.n	800805c <ATC_SetEvents+0x54>
    {
      break;
    }
    if (psEvents == NULL)
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d01c      	beq.n	8008060 <ATC_SetEvents+0x58>
    {
      break;
    }
    while ((psEvents[ev].Event != NULL) && (psEvents[ev].EventCallback != NULL))
 8008026:	e002      	b.n	800802e <ATC_SetEvents+0x26>
    {
      ev++;
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	3301      	adds	r3, #1
 800802c:	60bb      	str	r3, [r7, #8]
    while ((psEvents[ev].Event != NULL) && (psEvents[ev].EventCallback != NULL))
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	00db      	lsls	r3, r3, #3
 8008032:	683a      	ldr	r2, [r7, #0]
 8008034:	4413      	add	r3, r2
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d006      	beq.n	800804a <ATC_SetEvents+0x42>
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	00db      	lsls	r3, r3, #3
 8008040:	683a      	ldr	r2, [r7, #0]
 8008042:	4413      	add	r3, r2
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1ee      	bne.n	8008028 <ATC_SetEvents+0x20>
    }
    hAtc->psEvents = (ATC_EventTypeDef*)psEvents;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	683a      	ldr	r2, [r7, #0]
 800804e:	60da      	str	r2, [r3, #12]
    hAtc->Events = ev;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	68ba      	ldr	r2, [r7, #8]
 8008054:	611a      	str	r2, [r3, #16]
    answer = true;
 8008056:	2301      	movs	r3, #1
 8008058:	73fb      	strb	r3, [r7, #15]
 800805a:	e002      	b.n	8008062 <ATC_SetEvents+0x5a>
      break;
 800805c:	bf00      	nop
 800805e:	e000      	b.n	8008062 <ATC_SetEvents+0x5a>
      break;
 8008060:	bf00      	nop

  } while (0);

  return answer;
 8008062:	7bfb      	ldrb	r3, [r7, #15]
}
 8008064:	4618      	mov	r0, r3
 8008066:	3714      	adds	r7, #20
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <ATC_Loop>:
  * @brief  Main loop for processing ATC events and errors.
  * @param  hAtc: Pointer to the ATC handle.
  * @retval None.
  */
void ATC_Loop(ATC_HandleTypeDef* hAtc)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b082      	sub	sp, #8
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  ATC_CheckErrors(hAtc);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7ff fec3 	bl	8007e04 <ATC_CheckErrors>
  ATC_CheckEvents(hAtc);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f7ff fe5b 	bl	8007d3a <ATC_CheckEvents>
}
 8008084:	bf00      	nop
 8008086:	3708      	adds	r7, #8
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <ATC_SendReceive>:
  * @param  Items: Number of String for Searching
  * @param  ...: Variable arguments for expected responses.
  * @retval Response index if found, error code otherwise.
  */
int ATC_SendReceive(ATC_HandleTypeDef* hAtc, const char* pCommand, uint32_t TxTimeout, char** ppResp, uint32_t RxTimeout, uint8_t Items, ...)
{
 800808c:	b590      	push	{r4, r7, lr}
 800808e:	b08d      	sub	sp, #52	@ 0x34
 8008090:	af00      	add	r7, sp, #0
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	607a      	str	r2, [r7, #4]
 8008098:	603b      	str	r3, [r7, #0]
  int answer = ATC_RESP_NOT_FOUND;
 800809a:	2300      	movs	r3, #0
 800809c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (ATC_TxBusy(hAtc) == true)
 800809e:	68f8      	ldr	r0, [r7, #12]
 80080a0:	f7ff fdee 	bl	8007c80 <ATC_TxBusy>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d002      	beq.n	80080b0 <ATC_SendReceive+0x24>
  {
    return ATC_RESP_TX_BUSY;
 80080aa:	f06f 0303 	mvn.w	r3, #3
 80080ae:	e0c8      	b.n	8008242 <ATC_SendReceive+0x1b6>
  }
  if (Items > ATC_RESP_MAX)
 80080b0:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80080b4:	2b05      	cmp	r3, #5
 80080b6:	d902      	bls.n	80080be <ATC_SendReceive+0x32>
  {
    return ATC_RESP_ITEMS;
 80080b8:	f06f 0304 	mvn.w	r3, #4
 80080bc:	e0c1      	b.n	8008242 <ATC_SendReceive+0x1b6>
  }
  ATC_CheckErrors(hAtc);
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f7ff fea0 	bl	8007e04 <ATC_CheckErrors>
  va_list args;
  va_start(args, Items);
 80080c4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80080c8:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < Items; i++)
 80080ca:	2300      	movs	r3, #0
 80080cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080ce:	e04b      	b.n	8008168 <ATC_SendReceive+0xdc>
  {
    char *arg = va_arg(args, char*);
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	1d1a      	adds	r2, r3, #4
 80080d4:	617a      	str	r2, [r7, #20]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	61bb      	str	r3, [r7, #24]
    hAtc->ppResp[i] = (uint8_t*) ATC_Malloc(strlen(arg) + 1);
 80080da:	69b8      	ldr	r0, [r7, #24]
 80080dc:	f7f8 f878 	bl	80001d0 <strlen>
 80080e0:	4603      	mov	r3, r0
 80080e2:	3301      	adds	r3, #1
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7ff fd72 	bl	8007bce <ATC_Malloc>
 80080ea:	4601      	mov	r1, r0
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080f0:	320a      	adds	r2, #10
 80080f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    if (hAtc->ppResp[i] == NULL)
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080fa:	320a      	adds	r2, #10
 80080fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d119      	bne.n	8008138 <ATC_SendReceive+0xac>
    {
      for (uint8_t j = 0; j < i; j++)
 8008104:	2300      	movs	r3, #0
 8008106:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800810a:	e00d      	b.n	8008128 <ATC_SendReceive+0x9c>
      {
        ATC_Free((void**)&hAtc->ppResp[j]);
 800810c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008110:	330a      	adds	r3, #10
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	68fa      	ldr	r2, [r7, #12]
 8008116:	4413      	add	r3, r2
 8008118:	4618      	mov	r0, r3
 800811a:	f7ff fd68 	bl	8007bee <ATC_Free>
      for (uint8_t j = 0; j < i; j++)
 800811e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008122:	3301      	adds	r3, #1
 8008124:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008128:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800812c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800812e:	429a      	cmp	r2, r3
 8008130:	dcec      	bgt.n	800810c <ATC_SendReceive+0x80>
      }
      return ATC_RESP_MEM_ERROR;
 8008132:	f06f 0302 	mvn.w	r3, #2
 8008136:	e084      	b.n	8008242 <ATC_SendReceive+0x1b6>
    }
    strcpy((char*) hAtc->ppResp[i], arg);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800813c:	320a      	adds	r2, #10
 800813e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008142:	69b9      	ldr	r1, [r7, #24]
 8008144:	4618      	mov	r0, r3
 8008146:	f000 fd22 	bl	8008b8e <strcpy>
    hAtc->ppResp[i][strlen(arg)] = 0;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800814e:	320a      	adds	r2, #10
 8008150:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8008154:	69b8      	ldr	r0, [r7, #24]
 8008156:	f7f8 f83b 	bl	80001d0 <strlen>
 800815a:	4603      	mov	r3, r0
 800815c:	4423      	add	r3, r4
 800815e:	2200      	movs	r2, #0
 8008160:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < Items; i++)
 8008162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008164:	3301      	adds	r3, #1
 8008166:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008168:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800816c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800816e:	429a      	cmp	r2, r3
 8008170:	dbae      	blt.n	80080d0 <ATC_SendReceive+0x44>
  }
  va_end(args);

  do
  {
    ATC_RxFlush(hAtc);
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f7ff fd52 	bl	8007c1c <ATC_RxFlush>
    if (ATC_TxRaw(hAtc, (const uint8_t*)pCommand, strlen((char*)pCommand)) == false)
 8008178:	68b8      	ldr	r0, [r7, #8]
 800817a:	f7f8 f829 	bl	80001d0 <strlen>
 800817e:	4603      	mov	r3, r0
 8008180:	b29b      	uxth	r3, r3
 8008182:	461a      	mov	r2, r3
 8008184:	68b9      	ldr	r1, [r7, #8]
 8008186:	68f8      	ldr	r0, [r7, #12]
 8008188:	f7ff fd5b 	bl	8007c42 <ATC_TxRaw>
 800818c:	4603      	mov	r3, r0
 800818e:	f083 0301 	eor.w	r3, r3, #1
 8008192:	b2db      	uxtb	r3, r3
 8008194:	2b00      	cmp	r3, #0
 8008196:	d003      	beq.n	80081a0 <ATC_SendReceive+0x114>
    {
      answer = ATC_RESP_SENDING_ERROR;
 8008198:	f04f 33ff 	mov.w	r3, #4294967295
 800819c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 800819e:	e00d      	b.n	80081bc <ATC_SendReceive+0x130>
    }
    if (ATC_TxWait(hAtc, TxTimeout) == false)
 80081a0:	6879      	ldr	r1, [r7, #4]
 80081a2:	68f8      	ldr	r0, [r7, #12]
 80081a4:	f7ff fd87 	bl	8007cb6 <ATC_TxWait>
 80081a8:	4603      	mov	r3, r0
 80081aa:	f083 0301 	eor.w	r3, r3, #1
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d003      	beq.n	80081bc <ATC_SendReceive+0x130>
    {
      answer = ATC_RESP_SENDING_TIMEOUT;
 80081b4:	f06f 0301 	mvn.w	r3, #1
 80081b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80081ba:	bf00      	nop
    }

  } while (0);

  if ((Items > 0) && (answer == ATC_RESP_NOT_FOUND))
 80081bc:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d022      	beq.n	800820a <ATC_SendReceive+0x17e>
 80081c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d11f      	bne.n	800820a <ATC_SendReceive+0x17e>
  {
    uint32_t start_time = HAL_GetTick();
 80081ca:	f7fa feff 	bl	8002fcc <HAL_GetTick>
 80081ce:	6238      	str	r0, [r7, #32]
    hAtc->RespCount = Items;
 80081d0:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80081d4:	b29a      	uxth	r2, r3
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	82da      	strh	r2, [r3, #22]
    while (HAL_GetTick() - start_time < RxTimeout)
 80081da:	e00e      	b.n	80081fa <ATC_SendReceive+0x16e>
    {
      ATC_Delay(1);
 80081dc:	2001      	movs	r0, #1
 80081de:	f000 f897 	bl	8008310 <ATC_Delay>
      uint8_t found_index = ATC_CheckResponse(hAtc, ppResp);
 80081e2:	6839      	ldr	r1, [r7, #0]
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	f7ff fdd9 	bl	8007d9c <ATC_CheckResponse>
 80081ea:	4603      	mov	r3, r0
 80081ec:	77fb      	strb	r3, [r7, #31]
      if (found_index > 0)
 80081ee:	7ffb      	ldrb	r3, [r7, #31]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d002      	beq.n	80081fa <ATC_SendReceive+0x16e>
      {
        answer = found_index;
 80081f4:	7ffb      	ldrb	r3, [r7, #31]
 80081f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80081f8:	e007      	b.n	800820a <ATC_SendReceive+0x17e>
    while (HAL_GetTick() - start_time < RxTimeout)
 80081fa:	f7fa fee7 	bl	8002fcc <HAL_GetTick>
 80081fe:	4602      	mov	r2, r0
 8008200:	6a3b      	ldr	r3, [r7, #32]
 8008202:	1ad3      	subs	r3, r2, r3
 8008204:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008206:	429a      	cmp	r2, r3
 8008208:	d8e8      	bhi.n	80081dc <ATC_SendReceive+0x150>
      }
    }
  }
  hAtc->RespCount = 0;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2200      	movs	r2, #0
 800820e:	82da      	strh	r2, [r3, #22]
  for (uint8_t i = 0; i < Items; i++)
 8008210:	2300      	movs	r3, #0
 8008212:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008216:	e00d      	b.n	8008234 <ATC_SendReceive+0x1a8>
  {
    ATC_Free((void**)&hAtc->ppResp[i]);
 8008218:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800821c:	330a      	adds	r3, #10
 800821e:	009b      	lsls	r3, r3, #2
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	4413      	add	r3, r2
 8008224:	4618      	mov	r0, r3
 8008226:	f7ff fce2 	bl	8007bee <ATC_Free>
  for (uint8_t i = 0; i < Items; i++)
 800822a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800822e:	3301      	adds	r3, #1
 8008230:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008234:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008238:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800823c:	429a      	cmp	r2, r3
 800823e:	d3eb      	bcc.n	8008218 <ATC_SendReceive+0x18c>
  }
  return answer;
 8008240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008242:	4618      	mov	r0, r3
 8008244:	3734      	adds	r7, #52	@ 0x34
 8008246:	46bd      	mov	sp, r7
 8008248:	bd90      	pop	{r4, r7, pc}

0800824a <ATC_IdleLineCallback>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  Len: Length of received data.
  * @retval None.
  */
inline void ATC_IdleLineCallback(ATC_HandleTypeDef* hAtc, uint16_t Len)
{
 800824a:	b580      	push	{r7, lr}
 800824c:	b082      	sub	sp, #8
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
 8008252:	460b      	mov	r3, r1
 8008254:	807b      	strh	r3, [r7, #2]
  if (Len > hAtc->Size - hAtc->RxIndex)
 8008256:	887a      	ldrh	r2, [r7, #2]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	8a9b      	ldrh	r3, [r3, #20]
 800825c:	4619      	mov	r1, r3
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	8b1b      	ldrh	r3, [r3, #24]
 8008262:	1acb      	subs	r3, r1, r3
 8008264:	429a      	cmp	r2, r3
 8008266:	dd05      	ble.n	8008274 <ATC_IdleLineCallback+0x2a>
  {
    Len = hAtc->Size - hAtc->RxIndex;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	8a9a      	ldrh	r2, [r3, #20]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	8b1b      	ldrh	r3, [r3, #24]
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	807b      	strh	r3, [r7, #2]
  }
  memcpy(&hAtc->pReadBuff[hAtc->RxIndex], hAtc->pRxBuff, Len);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	8b12      	ldrh	r2, [r2, #24]
 800827c:	1898      	adds	r0, r3, r2
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	69db      	ldr	r3, [r3, #28]
 8008282:	887a      	ldrh	r2, [r7, #2]
 8008284:	4619      	mov	r1, r3
 8008286:	f000 fc8a 	bl	8008b9e <memcpy>
  {
    dprintf("%c", hAtc->pRxBuff[i]);
  }
  dprintf("\r\n");
#endif
  hAtc->RxIndex += Len;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	8b1a      	ldrh	r2, [r3, #24]
 800828e:	887b      	ldrh	r3, [r7, #2]
 8008290:	4413      	add	r3, r2
 8008292:	b29a      	uxth	r2, r3
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	831a      	strh	r2, [r3, #24]
  if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) == HAL_OK)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6818      	ldr	r0, [r3, #0]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	69d9      	ldr	r1, [r3, #28]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	8a9b      	ldrh	r3, [r3, #20]
 80082a4:	461a      	mov	r2, r3
 80082a6:	f7fd fe7c 	bl	8005fa2 <HAL_UARTEx_ReceiveToIdle_DMA>
 80082aa:	4603      	mov	r3, r0
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d10c      	bne.n	80082ca <ATC_IdleLineCallback+0x80>
  {
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f022 0208 	bic.w	r2, r2, #8
 80082c6:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
    HAL_UART_AbortReceive(hAtc->hUart);
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
  }
}
 80082c8:	e01e      	b.n	8008308 <ATC_IdleLineCallback+0xbe>
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2200      	movs	r2, #0
 80082d2:	601a      	str	r2, [r3, #0]
    HAL_UART_AbortReceive(hAtc->hUart);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4618      	mov	r0, r3
 80082da:	f7fd ff27 	bl	800612c <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6818      	ldr	r0, [r3, #0]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	69d9      	ldr	r1, [r3, #28]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	8a9b      	ldrh	r3, [r3, #20]
 80082ea:	461a      	mov	r2, r3
 80082ec:	f7fd fe59 	bl	8005fa2 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f022 0208 	bic.w	r2, r2, #8
 8008306:	601a      	str	r2, [r3, #0]
}
 8008308:	bf00      	nop
 800830a:	3708      	adds	r7, #8
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <ATC_Delay>:
  * @brief  Delay function.
  * @param  Delay: delay in milisecond..
  * @retval None.
  */
void ATC_Delay(uint32_t Delay)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b082      	sub	sp, #8
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
#if ATC_RTOS == ATC_RTOS_DISABLE
  HAL_Delay(Delay);
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f7fa fe63 	bl	8002fe4 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 800831e:	bf00      	nop
 8008320:	3708      	adds	r7, #8
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <atoi>:
 8008326:	220a      	movs	r2, #10
 8008328:	2100      	movs	r1, #0
 800832a:	f000 b939 	b.w	80085a0 <strtol>
	...

08008330 <malloc>:
 8008330:	4b02      	ldr	r3, [pc, #8]	@ (800833c <malloc+0xc>)
 8008332:	4601      	mov	r1, r0
 8008334:	6818      	ldr	r0, [r3, #0]
 8008336:	f000 b82d 	b.w	8008394 <_malloc_r>
 800833a:	bf00      	nop
 800833c:	20000018 	.word	0x20000018

08008340 <free>:
 8008340:	4b02      	ldr	r3, [pc, #8]	@ (800834c <free+0xc>)
 8008342:	4601      	mov	r1, r0
 8008344:	6818      	ldr	r0, [r3, #0]
 8008346:	f000 bc39 	b.w	8008bbc <_free_r>
 800834a:	bf00      	nop
 800834c:	20000018 	.word	0x20000018

08008350 <sbrk_aligned>:
 8008350:	b570      	push	{r4, r5, r6, lr}
 8008352:	4e0f      	ldr	r6, [pc, #60]	@ (8008390 <sbrk_aligned+0x40>)
 8008354:	460c      	mov	r4, r1
 8008356:	6831      	ldr	r1, [r6, #0]
 8008358:	4605      	mov	r5, r0
 800835a:	b911      	cbnz	r1, 8008362 <sbrk_aligned+0x12>
 800835c:	f000 fbc8 	bl	8008af0 <_sbrk_r>
 8008360:	6030      	str	r0, [r6, #0]
 8008362:	4621      	mov	r1, r4
 8008364:	4628      	mov	r0, r5
 8008366:	f000 fbc3 	bl	8008af0 <_sbrk_r>
 800836a:	1c43      	adds	r3, r0, #1
 800836c:	d103      	bne.n	8008376 <sbrk_aligned+0x26>
 800836e:	f04f 34ff 	mov.w	r4, #4294967295
 8008372:	4620      	mov	r0, r4
 8008374:	bd70      	pop	{r4, r5, r6, pc}
 8008376:	1cc4      	adds	r4, r0, #3
 8008378:	f024 0403 	bic.w	r4, r4, #3
 800837c:	42a0      	cmp	r0, r4
 800837e:	d0f8      	beq.n	8008372 <sbrk_aligned+0x22>
 8008380:	1a21      	subs	r1, r4, r0
 8008382:	4628      	mov	r0, r5
 8008384:	f000 fbb4 	bl	8008af0 <_sbrk_r>
 8008388:	3001      	adds	r0, #1
 800838a:	d1f2      	bne.n	8008372 <sbrk_aligned+0x22>
 800838c:	e7ef      	b.n	800836e <sbrk_aligned+0x1e>
 800838e:	bf00      	nop
 8008390:	20000b30 	.word	0x20000b30

08008394 <_malloc_r>:
 8008394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008398:	1ccd      	adds	r5, r1, #3
 800839a:	f025 0503 	bic.w	r5, r5, #3
 800839e:	3508      	adds	r5, #8
 80083a0:	2d0c      	cmp	r5, #12
 80083a2:	bf38      	it	cc
 80083a4:	250c      	movcc	r5, #12
 80083a6:	2d00      	cmp	r5, #0
 80083a8:	4606      	mov	r6, r0
 80083aa:	db01      	blt.n	80083b0 <_malloc_r+0x1c>
 80083ac:	42a9      	cmp	r1, r5
 80083ae:	d904      	bls.n	80083ba <_malloc_r+0x26>
 80083b0:	230c      	movs	r3, #12
 80083b2:	6033      	str	r3, [r6, #0]
 80083b4:	2000      	movs	r0, #0
 80083b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008490 <_malloc_r+0xfc>
 80083be:	f000 f869 	bl	8008494 <__malloc_lock>
 80083c2:	f8d8 3000 	ldr.w	r3, [r8]
 80083c6:	461c      	mov	r4, r3
 80083c8:	bb44      	cbnz	r4, 800841c <_malloc_r+0x88>
 80083ca:	4629      	mov	r1, r5
 80083cc:	4630      	mov	r0, r6
 80083ce:	f7ff ffbf 	bl	8008350 <sbrk_aligned>
 80083d2:	1c43      	adds	r3, r0, #1
 80083d4:	4604      	mov	r4, r0
 80083d6:	d158      	bne.n	800848a <_malloc_r+0xf6>
 80083d8:	f8d8 4000 	ldr.w	r4, [r8]
 80083dc:	4627      	mov	r7, r4
 80083de:	2f00      	cmp	r7, #0
 80083e0:	d143      	bne.n	800846a <_malloc_r+0xd6>
 80083e2:	2c00      	cmp	r4, #0
 80083e4:	d04b      	beq.n	800847e <_malloc_r+0xea>
 80083e6:	6823      	ldr	r3, [r4, #0]
 80083e8:	4639      	mov	r1, r7
 80083ea:	4630      	mov	r0, r6
 80083ec:	eb04 0903 	add.w	r9, r4, r3
 80083f0:	f000 fb7e 	bl	8008af0 <_sbrk_r>
 80083f4:	4581      	cmp	r9, r0
 80083f6:	d142      	bne.n	800847e <_malloc_r+0xea>
 80083f8:	6821      	ldr	r1, [r4, #0]
 80083fa:	1a6d      	subs	r5, r5, r1
 80083fc:	4629      	mov	r1, r5
 80083fe:	4630      	mov	r0, r6
 8008400:	f7ff ffa6 	bl	8008350 <sbrk_aligned>
 8008404:	3001      	adds	r0, #1
 8008406:	d03a      	beq.n	800847e <_malloc_r+0xea>
 8008408:	6823      	ldr	r3, [r4, #0]
 800840a:	442b      	add	r3, r5
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	f8d8 3000 	ldr.w	r3, [r8]
 8008412:	685a      	ldr	r2, [r3, #4]
 8008414:	bb62      	cbnz	r2, 8008470 <_malloc_r+0xdc>
 8008416:	f8c8 7000 	str.w	r7, [r8]
 800841a:	e00f      	b.n	800843c <_malloc_r+0xa8>
 800841c:	6822      	ldr	r2, [r4, #0]
 800841e:	1b52      	subs	r2, r2, r5
 8008420:	d420      	bmi.n	8008464 <_malloc_r+0xd0>
 8008422:	2a0b      	cmp	r2, #11
 8008424:	d917      	bls.n	8008456 <_malloc_r+0xc2>
 8008426:	1961      	adds	r1, r4, r5
 8008428:	42a3      	cmp	r3, r4
 800842a:	6025      	str	r5, [r4, #0]
 800842c:	bf18      	it	ne
 800842e:	6059      	strne	r1, [r3, #4]
 8008430:	6863      	ldr	r3, [r4, #4]
 8008432:	bf08      	it	eq
 8008434:	f8c8 1000 	streq.w	r1, [r8]
 8008438:	5162      	str	r2, [r4, r5]
 800843a:	604b      	str	r3, [r1, #4]
 800843c:	4630      	mov	r0, r6
 800843e:	f000 f82f 	bl	80084a0 <__malloc_unlock>
 8008442:	f104 000b 	add.w	r0, r4, #11
 8008446:	1d23      	adds	r3, r4, #4
 8008448:	f020 0007 	bic.w	r0, r0, #7
 800844c:	1ac2      	subs	r2, r0, r3
 800844e:	bf1c      	itt	ne
 8008450:	1a1b      	subne	r3, r3, r0
 8008452:	50a3      	strne	r3, [r4, r2]
 8008454:	e7af      	b.n	80083b6 <_malloc_r+0x22>
 8008456:	6862      	ldr	r2, [r4, #4]
 8008458:	42a3      	cmp	r3, r4
 800845a:	bf0c      	ite	eq
 800845c:	f8c8 2000 	streq.w	r2, [r8]
 8008460:	605a      	strne	r2, [r3, #4]
 8008462:	e7eb      	b.n	800843c <_malloc_r+0xa8>
 8008464:	4623      	mov	r3, r4
 8008466:	6864      	ldr	r4, [r4, #4]
 8008468:	e7ae      	b.n	80083c8 <_malloc_r+0x34>
 800846a:	463c      	mov	r4, r7
 800846c:	687f      	ldr	r7, [r7, #4]
 800846e:	e7b6      	b.n	80083de <_malloc_r+0x4a>
 8008470:	461a      	mov	r2, r3
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	42a3      	cmp	r3, r4
 8008476:	d1fb      	bne.n	8008470 <_malloc_r+0xdc>
 8008478:	2300      	movs	r3, #0
 800847a:	6053      	str	r3, [r2, #4]
 800847c:	e7de      	b.n	800843c <_malloc_r+0xa8>
 800847e:	230c      	movs	r3, #12
 8008480:	6033      	str	r3, [r6, #0]
 8008482:	4630      	mov	r0, r6
 8008484:	f000 f80c 	bl	80084a0 <__malloc_unlock>
 8008488:	e794      	b.n	80083b4 <_malloc_r+0x20>
 800848a:	6005      	str	r5, [r0, #0]
 800848c:	e7d6      	b.n	800843c <_malloc_r+0xa8>
 800848e:	bf00      	nop
 8008490:	20000b34 	.word	0x20000b34

08008494 <__malloc_lock>:
 8008494:	4801      	ldr	r0, [pc, #4]	@ (800849c <__malloc_lock+0x8>)
 8008496:	f000 bb78 	b.w	8008b8a <__retarget_lock_acquire_recursive>
 800849a:	bf00      	nop
 800849c:	20000c78 	.word	0x20000c78

080084a0 <__malloc_unlock>:
 80084a0:	4801      	ldr	r0, [pc, #4]	@ (80084a8 <__malloc_unlock+0x8>)
 80084a2:	f000 bb73 	b.w	8008b8c <__retarget_lock_release_recursive>
 80084a6:	bf00      	nop
 80084a8:	20000c78 	.word	0x20000c78

080084ac <_strtol_l.constprop.0>:
 80084ac:	2b24      	cmp	r3, #36	@ 0x24
 80084ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084b2:	4686      	mov	lr, r0
 80084b4:	4690      	mov	r8, r2
 80084b6:	d801      	bhi.n	80084bc <_strtol_l.constprop.0+0x10>
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d106      	bne.n	80084ca <_strtol_l.constprop.0+0x1e>
 80084bc:	f000 fb3a 	bl	8008b34 <__errno>
 80084c0:	2316      	movs	r3, #22
 80084c2:	6003      	str	r3, [r0, #0]
 80084c4:	2000      	movs	r0, #0
 80084c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084ca:	4834      	ldr	r0, [pc, #208]	@ (800859c <_strtol_l.constprop.0+0xf0>)
 80084cc:	460d      	mov	r5, r1
 80084ce:	462a      	mov	r2, r5
 80084d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80084d4:	5d06      	ldrb	r6, [r0, r4]
 80084d6:	f016 0608 	ands.w	r6, r6, #8
 80084da:	d1f8      	bne.n	80084ce <_strtol_l.constprop.0+0x22>
 80084dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80084de:	d12d      	bne.n	800853c <_strtol_l.constprop.0+0x90>
 80084e0:	782c      	ldrb	r4, [r5, #0]
 80084e2:	2601      	movs	r6, #1
 80084e4:	1c95      	adds	r5, r2, #2
 80084e6:	f033 0210 	bics.w	r2, r3, #16
 80084ea:	d109      	bne.n	8008500 <_strtol_l.constprop.0+0x54>
 80084ec:	2c30      	cmp	r4, #48	@ 0x30
 80084ee:	d12a      	bne.n	8008546 <_strtol_l.constprop.0+0x9a>
 80084f0:	782a      	ldrb	r2, [r5, #0]
 80084f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80084f6:	2a58      	cmp	r2, #88	@ 0x58
 80084f8:	d125      	bne.n	8008546 <_strtol_l.constprop.0+0x9a>
 80084fa:	786c      	ldrb	r4, [r5, #1]
 80084fc:	2310      	movs	r3, #16
 80084fe:	3502      	adds	r5, #2
 8008500:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008504:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008508:	2200      	movs	r2, #0
 800850a:	fbbc f9f3 	udiv	r9, ip, r3
 800850e:	4610      	mov	r0, r2
 8008510:	fb03 ca19 	mls	sl, r3, r9, ip
 8008514:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008518:	2f09      	cmp	r7, #9
 800851a:	d81b      	bhi.n	8008554 <_strtol_l.constprop.0+0xa8>
 800851c:	463c      	mov	r4, r7
 800851e:	42a3      	cmp	r3, r4
 8008520:	dd27      	ble.n	8008572 <_strtol_l.constprop.0+0xc6>
 8008522:	1c57      	adds	r7, r2, #1
 8008524:	d007      	beq.n	8008536 <_strtol_l.constprop.0+0x8a>
 8008526:	4581      	cmp	r9, r0
 8008528:	d320      	bcc.n	800856c <_strtol_l.constprop.0+0xc0>
 800852a:	d101      	bne.n	8008530 <_strtol_l.constprop.0+0x84>
 800852c:	45a2      	cmp	sl, r4
 800852e:	db1d      	blt.n	800856c <_strtol_l.constprop.0+0xc0>
 8008530:	fb00 4003 	mla	r0, r0, r3, r4
 8008534:	2201      	movs	r2, #1
 8008536:	f815 4b01 	ldrb.w	r4, [r5], #1
 800853a:	e7eb      	b.n	8008514 <_strtol_l.constprop.0+0x68>
 800853c:	2c2b      	cmp	r4, #43	@ 0x2b
 800853e:	bf04      	itt	eq
 8008540:	782c      	ldrbeq	r4, [r5, #0]
 8008542:	1c95      	addeq	r5, r2, #2
 8008544:	e7cf      	b.n	80084e6 <_strtol_l.constprop.0+0x3a>
 8008546:	2b00      	cmp	r3, #0
 8008548:	d1da      	bne.n	8008500 <_strtol_l.constprop.0+0x54>
 800854a:	2c30      	cmp	r4, #48	@ 0x30
 800854c:	bf0c      	ite	eq
 800854e:	2308      	moveq	r3, #8
 8008550:	230a      	movne	r3, #10
 8008552:	e7d5      	b.n	8008500 <_strtol_l.constprop.0+0x54>
 8008554:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008558:	2f19      	cmp	r7, #25
 800855a:	d801      	bhi.n	8008560 <_strtol_l.constprop.0+0xb4>
 800855c:	3c37      	subs	r4, #55	@ 0x37
 800855e:	e7de      	b.n	800851e <_strtol_l.constprop.0+0x72>
 8008560:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008564:	2f19      	cmp	r7, #25
 8008566:	d804      	bhi.n	8008572 <_strtol_l.constprop.0+0xc6>
 8008568:	3c57      	subs	r4, #87	@ 0x57
 800856a:	e7d8      	b.n	800851e <_strtol_l.constprop.0+0x72>
 800856c:	f04f 32ff 	mov.w	r2, #4294967295
 8008570:	e7e1      	b.n	8008536 <_strtol_l.constprop.0+0x8a>
 8008572:	1c53      	adds	r3, r2, #1
 8008574:	d108      	bne.n	8008588 <_strtol_l.constprop.0+0xdc>
 8008576:	2322      	movs	r3, #34	@ 0x22
 8008578:	f8ce 3000 	str.w	r3, [lr]
 800857c:	4660      	mov	r0, ip
 800857e:	f1b8 0f00 	cmp.w	r8, #0
 8008582:	d0a0      	beq.n	80084c6 <_strtol_l.constprop.0+0x1a>
 8008584:	1e69      	subs	r1, r5, #1
 8008586:	e006      	b.n	8008596 <_strtol_l.constprop.0+0xea>
 8008588:	b106      	cbz	r6, 800858c <_strtol_l.constprop.0+0xe0>
 800858a:	4240      	negs	r0, r0
 800858c:	f1b8 0f00 	cmp.w	r8, #0
 8008590:	d099      	beq.n	80084c6 <_strtol_l.constprop.0+0x1a>
 8008592:	2a00      	cmp	r2, #0
 8008594:	d1f6      	bne.n	8008584 <_strtol_l.constprop.0+0xd8>
 8008596:	f8c8 1000 	str.w	r1, [r8]
 800859a:	e794      	b.n	80084c6 <_strtol_l.constprop.0+0x1a>
 800859c:	08009a95 	.word	0x08009a95

080085a0 <strtol>:
 80085a0:	4613      	mov	r3, r2
 80085a2:	460a      	mov	r2, r1
 80085a4:	4601      	mov	r1, r0
 80085a6:	4802      	ldr	r0, [pc, #8]	@ (80085b0 <strtol+0x10>)
 80085a8:	6800      	ldr	r0, [r0, #0]
 80085aa:	f7ff bf7f 	b.w	80084ac <_strtol_l.constprop.0>
 80085ae:	bf00      	nop
 80085b0:	20000018 	.word	0x20000018

080085b4 <std>:
 80085b4:	2300      	movs	r3, #0
 80085b6:	b510      	push	{r4, lr}
 80085b8:	4604      	mov	r4, r0
 80085ba:	e9c0 3300 	strd	r3, r3, [r0]
 80085be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80085c2:	6083      	str	r3, [r0, #8]
 80085c4:	8181      	strh	r1, [r0, #12]
 80085c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80085c8:	81c2      	strh	r2, [r0, #14]
 80085ca:	6183      	str	r3, [r0, #24]
 80085cc:	4619      	mov	r1, r3
 80085ce:	2208      	movs	r2, #8
 80085d0:	305c      	adds	r0, #92	@ 0x5c
 80085d2:	f000 fa19 	bl	8008a08 <memset>
 80085d6:	4b0d      	ldr	r3, [pc, #52]	@ (800860c <std+0x58>)
 80085d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80085da:	4b0d      	ldr	r3, [pc, #52]	@ (8008610 <std+0x5c>)
 80085dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80085de:	4b0d      	ldr	r3, [pc, #52]	@ (8008614 <std+0x60>)
 80085e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80085e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008618 <std+0x64>)
 80085e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80085e6:	4b0d      	ldr	r3, [pc, #52]	@ (800861c <std+0x68>)
 80085e8:	6224      	str	r4, [r4, #32]
 80085ea:	429c      	cmp	r4, r3
 80085ec:	d006      	beq.n	80085fc <std+0x48>
 80085ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80085f2:	4294      	cmp	r4, r2
 80085f4:	d002      	beq.n	80085fc <std+0x48>
 80085f6:	33d0      	adds	r3, #208	@ 0xd0
 80085f8:	429c      	cmp	r4, r3
 80085fa:	d105      	bne.n	8008608 <std+0x54>
 80085fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008604:	f000 bac0 	b.w	8008b88 <__retarget_lock_init_recursive>
 8008608:	bd10      	pop	{r4, pc}
 800860a:	bf00      	nop
 800860c:	08008859 	.word	0x08008859
 8008610:	0800887b 	.word	0x0800887b
 8008614:	080088b3 	.word	0x080088b3
 8008618:	080088d7 	.word	0x080088d7
 800861c:	20000b38 	.word	0x20000b38

08008620 <stdio_exit_handler>:
 8008620:	4a02      	ldr	r2, [pc, #8]	@ (800862c <stdio_exit_handler+0xc>)
 8008622:	4903      	ldr	r1, [pc, #12]	@ (8008630 <stdio_exit_handler+0x10>)
 8008624:	4803      	ldr	r0, [pc, #12]	@ (8008634 <stdio_exit_handler+0x14>)
 8008626:	f000 b869 	b.w	80086fc <_fwalk_sglue>
 800862a:	bf00      	nop
 800862c:	2000000c 	.word	0x2000000c
 8008630:	080095a9 	.word	0x080095a9
 8008634:	2000001c 	.word	0x2000001c

08008638 <cleanup_stdio>:
 8008638:	6841      	ldr	r1, [r0, #4]
 800863a:	4b0c      	ldr	r3, [pc, #48]	@ (800866c <cleanup_stdio+0x34>)
 800863c:	4299      	cmp	r1, r3
 800863e:	b510      	push	{r4, lr}
 8008640:	4604      	mov	r4, r0
 8008642:	d001      	beq.n	8008648 <cleanup_stdio+0x10>
 8008644:	f000 ffb0 	bl	80095a8 <_fflush_r>
 8008648:	68a1      	ldr	r1, [r4, #8]
 800864a:	4b09      	ldr	r3, [pc, #36]	@ (8008670 <cleanup_stdio+0x38>)
 800864c:	4299      	cmp	r1, r3
 800864e:	d002      	beq.n	8008656 <cleanup_stdio+0x1e>
 8008650:	4620      	mov	r0, r4
 8008652:	f000 ffa9 	bl	80095a8 <_fflush_r>
 8008656:	68e1      	ldr	r1, [r4, #12]
 8008658:	4b06      	ldr	r3, [pc, #24]	@ (8008674 <cleanup_stdio+0x3c>)
 800865a:	4299      	cmp	r1, r3
 800865c:	d004      	beq.n	8008668 <cleanup_stdio+0x30>
 800865e:	4620      	mov	r0, r4
 8008660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008664:	f000 bfa0 	b.w	80095a8 <_fflush_r>
 8008668:	bd10      	pop	{r4, pc}
 800866a:	bf00      	nop
 800866c:	20000b38 	.word	0x20000b38
 8008670:	20000ba0 	.word	0x20000ba0
 8008674:	20000c08 	.word	0x20000c08

08008678 <global_stdio_init.part.0>:
 8008678:	b510      	push	{r4, lr}
 800867a:	4b0b      	ldr	r3, [pc, #44]	@ (80086a8 <global_stdio_init.part.0+0x30>)
 800867c:	4c0b      	ldr	r4, [pc, #44]	@ (80086ac <global_stdio_init.part.0+0x34>)
 800867e:	4a0c      	ldr	r2, [pc, #48]	@ (80086b0 <global_stdio_init.part.0+0x38>)
 8008680:	601a      	str	r2, [r3, #0]
 8008682:	4620      	mov	r0, r4
 8008684:	2200      	movs	r2, #0
 8008686:	2104      	movs	r1, #4
 8008688:	f7ff ff94 	bl	80085b4 <std>
 800868c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008690:	2201      	movs	r2, #1
 8008692:	2109      	movs	r1, #9
 8008694:	f7ff ff8e 	bl	80085b4 <std>
 8008698:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800869c:	2202      	movs	r2, #2
 800869e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086a2:	2112      	movs	r1, #18
 80086a4:	f7ff bf86 	b.w	80085b4 <std>
 80086a8:	20000c70 	.word	0x20000c70
 80086ac:	20000b38 	.word	0x20000b38
 80086b0:	08008621 	.word	0x08008621

080086b4 <__sfp_lock_acquire>:
 80086b4:	4801      	ldr	r0, [pc, #4]	@ (80086bc <__sfp_lock_acquire+0x8>)
 80086b6:	f000 ba68 	b.w	8008b8a <__retarget_lock_acquire_recursive>
 80086ba:	bf00      	nop
 80086bc:	20000c79 	.word	0x20000c79

080086c0 <__sfp_lock_release>:
 80086c0:	4801      	ldr	r0, [pc, #4]	@ (80086c8 <__sfp_lock_release+0x8>)
 80086c2:	f000 ba63 	b.w	8008b8c <__retarget_lock_release_recursive>
 80086c6:	bf00      	nop
 80086c8:	20000c79 	.word	0x20000c79

080086cc <__sinit>:
 80086cc:	b510      	push	{r4, lr}
 80086ce:	4604      	mov	r4, r0
 80086d0:	f7ff fff0 	bl	80086b4 <__sfp_lock_acquire>
 80086d4:	6a23      	ldr	r3, [r4, #32]
 80086d6:	b11b      	cbz	r3, 80086e0 <__sinit+0x14>
 80086d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086dc:	f7ff bff0 	b.w	80086c0 <__sfp_lock_release>
 80086e0:	4b04      	ldr	r3, [pc, #16]	@ (80086f4 <__sinit+0x28>)
 80086e2:	6223      	str	r3, [r4, #32]
 80086e4:	4b04      	ldr	r3, [pc, #16]	@ (80086f8 <__sinit+0x2c>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d1f5      	bne.n	80086d8 <__sinit+0xc>
 80086ec:	f7ff ffc4 	bl	8008678 <global_stdio_init.part.0>
 80086f0:	e7f2      	b.n	80086d8 <__sinit+0xc>
 80086f2:	bf00      	nop
 80086f4:	08008639 	.word	0x08008639
 80086f8:	20000c70 	.word	0x20000c70

080086fc <_fwalk_sglue>:
 80086fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008700:	4607      	mov	r7, r0
 8008702:	4688      	mov	r8, r1
 8008704:	4614      	mov	r4, r2
 8008706:	2600      	movs	r6, #0
 8008708:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800870c:	f1b9 0901 	subs.w	r9, r9, #1
 8008710:	d505      	bpl.n	800871e <_fwalk_sglue+0x22>
 8008712:	6824      	ldr	r4, [r4, #0]
 8008714:	2c00      	cmp	r4, #0
 8008716:	d1f7      	bne.n	8008708 <_fwalk_sglue+0xc>
 8008718:	4630      	mov	r0, r6
 800871a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800871e:	89ab      	ldrh	r3, [r5, #12]
 8008720:	2b01      	cmp	r3, #1
 8008722:	d907      	bls.n	8008734 <_fwalk_sglue+0x38>
 8008724:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008728:	3301      	adds	r3, #1
 800872a:	d003      	beq.n	8008734 <_fwalk_sglue+0x38>
 800872c:	4629      	mov	r1, r5
 800872e:	4638      	mov	r0, r7
 8008730:	47c0      	blx	r8
 8008732:	4306      	orrs	r6, r0
 8008734:	3568      	adds	r5, #104	@ 0x68
 8008736:	e7e9      	b.n	800870c <_fwalk_sglue+0x10>

08008738 <iprintf>:
 8008738:	b40f      	push	{r0, r1, r2, r3}
 800873a:	b507      	push	{r0, r1, r2, lr}
 800873c:	4906      	ldr	r1, [pc, #24]	@ (8008758 <iprintf+0x20>)
 800873e:	ab04      	add	r3, sp, #16
 8008740:	6808      	ldr	r0, [r1, #0]
 8008742:	f853 2b04 	ldr.w	r2, [r3], #4
 8008746:	6881      	ldr	r1, [r0, #8]
 8008748:	9301      	str	r3, [sp, #4]
 800874a:	f000 fc03 	bl	8008f54 <_vfiprintf_r>
 800874e:	b003      	add	sp, #12
 8008750:	f85d eb04 	ldr.w	lr, [sp], #4
 8008754:	b004      	add	sp, #16
 8008756:	4770      	bx	lr
 8008758:	20000018 	.word	0x20000018

0800875c <_puts_r>:
 800875c:	6a03      	ldr	r3, [r0, #32]
 800875e:	b570      	push	{r4, r5, r6, lr}
 8008760:	6884      	ldr	r4, [r0, #8]
 8008762:	4605      	mov	r5, r0
 8008764:	460e      	mov	r6, r1
 8008766:	b90b      	cbnz	r3, 800876c <_puts_r+0x10>
 8008768:	f7ff ffb0 	bl	80086cc <__sinit>
 800876c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800876e:	07db      	lsls	r3, r3, #31
 8008770:	d405      	bmi.n	800877e <_puts_r+0x22>
 8008772:	89a3      	ldrh	r3, [r4, #12]
 8008774:	0598      	lsls	r0, r3, #22
 8008776:	d402      	bmi.n	800877e <_puts_r+0x22>
 8008778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800877a:	f000 fa06 	bl	8008b8a <__retarget_lock_acquire_recursive>
 800877e:	89a3      	ldrh	r3, [r4, #12]
 8008780:	0719      	lsls	r1, r3, #28
 8008782:	d502      	bpl.n	800878a <_puts_r+0x2e>
 8008784:	6923      	ldr	r3, [r4, #16]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d135      	bne.n	80087f6 <_puts_r+0x9a>
 800878a:	4621      	mov	r1, r4
 800878c:	4628      	mov	r0, r5
 800878e:	f000 f8e5 	bl	800895c <__swsetup_r>
 8008792:	b380      	cbz	r0, 80087f6 <_puts_r+0x9a>
 8008794:	f04f 35ff 	mov.w	r5, #4294967295
 8008798:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800879a:	07da      	lsls	r2, r3, #31
 800879c:	d405      	bmi.n	80087aa <_puts_r+0x4e>
 800879e:	89a3      	ldrh	r3, [r4, #12]
 80087a0:	059b      	lsls	r3, r3, #22
 80087a2:	d402      	bmi.n	80087aa <_puts_r+0x4e>
 80087a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087a6:	f000 f9f1 	bl	8008b8c <__retarget_lock_release_recursive>
 80087aa:	4628      	mov	r0, r5
 80087ac:	bd70      	pop	{r4, r5, r6, pc}
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	da04      	bge.n	80087bc <_puts_r+0x60>
 80087b2:	69a2      	ldr	r2, [r4, #24]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	dc17      	bgt.n	80087e8 <_puts_r+0x8c>
 80087b8:	290a      	cmp	r1, #10
 80087ba:	d015      	beq.n	80087e8 <_puts_r+0x8c>
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	1c5a      	adds	r2, r3, #1
 80087c0:	6022      	str	r2, [r4, #0]
 80087c2:	7019      	strb	r1, [r3, #0]
 80087c4:	68a3      	ldr	r3, [r4, #8]
 80087c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80087ca:	3b01      	subs	r3, #1
 80087cc:	60a3      	str	r3, [r4, #8]
 80087ce:	2900      	cmp	r1, #0
 80087d0:	d1ed      	bne.n	80087ae <_puts_r+0x52>
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	da11      	bge.n	80087fa <_puts_r+0x9e>
 80087d6:	4622      	mov	r2, r4
 80087d8:	210a      	movs	r1, #10
 80087da:	4628      	mov	r0, r5
 80087dc:	f000 f87f 	bl	80088de <__swbuf_r>
 80087e0:	3001      	adds	r0, #1
 80087e2:	d0d7      	beq.n	8008794 <_puts_r+0x38>
 80087e4:	250a      	movs	r5, #10
 80087e6:	e7d7      	b.n	8008798 <_puts_r+0x3c>
 80087e8:	4622      	mov	r2, r4
 80087ea:	4628      	mov	r0, r5
 80087ec:	f000 f877 	bl	80088de <__swbuf_r>
 80087f0:	3001      	adds	r0, #1
 80087f2:	d1e7      	bne.n	80087c4 <_puts_r+0x68>
 80087f4:	e7ce      	b.n	8008794 <_puts_r+0x38>
 80087f6:	3e01      	subs	r6, #1
 80087f8:	e7e4      	b.n	80087c4 <_puts_r+0x68>
 80087fa:	6823      	ldr	r3, [r4, #0]
 80087fc:	1c5a      	adds	r2, r3, #1
 80087fe:	6022      	str	r2, [r4, #0]
 8008800:	220a      	movs	r2, #10
 8008802:	701a      	strb	r2, [r3, #0]
 8008804:	e7ee      	b.n	80087e4 <_puts_r+0x88>
	...

08008808 <puts>:
 8008808:	4b02      	ldr	r3, [pc, #8]	@ (8008814 <puts+0xc>)
 800880a:	4601      	mov	r1, r0
 800880c:	6818      	ldr	r0, [r3, #0]
 800880e:	f7ff bfa5 	b.w	800875c <_puts_r>
 8008812:	bf00      	nop
 8008814:	20000018 	.word	0x20000018

08008818 <siprintf>:
 8008818:	b40e      	push	{r1, r2, r3}
 800881a:	b500      	push	{lr}
 800881c:	b09c      	sub	sp, #112	@ 0x70
 800881e:	ab1d      	add	r3, sp, #116	@ 0x74
 8008820:	9002      	str	r0, [sp, #8]
 8008822:	9006      	str	r0, [sp, #24]
 8008824:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008828:	4809      	ldr	r0, [pc, #36]	@ (8008850 <siprintf+0x38>)
 800882a:	9107      	str	r1, [sp, #28]
 800882c:	9104      	str	r1, [sp, #16]
 800882e:	4909      	ldr	r1, [pc, #36]	@ (8008854 <siprintf+0x3c>)
 8008830:	f853 2b04 	ldr.w	r2, [r3], #4
 8008834:	9105      	str	r1, [sp, #20]
 8008836:	6800      	ldr	r0, [r0, #0]
 8008838:	9301      	str	r3, [sp, #4]
 800883a:	a902      	add	r1, sp, #8
 800883c:	f000 fa64 	bl	8008d08 <_svfiprintf_r>
 8008840:	9b02      	ldr	r3, [sp, #8]
 8008842:	2200      	movs	r2, #0
 8008844:	701a      	strb	r2, [r3, #0]
 8008846:	b01c      	add	sp, #112	@ 0x70
 8008848:	f85d eb04 	ldr.w	lr, [sp], #4
 800884c:	b003      	add	sp, #12
 800884e:	4770      	bx	lr
 8008850:	20000018 	.word	0x20000018
 8008854:	ffff0208 	.word	0xffff0208

08008858 <__sread>:
 8008858:	b510      	push	{r4, lr}
 800885a:	460c      	mov	r4, r1
 800885c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008860:	f000 f934 	bl	8008acc <_read_r>
 8008864:	2800      	cmp	r0, #0
 8008866:	bfab      	itete	ge
 8008868:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800886a:	89a3      	ldrhlt	r3, [r4, #12]
 800886c:	181b      	addge	r3, r3, r0
 800886e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008872:	bfac      	ite	ge
 8008874:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008876:	81a3      	strhlt	r3, [r4, #12]
 8008878:	bd10      	pop	{r4, pc}

0800887a <__swrite>:
 800887a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800887e:	461f      	mov	r7, r3
 8008880:	898b      	ldrh	r3, [r1, #12]
 8008882:	05db      	lsls	r3, r3, #23
 8008884:	4605      	mov	r5, r0
 8008886:	460c      	mov	r4, r1
 8008888:	4616      	mov	r6, r2
 800888a:	d505      	bpl.n	8008898 <__swrite+0x1e>
 800888c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008890:	2302      	movs	r3, #2
 8008892:	2200      	movs	r2, #0
 8008894:	f000 f908 	bl	8008aa8 <_lseek_r>
 8008898:	89a3      	ldrh	r3, [r4, #12]
 800889a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800889e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80088a2:	81a3      	strh	r3, [r4, #12]
 80088a4:	4632      	mov	r2, r6
 80088a6:	463b      	mov	r3, r7
 80088a8:	4628      	mov	r0, r5
 80088aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088ae:	f000 b92f 	b.w	8008b10 <_write_r>

080088b2 <__sseek>:
 80088b2:	b510      	push	{r4, lr}
 80088b4:	460c      	mov	r4, r1
 80088b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088ba:	f000 f8f5 	bl	8008aa8 <_lseek_r>
 80088be:	1c43      	adds	r3, r0, #1
 80088c0:	89a3      	ldrh	r3, [r4, #12]
 80088c2:	bf15      	itete	ne
 80088c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80088c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80088ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80088ce:	81a3      	strheq	r3, [r4, #12]
 80088d0:	bf18      	it	ne
 80088d2:	81a3      	strhne	r3, [r4, #12]
 80088d4:	bd10      	pop	{r4, pc}

080088d6 <__sclose>:
 80088d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088da:	f000 b8d5 	b.w	8008a88 <_close_r>

080088de <__swbuf_r>:
 80088de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e0:	460e      	mov	r6, r1
 80088e2:	4614      	mov	r4, r2
 80088e4:	4605      	mov	r5, r0
 80088e6:	b118      	cbz	r0, 80088f0 <__swbuf_r+0x12>
 80088e8:	6a03      	ldr	r3, [r0, #32]
 80088ea:	b90b      	cbnz	r3, 80088f0 <__swbuf_r+0x12>
 80088ec:	f7ff feee 	bl	80086cc <__sinit>
 80088f0:	69a3      	ldr	r3, [r4, #24]
 80088f2:	60a3      	str	r3, [r4, #8]
 80088f4:	89a3      	ldrh	r3, [r4, #12]
 80088f6:	071a      	lsls	r2, r3, #28
 80088f8:	d501      	bpl.n	80088fe <__swbuf_r+0x20>
 80088fa:	6923      	ldr	r3, [r4, #16]
 80088fc:	b943      	cbnz	r3, 8008910 <__swbuf_r+0x32>
 80088fe:	4621      	mov	r1, r4
 8008900:	4628      	mov	r0, r5
 8008902:	f000 f82b 	bl	800895c <__swsetup_r>
 8008906:	b118      	cbz	r0, 8008910 <__swbuf_r+0x32>
 8008908:	f04f 37ff 	mov.w	r7, #4294967295
 800890c:	4638      	mov	r0, r7
 800890e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008910:	6823      	ldr	r3, [r4, #0]
 8008912:	6922      	ldr	r2, [r4, #16]
 8008914:	1a98      	subs	r0, r3, r2
 8008916:	6963      	ldr	r3, [r4, #20]
 8008918:	b2f6      	uxtb	r6, r6
 800891a:	4283      	cmp	r3, r0
 800891c:	4637      	mov	r7, r6
 800891e:	dc05      	bgt.n	800892c <__swbuf_r+0x4e>
 8008920:	4621      	mov	r1, r4
 8008922:	4628      	mov	r0, r5
 8008924:	f000 fe40 	bl	80095a8 <_fflush_r>
 8008928:	2800      	cmp	r0, #0
 800892a:	d1ed      	bne.n	8008908 <__swbuf_r+0x2a>
 800892c:	68a3      	ldr	r3, [r4, #8]
 800892e:	3b01      	subs	r3, #1
 8008930:	60a3      	str	r3, [r4, #8]
 8008932:	6823      	ldr	r3, [r4, #0]
 8008934:	1c5a      	adds	r2, r3, #1
 8008936:	6022      	str	r2, [r4, #0]
 8008938:	701e      	strb	r6, [r3, #0]
 800893a:	6962      	ldr	r2, [r4, #20]
 800893c:	1c43      	adds	r3, r0, #1
 800893e:	429a      	cmp	r2, r3
 8008940:	d004      	beq.n	800894c <__swbuf_r+0x6e>
 8008942:	89a3      	ldrh	r3, [r4, #12]
 8008944:	07db      	lsls	r3, r3, #31
 8008946:	d5e1      	bpl.n	800890c <__swbuf_r+0x2e>
 8008948:	2e0a      	cmp	r6, #10
 800894a:	d1df      	bne.n	800890c <__swbuf_r+0x2e>
 800894c:	4621      	mov	r1, r4
 800894e:	4628      	mov	r0, r5
 8008950:	f000 fe2a 	bl	80095a8 <_fflush_r>
 8008954:	2800      	cmp	r0, #0
 8008956:	d0d9      	beq.n	800890c <__swbuf_r+0x2e>
 8008958:	e7d6      	b.n	8008908 <__swbuf_r+0x2a>
	...

0800895c <__swsetup_r>:
 800895c:	b538      	push	{r3, r4, r5, lr}
 800895e:	4b29      	ldr	r3, [pc, #164]	@ (8008a04 <__swsetup_r+0xa8>)
 8008960:	4605      	mov	r5, r0
 8008962:	6818      	ldr	r0, [r3, #0]
 8008964:	460c      	mov	r4, r1
 8008966:	b118      	cbz	r0, 8008970 <__swsetup_r+0x14>
 8008968:	6a03      	ldr	r3, [r0, #32]
 800896a:	b90b      	cbnz	r3, 8008970 <__swsetup_r+0x14>
 800896c:	f7ff feae 	bl	80086cc <__sinit>
 8008970:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008974:	0719      	lsls	r1, r3, #28
 8008976:	d422      	bmi.n	80089be <__swsetup_r+0x62>
 8008978:	06da      	lsls	r2, r3, #27
 800897a:	d407      	bmi.n	800898c <__swsetup_r+0x30>
 800897c:	2209      	movs	r2, #9
 800897e:	602a      	str	r2, [r5, #0]
 8008980:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008984:	81a3      	strh	r3, [r4, #12]
 8008986:	f04f 30ff 	mov.w	r0, #4294967295
 800898a:	e033      	b.n	80089f4 <__swsetup_r+0x98>
 800898c:	0758      	lsls	r0, r3, #29
 800898e:	d512      	bpl.n	80089b6 <__swsetup_r+0x5a>
 8008990:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008992:	b141      	cbz	r1, 80089a6 <__swsetup_r+0x4a>
 8008994:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008998:	4299      	cmp	r1, r3
 800899a:	d002      	beq.n	80089a2 <__swsetup_r+0x46>
 800899c:	4628      	mov	r0, r5
 800899e:	f000 f90d 	bl	8008bbc <_free_r>
 80089a2:	2300      	movs	r3, #0
 80089a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80089a6:	89a3      	ldrh	r3, [r4, #12]
 80089a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80089ac:	81a3      	strh	r3, [r4, #12]
 80089ae:	2300      	movs	r3, #0
 80089b0:	6063      	str	r3, [r4, #4]
 80089b2:	6923      	ldr	r3, [r4, #16]
 80089b4:	6023      	str	r3, [r4, #0]
 80089b6:	89a3      	ldrh	r3, [r4, #12]
 80089b8:	f043 0308 	orr.w	r3, r3, #8
 80089bc:	81a3      	strh	r3, [r4, #12]
 80089be:	6923      	ldr	r3, [r4, #16]
 80089c0:	b94b      	cbnz	r3, 80089d6 <__swsetup_r+0x7a>
 80089c2:	89a3      	ldrh	r3, [r4, #12]
 80089c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80089c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089cc:	d003      	beq.n	80089d6 <__swsetup_r+0x7a>
 80089ce:	4621      	mov	r1, r4
 80089d0:	4628      	mov	r0, r5
 80089d2:	f000 fe37 	bl	8009644 <__smakebuf_r>
 80089d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089da:	f013 0201 	ands.w	r2, r3, #1
 80089de:	d00a      	beq.n	80089f6 <__swsetup_r+0x9a>
 80089e0:	2200      	movs	r2, #0
 80089e2:	60a2      	str	r2, [r4, #8]
 80089e4:	6962      	ldr	r2, [r4, #20]
 80089e6:	4252      	negs	r2, r2
 80089e8:	61a2      	str	r2, [r4, #24]
 80089ea:	6922      	ldr	r2, [r4, #16]
 80089ec:	b942      	cbnz	r2, 8008a00 <__swsetup_r+0xa4>
 80089ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80089f2:	d1c5      	bne.n	8008980 <__swsetup_r+0x24>
 80089f4:	bd38      	pop	{r3, r4, r5, pc}
 80089f6:	0799      	lsls	r1, r3, #30
 80089f8:	bf58      	it	pl
 80089fa:	6962      	ldrpl	r2, [r4, #20]
 80089fc:	60a2      	str	r2, [r4, #8]
 80089fe:	e7f4      	b.n	80089ea <__swsetup_r+0x8e>
 8008a00:	2000      	movs	r0, #0
 8008a02:	e7f7      	b.n	80089f4 <__swsetup_r+0x98>
 8008a04:	20000018 	.word	0x20000018

08008a08 <memset>:
 8008a08:	4402      	add	r2, r0
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d100      	bne.n	8008a12 <memset+0xa>
 8008a10:	4770      	bx	lr
 8008a12:	f803 1b01 	strb.w	r1, [r3], #1
 8008a16:	e7f9      	b.n	8008a0c <memset+0x4>

08008a18 <strcat>:
 8008a18:	b510      	push	{r4, lr}
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	7814      	ldrb	r4, [r2, #0]
 8008a1e:	4613      	mov	r3, r2
 8008a20:	3201      	adds	r2, #1
 8008a22:	2c00      	cmp	r4, #0
 8008a24:	d1fa      	bne.n	8008a1c <strcat+0x4>
 8008a26:	3b01      	subs	r3, #1
 8008a28:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a2c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a30:	2a00      	cmp	r2, #0
 8008a32:	d1f9      	bne.n	8008a28 <strcat+0x10>
 8008a34:	bd10      	pop	{r4, pc}

08008a36 <strncpy>:
 8008a36:	b510      	push	{r4, lr}
 8008a38:	3901      	subs	r1, #1
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	b132      	cbz	r2, 8008a4c <strncpy+0x16>
 8008a3e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008a42:	f803 4b01 	strb.w	r4, [r3], #1
 8008a46:	3a01      	subs	r2, #1
 8008a48:	2c00      	cmp	r4, #0
 8008a4a:	d1f7      	bne.n	8008a3c <strncpy+0x6>
 8008a4c:	441a      	add	r2, r3
 8008a4e:	2100      	movs	r1, #0
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d100      	bne.n	8008a56 <strncpy+0x20>
 8008a54:	bd10      	pop	{r4, pc}
 8008a56:	f803 1b01 	strb.w	r1, [r3], #1
 8008a5a:	e7f9      	b.n	8008a50 <strncpy+0x1a>

08008a5c <strstr>:
 8008a5c:	780a      	ldrb	r2, [r1, #0]
 8008a5e:	b570      	push	{r4, r5, r6, lr}
 8008a60:	b96a      	cbnz	r2, 8008a7e <strstr+0x22>
 8008a62:	bd70      	pop	{r4, r5, r6, pc}
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d109      	bne.n	8008a7c <strstr+0x20>
 8008a68:	460c      	mov	r4, r1
 8008a6a:	4605      	mov	r5, r0
 8008a6c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d0f6      	beq.n	8008a62 <strstr+0x6>
 8008a74:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008a78:	429e      	cmp	r6, r3
 8008a7a:	d0f7      	beq.n	8008a6c <strstr+0x10>
 8008a7c:	3001      	adds	r0, #1
 8008a7e:	7803      	ldrb	r3, [r0, #0]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d1ef      	bne.n	8008a64 <strstr+0x8>
 8008a84:	4618      	mov	r0, r3
 8008a86:	e7ec      	b.n	8008a62 <strstr+0x6>

08008a88 <_close_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	4d06      	ldr	r5, [pc, #24]	@ (8008aa4 <_close_r+0x1c>)
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	4604      	mov	r4, r0
 8008a90:	4608      	mov	r0, r1
 8008a92:	602b      	str	r3, [r5, #0]
 8008a94:	f7f9 fdfd 	bl	8002692 <_close>
 8008a98:	1c43      	adds	r3, r0, #1
 8008a9a:	d102      	bne.n	8008aa2 <_close_r+0x1a>
 8008a9c:	682b      	ldr	r3, [r5, #0]
 8008a9e:	b103      	cbz	r3, 8008aa2 <_close_r+0x1a>
 8008aa0:	6023      	str	r3, [r4, #0]
 8008aa2:	bd38      	pop	{r3, r4, r5, pc}
 8008aa4:	20000c74 	.word	0x20000c74

08008aa8 <_lseek_r>:
 8008aa8:	b538      	push	{r3, r4, r5, lr}
 8008aaa:	4d07      	ldr	r5, [pc, #28]	@ (8008ac8 <_lseek_r+0x20>)
 8008aac:	4604      	mov	r4, r0
 8008aae:	4608      	mov	r0, r1
 8008ab0:	4611      	mov	r1, r2
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	602a      	str	r2, [r5, #0]
 8008ab6:	461a      	mov	r2, r3
 8008ab8:	f7f9 fe12 	bl	80026e0 <_lseek>
 8008abc:	1c43      	adds	r3, r0, #1
 8008abe:	d102      	bne.n	8008ac6 <_lseek_r+0x1e>
 8008ac0:	682b      	ldr	r3, [r5, #0]
 8008ac2:	b103      	cbz	r3, 8008ac6 <_lseek_r+0x1e>
 8008ac4:	6023      	str	r3, [r4, #0]
 8008ac6:	bd38      	pop	{r3, r4, r5, pc}
 8008ac8:	20000c74 	.word	0x20000c74

08008acc <_read_r>:
 8008acc:	b538      	push	{r3, r4, r5, lr}
 8008ace:	4d07      	ldr	r5, [pc, #28]	@ (8008aec <_read_r+0x20>)
 8008ad0:	4604      	mov	r4, r0
 8008ad2:	4608      	mov	r0, r1
 8008ad4:	4611      	mov	r1, r2
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	602a      	str	r2, [r5, #0]
 8008ada:	461a      	mov	r2, r3
 8008adc:	f7f9 fdbc 	bl	8002658 <_read>
 8008ae0:	1c43      	adds	r3, r0, #1
 8008ae2:	d102      	bne.n	8008aea <_read_r+0x1e>
 8008ae4:	682b      	ldr	r3, [r5, #0]
 8008ae6:	b103      	cbz	r3, 8008aea <_read_r+0x1e>
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	20000c74 	.word	0x20000c74

08008af0 <_sbrk_r>:
 8008af0:	b538      	push	{r3, r4, r5, lr}
 8008af2:	4d06      	ldr	r5, [pc, #24]	@ (8008b0c <_sbrk_r+0x1c>)
 8008af4:	2300      	movs	r3, #0
 8008af6:	4604      	mov	r4, r0
 8008af8:	4608      	mov	r0, r1
 8008afa:	602b      	str	r3, [r5, #0]
 8008afc:	f7f9 fdfe 	bl	80026fc <_sbrk>
 8008b00:	1c43      	adds	r3, r0, #1
 8008b02:	d102      	bne.n	8008b0a <_sbrk_r+0x1a>
 8008b04:	682b      	ldr	r3, [r5, #0]
 8008b06:	b103      	cbz	r3, 8008b0a <_sbrk_r+0x1a>
 8008b08:	6023      	str	r3, [r4, #0]
 8008b0a:	bd38      	pop	{r3, r4, r5, pc}
 8008b0c:	20000c74 	.word	0x20000c74

08008b10 <_write_r>:
 8008b10:	b538      	push	{r3, r4, r5, lr}
 8008b12:	4d07      	ldr	r5, [pc, #28]	@ (8008b30 <_write_r+0x20>)
 8008b14:	4604      	mov	r4, r0
 8008b16:	4608      	mov	r0, r1
 8008b18:	4611      	mov	r1, r2
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	602a      	str	r2, [r5, #0]
 8008b1e:	461a      	mov	r2, r3
 8008b20:	f7f8 ffb8 	bl	8001a94 <_write>
 8008b24:	1c43      	adds	r3, r0, #1
 8008b26:	d102      	bne.n	8008b2e <_write_r+0x1e>
 8008b28:	682b      	ldr	r3, [r5, #0]
 8008b2a:	b103      	cbz	r3, 8008b2e <_write_r+0x1e>
 8008b2c:	6023      	str	r3, [r4, #0]
 8008b2e:	bd38      	pop	{r3, r4, r5, pc}
 8008b30:	20000c74 	.word	0x20000c74

08008b34 <__errno>:
 8008b34:	4b01      	ldr	r3, [pc, #4]	@ (8008b3c <__errno+0x8>)
 8008b36:	6818      	ldr	r0, [r3, #0]
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop
 8008b3c:	20000018 	.word	0x20000018

08008b40 <__libc_init_array>:
 8008b40:	b570      	push	{r4, r5, r6, lr}
 8008b42:	4d0d      	ldr	r5, [pc, #52]	@ (8008b78 <__libc_init_array+0x38>)
 8008b44:	4c0d      	ldr	r4, [pc, #52]	@ (8008b7c <__libc_init_array+0x3c>)
 8008b46:	1b64      	subs	r4, r4, r5
 8008b48:	10a4      	asrs	r4, r4, #2
 8008b4a:	2600      	movs	r6, #0
 8008b4c:	42a6      	cmp	r6, r4
 8008b4e:	d109      	bne.n	8008b64 <__libc_init_array+0x24>
 8008b50:	4d0b      	ldr	r5, [pc, #44]	@ (8008b80 <__libc_init_array+0x40>)
 8008b52:	4c0c      	ldr	r4, [pc, #48]	@ (8008b84 <__libc_init_array+0x44>)
 8008b54:	f000 fe24 	bl	80097a0 <_init>
 8008b58:	1b64      	subs	r4, r4, r5
 8008b5a:	10a4      	asrs	r4, r4, #2
 8008b5c:	2600      	movs	r6, #0
 8008b5e:	42a6      	cmp	r6, r4
 8008b60:	d105      	bne.n	8008b6e <__libc_init_array+0x2e>
 8008b62:	bd70      	pop	{r4, r5, r6, pc}
 8008b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b68:	4798      	blx	r3
 8008b6a:	3601      	adds	r6, #1
 8008b6c:	e7ee      	b.n	8008b4c <__libc_init_array+0xc>
 8008b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b72:	4798      	blx	r3
 8008b74:	3601      	adds	r6, #1
 8008b76:	e7f2      	b.n	8008b5e <__libc_init_array+0x1e>
 8008b78:	08009bd0 	.word	0x08009bd0
 8008b7c:	08009bd0 	.word	0x08009bd0
 8008b80:	08009bd0 	.word	0x08009bd0
 8008b84:	08009bd4 	.word	0x08009bd4

08008b88 <__retarget_lock_init_recursive>:
 8008b88:	4770      	bx	lr

08008b8a <__retarget_lock_acquire_recursive>:
 8008b8a:	4770      	bx	lr

08008b8c <__retarget_lock_release_recursive>:
 8008b8c:	4770      	bx	lr

08008b8e <strcpy>:
 8008b8e:	4603      	mov	r3, r0
 8008b90:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b94:	f803 2b01 	strb.w	r2, [r3], #1
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	d1f9      	bne.n	8008b90 <strcpy+0x2>
 8008b9c:	4770      	bx	lr

08008b9e <memcpy>:
 8008b9e:	440a      	add	r2, r1
 8008ba0:	4291      	cmp	r1, r2
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	d100      	bne.n	8008baa <memcpy+0xc>
 8008ba8:	4770      	bx	lr
 8008baa:	b510      	push	{r4, lr}
 8008bac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bb4:	4291      	cmp	r1, r2
 8008bb6:	d1f9      	bne.n	8008bac <memcpy+0xe>
 8008bb8:	bd10      	pop	{r4, pc}
	...

08008bbc <_free_r>:
 8008bbc:	b538      	push	{r3, r4, r5, lr}
 8008bbe:	4605      	mov	r5, r0
 8008bc0:	2900      	cmp	r1, #0
 8008bc2:	d041      	beq.n	8008c48 <_free_r+0x8c>
 8008bc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bc8:	1f0c      	subs	r4, r1, #4
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	bfb8      	it	lt
 8008bce:	18e4      	addlt	r4, r4, r3
 8008bd0:	f7ff fc60 	bl	8008494 <__malloc_lock>
 8008bd4:	4a1d      	ldr	r2, [pc, #116]	@ (8008c4c <_free_r+0x90>)
 8008bd6:	6813      	ldr	r3, [r2, #0]
 8008bd8:	b933      	cbnz	r3, 8008be8 <_free_r+0x2c>
 8008bda:	6063      	str	r3, [r4, #4]
 8008bdc:	6014      	str	r4, [r2, #0]
 8008bde:	4628      	mov	r0, r5
 8008be0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008be4:	f7ff bc5c 	b.w	80084a0 <__malloc_unlock>
 8008be8:	42a3      	cmp	r3, r4
 8008bea:	d908      	bls.n	8008bfe <_free_r+0x42>
 8008bec:	6820      	ldr	r0, [r4, #0]
 8008bee:	1821      	adds	r1, r4, r0
 8008bf0:	428b      	cmp	r3, r1
 8008bf2:	bf01      	itttt	eq
 8008bf4:	6819      	ldreq	r1, [r3, #0]
 8008bf6:	685b      	ldreq	r3, [r3, #4]
 8008bf8:	1809      	addeq	r1, r1, r0
 8008bfa:	6021      	streq	r1, [r4, #0]
 8008bfc:	e7ed      	b.n	8008bda <_free_r+0x1e>
 8008bfe:	461a      	mov	r2, r3
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	b10b      	cbz	r3, 8008c08 <_free_r+0x4c>
 8008c04:	42a3      	cmp	r3, r4
 8008c06:	d9fa      	bls.n	8008bfe <_free_r+0x42>
 8008c08:	6811      	ldr	r1, [r2, #0]
 8008c0a:	1850      	adds	r0, r2, r1
 8008c0c:	42a0      	cmp	r0, r4
 8008c0e:	d10b      	bne.n	8008c28 <_free_r+0x6c>
 8008c10:	6820      	ldr	r0, [r4, #0]
 8008c12:	4401      	add	r1, r0
 8008c14:	1850      	adds	r0, r2, r1
 8008c16:	4283      	cmp	r3, r0
 8008c18:	6011      	str	r1, [r2, #0]
 8008c1a:	d1e0      	bne.n	8008bde <_free_r+0x22>
 8008c1c:	6818      	ldr	r0, [r3, #0]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	6053      	str	r3, [r2, #4]
 8008c22:	4408      	add	r0, r1
 8008c24:	6010      	str	r0, [r2, #0]
 8008c26:	e7da      	b.n	8008bde <_free_r+0x22>
 8008c28:	d902      	bls.n	8008c30 <_free_r+0x74>
 8008c2a:	230c      	movs	r3, #12
 8008c2c:	602b      	str	r3, [r5, #0]
 8008c2e:	e7d6      	b.n	8008bde <_free_r+0x22>
 8008c30:	6820      	ldr	r0, [r4, #0]
 8008c32:	1821      	adds	r1, r4, r0
 8008c34:	428b      	cmp	r3, r1
 8008c36:	bf04      	itt	eq
 8008c38:	6819      	ldreq	r1, [r3, #0]
 8008c3a:	685b      	ldreq	r3, [r3, #4]
 8008c3c:	6063      	str	r3, [r4, #4]
 8008c3e:	bf04      	itt	eq
 8008c40:	1809      	addeq	r1, r1, r0
 8008c42:	6021      	streq	r1, [r4, #0]
 8008c44:	6054      	str	r4, [r2, #4]
 8008c46:	e7ca      	b.n	8008bde <_free_r+0x22>
 8008c48:	bd38      	pop	{r3, r4, r5, pc}
 8008c4a:	bf00      	nop
 8008c4c:	20000b34 	.word	0x20000b34

08008c50 <__ssputs_r>:
 8008c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c54:	688e      	ldr	r6, [r1, #8]
 8008c56:	461f      	mov	r7, r3
 8008c58:	42be      	cmp	r6, r7
 8008c5a:	680b      	ldr	r3, [r1, #0]
 8008c5c:	4682      	mov	sl, r0
 8008c5e:	460c      	mov	r4, r1
 8008c60:	4690      	mov	r8, r2
 8008c62:	d82d      	bhi.n	8008cc0 <__ssputs_r+0x70>
 8008c64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c68:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008c6c:	d026      	beq.n	8008cbc <__ssputs_r+0x6c>
 8008c6e:	6965      	ldr	r5, [r4, #20]
 8008c70:	6909      	ldr	r1, [r1, #16]
 8008c72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c76:	eba3 0901 	sub.w	r9, r3, r1
 8008c7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c7e:	1c7b      	adds	r3, r7, #1
 8008c80:	444b      	add	r3, r9
 8008c82:	106d      	asrs	r5, r5, #1
 8008c84:	429d      	cmp	r5, r3
 8008c86:	bf38      	it	cc
 8008c88:	461d      	movcc	r5, r3
 8008c8a:	0553      	lsls	r3, r2, #21
 8008c8c:	d527      	bpl.n	8008cde <__ssputs_r+0x8e>
 8008c8e:	4629      	mov	r1, r5
 8008c90:	f7ff fb80 	bl	8008394 <_malloc_r>
 8008c94:	4606      	mov	r6, r0
 8008c96:	b360      	cbz	r0, 8008cf2 <__ssputs_r+0xa2>
 8008c98:	6921      	ldr	r1, [r4, #16]
 8008c9a:	464a      	mov	r2, r9
 8008c9c:	f7ff ff7f 	bl	8008b9e <memcpy>
 8008ca0:	89a3      	ldrh	r3, [r4, #12]
 8008ca2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008ca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008caa:	81a3      	strh	r3, [r4, #12]
 8008cac:	6126      	str	r6, [r4, #16]
 8008cae:	6165      	str	r5, [r4, #20]
 8008cb0:	444e      	add	r6, r9
 8008cb2:	eba5 0509 	sub.w	r5, r5, r9
 8008cb6:	6026      	str	r6, [r4, #0]
 8008cb8:	60a5      	str	r5, [r4, #8]
 8008cba:	463e      	mov	r6, r7
 8008cbc:	42be      	cmp	r6, r7
 8008cbe:	d900      	bls.n	8008cc2 <__ssputs_r+0x72>
 8008cc0:	463e      	mov	r6, r7
 8008cc2:	6820      	ldr	r0, [r4, #0]
 8008cc4:	4632      	mov	r2, r6
 8008cc6:	4641      	mov	r1, r8
 8008cc8:	f000 fcf8 	bl	80096bc <memmove>
 8008ccc:	68a3      	ldr	r3, [r4, #8]
 8008cce:	1b9b      	subs	r3, r3, r6
 8008cd0:	60a3      	str	r3, [r4, #8]
 8008cd2:	6823      	ldr	r3, [r4, #0]
 8008cd4:	4433      	add	r3, r6
 8008cd6:	6023      	str	r3, [r4, #0]
 8008cd8:	2000      	movs	r0, #0
 8008cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cde:	462a      	mov	r2, r5
 8008ce0:	f000 fd28 	bl	8009734 <_realloc_r>
 8008ce4:	4606      	mov	r6, r0
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	d1e0      	bne.n	8008cac <__ssputs_r+0x5c>
 8008cea:	6921      	ldr	r1, [r4, #16]
 8008cec:	4650      	mov	r0, sl
 8008cee:	f7ff ff65 	bl	8008bbc <_free_r>
 8008cf2:	230c      	movs	r3, #12
 8008cf4:	f8ca 3000 	str.w	r3, [sl]
 8008cf8:	89a3      	ldrh	r3, [r4, #12]
 8008cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cfe:	81a3      	strh	r3, [r4, #12]
 8008d00:	f04f 30ff 	mov.w	r0, #4294967295
 8008d04:	e7e9      	b.n	8008cda <__ssputs_r+0x8a>
	...

08008d08 <_svfiprintf_r>:
 8008d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0c:	4698      	mov	r8, r3
 8008d0e:	898b      	ldrh	r3, [r1, #12]
 8008d10:	061b      	lsls	r3, r3, #24
 8008d12:	b09d      	sub	sp, #116	@ 0x74
 8008d14:	4607      	mov	r7, r0
 8008d16:	460d      	mov	r5, r1
 8008d18:	4614      	mov	r4, r2
 8008d1a:	d510      	bpl.n	8008d3e <_svfiprintf_r+0x36>
 8008d1c:	690b      	ldr	r3, [r1, #16]
 8008d1e:	b973      	cbnz	r3, 8008d3e <_svfiprintf_r+0x36>
 8008d20:	2140      	movs	r1, #64	@ 0x40
 8008d22:	f7ff fb37 	bl	8008394 <_malloc_r>
 8008d26:	6028      	str	r0, [r5, #0]
 8008d28:	6128      	str	r0, [r5, #16]
 8008d2a:	b930      	cbnz	r0, 8008d3a <_svfiprintf_r+0x32>
 8008d2c:	230c      	movs	r3, #12
 8008d2e:	603b      	str	r3, [r7, #0]
 8008d30:	f04f 30ff 	mov.w	r0, #4294967295
 8008d34:	b01d      	add	sp, #116	@ 0x74
 8008d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d3a:	2340      	movs	r3, #64	@ 0x40
 8008d3c:	616b      	str	r3, [r5, #20]
 8008d3e:	2300      	movs	r3, #0
 8008d40:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d42:	2320      	movs	r3, #32
 8008d44:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d48:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d4c:	2330      	movs	r3, #48	@ 0x30
 8008d4e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008eec <_svfiprintf_r+0x1e4>
 8008d52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d56:	f04f 0901 	mov.w	r9, #1
 8008d5a:	4623      	mov	r3, r4
 8008d5c:	469a      	mov	sl, r3
 8008d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d62:	b10a      	cbz	r2, 8008d68 <_svfiprintf_r+0x60>
 8008d64:	2a25      	cmp	r2, #37	@ 0x25
 8008d66:	d1f9      	bne.n	8008d5c <_svfiprintf_r+0x54>
 8008d68:	ebba 0b04 	subs.w	fp, sl, r4
 8008d6c:	d00b      	beq.n	8008d86 <_svfiprintf_r+0x7e>
 8008d6e:	465b      	mov	r3, fp
 8008d70:	4622      	mov	r2, r4
 8008d72:	4629      	mov	r1, r5
 8008d74:	4638      	mov	r0, r7
 8008d76:	f7ff ff6b 	bl	8008c50 <__ssputs_r>
 8008d7a:	3001      	adds	r0, #1
 8008d7c:	f000 80a7 	beq.w	8008ece <_svfiprintf_r+0x1c6>
 8008d80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d82:	445a      	add	r2, fp
 8008d84:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d86:	f89a 3000 	ldrb.w	r3, [sl]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	f000 809f 	beq.w	8008ece <_svfiprintf_r+0x1c6>
 8008d90:	2300      	movs	r3, #0
 8008d92:	f04f 32ff 	mov.w	r2, #4294967295
 8008d96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d9a:	f10a 0a01 	add.w	sl, sl, #1
 8008d9e:	9304      	str	r3, [sp, #16]
 8008da0:	9307      	str	r3, [sp, #28]
 8008da2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008da6:	931a      	str	r3, [sp, #104]	@ 0x68
 8008da8:	4654      	mov	r4, sl
 8008daa:	2205      	movs	r2, #5
 8008dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db0:	484e      	ldr	r0, [pc, #312]	@ (8008eec <_svfiprintf_r+0x1e4>)
 8008db2:	f7f7 fa15 	bl	80001e0 <memchr>
 8008db6:	9a04      	ldr	r2, [sp, #16]
 8008db8:	b9d8      	cbnz	r0, 8008df2 <_svfiprintf_r+0xea>
 8008dba:	06d0      	lsls	r0, r2, #27
 8008dbc:	bf44      	itt	mi
 8008dbe:	2320      	movmi	r3, #32
 8008dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dc4:	0711      	lsls	r1, r2, #28
 8008dc6:	bf44      	itt	mi
 8008dc8:	232b      	movmi	r3, #43	@ 0x2b
 8008dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dce:	f89a 3000 	ldrb.w	r3, [sl]
 8008dd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dd4:	d015      	beq.n	8008e02 <_svfiprintf_r+0xfa>
 8008dd6:	9a07      	ldr	r2, [sp, #28]
 8008dd8:	4654      	mov	r4, sl
 8008dda:	2000      	movs	r0, #0
 8008ddc:	f04f 0c0a 	mov.w	ip, #10
 8008de0:	4621      	mov	r1, r4
 8008de2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008de6:	3b30      	subs	r3, #48	@ 0x30
 8008de8:	2b09      	cmp	r3, #9
 8008dea:	d94b      	bls.n	8008e84 <_svfiprintf_r+0x17c>
 8008dec:	b1b0      	cbz	r0, 8008e1c <_svfiprintf_r+0x114>
 8008dee:	9207      	str	r2, [sp, #28]
 8008df0:	e014      	b.n	8008e1c <_svfiprintf_r+0x114>
 8008df2:	eba0 0308 	sub.w	r3, r0, r8
 8008df6:	fa09 f303 	lsl.w	r3, r9, r3
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	9304      	str	r3, [sp, #16]
 8008dfe:	46a2      	mov	sl, r4
 8008e00:	e7d2      	b.n	8008da8 <_svfiprintf_r+0xa0>
 8008e02:	9b03      	ldr	r3, [sp, #12]
 8008e04:	1d19      	adds	r1, r3, #4
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	9103      	str	r1, [sp, #12]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	bfbb      	ittet	lt
 8008e0e:	425b      	neglt	r3, r3
 8008e10:	f042 0202 	orrlt.w	r2, r2, #2
 8008e14:	9307      	strge	r3, [sp, #28]
 8008e16:	9307      	strlt	r3, [sp, #28]
 8008e18:	bfb8      	it	lt
 8008e1a:	9204      	strlt	r2, [sp, #16]
 8008e1c:	7823      	ldrb	r3, [r4, #0]
 8008e1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e20:	d10a      	bne.n	8008e38 <_svfiprintf_r+0x130>
 8008e22:	7863      	ldrb	r3, [r4, #1]
 8008e24:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e26:	d132      	bne.n	8008e8e <_svfiprintf_r+0x186>
 8008e28:	9b03      	ldr	r3, [sp, #12]
 8008e2a:	1d1a      	adds	r2, r3, #4
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	9203      	str	r2, [sp, #12]
 8008e30:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e34:	3402      	adds	r4, #2
 8008e36:	9305      	str	r3, [sp, #20]
 8008e38:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008efc <_svfiprintf_r+0x1f4>
 8008e3c:	7821      	ldrb	r1, [r4, #0]
 8008e3e:	2203      	movs	r2, #3
 8008e40:	4650      	mov	r0, sl
 8008e42:	f7f7 f9cd 	bl	80001e0 <memchr>
 8008e46:	b138      	cbz	r0, 8008e58 <_svfiprintf_r+0x150>
 8008e48:	9b04      	ldr	r3, [sp, #16]
 8008e4a:	eba0 000a 	sub.w	r0, r0, sl
 8008e4e:	2240      	movs	r2, #64	@ 0x40
 8008e50:	4082      	lsls	r2, r0
 8008e52:	4313      	orrs	r3, r2
 8008e54:	3401      	adds	r4, #1
 8008e56:	9304      	str	r3, [sp, #16]
 8008e58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e5c:	4824      	ldr	r0, [pc, #144]	@ (8008ef0 <_svfiprintf_r+0x1e8>)
 8008e5e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e62:	2206      	movs	r2, #6
 8008e64:	f7f7 f9bc 	bl	80001e0 <memchr>
 8008e68:	2800      	cmp	r0, #0
 8008e6a:	d036      	beq.n	8008eda <_svfiprintf_r+0x1d2>
 8008e6c:	4b21      	ldr	r3, [pc, #132]	@ (8008ef4 <_svfiprintf_r+0x1ec>)
 8008e6e:	bb1b      	cbnz	r3, 8008eb8 <_svfiprintf_r+0x1b0>
 8008e70:	9b03      	ldr	r3, [sp, #12]
 8008e72:	3307      	adds	r3, #7
 8008e74:	f023 0307 	bic.w	r3, r3, #7
 8008e78:	3308      	adds	r3, #8
 8008e7a:	9303      	str	r3, [sp, #12]
 8008e7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e7e:	4433      	add	r3, r6
 8008e80:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e82:	e76a      	b.n	8008d5a <_svfiprintf_r+0x52>
 8008e84:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e88:	460c      	mov	r4, r1
 8008e8a:	2001      	movs	r0, #1
 8008e8c:	e7a8      	b.n	8008de0 <_svfiprintf_r+0xd8>
 8008e8e:	2300      	movs	r3, #0
 8008e90:	3401      	adds	r4, #1
 8008e92:	9305      	str	r3, [sp, #20]
 8008e94:	4619      	mov	r1, r3
 8008e96:	f04f 0c0a 	mov.w	ip, #10
 8008e9a:	4620      	mov	r0, r4
 8008e9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ea0:	3a30      	subs	r2, #48	@ 0x30
 8008ea2:	2a09      	cmp	r2, #9
 8008ea4:	d903      	bls.n	8008eae <_svfiprintf_r+0x1a6>
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d0c6      	beq.n	8008e38 <_svfiprintf_r+0x130>
 8008eaa:	9105      	str	r1, [sp, #20]
 8008eac:	e7c4      	b.n	8008e38 <_svfiprintf_r+0x130>
 8008eae:	fb0c 2101 	mla	r1, ip, r1, r2
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e7f0      	b.n	8008e9a <_svfiprintf_r+0x192>
 8008eb8:	ab03      	add	r3, sp, #12
 8008eba:	9300      	str	r3, [sp, #0]
 8008ebc:	462a      	mov	r2, r5
 8008ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8008ef8 <_svfiprintf_r+0x1f0>)
 8008ec0:	a904      	add	r1, sp, #16
 8008ec2:	4638      	mov	r0, r7
 8008ec4:	f3af 8000 	nop.w
 8008ec8:	1c42      	adds	r2, r0, #1
 8008eca:	4606      	mov	r6, r0
 8008ecc:	d1d6      	bne.n	8008e7c <_svfiprintf_r+0x174>
 8008ece:	89ab      	ldrh	r3, [r5, #12]
 8008ed0:	065b      	lsls	r3, r3, #25
 8008ed2:	f53f af2d 	bmi.w	8008d30 <_svfiprintf_r+0x28>
 8008ed6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ed8:	e72c      	b.n	8008d34 <_svfiprintf_r+0x2c>
 8008eda:	ab03      	add	r3, sp, #12
 8008edc:	9300      	str	r3, [sp, #0]
 8008ede:	462a      	mov	r2, r5
 8008ee0:	4b05      	ldr	r3, [pc, #20]	@ (8008ef8 <_svfiprintf_r+0x1f0>)
 8008ee2:	a904      	add	r1, sp, #16
 8008ee4:	4638      	mov	r0, r7
 8008ee6:	f000 f9bb 	bl	8009260 <_printf_i>
 8008eea:	e7ed      	b.n	8008ec8 <_svfiprintf_r+0x1c0>
 8008eec:	08009b95 	.word	0x08009b95
 8008ef0:	08009b9f 	.word	0x08009b9f
 8008ef4:	00000000 	.word	0x00000000
 8008ef8:	08008c51 	.word	0x08008c51
 8008efc:	08009b9b 	.word	0x08009b9b

08008f00 <__sfputc_r>:
 8008f00:	6893      	ldr	r3, [r2, #8]
 8008f02:	3b01      	subs	r3, #1
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	b410      	push	{r4}
 8008f08:	6093      	str	r3, [r2, #8]
 8008f0a:	da08      	bge.n	8008f1e <__sfputc_r+0x1e>
 8008f0c:	6994      	ldr	r4, [r2, #24]
 8008f0e:	42a3      	cmp	r3, r4
 8008f10:	db01      	blt.n	8008f16 <__sfputc_r+0x16>
 8008f12:	290a      	cmp	r1, #10
 8008f14:	d103      	bne.n	8008f1e <__sfputc_r+0x1e>
 8008f16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f1a:	f7ff bce0 	b.w	80088de <__swbuf_r>
 8008f1e:	6813      	ldr	r3, [r2, #0]
 8008f20:	1c58      	adds	r0, r3, #1
 8008f22:	6010      	str	r0, [r2, #0]
 8008f24:	7019      	strb	r1, [r3, #0]
 8008f26:	4608      	mov	r0, r1
 8008f28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f2c:	4770      	bx	lr

08008f2e <__sfputs_r>:
 8008f2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f30:	4606      	mov	r6, r0
 8008f32:	460f      	mov	r7, r1
 8008f34:	4614      	mov	r4, r2
 8008f36:	18d5      	adds	r5, r2, r3
 8008f38:	42ac      	cmp	r4, r5
 8008f3a:	d101      	bne.n	8008f40 <__sfputs_r+0x12>
 8008f3c:	2000      	movs	r0, #0
 8008f3e:	e007      	b.n	8008f50 <__sfputs_r+0x22>
 8008f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f44:	463a      	mov	r2, r7
 8008f46:	4630      	mov	r0, r6
 8008f48:	f7ff ffda 	bl	8008f00 <__sfputc_r>
 8008f4c:	1c43      	adds	r3, r0, #1
 8008f4e:	d1f3      	bne.n	8008f38 <__sfputs_r+0xa>
 8008f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f54 <_vfiprintf_r>:
 8008f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f58:	460d      	mov	r5, r1
 8008f5a:	b09d      	sub	sp, #116	@ 0x74
 8008f5c:	4614      	mov	r4, r2
 8008f5e:	4698      	mov	r8, r3
 8008f60:	4606      	mov	r6, r0
 8008f62:	b118      	cbz	r0, 8008f6c <_vfiprintf_r+0x18>
 8008f64:	6a03      	ldr	r3, [r0, #32]
 8008f66:	b90b      	cbnz	r3, 8008f6c <_vfiprintf_r+0x18>
 8008f68:	f7ff fbb0 	bl	80086cc <__sinit>
 8008f6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f6e:	07d9      	lsls	r1, r3, #31
 8008f70:	d405      	bmi.n	8008f7e <_vfiprintf_r+0x2a>
 8008f72:	89ab      	ldrh	r3, [r5, #12]
 8008f74:	059a      	lsls	r2, r3, #22
 8008f76:	d402      	bmi.n	8008f7e <_vfiprintf_r+0x2a>
 8008f78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f7a:	f7ff fe06 	bl	8008b8a <__retarget_lock_acquire_recursive>
 8008f7e:	89ab      	ldrh	r3, [r5, #12]
 8008f80:	071b      	lsls	r3, r3, #28
 8008f82:	d501      	bpl.n	8008f88 <_vfiprintf_r+0x34>
 8008f84:	692b      	ldr	r3, [r5, #16]
 8008f86:	b99b      	cbnz	r3, 8008fb0 <_vfiprintf_r+0x5c>
 8008f88:	4629      	mov	r1, r5
 8008f8a:	4630      	mov	r0, r6
 8008f8c:	f7ff fce6 	bl	800895c <__swsetup_r>
 8008f90:	b170      	cbz	r0, 8008fb0 <_vfiprintf_r+0x5c>
 8008f92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f94:	07dc      	lsls	r4, r3, #31
 8008f96:	d504      	bpl.n	8008fa2 <_vfiprintf_r+0x4e>
 8008f98:	f04f 30ff 	mov.w	r0, #4294967295
 8008f9c:	b01d      	add	sp, #116	@ 0x74
 8008f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa2:	89ab      	ldrh	r3, [r5, #12]
 8008fa4:	0598      	lsls	r0, r3, #22
 8008fa6:	d4f7      	bmi.n	8008f98 <_vfiprintf_r+0x44>
 8008fa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008faa:	f7ff fdef 	bl	8008b8c <__retarget_lock_release_recursive>
 8008fae:	e7f3      	b.n	8008f98 <_vfiprintf_r+0x44>
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fb4:	2320      	movs	r3, #32
 8008fb6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fba:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fbe:	2330      	movs	r3, #48	@ 0x30
 8008fc0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009170 <_vfiprintf_r+0x21c>
 8008fc4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fc8:	f04f 0901 	mov.w	r9, #1
 8008fcc:	4623      	mov	r3, r4
 8008fce:	469a      	mov	sl, r3
 8008fd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fd4:	b10a      	cbz	r2, 8008fda <_vfiprintf_r+0x86>
 8008fd6:	2a25      	cmp	r2, #37	@ 0x25
 8008fd8:	d1f9      	bne.n	8008fce <_vfiprintf_r+0x7a>
 8008fda:	ebba 0b04 	subs.w	fp, sl, r4
 8008fde:	d00b      	beq.n	8008ff8 <_vfiprintf_r+0xa4>
 8008fe0:	465b      	mov	r3, fp
 8008fe2:	4622      	mov	r2, r4
 8008fe4:	4629      	mov	r1, r5
 8008fe6:	4630      	mov	r0, r6
 8008fe8:	f7ff ffa1 	bl	8008f2e <__sfputs_r>
 8008fec:	3001      	adds	r0, #1
 8008fee:	f000 80a7 	beq.w	8009140 <_vfiprintf_r+0x1ec>
 8008ff2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ff4:	445a      	add	r2, fp
 8008ff6:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ff8:	f89a 3000 	ldrb.w	r3, [sl]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	f000 809f 	beq.w	8009140 <_vfiprintf_r+0x1ec>
 8009002:	2300      	movs	r3, #0
 8009004:	f04f 32ff 	mov.w	r2, #4294967295
 8009008:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800900c:	f10a 0a01 	add.w	sl, sl, #1
 8009010:	9304      	str	r3, [sp, #16]
 8009012:	9307      	str	r3, [sp, #28]
 8009014:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009018:	931a      	str	r3, [sp, #104]	@ 0x68
 800901a:	4654      	mov	r4, sl
 800901c:	2205      	movs	r2, #5
 800901e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009022:	4853      	ldr	r0, [pc, #332]	@ (8009170 <_vfiprintf_r+0x21c>)
 8009024:	f7f7 f8dc 	bl	80001e0 <memchr>
 8009028:	9a04      	ldr	r2, [sp, #16]
 800902a:	b9d8      	cbnz	r0, 8009064 <_vfiprintf_r+0x110>
 800902c:	06d1      	lsls	r1, r2, #27
 800902e:	bf44      	itt	mi
 8009030:	2320      	movmi	r3, #32
 8009032:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009036:	0713      	lsls	r3, r2, #28
 8009038:	bf44      	itt	mi
 800903a:	232b      	movmi	r3, #43	@ 0x2b
 800903c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009040:	f89a 3000 	ldrb.w	r3, [sl]
 8009044:	2b2a      	cmp	r3, #42	@ 0x2a
 8009046:	d015      	beq.n	8009074 <_vfiprintf_r+0x120>
 8009048:	9a07      	ldr	r2, [sp, #28]
 800904a:	4654      	mov	r4, sl
 800904c:	2000      	movs	r0, #0
 800904e:	f04f 0c0a 	mov.w	ip, #10
 8009052:	4621      	mov	r1, r4
 8009054:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009058:	3b30      	subs	r3, #48	@ 0x30
 800905a:	2b09      	cmp	r3, #9
 800905c:	d94b      	bls.n	80090f6 <_vfiprintf_r+0x1a2>
 800905e:	b1b0      	cbz	r0, 800908e <_vfiprintf_r+0x13a>
 8009060:	9207      	str	r2, [sp, #28]
 8009062:	e014      	b.n	800908e <_vfiprintf_r+0x13a>
 8009064:	eba0 0308 	sub.w	r3, r0, r8
 8009068:	fa09 f303 	lsl.w	r3, r9, r3
 800906c:	4313      	orrs	r3, r2
 800906e:	9304      	str	r3, [sp, #16]
 8009070:	46a2      	mov	sl, r4
 8009072:	e7d2      	b.n	800901a <_vfiprintf_r+0xc6>
 8009074:	9b03      	ldr	r3, [sp, #12]
 8009076:	1d19      	adds	r1, r3, #4
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	9103      	str	r1, [sp, #12]
 800907c:	2b00      	cmp	r3, #0
 800907e:	bfbb      	ittet	lt
 8009080:	425b      	neglt	r3, r3
 8009082:	f042 0202 	orrlt.w	r2, r2, #2
 8009086:	9307      	strge	r3, [sp, #28]
 8009088:	9307      	strlt	r3, [sp, #28]
 800908a:	bfb8      	it	lt
 800908c:	9204      	strlt	r2, [sp, #16]
 800908e:	7823      	ldrb	r3, [r4, #0]
 8009090:	2b2e      	cmp	r3, #46	@ 0x2e
 8009092:	d10a      	bne.n	80090aa <_vfiprintf_r+0x156>
 8009094:	7863      	ldrb	r3, [r4, #1]
 8009096:	2b2a      	cmp	r3, #42	@ 0x2a
 8009098:	d132      	bne.n	8009100 <_vfiprintf_r+0x1ac>
 800909a:	9b03      	ldr	r3, [sp, #12]
 800909c:	1d1a      	adds	r2, r3, #4
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	9203      	str	r2, [sp, #12]
 80090a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090a6:	3402      	adds	r4, #2
 80090a8:	9305      	str	r3, [sp, #20]
 80090aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009180 <_vfiprintf_r+0x22c>
 80090ae:	7821      	ldrb	r1, [r4, #0]
 80090b0:	2203      	movs	r2, #3
 80090b2:	4650      	mov	r0, sl
 80090b4:	f7f7 f894 	bl	80001e0 <memchr>
 80090b8:	b138      	cbz	r0, 80090ca <_vfiprintf_r+0x176>
 80090ba:	9b04      	ldr	r3, [sp, #16]
 80090bc:	eba0 000a 	sub.w	r0, r0, sl
 80090c0:	2240      	movs	r2, #64	@ 0x40
 80090c2:	4082      	lsls	r2, r0
 80090c4:	4313      	orrs	r3, r2
 80090c6:	3401      	adds	r4, #1
 80090c8:	9304      	str	r3, [sp, #16]
 80090ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090ce:	4829      	ldr	r0, [pc, #164]	@ (8009174 <_vfiprintf_r+0x220>)
 80090d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090d4:	2206      	movs	r2, #6
 80090d6:	f7f7 f883 	bl	80001e0 <memchr>
 80090da:	2800      	cmp	r0, #0
 80090dc:	d03f      	beq.n	800915e <_vfiprintf_r+0x20a>
 80090de:	4b26      	ldr	r3, [pc, #152]	@ (8009178 <_vfiprintf_r+0x224>)
 80090e0:	bb1b      	cbnz	r3, 800912a <_vfiprintf_r+0x1d6>
 80090e2:	9b03      	ldr	r3, [sp, #12]
 80090e4:	3307      	adds	r3, #7
 80090e6:	f023 0307 	bic.w	r3, r3, #7
 80090ea:	3308      	adds	r3, #8
 80090ec:	9303      	str	r3, [sp, #12]
 80090ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090f0:	443b      	add	r3, r7
 80090f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80090f4:	e76a      	b.n	8008fcc <_vfiprintf_r+0x78>
 80090f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80090fa:	460c      	mov	r4, r1
 80090fc:	2001      	movs	r0, #1
 80090fe:	e7a8      	b.n	8009052 <_vfiprintf_r+0xfe>
 8009100:	2300      	movs	r3, #0
 8009102:	3401      	adds	r4, #1
 8009104:	9305      	str	r3, [sp, #20]
 8009106:	4619      	mov	r1, r3
 8009108:	f04f 0c0a 	mov.w	ip, #10
 800910c:	4620      	mov	r0, r4
 800910e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009112:	3a30      	subs	r2, #48	@ 0x30
 8009114:	2a09      	cmp	r2, #9
 8009116:	d903      	bls.n	8009120 <_vfiprintf_r+0x1cc>
 8009118:	2b00      	cmp	r3, #0
 800911a:	d0c6      	beq.n	80090aa <_vfiprintf_r+0x156>
 800911c:	9105      	str	r1, [sp, #20]
 800911e:	e7c4      	b.n	80090aa <_vfiprintf_r+0x156>
 8009120:	fb0c 2101 	mla	r1, ip, r1, r2
 8009124:	4604      	mov	r4, r0
 8009126:	2301      	movs	r3, #1
 8009128:	e7f0      	b.n	800910c <_vfiprintf_r+0x1b8>
 800912a:	ab03      	add	r3, sp, #12
 800912c:	9300      	str	r3, [sp, #0]
 800912e:	462a      	mov	r2, r5
 8009130:	4b12      	ldr	r3, [pc, #72]	@ (800917c <_vfiprintf_r+0x228>)
 8009132:	a904      	add	r1, sp, #16
 8009134:	4630      	mov	r0, r6
 8009136:	f3af 8000 	nop.w
 800913a:	4607      	mov	r7, r0
 800913c:	1c78      	adds	r0, r7, #1
 800913e:	d1d6      	bne.n	80090ee <_vfiprintf_r+0x19a>
 8009140:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009142:	07d9      	lsls	r1, r3, #31
 8009144:	d405      	bmi.n	8009152 <_vfiprintf_r+0x1fe>
 8009146:	89ab      	ldrh	r3, [r5, #12]
 8009148:	059a      	lsls	r2, r3, #22
 800914a:	d402      	bmi.n	8009152 <_vfiprintf_r+0x1fe>
 800914c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800914e:	f7ff fd1d 	bl	8008b8c <__retarget_lock_release_recursive>
 8009152:	89ab      	ldrh	r3, [r5, #12]
 8009154:	065b      	lsls	r3, r3, #25
 8009156:	f53f af1f 	bmi.w	8008f98 <_vfiprintf_r+0x44>
 800915a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800915c:	e71e      	b.n	8008f9c <_vfiprintf_r+0x48>
 800915e:	ab03      	add	r3, sp, #12
 8009160:	9300      	str	r3, [sp, #0]
 8009162:	462a      	mov	r2, r5
 8009164:	4b05      	ldr	r3, [pc, #20]	@ (800917c <_vfiprintf_r+0x228>)
 8009166:	a904      	add	r1, sp, #16
 8009168:	4630      	mov	r0, r6
 800916a:	f000 f879 	bl	8009260 <_printf_i>
 800916e:	e7e4      	b.n	800913a <_vfiprintf_r+0x1e6>
 8009170:	08009b95 	.word	0x08009b95
 8009174:	08009b9f 	.word	0x08009b9f
 8009178:	00000000 	.word	0x00000000
 800917c:	08008f2f 	.word	0x08008f2f
 8009180:	08009b9b 	.word	0x08009b9b

08009184 <_printf_common>:
 8009184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009188:	4616      	mov	r6, r2
 800918a:	4698      	mov	r8, r3
 800918c:	688a      	ldr	r2, [r1, #8]
 800918e:	690b      	ldr	r3, [r1, #16]
 8009190:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009194:	4293      	cmp	r3, r2
 8009196:	bfb8      	it	lt
 8009198:	4613      	movlt	r3, r2
 800919a:	6033      	str	r3, [r6, #0]
 800919c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80091a0:	4607      	mov	r7, r0
 80091a2:	460c      	mov	r4, r1
 80091a4:	b10a      	cbz	r2, 80091aa <_printf_common+0x26>
 80091a6:	3301      	adds	r3, #1
 80091a8:	6033      	str	r3, [r6, #0]
 80091aa:	6823      	ldr	r3, [r4, #0]
 80091ac:	0699      	lsls	r1, r3, #26
 80091ae:	bf42      	ittt	mi
 80091b0:	6833      	ldrmi	r3, [r6, #0]
 80091b2:	3302      	addmi	r3, #2
 80091b4:	6033      	strmi	r3, [r6, #0]
 80091b6:	6825      	ldr	r5, [r4, #0]
 80091b8:	f015 0506 	ands.w	r5, r5, #6
 80091bc:	d106      	bne.n	80091cc <_printf_common+0x48>
 80091be:	f104 0a19 	add.w	sl, r4, #25
 80091c2:	68e3      	ldr	r3, [r4, #12]
 80091c4:	6832      	ldr	r2, [r6, #0]
 80091c6:	1a9b      	subs	r3, r3, r2
 80091c8:	42ab      	cmp	r3, r5
 80091ca:	dc26      	bgt.n	800921a <_printf_common+0x96>
 80091cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80091d0:	6822      	ldr	r2, [r4, #0]
 80091d2:	3b00      	subs	r3, #0
 80091d4:	bf18      	it	ne
 80091d6:	2301      	movne	r3, #1
 80091d8:	0692      	lsls	r2, r2, #26
 80091da:	d42b      	bmi.n	8009234 <_printf_common+0xb0>
 80091dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80091e0:	4641      	mov	r1, r8
 80091e2:	4638      	mov	r0, r7
 80091e4:	47c8      	blx	r9
 80091e6:	3001      	adds	r0, #1
 80091e8:	d01e      	beq.n	8009228 <_printf_common+0xa4>
 80091ea:	6823      	ldr	r3, [r4, #0]
 80091ec:	6922      	ldr	r2, [r4, #16]
 80091ee:	f003 0306 	and.w	r3, r3, #6
 80091f2:	2b04      	cmp	r3, #4
 80091f4:	bf02      	ittt	eq
 80091f6:	68e5      	ldreq	r5, [r4, #12]
 80091f8:	6833      	ldreq	r3, [r6, #0]
 80091fa:	1aed      	subeq	r5, r5, r3
 80091fc:	68a3      	ldr	r3, [r4, #8]
 80091fe:	bf0c      	ite	eq
 8009200:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009204:	2500      	movne	r5, #0
 8009206:	4293      	cmp	r3, r2
 8009208:	bfc4      	itt	gt
 800920a:	1a9b      	subgt	r3, r3, r2
 800920c:	18ed      	addgt	r5, r5, r3
 800920e:	2600      	movs	r6, #0
 8009210:	341a      	adds	r4, #26
 8009212:	42b5      	cmp	r5, r6
 8009214:	d11a      	bne.n	800924c <_printf_common+0xc8>
 8009216:	2000      	movs	r0, #0
 8009218:	e008      	b.n	800922c <_printf_common+0xa8>
 800921a:	2301      	movs	r3, #1
 800921c:	4652      	mov	r2, sl
 800921e:	4641      	mov	r1, r8
 8009220:	4638      	mov	r0, r7
 8009222:	47c8      	blx	r9
 8009224:	3001      	adds	r0, #1
 8009226:	d103      	bne.n	8009230 <_printf_common+0xac>
 8009228:	f04f 30ff 	mov.w	r0, #4294967295
 800922c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009230:	3501      	adds	r5, #1
 8009232:	e7c6      	b.n	80091c2 <_printf_common+0x3e>
 8009234:	18e1      	adds	r1, r4, r3
 8009236:	1c5a      	adds	r2, r3, #1
 8009238:	2030      	movs	r0, #48	@ 0x30
 800923a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800923e:	4422      	add	r2, r4
 8009240:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009244:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009248:	3302      	adds	r3, #2
 800924a:	e7c7      	b.n	80091dc <_printf_common+0x58>
 800924c:	2301      	movs	r3, #1
 800924e:	4622      	mov	r2, r4
 8009250:	4641      	mov	r1, r8
 8009252:	4638      	mov	r0, r7
 8009254:	47c8      	blx	r9
 8009256:	3001      	adds	r0, #1
 8009258:	d0e6      	beq.n	8009228 <_printf_common+0xa4>
 800925a:	3601      	adds	r6, #1
 800925c:	e7d9      	b.n	8009212 <_printf_common+0x8e>
	...

08009260 <_printf_i>:
 8009260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009264:	7e0f      	ldrb	r7, [r1, #24]
 8009266:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009268:	2f78      	cmp	r7, #120	@ 0x78
 800926a:	4691      	mov	r9, r2
 800926c:	4680      	mov	r8, r0
 800926e:	460c      	mov	r4, r1
 8009270:	469a      	mov	sl, r3
 8009272:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009276:	d807      	bhi.n	8009288 <_printf_i+0x28>
 8009278:	2f62      	cmp	r7, #98	@ 0x62
 800927a:	d80a      	bhi.n	8009292 <_printf_i+0x32>
 800927c:	2f00      	cmp	r7, #0
 800927e:	f000 80d2 	beq.w	8009426 <_printf_i+0x1c6>
 8009282:	2f58      	cmp	r7, #88	@ 0x58
 8009284:	f000 80b9 	beq.w	80093fa <_printf_i+0x19a>
 8009288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800928c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009290:	e03a      	b.n	8009308 <_printf_i+0xa8>
 8009292:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009296:	2b15      	cmp	r3, #21
 8009298:	d8f6      	bhi.n	8009288 <_printf_i+0x28>
 800929a:	a101      	add	r1, pc, #4	@ (adr r1, 80092a0 <_printf_i+0x40>)
 800929c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80092a0:	080092f9 	.word	0x080092f9
 80092a4:	0800930d 	.word	0x0800930d
 80092a8:	08009289 	.word	0x08009289
 80092ac:	08009289 	.word	0x08009289
 80092b0:	08009289 	.word	0x08009289
 80092b4:	08009289 	.word	0x08009289
 80092b8:	0800930d 	.word	0x0800930d
 80092bc:	08009289 	.word	0x08009289
 80092c0:	08009289 	.word	0x08009289
 80092c4:	08009289 	.word	0x08009289
 80092c8:	08009289 	.word	0x08009289
 80092cc:	0800940d 	.word	0x0800940d
 80092d0:	08009337 	.word	0x08009337
 80092d4:	080093c7 	.word	0x080093c7
 80092d8:	08009289 	.word	0x08009289
 80092dc:	08009289 	.word	0x08009289
 80092e0:	0800942f 	.word	0x0800942f
 80092e4:	08009289 	.word	0x08009289
 80092e8:	08009337 	.word	0x08009337
 80092ec:	08009289 	.word	0x08009289
 80092f0:	08009289 	.word	0x08009289
 80092f4:	080093cf 	.word	0x080093cf
 80092f8:	6833      	ldr	r3, [r6, #0]
 80092fa:	1d1a      	adds	r2, r3, #4
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	6032      	str	r2, [r6, #0]
 8009300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009304:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009308:	2301      	movs	r3, #1
 800930a:	e09d      	b.n	8009448 <_printf_i+0x1e8>
 800930c:	6833      	ldr	r3, [r6, #0]
 800930e:	6820      	ldr	r0, [r4, #0]
 8009310:	1d19      	adds	r1, r3, #4
 8009312:	6031      	str	r1, [r6, #0]
 8009314:	0606      	lsls	r6, r0, #24
 8009316:	d501      	bpl.n	800931c <_printf_i+0xbc>
 8009318:	681d      	ldr	r5, [r3, #0]
 800931a:	e003      	b.n	8009324 <_printf_i+0xc4>
 800931c:	0645      	lsls	r5, r0, #25
 800931e:	d5fb      	bpl.n	8009318 <_printf_i+0xb8>
 8009320:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009324:	2d00      	cmp	r5, #0
 8009326:	da03      	bge.n	8009330 <_printf_i+0xd0>
 8009328:	232d      	movs	r3, #45	@ 0x2d
 800932a:	426d      	negs	r5, r5
 800932c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009330:	4859      	ldr	r0, [pc, #356]	@ (8009498 <_printf_i+0x238>)
 8009332:	230a      	movs	r3, #10
 8009334:	e011      	b.n	800935a <_printf_i+0xfa>
 8009336:	6821      	ldr	r1, [r4, #0]
 8009338:	6833      	ldr	r3, [r6, #0]
 800933a:	0608      	lsls	r0, r1, #24
 800933c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009340:	d402      	bmi.n	8009348 <_printf_i+0xe8>
 8009342:	0649      	lsls	r1, r1, #25
 8009344:	bf48      	it	mi
 8009346:	b2ad      	uxthmi	r5, r5
 8009348:	2f6f      	cmp	r7, #111	@ 0x6f
 800934a:	4853      	ldr	r0, [pc, #332]	@ (8009498 <_printf_i+0x238>)
 800934c:	6033      	str	r3, [r6, #0]
 800934e:	bf14      	ite	ne
 8009350:	230a      	movne	r3, #10
 8009352:	2308      	moveq	r3, #8
 8009354:	2100      	movs	r1, #0
 8009356:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800935a:	6866      	ldr	r6, [r4, #4]
 800935c:	60a6      	str	r6, [r4, #8]
 800935e:	2e00      	cmp	r6, #0
 8009360:	bfa2      	ittt	ge
 8009362:	6821      	ldrge	r1, [r4, #0]
 8009364:	f021 0104 	bicge.w	r1, r1, #4
 8009368:	6021      	strge	r1, [r4, #0]
 800936a:	b90d      	cbnz	r5, 8009370 <_printf_i+0x110>
 800936c:	2e00      	cmp	r6, #0
 800936e:	d04b      	beq.n	8009408 <_printf_i+0x1a8>
 8009370:	4616      	mov	r6, r2
 8009372:	fbb5 f1f3 	udiv	r1, r5, r3
 8009376:	fb03 5711 	mls	r7, r3, r1, r5
 800937a:	5dc7      	ldrb	r7, [r0, r7]
 800937c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009380:	462f      	mov	r7, r5
 8009382:	42bb      	cmp	r3, r7
 8009384:	460d      	mov	r5, r1
 8009386:	d9f4      	bls.n	8009372 <_printf_i+0x112>
 8009388:	2b08      	cmp	r3, #8
 800938a:	d10b      	bne.n	80093a4 <_printf_i+0x144>
 800938c:	6823      	ldr	r3, [r4, #0]
 800938e:	07df      	lsls	r7, r3, #31
 8009390:	d508      	bpl.n	80093a4 <_printf_i+0x144>
 8009392:	6923      	ldr	r3, [r4, #16]
 8009394:	6861      	ldr	r1, [r4, #4]
 8009396:	4299      	cmp	r1, r3
 8009398:	bfde      	ittt	le
 800939a:	2330      	movle	r3, #48	@ 0x30
 800939c:	f806 3c01 	strble.w	r3, [r6, #-1]
 80093a0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80093a4:	1b92      	subs	r2, r2, r6
 80093a6:	6122      	str	r2, [r4, #16]
 80093a8:	f8cd a000 	str.w	sl, [sp]
 80093ac:	464b      	mov	r3, r9
 80093ae:	aa03      	add	r2, sp, #12
 80093b0:	4621      	mov	r1, r4
 80093b2:	4640      	mov	r0, r8
 80093b4:	f7ff fee6 	bl	8009184 <_printf_common>
 80093b8:	3001      	adds	r0, #1
 80093ba:	d14a      	bne.n	8009452 <_printf_i+0x1f2>
 80093bc:	f04f 30ff 	mov.w	r0, #4294967295
 80093c0:	b004      	add	sp, #16
 80093c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c6:	6823      	ldr	r3, [r4, #0]
 80093c8:	f043 0320 	orr.w	r3, r3, #32
 80093cc:	6023      	str	r3, [r4, #0]
 80093ce:	4833      	ldr	r0, [pc, #204]	@ (800949c <_printf_i+0x23c>)
 80093d0:	2778      	movs	r7, #120	@ 0x78
 80093d2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80093d6:	6823      	ldr	r3, [r4, #0]
 80093d8:	6831      	ldr	r1, [r6, #0]
 80093da:	061f      	lsls	r7, r3, #24
 80093dc:	f851 5b04 	ldr.w	r5, [r1], #4
 80093e0:	d402      	bmi.n	80093e8 <_printf_i+0x188>
 80093e2:	065f      	lsls	r7, r3, #25
 80093e4:	bf48      	it	mi
 80093e6:	b2ad      	uxthmi	r5, r5
 80093e8:	6031      	str	r1, [r6, #0]
 80093ea:	07d9      	lsls	r1, r3, #31
 80093ec:	bf44      	itt	mi
 80093ee:	f043 0320 	orrmi.w	r3, r3, #32
 80093f2:	6023      	strmi	r3, [r4, #0]
 80093f4:	b11d      	cbz	r5, 80093fe <_printf_i+0x19e>
 80093f6:	2310      	movs	r3, #16
 80093f8:	e7ac      	b.n	8009354 <_printf_i+0xf4>
 80093fa:	4827      	ldr	r0, [pc, #156]	@ (8009498 <_printf_i+0x238>)
 80093fc:	e7e9      	b.n	80093d2 <_printf_i+0x172>
 80093fe:	6823      	ldr	r3, [r4, #0]
 8009400:	f023 0320 	bic.w	r3, r3, #32
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	e7f6      	b.n	80093f6 <_printf_i+0x196>
 8009408:	4616      	mov	r6, r2
 800940a:	e7bd      	b.n	8009388 <_printf_i+0x128>
 800940c:	6833      	ldr	r3, [r6, #0]
 800940e:	6825      	ldr	r5, [r4, #0]
 8009410:	6961      	ldr	r1, [r4, #20]
 8009412:	1d18      	adds	r0, r3, #4
 8009414:	6030      	str	r0, [r6, #0]
 8009416:	062e      	lsls	r6, r5, #24
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	d501      	bpl.n	8009420 <_printf_i+0x1c0>
 800941c:	6019      	str	r1, [r3, #0]
 800941e:	e002      	b.n	8009426 <_printf_i+0x1c6>
 8009420:	0668      	lsls	r0, r5, #25
 8009422:	d5fb      	bpl.n	800941c <_printf_i+0x1bc>
 8009424:	8019      	strh	r1, [r3, #0]
 8009426:	2300      	movs	r3, #0
 8009428:	6123      	str	r3, [r4, #16]
 800942a:	4616      	mov	r6, r2
 800942c:	e7bc      	b.n	80093a8 <_printf_i+0x148>
 800942e:	6833      	ldr	r3, [r6, #0]
 8009430:	1d1a      	adds	r2, r3, #4
 8009432:	6032      	str	r2, [r6, #0]
 8009434:	681e      	ldr	r6, [r3, #0]
 8009436:	6862      	ldr	r2, [r4, #4]
 8009438:	2100      	movs	r1, #0
 800943a:	4630      	mov	r0, r6
 800943c:	f7f6 fed0 	bl	80001e0 <memchr>
 8009440:	b108      	cbz	r0, 8009446 <_printf_i+0x1e6>
 8009442:	1b80      	subs	r0, r0, r6
 8009444:	6060      	str	r0, [r4, #4]
 8009446:	6863      	ldr	r3, [r4, #4]
 8009448:	6123      	str	r3, [r4, #16]
 800944a:	2300      	movs	r3, #0
 800944c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009450:	e7aa      	b.n	80093a8 <_printf_i+0x148>
 8009452:	6923      	ldr	r3, [r4, #16]
 8009454:	4632      	mov	r2, r6
 8009456:	4649      	mov	r1, r9
 8009458:	4640      	mov	r0, r8
 800945a:	47d0      	blx	sl
 800945c:	3001      	adds	r0, #1
 800945e:	d0ad      	beq.n	80093bc <_printf_i+0x15c>
 8009460:	6823      	ldr	r3, [r4, #0]
 8009462:	079b      	lsls	r3, r3, #30
 8009464:	d413      	bmi.n	800948e <_printf_i+0x22e>
 8009466:	68e0      	ldr	r0, [r4, #12]
 8009468:	9b03      	ldr	r3, [sp, #12]
 800946a:	4298      	cmp	r0, r3
 800946c:	bfb8      	it	lt
 800946e:	4618      	movlt	r0, r3
 8009470:	e7a6      	b.n	80093c0 <_printf_i+0x160>
 8009472:	2301      	movs	r3, #1
 8009474:	4632      	mov	r2, r6
 8009476:	4649      	mov	r1, r9
 8009478:	4640      	mov	r0, r8
 800947a:	47d0      	blx	sl
 800947c:	3001      	adds	r0, #1
 800947e:	d09d      	beq.n	80093bc <_printf_i+0x15c>
 8009480:	3501      	adds	r5, #1
 8009482:	68e3      	ldr	r3, [r4, #12]
 8009484:	9903      	ldr	r1, [sp, #12]
 8009486:	1a5b      	subs	r3, r3, r1
 8009488:	42ab      	cmp	r3, r5
 800948a:	dcf2      	bgt.n	8009472 <_printf_i+0x212>
 800948c:	e7eb      	b.n	8009466 <_printf_i+0x206>
 800948e:	2500      	movs	r5, #0
 8009490:	f104 0619 	add.w	r6, r4, #25
 8009494:	e7f5      	b.n	8009482 <_printf_i+0x222>
 8009496:	bf00      	nop
 8009498:	08009ba6 	.word	0x08009ba6
 800949c:	08009bb7 	.word	0x08009bb7

080094a0 <__sflush_r>:
 80094a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094a8:	0716      	lsls	r6, r2, #28
 80094aa:	4605      	mov	r5, r0
 80094ac:	460c      	mov	r4, r1
 80094ae:	d454      	bmi.n	800955a <__sflush_r+0xba>
 80094b0:	684b      	ldr	r3, [r1, #4]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	dc02      	bgt.n	80094bc <__sflush_r+0x1c>
 80094b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	dd48      	ble.n	800954e <__sflush_r+0xae>
 80094bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80094be:	2e00      	cmp	r6, #0
 80094c0:	d045      	beq.n	800954e <__sflush_r+0xae>
 80094c2:	2300      	movs	r3, #0
 80094c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80094c8:	682f      	ldr	r7, [r5, #0]
 80094ca:	6a21      	ldr	r1, [r4, #32]
 80094cc:	602b      	str	r3, [r5, #0]
 80094ce:	d030      	beq.n	8009532 <__sflush_r+0x92>
 80094d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80094d2:	89a3      	ldrh	r3, [r4, #12]
 80094d4:	0759      	lsls	r1, r3, #29
 80094d6:	d505      	bpl.n	80094e4 <__sflush_r+0x44>
 80094d8:	6863      	ldr	r3, [r4, #4]
 80094da:	1ad2      	subs	r2, r2, r3
 80094dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80094de:	b10b      	cbz	r3, 80094e4 <__sflush_r+0x44>
 80094e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80094e2:	1ad2      	subs	r2, r2, r3
 80094e4:	2300      	movs	r3, #0
 80094e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80094e8:	6a21      	ldr	r1, [r4, #32]
 80094ea:	4628      	mov	r0, r5
 80094ec:	47b0      	blx	r6
 80094ee:	1c43      	adds	r3, r0, #1
 80094f0:	89a3      	ldrh	r3, [r4, #12]
 80094f2:	d106      	bne.n	8009502 <__sflush_r+0x62>
 80094f4:	6829      	ldr	r1, [r5, #0]
 80094f6:	291d      	cmp	r1, #29
 80094f8:	d82b      	bhi.n	8009552 <__sflush_r+0xb2>
 80094fa:	4a2a      	ldr	r2, [pc, #168]	@ (80095a4 <__sflush_r+0x104>)
 80094fc:	410a      	asrs	r2, r1
 80094fe:	07d6      	lsls	r6, r2, #31
 8009500:	d427      	bmi.n	8009552 <__sflush_r+0xb2>
 8009502:	2200      	movs	r2, #0
 8009504:	6062      	str	r2, [r4, #4]
 8009506:	04d9      	lsls	r1, r3, #19
 8009508:	6922      	ldr	r2, [r4, #16]
 800950a:	6022      	str	r2, [r4, #0]
 800950c:	d504      	bpl.n	8009518 <__sflush_r+0x78>
 800950e:	1c42      	adds	r2, r0, #1
 8009510:	d101      	bne.n	8009516 <__sflush_r+0x76>
 8009512:	682b      	ldr	r3, [r5, #0]
 8009514:	b903      	cbnz	r3, 8009518 <__sflush_r+0x78>
 8009516:	6560      	str	r0, [r4, #84]	@ 0x54
 8009518:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800951a:	602f      	str	r7, [r5, #0]
 800951c:	b1b9      	cbz	r1, 800954e <__sflush_r+0xae>
 800951e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009522:	4299      	cmp	r1, r3
 8009524:	d002      	beq.n	800952c <__sflush_r+0x8c>
 8009526:	4628      	mov	r0, r5
 8009528:	f7ff fb48 	bl	8008bbc <_free_r>
 800952c:	2300      	movs	r3, #0
 800952e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009530:	e00d      	b.n	800954e <__sflush_r+0xae>
 8009532:	2301      	movs	r3, #1
 8009534:	4628      	mov	r0, r5
 8009536:	47b0      	blx	r6
 8009538:	4602      	mov	r2, r0
 800953a:	1c50      	adds	r0, r2, #1
 800953c:	d1c9      	bne.n	80094d2 <__sflush_r+0x32>
 800953e:	682b      	ldr	r3, [r5, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d0c6      	beq.n	80094d2 <__sflush_r+0x32>
 8009544:	2b1d      	cmp	r3, #29
 8009546:	d001      	beq.n	800954c <__sflush_r+0xac>
 8009548:	2b16      	cmp	r3, #22
 800954a:	d11e      	bne.n	800958a <__sflush_r+0xea>
 800954c:	602f      	str	r7, [r5, #0]
 800954e:	2000      	movs	r0, #0
 8009550:	e022      	b.n	8009598 <__sflush_r+0xf8>
 8009552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009556:	b21b      	sxth	r3, r3
 8009558:	e01b      	b.n	8009592 <__sflush_r+0xf2>
 800955a:	690f      	ldr	r7, [r1, #16]
 800955c:	2f00      	cmp	r7, #0
 800955e:	d0f6      	beq.n	800954e <__sflush_r+0xae>
 8009560:	0793      	lsls	r3, r2, #30
 8009562:	680e      	ldr	r6, [r1, #0]
 8009564:	bf08      	it	eq
 8009566:	694b      	ldreq	r3, [r1, #20]
 8009568:	600f      	str	r7, [r1, #0]
 800956a:	bf18      	it	ne
 800956c:	2300      	movne	r3, #0
 800956e:	eba6 0807 	sub.w	r8, r6, r7
 8009572:	608b      	str	r3, [r1, #8]
 8009574:	f1b8 0f00 	cmp.w	r8, #0
 8009578:	dde9      	ble.n	800954e <__sflush_r+0xae>
 800957a:	6a21      	ldr	r1, [r4, #32]
 800957c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800957e:	4643      	mov	r3, r8
 8009580:	463a      	mov	r2, r7
 8009582:	4628      	mov	r0, r5
 8009584:	47b0      	blx	r6
 8009586:	2800      	cmp	r0, #0
 8009588:	dc08      	bgt.n	800959c <__sflush_r+0xfc>
 800958a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800958e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009592:	81a3      	strh	r3, [r4, #12]
 8009594:	f04f 30ff 	mov.w	r0, #4294967295
 8009598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800959c:	4407      	add	r7, r0
 800959e:	eba8 0800 	sub.w	r8, r8, r0
 80095a2:	e7e7      	b.n	8009574 <__sflush_r+0xd4>
 80095a4:	dfbffffe 	.word	0xdfbffffe

080095a8 <_fflush_r>:
 80095a8:	b538      	push	{r3, r4, r5, lr}
 80095aa:	690b      	ldr	r3, [r1, #16]
 80095ac:	4605      	mov	r5, r0
 80095ae:	460c      	mov	r4, r1
 80095b0:	b913      	cbnz	r3, 80095b8 <_fflush_r+0x10>
 80095b2:	2500      	movs	r5, #0
 80095b4:	4628      	mov	r0, r5
 80095b6:	bd38      	pop	{r3, r4, r5, pc}
 80095b8:	b118      	cbz	r0, 80095c2 <_fflush_r+0x1a>
 80095ba:	6a03      	ldr	r3, [r0, #32]
 80095bc:	b90b      	cbnz	r3, 80095c2 <_fflush_r+0x1a>
 80095be:	f7ff f885 	bl	80086cc <__sinit>
 80095c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d0f3      	beq.n	80095b2 <_fflush_r+0xa>
 80095ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80095cc:	07d0      	lsls	r0, r2, #31
 80095ce:	d404      	bmi.n	80095da <_fflush_r+0x32>
 80095d0:	0599      	lsls	r1, r3, #22
 80095d2:	d402      	bmi.n	80095da <_fflush_r+0x32>
 80095d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095d6:	f7ff fad8 	bl	8008b8a <__retarget_lock_acquire_recursive>
 80095da:	4628      	mov	r0, r5
 80095dc:	4621      	mov	r1, r4
 80095de:	f7ff ff5f 	bl	80094a0 <__sflush_r>
 80095e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095e4:	07da      	lsls	r2, r3, #31
 80095e6:	4605      	mov	r5, r0
 80095e8:	d4e4      	bmi.n	80095b4 <_fflush_r+0xc>
 80095ea:	89a3      	ldrh	r3, [r4, #12]
 80095ec:	059b      	lsls	r3, r3, #22
 80095ee:	d4e1      	bmi.n	80095b4 <_fflush_r+0xc>
 80095f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095f2:	f7ff facb 	bl	8008b8c <__retarget_lock_release_recursive>
 80095f6:	e7dd      	b.n	80095b4 <_fflush_r+0xc>

080095f8 <__swhatbuf_r>:
 80095f8:	b570      	push	{r4, r5, r6, lr}
 80095fa:	460c      	mov	r4, r1
 80095fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009600:	2900      	cmp	r1, #0
 8009602:	b096      	sub	sp, #88	@ 0x58
 8009604:	4615      	mov	r5, r2
 8009606:	461e      	mov	r6, r3
 8009608:	da0d      	bge.n	8009626 <__swhatbuf_r+0x2e>
 800960a:	89a3      	ldrh	r3, [r4, #12]
 800960c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009610:	f04f 0100 	mov.w	r1, #0
 8009614:	bf14      	ite	ne
 8009616:	2340      	movne	r3, #64	@ 0x40
 8009618:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800961c:	2000      	movs	r0, #0
 800961e:	6031      	str	r1, [r6, #0]
 8009620:	602b      	str	r3, [r5, #0]
 8009622:	b016      	add	sp, #88	@ 0x58
 8009624:	bd70      	pop	{r4, r5, r6, pc}
 8009626:	466a      	mov	r2, sp
 8009628:	f000 f862 	bl	80096f0 <_fstat_r>
 800962c:	2800      	cmp	r0, #0
 800962e:	dbec      	blt.n	800960a <__swhatbuf_r+0x12>
 8009630:	9901      	ldr	r1, [sp, #4]
 8009632:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009636:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800963a:	4259      	negs	r1, r3
 800963c:	4159      	adcs	r1, r3
 800963e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009642:	e7eb      	b.n	800961c <__swhatbuf_r+0x24>

08009644 <__smakebuf_r>:
 8009644:	898b      	ldrh	r3, [r1, #12]
 8009646:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009648:	079d      	lsls	r5, r3, #30
 800964a:	4606      	mov	r6, r0
 800964c:	460c      	mov	r4, r1
 800964e:	d507      	bpl.n	8009660 <__smakebuf_r+0x1c>
 8009650:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009654:	6023      	str	r3, [r4, #0]
 8009656:	6123      	str	r3, [r4, #16]
 8009658:	2301      	movs	r3, #1
 800965a:	6163      	str	r3, [r4, #20]
 800965c:	b003      	add	sp, #12
 800965e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009660:	ab01      	add	r3, sp, #4
 8009662:	466a      	mov	r2, sp
 8009664:	f7ff ffc8 	bl	80095f8 <__swhatbuf_r>
 8009668:	9f00      	ldr	r7, [sp, #0]
 800966a:	4605      	mov	r5, r0
 800966c:	4639      	mov	r1, r7
 800966e:	4630      	mov	r0, r6
 8009670:	f7fe fe90 	bl	8008394 <_malloc_r>
 8009674:	b948      	cbnz	r0, 800968a <__smakebuf_r+0x46>
 8009676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800967a:	059a      	lsls	r2, r3, #22
 800967c:	d4ee      	bmi.n	800965c <__smakebuf_r+0x18>
 800967e:	f023 0303 	bic.w	r3, r3, #3
 8009682:	f043 0302 	orr.w	r3, r3, #2
 8009686:	81a3      	strh	r3, [r4, #12]
 8009688:	e7e2      	b.n	8009650 <__smakebuf_r+0xc>
 800968a:	89a3      	ldrh	r3, [r4, #12]
 800968c:	6020      	str	r0, [r4, #0]
 800968e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009692:	81a3      	strh	r3, [r4, #12]
 8009694:	9b01      	ldr	r3, [sp, #4]
 8009696:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800969a:	b15b      	cbz	r3, 80096b4 <__smakebuf_r+0x70>
 800969c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096a0:	4630      	mov	r0, r6
 80096a2:	f000 f837 	bl	8009714 <_isatty_r>
 80096a6:	b128      	cbz	r0, 80096b4 <__smakebuf_r+0x70>
 80096a8:	89a3      	ldrh	r3, [r4, #12]
 80096aa:	f023 0303 	bic.w	r3, r3, #3
 80096ae:	f043 0301 	orr.w	r3, r3, #1
 80096b2:	81a3      	strh	r3, [r4, #12]
 80096b4:	89a3      	ldrh	r3, [r4, #12]
 80096b6:	431d      	orrs	r5, r3
 80096b8:	81a5      	strh	r5, [r4, #12]
 80096ba:	e7cf      	b.n	800965c <__smakebuf_r+0x18>

080096bc <memmove>:
 80096bc:	4288      	cmp	r0, r1
 80096be:	b510      	push	{r4, lr}
 80096c0:	eb01 0402 	add.w	r4, r1, r2
 80096c4:	d902      	bls.n	80096cc <memmove+0x10>
 80096c6:	4284      	cmp	r4, r0
 80096c8:	4623      	mov	r3, r4
 80096ca:	d807      	bhi.n	80096dc <memmove+0x20>
 80096cc:	1e43      	subs	r3, r0, #1
 80096ce:	42a1      	cmp	r1, r4
 80096d0:	d008      	beq.n	80096e4 <memmove+0x28>
 80096d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80096da:	e7f8      	b.n	80096ce <memmove+0x12>
 80096dc:	4402      	add	r2, r0
 80096de:	4601      	mov	r1, r0
 80096e0:	428a      	cmp	r2, r1
 80096e2:	d100      	bne.n	80096e6 <memmove+0x2a>
 80096e4:	bd10      	pop	{r4, pc}
 80096e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80096ee:	e7f7      	b.n	80096e0 <memmove+0x24>

080096f0 <_fstat_r>:
 80096f0:	b538      	push	{r3, r4, r5, lr}
 80096f2:	4d07      	ldr	r5, [pc, #28]	@ (8009710 <_fstat_r+0x20>)
 80096f4:	2300      	movs	r3, #0
 80096f6:	4604      	mov	r4, r0
 80096f8:	4608      	mov	r0, r1
 80096fa:	4611      	mov	r1, r2
 80096fc:	602b      	str	r3, [r5, #0]
 80096fe:	f7f8 ffd4 	bl	80026aa <_fstat>
 8009702:	1c43      	adds	r3, r0, #1
 8009704:	d102      	bne.n	800970c <_fstat_r+0x1c>
 8009706:	682b      	ldr	r3, [r5, #0]
 8009708:	b103      	cbz	r3, 800970c <_fstat_r+0x1c>
 800970a:	6023      	str	r3, [r4, #0]
 800970c:	bd38      	pop	{r3, r4, r5, pc}
 800970e:	bf00      	nop
 8009710:	20000c74 	.word	0x20000c74

08009714 <_isatty_r>:
 8009714:	b538      	push	{r3, r4, r5, lr}
 8009716:	4d06      	ldr	r5, [pc, #24]	@ (8009730 <_isatty_r+0x1c>)
 8009718:	2300      	movs	r3, #0
 800971a:	4604      	mov	r4, r0
 800971c:	4608      	mov	r0, r1
 800971e:	602b      	str	r3, [r5, #0]
 8009720:	f7f8 ffd3 	bl	80026ca <_isatty>
 8009724:	1c43      	adds	r3, r0, #1
 8009726:	d102      	bne.n	800972e <_isatty_r+0x1a>
 8009728:	682b      	ldr	r3, [r5, #0]
 800972a:	b103      	cbz	r3, 800972e <_isatty_r+0x1a>
 800972c:	6023      	str	r3, [r4, #0]
 800972e:	bd38      	pop	{r3, r4, r5, pc}
 8009730:	20000c74 	.word	0x20000c74

08009734 <_realloc_r>:
 8009734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009738:	4680      	mov	r8, r0
 800973a:	4615      	mov	r5, r2
 800973c:	460c      	mov	r4, r1
 800973e:	b921      	cbnz	r1, 800974a <_realloc_r+0x16>
 8009740:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009744:	4611      	mov	r1, r2
 8009746:	f7fe be25 	b.w	8008394 <_malloc_r>
 800974a:	b92a      	cbnz	r2, 8009758 <_realloc_r+0x24>
 800974c:	f7ff fa36 	bl	8008bbc <_free_r>
 8009750:	2400      	movs	r4, #0
 8009752:	4620      	mov	r0, r4
 8009754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009758:	f000 f81a 	bl	8009790 <_malloc_usable_size_r>
 800975c:	4285      	cmp	r5, r0
 800975e:	4606      	mov	r6, r0
 8009760:	d802      	bhi.n	8009768 <_realloc_r+0x34>
 8009762:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009766:	d8f4      	bhi.n	8009752 <_realloc_r+0x1e>
 8009768:	4629      	mov	r1, r5
 800976a:	4640      	mov	r0, r8
 800976c:	f7fe fe12 	bl	8008394 <_malloc_r>
 8009770:	4607      	mov	r7, r0
 8009772:	2800      	cmp	r0, #0
 8009774:	d0ec      	beq.n	8009750 <_realloc_r+0x1c>
 8009776:	42b5      	cmp	r5, r6
 8009778:	462a      	mov	r2, r5
 800977a:	4621      	mov	r1, r4
 800977c:	bf28      	it	cs
 800977e:	4632      	movcs	r2, r6
 8009780:	f7ff fa0d 	bl	8008b9e <memcpy>
 8009784:	4621      	mov	r1, r4
 8009786:	4640      	mov	r0, r8
 8009788:	f7ff fa18 	bl	8008bbc <_free_r>
 800978c:	463c      	mov	r4, r7
 800978e:	e7e0      	b.n	8009752 <_realloc_r+0x1e>

08009790 <_malloc_usable_size_r>:
 8009790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009794:	1f18      	subs	r0, r3, #4
 8009796:	2b00      	cmp	r3, #0
 8009798:	bfbc      	itt	lt
 800979a:	580b      	ldrlt	r3, [r1, r0]
 800979c:	18c0      	addlt	r0, r0, r3
 800979e:	4770      	bx	lr

080097a0 <_init>:
 80097a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097a2:	bf00      	nop
 80097a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097a6:	bc08      	pop	{r3}
 80097a8:	469e      	mov	lr, r3
 80097aa:	4770      	bx	lr

080097ac <_fini>:
 80097ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ae:	bf00      	nop
 80097b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097b2:	bc08      	pop	{r3}
 80097b4:	469e      	mov	lr, r3
 80097b6:	4770      	bx	lr
