// Seed: 2008348567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge id_8 == id_6) #1;
  assign id_4 = 1 == id_1;
  wire id_9;
  id_10(
      .id_0(id_6), .id_1(id_6), .id_2(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    output supply1 id_7,
    output supply1 id_8,
    input wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    input wand id_14,
    input tri id_15,
    output uwire id_16
);
  wire id_18;
  wire id_19, id_20;
  wire id_21;
  initial $display(id_18);
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_18,
      id_20,
      id_19,
      id_21,
      id_19
  );
  wire id_22;
  wire id_23;
  wire id_24;
  wire id_25, id_26;
  wire id_27;
  always @(posedge 1) #1;
endmodule
