{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540284421253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540284421263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 14:17:00 2018 " "Processing started: Tue Oct 23 14:17:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540284421263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284421263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rf -c rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off rf -c rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284421263 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540284422121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-description " "Found design unit 1: Reg-description" {  } { { "reg.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540284444740 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "reg.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540284444740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-behave " "Found design unit 1: rf-behave" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540284444746 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540284444746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rf " "Elaborating entity \"rf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540284444809 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3 rf.vhd(47) " "VHDL Process Statement warning at rf.vhd(47): signal \"rf_a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284444815 "|rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers rf.vhd(52) " "VHDL Process Statement warning at rf.vhd(52): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284444816 "|rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a1 rf.vhd(52) " "VHDL Process Statement warning at rf.vhd(52): signal \"rf_a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284444816 "|rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers rf.vhd(53) " "VHDL Process Statement warning at rf.vhd(53): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284444816 "|rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a2 rf.vhd(53) " "VHDL Process Statement warning at rf.vhd(53): signal \"rf_a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284444816 "|rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wrarr1 rf.vhd(43) " "VHDL Process Statement warning at rf.vhd(43): inferring latch(es) for signal or variable \"wrarr1\", which holds its previous value in one or more paths through the process" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540284444817 "|rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrarr1\[7\] rf.vhd(43) " "Inferred latch for \"wrarr1\[7\]\" at rf.vhd(43)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444821 "|rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrarr1\[6\] rf.vhd(43) " "Inferred latch for \"wrarr1\[6\]\" at rf.vhd(43)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444822 "|rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrarr1\[5\] rf.vhd(43) " "Inferred latch for \"wrarr1\[5\]\" at rf.vhd(43)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444822 "|rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrarr1\[4\] rf.vhd(43) " "Inferred latch for \"wrarr1\[4\]\" at rf.vhd(43)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444822 "|rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrarr1\[3\] rf.vhd(43) " "Inferred latch for \"wrarr1\[3\]\" at rf.vhd(43)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444822 "|rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrarr1\[2\] rf.vhd(43) " "Inferred latch for \"wrarr1\[2\]\" at rf.vhd(43)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444822 "|rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrarr1\[1\] rf.vhd(43) " "Inferred latch for \"wrarr1\[1\]\" at rf.vhd(43)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444822 "|rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrarr1\[0\] rf.vhd(43) " "Inferred latch for \"wrarr1\[0\]\" at rf.vhd(43)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444822 "|rf"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wrarr1\[0\] rf.vhd(62) " "Can't resolve multiple constant drivers for net \"wrarr1\[0\]\" at rf.vhd(62)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 62 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444824 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "rf.vhd(43) " "Constant driver at rf.vhd(43)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 43 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444824 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wrarr1\[1\] rf.vhd(62) " "Can't resolve multiple constant drivers for net \"wrarr1\[1\]\" at rf.vhd(62)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 62 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444824 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wrarr1\[2\] rf.vhd(62) " "Can't resolve multiple constant drivers for net \"wrarr1\[2\]\" at rf.vhd(62)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 62 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444824 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wrarr1\[3\] rf.vhd(62) " "Can't resolve multiple constant drivers for net \"wrarr1\[3\]\" at rf.vhd(62)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 62 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444824 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wrarr1\[4\] rf.vhd(62) " "Can't resolve multiple constant drivers for net \"wrarr1\[4\]\" at rf.vhd(62)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 62 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444824 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wrarr1\[5\] rf.vhd(62) " "Can't resolve multiple constant drivers for net \"wrarr1\[5\]\" at rf.vhd(62)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 62 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444824 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wrarr1\[6\] rf.vhd(62) " "Can't resolve multiple constant drivers for net \"wrarr1\[6\]\" at rf.vhd(62)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 62 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444824 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "wrarr1\[7\] rf.vhd(62) " "Can't resolve multiple constant drivers for net \"wrarr1\[7\]\" at rf.vhd(62)" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 62 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284444824 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540284444825 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540284445042 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 23 14:17:25 2018 " "Processing ended: Tue Oct 23 14:17:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540284445042 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540284445042 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540284445042 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284445042 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284445739 ""}
