// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

/* This file is autogenerated by cml-utils 2021-01-28 09:25:19 +0000.
 * Commit ID: bd9ed7c6ea6eb421df439e4e18b567e7d2cc97fc
 */

#ifndef _LAN9662_REGS_H_
#define _LAN9662_REGS_H_

#define GENMASK(h, l) VTSS_ENCODE_BITMASK(l, (h) - (l) + 1)

#define LAN966X_BUILD_ID_REG GCB_BUILDID
#define LAN966X_BUILD_ID 1606729209

enum lan966x_region {
	REGION_DEFAULT,
	NUM_REGIONS
};

#define LAN966X_TARGET_AFI_OFFSET 0x00300000
#define LAN966X_TARGET_AFI_REGION REGION_DEFAULT

#define LAN966X_TARGET_ANA_OFFSET 0x00280000
#define LAN966X_TARGET_ANA_REGION REGION_DEFAULT

#define LAN966X_TARGET_DEV_0_OFFSET 0x00100000
#define LAN966X_TARGET_DEV_0_REGION REGION_DEFAULT

#define LAN966X_TARGET_DEV_1_OFFSET 0x00110000
#define LAN966X_TARGET_DEV_1_REGION REGION_DEFAULT

#define LAN966X_TARGET_DEV_2_OFFSET 0x00120000
#define LAN966X_TARGET_DEV_2_REGION REGION_DEFAULT

#define LAN966X_TARGET_DEV_3_OFFSET 0x00130000
#define LAN966X_TARGET_DEV_3_REGION REGION_DEFAULT

#define LAN966X_TARGET_DEV_4_OFFSET 0x00140000
#define LAN966X_TARGET_DEV_4_REGION REGION_DEFAULT

#define LAN966X_TARGET_DEV_5_OFFSET 0x00150000
#define LAN966X_TARGET_DEV_5_REGION REGION_DEFAULT

#define LAN966X_TARGET_DEV_6_OFFSET 0x00160000
#define LAN966X_TARGET_DEV_6_REGION REGION_DEFAULT

#define LAN966X_TARGET_DEV_7_OFFSET 0x00170000
#define LAN966X_TARGET_DEV_7_REGION REGION_DEFAULT

#define LAN966X_TARGET_GCB_OFFSET 0x00070000
#define LAN966X_TARGET_GCB_REGION REGION_DEFAULT

#define LAN966X_TARGET_INTR_OFFSET 0x00400000
#define LAN966X_TARGET_INTR_REGION REGION_DEFAULT

#define LAN966X_TARGET_MEP_OFFSET 0x000a0000
#define LAN966X_TARGET_MEP_REGION REGION_DEFAULT

#define LAN966X_TARGET_ORG_OFFSET 0x00000000
#define LAN966X_TARGET_ORG_REGION REGION_DEFAULT

#define LAN966X_TARGET_PTP_OFFSET 0x00090000
#define LAN966X_TARGET_PTP_REGION REGION_DEFAULT

#define LAN966X_TARGET_QS_OFFSET 0x00080000
#define LAN966X_TARGET_QS_REGION REGION_DEFAULT

#define LAN966X_TARGET_QSYS_OFFSET 0x00200000
#define LAN966X_TARGET_QSYS_REGION REGION_DEFAULT

#define LAN966X_TARGET_REW_OFFSET 0x00030000
#define LAN966X_TARGET_REW_REGION REGION_DEFAULT

#define LAN966X_TARGET_RTE_OFFSET 0x00380000
#define LAN966X_TARGET_RTE_REGION REGION_DEFAULT

#define LAN966X_TARGET_SYS_OFFSET 0x00010000
#define LAN966X_TARGET_SYS_REGION REGION_DEFAULT

#define LAN966X_TARGET_VCAP_0_OFFSET 0x00040000
#define LAN966X_TARGET_VCAP_0_REGION REGION_DEFAULT

#define LAN966X_TARGET_VCAP_1_OFFSET 0x00050000
#define LAN966X_TARGET_VCAP_1_REGION REGION_DEFAULT

#define LAN966X_TARGET_VCAP_2_OFFSET 0x00060000
#define LAN966X_TARGET_VCAP_2_REGION REGION_DEFAULT

enum lan966x_target {
	TARGET_GCB = 10,
	TARGET_RTE = 18,
	NUM_TARGETS = 23
};

#define __REG(...)    __VA_ARGS__

/*      GCB:CHIP_REGS:BUILDID */
#define GCB_BUILDID               __REG(TARGET_GCB,\
					0, 1, 0, 0, 1, 12, 8, 0, 1, 4)

/*      RTE:MISC:RTE_CFG */
#define RTE_RTE_CFG               __REG(TARGET_RTE,\
					0, 1, 9344, 0, 1, 36, 0, 0, 1, 4)

#define RTE_RTE_CFG_RTE_ENA(x)                   ((x) & GENMASK(0, 0))
#define RTE_RTE_CFG_RTE_ENA_M                    GENMASK(0, 0)
#define RTE_RTE_CFG_RTE_ENA_X(x)                 ((x) & GENMASK(0, 0))

#define RTE_RTE_CFG_RTE_BURSTMODE(x)             (((x) << 1) & GENMASK(2, 1))
#define RTE_RTE_CFG_RTE_BURSTMODE_M              GENMASK(2, 1)
#define RTE_RTE_CFG_RTE_BURSTMODE_X(x)           (((x) & GENMASK(2, 1)) >> 1)

/*      RTE:MISC:RUT */
#define RTE_RUT                   __REG(TARGET_RTE,\
					0, 1, 9344, 0, 1, 36, 4, 0, 1, 4)

#define RTE_RUT_RUT_LEN_NS(x)                    ((x) & GENMASK(7, 0))
#define RTE_RUT_RUT_LEN_NS_M                     GENMASK(7, 0)
#define RTE_RUT_RUT_LEN_NS_X(x)                  ((x) & GENMASK(7, 0))

/*      RTE:MISC:SC_LEN */
#define RTE_SC_LEN                __REG(TARGET_RTE,\
					0, 1, 9344, 0, 1, 36, 8, 0, 1, 4)

#define RTE_SC_LEN_SC_LEN(x)                     ((x) & GENMASK(24, 0))
#define RTE_SC_LEN_SC_LEN_M                      GENMASK(24, 0)
#define RTE_SC_LEN_SC_LEN_X(x)                   ((x) & GENMASK(24, 0))

/*      RTE:MISC:SC_TIME */
#define RTE_SC_TIME               __REG(TARGET_RTE,\
					0, 1, 9344, 0, 1, 36, 12, 0, 1, 4)

#define RTE_SC_TIME_SC_RUT_CNT(x)                ((x) & GENMASK(24, 0))
#define RTE_SC_TIME_SC_RUT_CNT_M                 GENMASK(24, 0)
#define RTE_SC_TIME_SC_RUT_CNT_X(x)              ((x) & GENMASK(24, 0))

#define RTE_SC_TIME_SC_IDX(x)                    (((x) << 28) & GENMASK(29, 28))
#define RTE_SC_TIME_SC_IDX_M                     GENMASK(29, 28)
#define RTE_SC_TIME_SC_IDX_X(x)                  (((x) & GENMASK(29, 28)) >> 28)

/*      RTE:MISC:TSE_PULSE */
#define RTE_TSE_PULSE             __REG(TARGET_RTE,\
					0, 1, 9344, 0, 1, 36, 16, 0, 1, 4)

#define RTE_TSE_PULSE_PULSE_LEN(x)               ((x) & GENMASK(3, 0))
#define RTE_TSE_PULSE_PULSE_LEN_M                GENMASK(3, 0)
#define RTE_TSE_PULSE_PULSE_LEN_X(x)             ((x) & GENMASK(3, 0))

/*      RTE:MISC:PN_MISC */
#define RTE_PN_MISC               __REG(TARGET_RTE,\
					0, 1, 9344, 0, 1, 36, 20, 0, 1, 4)

#define RTE_PN_MISC_PN_CC(x)                     ((x) & GENMASK(15, 0))
#define RTE_PN_MISC_PN_CC_M                      GENMASK(15, 0)
#define RTE_PN_MISC_PN_CC_X(x)                   ((x) & GENMASK(15, 0))

#define RTE_PN_MISC_PN_CYCLE_LEN_NS(x)           (((x) << 16) & GENMASK(31, 16))
#define RTE_PN_MISC_PN_CYCLE_LEN_NS_M            GENMASK(31, 16)
#define RTE_PN_MISC_PN_CYCLE_LEN_NS_X(x)         (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:MISC:SC_RESET */
#define RTE_SC_RESET              __REG(TARGET_RTE,\
					0, 1, 9344, 0, 1, 36, 24, 0, 1, 4)

#define RTE_SC_RESET_SC_RESET_TIME_NS(x)         ((x) & GENMASK(29, 0))
#define RTE_SC_RESET_SC_RESET_TIME_NS_M          GENMASK(29, 0)
#define RTE_SC_RESET_SC_RESET_TIME_NS_X(x)       ((x) & GENMASK(29, 0))

/*      RTE:MISC:PN_CC_MISC */
#define RTE_PN_CC_MISC            __REG(TARGET_RTE,\
					0, 1, 9344, 0, 1, 36, 28, 0, 1, 4)

#define RTE_PN_CC_MISC_PN_CC_RESET_VAL(x)        ((x) & GENMASK(15, 0))
#define RTE_PN_CC_MISC_PN_CC_RESET_VAL_M         GENMASK(15, 0)
#define RTE_PN_CC_MISC_PN_CC_RESET_VAL_X(x)      ((x) & GENMASK(15, 0))

#define RTE_PN_CC_MISC_PN_CC_RESET_ENA(x)        (((x) << 30) & GENMASK(30, 30))
#define RTE_PN_CC_MISC_PN_CC_RESET_ENA_M         GENMASK(30, 30)
#define RTE_PN_CC_MISC_PN_CC_RESET_ENA_X(x)      (((x) & GENMASK(30, 30)) >> 30)

#define RTE_PN_CC_MISC_PN_CC_SYNC_MODE(x)        (((x) << 17) & GENMASK(17, 17))
#define RTE_PN_CC_MISC_PN_CC_SYNC_MODE_M         GENMASK(17, 17)
#define RTE_PN_CC_MISC_PN_CC_SYNC_MODE_X(x)      (((x) & GENMASK(17, 17)) >> 17)

/*      RTE:MISC:TIME_MISC */
#define RTE_TIME_MISC             __REG(TARGET_RTE,\
					0, 1, 9344, 0, 1, 36, 32, 0, 1, 4)

#define RTE_TIME_MISC_CLK_CYCLE_LEN_NS(x)        ((x) & GENMASK(5, 0))
#define RTE_TIME_MISC_CLK_CYCLE_LEN_NS_M         GENMASK(5, 0)
#define RTE_TIME_MISC_CLK_CYCLE_LEN_NS_X(x)      ((x) & GENMASK(5, 0))

#define RTE_TIME_MISC_ALMOST_PASSED_RUT_CNT(x)   (((x) << 8) & GENMASK(10, 8))
#define RTE_TIME_MISC_ALMOST_PASSED_RUT_CNT_M    GENMASK(10, 8)
#define RTE_TIME_MISC_ALMOST_PASSED_RUT_CNT_X(x) (((x) & GENMASK(10, 8)) >> 8)

/*      RTE:TSE_TIMER_TBL:TSE_TIMER_CFG1 */
#define RTE_TSE_TIMER_CFG1(g)     __REG(TARGET_RTE,\
					0, 1, 7680, g, 32, 16, 0, 0, 1, 4)

#define RTE_TSE_TIMER_CFG1_FIRST_RUT_CNT(x)      ((x) & GENMASK(24, 0))
#define RTE_TSE_TIMER_CFG1_FIRST_RUT_CNT_M       GENMASK(24, 0)
#define RTE_TSE_TIMER_CFG1_FIRST_RUT_CNT_X(x)    ((x) & GENMASK(24, 0))

/*      RTE:TSE_TIMER_TBL:TSE_TIMER_CFG2 */
#define RTE_TSE_TIMER_CFG2(g)     __REG(TARGET_RTE,\
					0, 1, 7680, g, 32, 16, 4, 0, 1, 4)

#define RTE_TSE_TIMER_CFG2_DELTA_RUT_CNT(x)      ((x) & GENMASK(24, 0))
#define RTE_TSE_TIMER_CFG2_DELTA_RUT_CNT_M       GENMASK(24, 0)
#define RTE_TSE_TIMER_CFG2_DELTA_RUT_CNT_X(x)    ((x) & GENMASK(24, 0))

/*      RTE:TSE_TIMER_TBL:TSE_ACTION */
#define RTE_TSE_ACTION(g)         __REG(TARGET_RTE,\
					0, 1, 7680, g, 32, 16, 8, 0, 1, 4)

#define RTE_TSE_ACTION_SIG_NUM(x)                ((x) & GENMASK(3, 0))
#define RTE_TSE_ACTION_SIG_NUM_M                 GENMASK(3, 0)
#define RTE_TSE_ACTION_SIG_NUM_X(x)              ((x) & GENMASK(3, 0))

#define RTE_TSE_ACTION_SIG_ACTION(x)             (((x) << 8) & GENMASK(9, 8))
#define RTE_TSE_ACTION_SIG_ACTION_M              GENMASK(9, 8)
#define RTE_TSE_ACTION_SIG_ACTION_X(x)           (((x) & GENMASK(9, 8)) >> 8)

/*      RTE:RTP_GRP:RTP_GRP_STATE */
#define RTE_RTP_GRP_STATE         __REG(TARGET_RTE,\
					0, 1, 7408, 0, 1, 4, 0, 0, 1, 4)

/*      RTE:OUTB_MISC:OUTB_CFG */
#define RTE_OUTB_CFG              __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 0, 0, 1, 4)

#define RTE_OUTB_CFG_OUTB_PORT(x)                ((x) & GENMASK(3, 0))
#define RTE_OUTB_CFG_OUTB_PORT_M                 GENMASK(3, 0)
#define RTE_OUTB_CFG_OUTB_PORT_X(x)              ((x) & GENMASK(3, 0))

/*      RTE:OUTB_MISC:OUTB_TIMER_CMD */
#define RTE_OUTB_TIMER_CMD        __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 4, 0, 1, 4)

#define RTE_OUTB_TIMER_CMD_TIMER_CMD(x)          ((x) & GENMASK(1, 0))
#define RTE_OUTB_TIMER_CMD_TIMER_CMD_M           GENMASK(1, 0)
#define RTE_OUTB_TIMER_CMD_TIMER_CMD_X(x)        ((x) & GENMASK(1, 0))

#define RTE_OUTB_TIMER_CMD_TIMER_RSLT(x)         (((x) << 2) & GENMASK(2, 2))
#define RTE_OUTB_TIMER_CMD_TIMER_RSLT_M          GENMASK(2, 2)
#define RTE_OUTB_TIMER_CMD_TIMER_RSLT_X(x)       (((x) & GENMASK(2, 2)) >> 2)

#define RTE_OUTB_TIMER_CMD_TIMER_TYPE(x)         (((x) << 8) & GENMASK(8, 8))
#define RTE_OUTB_TIMER_CMD_TIMER_TYPE_M          GENMASK(8, 8)
#define RTE_OUTB_TIMER_CMD_TIMER_TYPE_X(x)       (((x) & GENMASK(8, 8)) >> 8)

#define RTE_OUTB_TIMER_CMD_TIMER_IDX(x)          (((x) << 16) & GENMASK(20, 16))
#define RTE_OUTB_TIMER_CMD_TIMER_IDX_M           GENMASK(20, 16)
#define RTE_OUTB_TIMER_CMD_TIMER_IDX_X(x)        (((x) & GENMASK(20, 16)) >> 16)

/*      RTE:OUTB_MISC:OUTB_TIMER_STICKY_BITS */
#define RTE_OUTB_TIMER_STICKY_BITS __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 8, 0, 1, 4)

#define RTE_OUTB_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS(x)\
	((x) & GENMASK(3, 0))
#define RTE_OUTB_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS_M GENMASK(3, 0)
#define RTE_OUTB_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS_X(x)\
	((x) & GENMASK(3, 0))

#define RTE_OUTB_TIMER_STICKY_BITS_WR_TIMER_STICKY_BITS(x)\
	(((x) << 8) & GENMASK(11, 8))
#define RTE_OUTB_TIMER_STICKY_BITS_WR_TIMER_STICKY_BITS_M GENMASK(11, 8)
#define RTE_OUTB_TIMER_STICKY_BITS_WR_TIMER_STICKY_BITS_X(x)\
	(((x) & GENMASK(11, 8)) >> 8)

/*      RTE:OUTB_MISC:OUTB_TIMER_HEAP_SIZE */
#define RTE_OUTB_TIMER_HEAP_SIZE  __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 12, 0, 1, 4)

#define RTE_OUTB_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE(x) ((x) & GENMASK(5, 0))
#define RTE_OUTB_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE_M GENMASK(5, 0)
#define RTE_OUTB_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE_X(x) ((x) & GENMASK(5, 0))

#define RTE_OUTB_TIMER_HEAP_SIZE_WR_TIMER_HEAP_SIZE(x)\
	(((x) << 12) & GENMASK(17, 12))
#define RTE_OUTB_TIMER_HEAP_SIZE_WR_TIMER_HEAP_SIZE_M GENMASK(17, 12)
#define RTE_OUTB_TIMER_HEAP_SIZE_WR_TIMER_HEAP_SIZE_X(x)\
	(((x) & GENMASK(17, 12)) >> 12)

/*      RTE:OUTB_MISC:OUTB_WR_ACTION_CMD */
#define RTE_OUTB_WR_ACTION_CMD    __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 16, 0, 1, 4)

#define RTE_OUTB_WR_ACTION_CMD_WR_ACTION_CMD(x)  ((x) & GENMASK(0, 0))
#define RTE_OUTB_WR_ACTION_CMD_WR_ACTION_CMD_M   GENMASK(0, 0)
#define RTE_OUTB_WR_ACTION_CMD_WR_ACTION_CMD_X(x) ((x) & GENMASK(0, 0))

#define RTE_OUTB_WR_ACTION_CMD_WR_ACTION_RSLT(x) (((x) << 1) & GENMASK(1, 1))
#define RTE_OUTB_WR_ACTION_CMD_WR_ACTION_RSLT_M  GENMASK(1, 1)
#define RTE_OUTB_WR_ACTION_CMD_WR_ACTION_RSLT_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define RTE_OUTB_WR_ACTION_CMD_WR_ACTION_ADDR(x) (((x) << 8) & GENMASK(13, 8))
#define RTE_OUTB_WR_ACTION_CMD_WR_ACTION_ADDR_M  GENMASK(13, 8)
#define RTE_OUTB_WR_ACTION_CMD_WR_ACTION_ADDR_X(x) (((x) & GENMASK(13, 8)) >> 8)

/*      RTE:OUTB_MISC:OUTB_BUS_ERROR */
#define RTE_OUTB_BUS_ERROR        __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 20, 0, 1, 4)

/*      RTE:OUTB_MISC:OUTB_DG_DATA_ADDR */
#define RTE_OUTB_DG_DATA_ADDR     __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 24, 0, 1, 4)

#define RTE_OUTB_DG_DATA_ADDR_DG_DATA_ADDR(x)    ((x) & GENMASK(7, 0))
#define RTE_OUTB_DG_DATA_ADDR_DG_DATA_ADDR_M     GENMASK(7, 0)
#define RTE_OUTB_DG_DATA_ADDR_DG_DATA_ADDR_X(x)  ((x) & GENMASK(7, 0))

/*      RTE:OUTB_MISC:OUTB_LAST_VLD_DG_DATA_ADDR */
#define RTE_OUTB_LAST_VLD_DG_DATA_ADDR __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 28, 0, 1, 4)

#define RTE_OUTB_LAST_VLD_DG_DATA_ADDR_LAST_VLD_DG_DATA_ADDR(x)\
	((x) & GENMASK(5, 0))
#define RTE_OUTB_LAST_VLD_DG_DATA_ADDR_LAST_VLD_DG_DATA_ADDR_M GENMASK(5, 0)
#define RTE_OUTB_LAST_VLD_DG_DATA_ADDR_LAST_VLD_DG_DATA_ADDR_X(x)\
	((x) & GENMASK(5, 0))

/*      RTE:OUTB_MISC:OUTB_DG_DATA_RTP_CTRL_ACC */
#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 32, 0, 1, 4)

#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_DG_DATA_RTP_CTRL_ADDR(x)\
	((x) & GENMASK(4, 0))
#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_DG_DATA_RTP_CTRL_ADDR_M GENMASK(4, 0)
#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_DG_DATA_RTP_CTRL_ADDR_X(x)\
	((x) & GENMASK(4, 0))

#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_SW_WR_DIS(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_SW_WR_DIS_M GENMASK(16, 16)
#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_SW_WR_DIS_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_HW_WR_DIS(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_HW_WR_DIS_M GENMASK(17, 17)
#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_HW_WR_DIS_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_LATEST_IDX(x)\
	(((x) << 18) & GENMASK(18, 18))
#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_LATEST_IDX_M GENMASK(18, 18)
#define RTE_OUTB_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_LATEST_IDX_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

/*      RTE:OUTB_MISC:OUTB_STICKY_BITS */
#define RTE_OUTB_STICKY_BITS      __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 36, 0, 1, 4)

#define RTE_OUTB_STICKY_BITS_HW_WR_DIS_FOR_LATEST_STICKY(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_OUTB_STICKY_BITS_HW_WR_DIS_FOR_LATEST_STICKY_M GENMASK(16, 16)
#define RTE_OUTB_STICKY_BITS_HW_WR_DIS_FOR_LATEST_STICKY_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define RTE_OUTB_STICKY_BITS_DG_DATA_SW_WR_DIS_STICKY(x)\
	(((x) << 15) & GENMASK(15, 15))
#define RTE_OUTB_STICKY_BITS_DG_DATA_SW_WR_DIS_STICKY_M GENMASK(15, 15)
#define RTE_OUTB_STICKY_BITS_DG_DATA_SW_WR_DIS_STICKY_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define RTE_OUTB_STICKY_BITS_RTP_TIMEOUT_WHILE_STOPPED_STICKY(x)\
	(((x) << 14) & GENMASK(14, 14))
#define RTE_OUTB_STICKY_BITS_RTP_TIMEOUT_WHILE_STOPPED_STICKY_M GENMASK(14, 14)
#define RTE_OUTB_STICKY_BITS_RTP_TIMEOUT_WHILE_STOPPED_STICKY_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define RTE_OUTB_STICKY_BITS_RTP_TIMEOUT_TIMER_NOT_RUNNING_STICKY(x)\
	(((x) << 13) & GENMASK(13, 13))
#define RTE_OUTB_STICKY_BITS_RTP_TIMEOUT_TIMER_NOT_RUNNING_STICKY_M\
	GENMASK(13, 13)
#define RTE_OUTB_STICKY_BITS_RTP_TIMEOUT_TIMER_NOT_RUNNING_STICKY_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define RTE_OUTB_STICKY_BITS_RTP_STATE_STOPPED_STICKY(x)\
	(((x) << 12) & GENMASK(12, 12))
#define RTE_OUTB_STICKY_BITS_RTP_STATE_STOPPED_STICKY_M GENMASK(12, 12)
#define RTE_OUTB_STICKY_BITS_RTP_STATE_STOPPED_STICKY_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define RTE_OUTB_STICKY_BITS_PDU_LEN_WRONG_STICKY(x)\
	(((x) << 11) & GENMASK(11, 11))
#define RTE_OUTB_STICKY_BITS_PDU_LEN_WRONG_STICKY_M GENMASK(11, 11)
#define RTE_OUTB_STICKY_BITS_PDU_LEN_WRONG_STICKY_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define RTE_OUTB_STICKY_BITS_PN_CC_MISMATCH_STICKY(x)\
	(((x) << 10) & GENMASK(10, 10))
#define RTE_OUTB_STICKY_BITS_PN_CC_MISMATCH_STICKY_M GENMASK(10, 10)
#define RTE_OUTB_STICKY_BITS_PN_CC_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define RTE_OUTB_STICKY_BITS_PN_DATA_STATUS_MISMATCH_STICKY(x)\
	(((x) << 9) & GENMASK(9, 9))
#define RTE_OUTB_STICKY_BITS_PN_DATA_STATUS_MISMATCH_STICKY_M GENMASK(9, 9)
#define RTE_OUTB_STICKY_BITS_PN_DATA_STATUS_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_OUTB_STICKY_BITS_DG_NOT_VLD_STICKY(x) (((x) << 8) & GENMASK(8, 8))
#define RTE_OUTB_STICKY_BITS_DG_NOT_VLD_STICKY_M GENMASK(8, 8)
#define RTE_OUTB_STICKY_BITS_DG_NOT_VLD_STICKY_X(x) (((x) & GENMASK(8, 8)) >> 8)

#define RTE_OUTB_STICKY_BITS_FRM_RX_RTP_GRP_STATE_STOPPED_STICKY(x)\
	(((x) << 7) & GENMASK(7, 7))
#define RTE_OUTB_STICKY_BITS_FRM_RX_RTP_GRP_STATE_STOPPED_STICKY_M GENMASK(7, 7)
#define RTE_OUTB_STICKY_BITS_FRM_RX_RTP_GRP_STATE_STOPPED_STICKY_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define RTE_OUTB_STICKY_BITS_FRM_RX_RTP_STATE_STOPPED_STICKY(x)\
	(((x) << 6) & GENMASK(6, 6))
#define RTE_OUTB_STICKY_BITS_FRM_RX_RTP_STATE_STOPPED_STICKY_M GENMASK(6, 6)
#define RTE_OUTB_STICKY_BITS_FRM_RX_RTP_STATE_STOPPED_STICKY_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define RTE_OUTB_STICKY_BITS_WR_ACTION_DG_DATA_LATEST_INVLD_STICKY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_OUTB_STICKY_BITS_WR_ACTION_DG_DATA_LATEST_INVLD_STICKY_M\
	GENMASK(5, 5)
#define RTE_OUTB_STICKY_BITS_WR_ACTION_DG_DATA_LATEST_INVLD_STICKY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_OUTB_STICKY_BITS_WR_ACTION_FIFO_OFLW_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_OUTB_STICKY_BITS_WR_ACTION_FIFO_OFLW_STICKY_M GENMASK(4, 4)
#define RTE_OUTB_STICKY_BITS_WR_ACTION_FIFO_OFLW_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_OUTB_STICKY_BITS_WR_ACTION_FIFO_FULL_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_OUTB_STICKY_BITS_WR_ACTION_FIFO_FULL_STICKY_M GENMASK(3, 3)
#define RTE_OUTB_STICKY_BITS_WR_ACTION_FIFO_FULL_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_OUTB_STICKY_BITS_WR_ACTION_BUS_ERROR_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_OUTB_STICKY_BITS_WR_ACTION_BUS_ERROR_STICKY_M GENMASK(2, 2)
#define RTE_OUTB_STICKY_BITS_WR_ACTION_BUS_ERROR_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_OUTB_STICKY_BITS_WR_TIMER_OLD_STICKY(x) (((x) << 1) & GENMASK(1, 1))
#define RTE_OUTB_STICKY_BITS_WR_TIMER_OLD_STICKY_M GENMASK(1, 1)
#define RTE_OUTB_STICKY_BITS_WR_TIMER_OLD_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_OUTB_STICKY_BITS_RTP_ID_ZERO_STICKY(x) ((x) & GENMASK(0, 0))
#define RTE_OUTB_STICKY_BITS_RTP_ID_ZERO_STICKY_M GENMASK(0, 0)
#define RTE_OUTB_STICKY_BITS_RTP_ID_ZERO_STICKY_X(x) ((x) & GENMASK(0, 0))

/*      RTE:OUTB_MISC:OUTB_STICKY_BITS_IRQ_MASK */
#define RTE_OUTB_STICKY_BITS_IRQ_MASK __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 40, 0, 1, 4)

/*      RTE:OUTB_MISC:OUTB_FRM_FWD */
#define RTE_OUTB_FRM_FWD          __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 44, 0, 1, 4)

#define RTE_OUTB_FRM_FWD_ALL_FRM_FWD_ENA(x)      (((x) << 10) & GENMASK(10, 10))
#define RTE_OUTB_FRM_FWD_ALL_FRM_FWD_ENA_M       GENMASK(10, 10)
#define RTE_OUTB_FRM_FWD_ALL_FRM_FWD_ENA_X(x)    (((x) & GENMASK(10, 10)) >> 10)

#define RTE_OUTB_FRM_FWD_PN_TRANSFER_STATUS_NONZERO_FRM_FWD_ENA(x)\
	(((x) << 9) & GENMASK(9, 9))
#define RTE_OUTB_FRM_FWD_PN_TRANSFER_STATUS_NONZERO_FRM_FWD_ENA_M GENMASK(9, 9)
#define RTE_OUTB_FRM_FWD_PN_TRANSFER_STATUS_NONZERO_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_OUTB_FRM_FWD_PN_DATA_STATUS_MISMATCH_FRM_FWD_ENA(x)\
	(((x) << 8) & GENMASK(8, 8))
#define RTE_OUTB_FRM_FWD_PN_DATA_STATUS_MISMATCH_FRM_FWD_ENA_M GENMASK(8, 8)
#define RTE_OUTB_FRM_FWD_PN_DATA_STATUS_MISMATCH_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define RTE_OUTB_FRM_FWD_PN_DATA_STATUS_VALID_CHK_FRM_FWD_ENA(x)\
	(((x) << 7) & GENMASK(7, 7))
#define RTE_OUTB_FRM_FWD_PN_DATA_STATUS_VALID_CHK_FRM_FWD_ENA_M GENMASK(7, 7)
#define RTE_OUTB_FRM_FWD_PN_DATA_STATUS_VALID_CHK_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define RTE_OUTB_FRM_FWD_OPC_EXT_FLAGS1_MISMATCH_FRM_FWD_ENA(x)\
	(((x) << 6) & GENMASK(6, 6))
#define RTE_OUTB_FRM_FWD_OPC_EXT_FLAGS1_MISMATCH_FRM_FWD_ENA_M GENMASK(6, 6)
#define RTE_OUTB_FRM_FWD_OPC_EXT_FLAGS1_MISMATCH_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define RTE_OUTB_FRM_FWD_OPC_GRP_FLAGS_MISMATCH_FRM_FWD_ENA(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_OUTB_FRM_FWD_OPC_GRP_FLAGS_MISMATCH_FRM_FWD_ENA_M GENMASK(5, 5)
#define RTE_OUTB_FRM_FWD_OPC_GRP_FLAGS_MISMATCH_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_OUTB_FRM_FWD_OPC_FLAGS_MISMATCH_FRM_FWD_ENA(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_OUTB_FRM_FWD_OPC_FLAGS_MISMATCH_FRM_FWD_ENA_M GENMASK(4, 4)
#define RTE_OUTB_FRM_FWD_OPC_FLAGS_MISMATCH_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_OUTB_FRM_FWD_OPC_VER_MISMATCH_FRM_FWD_ENA(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_OUTB_FRM_FWD_OPC_VER_MISMATCH_FRM_FWD_ENA_M GENMASK(3, 3)
#define RTE_OUTB_FRM_FWD_OPC_VER_MISMATCH_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_OUTB_FRM_FWD_OPC_GRP_VER_MISMATCH_FRM_FWD_ENA(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_OUTB_FRM_FWD_OPC_GRP_VER_MISMATCH_FRM_FWD_ENA_M GENMASK(2, 2)
#define RTE_OUTB_FRM_FWD_OPC_GRP_VER_MISMATCH_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_OUTB_FRM_FWD_OPC_NETWORK_MSG_NUM_MISMATCH_FRM_FWD_ENA(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_OUTB_FRM_FWD_OPC_NETWORK_MSG_NUM_MISMATCH_FRM_FWD_ENA_M\
	GENMASK(1, 1)
#define RTE_OUTB_FRM_FWD_OPC_NETWORK_MSG_NUM_MISMATCH_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_OUTB_FRM_FWD_PDU_LEN_WRONG_FRM_FWD_ENA(x) ((x) & GENMASK(0, 0))
#define RTE_OUTB_FRM_FWD_PDU_LEN_WRONG_FRM_FWD_ENA_M GENMASK(0, 0)
#define RTE_OUTB_FRM_FWD_PDU_LEN_WRONG_FRM_FWD_ENA_X(x) ((x) & GENMASK(0, 0))

/*      RTE:OUTB_MISC:OUTB_PN_PDU_MISC */
#define RTE_OUTB_PN_PDU_MISC      __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 48, 0, 1, 4)

#define RTE_OUTB_PN_PDU_MISC_PN_DATA_STATUS_MASK(x) ((x) & GENMASK(7, 0))
#define RTE_OUTB_PN_PDU_MISC_PN_DATA_STATUS_MASK_M GENMASK(7, 0)
#define RTE_OUTB_PN_PDU_MISC_PN_DATA_STATUS_MASK_X(x) ((x) & GENMASK(7, 0))

#define RTE_OUTB_PN_PDU_MISC_PN_DATA_STATUS_VALID_CHK_ENA(x)\
	(((x) << 8) & GENMASK(8, 8))
#define RTE_OUTB_PN_PDU_MISC_PN_DATA_STATUS_VALID_CHK_ENA_M GENMASK(8, 8)
#define RTE_OUTB_PN_PDU_MISC_PN_DATA_STATUS_VALID_CHK_ENA_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define RTE_OUTB_PN_PDU_MISC_PN_TRANSFER_STATUS_CHK_ENA(x)\
	(((x) << 9) & GENMASK(9, 9))
#define RTE_OUTB_PN_PDU_MISC_PN_TRANSFER_STATUS_CHK_ENA_M GENMASK(9, 9)
#define RTE_OUTB_PN_PDU_MISC_PN_TRANSFER_STATUS_CHK_ENA_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

/*      RTE:OUTB_MISC:OUTB_OPC_PDU_FLAGS */
#define RTE_OUTB_OPC_PDU_FLAGS    __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 52, 0, 1, 4)

#define RTE_OUTB_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_VAL(x) ((x) & GENMASK(7, 0))
#define RTE_OUTB_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_VAL_M GENMASK(7, 0)
#define RTE_OUTB_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_VAL_X(x) ((x) & GENMASK(7, 0))

#define RTE_OUTB_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_MASK(x)\
	(((x) << 8) & GENMASK(15, 8))
#define RTE_OUTB_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_MASK_M GENMASK(15, 8)
#define RTE_OUTB_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_MASK_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define RTE_OUTB_OPC_PDU_FLAGS_OPC_GRP_FLAGS_VAL(x)\
	(((x) << 16) & GENMASK(23, 16))
#define RTE_OUTB_OPC_PDU_FLAGS_OPC_GRP_FLAGS_VAL_M GENMASK(23, 16)
#define RTE_OUTB_OPC_PDU_FLAGS_OPC_GRP_FLAGS_VAL_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define RTE_OUTB_OPC_PDU_FLAGS_OPC_GRP_FLAGS_MASK(x)\
	(((x) << 24) & GENMASK(31, 24))
#define RTE_OUTB_OPC_PDU_FLAGS_OPC_GRP_FLAGS_MASK_M GENMASK(31, 24)
#define RTE_OUTB_OPC_PDU_FLAGS_OPC_GRP_FLAGS_MASK_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

/*      RTE:OUTB_MISC:OUTB_OPC_PDU_MISC */
#define RTE_OUTB_OPC_PDU_MISC     __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 56, 0, 1, 4)

#define RTE_OUTB_OPC_PDU_MISC_OPC_FLAGS_VAL(x)   ((x) & GENMASK(3, 0))
#define RTE_OUTB_OPC_PDU_MISC_OPC_FLAGS_VAL_M    GENMASK(3, 0)
#define RTE_OUTB_OPC_PDU_MISC_OPC_FLAGS_VAL_X(x) ((x) & GENMASK(3, 0))

#define RTE_OUTB_OPC_PDU_MISC_OPC_FLAGS_MASK(x)  (((x) << 4) & GENMASK(7, 4))
#define RTE_OUTB_OPC_PDU_MISC_OPC_FLAGS_MASK_M   GENMASK(7, 4)
#define RTE_OUTB_OPC_PDU_MISC_OPC_FLAGS_MASK_X(x) (((x) & GENMASK(7, 4)) >> 4)

#define RTE_OUTB_OPC_PDU_MISC_OPC_VER(x)         (((x) << 8) & GENMASK(11, 8))
#define RTE_OUTB_OPC_PDU_MISC_OPC_VER_M          GENMASK(11, 8)
#define RTE_OUTB_OPC_PDU_MISC_OPC_VER_X(x)       (((x) & GENMASK(11, 8)) >> 8)

#define RTE_OUTB_OPC_PDU_MISC_OPC_GRP_VER_CHK_ENA(x)\
	(((x) << 12) & GENMASK(12, 12))
#define RTE_OUTB_OPC_PDU_MISC_OPC_GRP_VER_CHK_ENA_M GENMASK(12, 12)
#define RTE_OUTB_OPC_PDU_MISC_OPC_GRP_VER_CHK_ENA_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define RTE_OUTB_OPC_PDU_MISC_OPC_NETWORK_MSG_NUM(x)\
	(((x) << 16) & GENMASK(31, 16))
#define RTE_OUTB_OPC_PDU_MISC_OPC_NETWORK_MSG_NUM_M GENMASK(31, 16)
#define RTE_OUTB_OPC_PDU_MISC_OPC_NETWORK_MSG_NUM_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

/*      RTE:OUTB_MISC:OUTB_PN_DG_MASKS */
#define RTE_OUTB_PN_DG_MASKS      __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 60, 0, 1, 4)

#define RTE_OUTB_PN_DG_MASKS_PN_IOPS_MASK(x)     ((x) & GENMASK(7, 0))
#define RTE_OUTB_PN_DG_MASKS_PN_IOPS_MASK_M      GENMASK(7, 0)
#define RTE_OUTB_PN_DG_MASKS_PN_IOPS_MASK_X(x)   ((x) & GENMASK(7, 0))

/*      RTE:OUTB_MISC:OUTB_OPC_DG_MASKS */
#define RTE_OUTB_OPC_DG_MASKS     __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 64, 0, 1, 4)

#define RTE_OUTB_OPC_DG_MASKS_OPC_STATUS_CODE_MASK(x) ((x) & GENMASK(15, 0))
#define RTE_OUTB_OPC_DG_MASKS_OPC_STATUS_CODE_MASK_M GENMASK(15, 0)
#define RTE_OUTB_OPC_DG_MASKS_OPC_STATUS_CODE_MASK_X(x) ((x) & GENMASK(15, 0))

#define RTE_OUTB_OPC_DG_MASKS_OPC_DATA_SET_FLAGS1_MASK(x)\
	(((x) << 16) & GENMASK(23, 16))
#define RTE_OUTB_OPC_DG_MASKS_OPC_DATA_SET_FLAGS1_MASK_M GENMASK(23, 16)
#define RTE_OUTB_OPC_DG_MASKS_OPC_DATA_SET_FLAGS1_MASK_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

/*      RTE:OUTB_MISC:OUTB_RTP_STATE */
#define RTE_OUTB_RTP_STATE        __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 68, 0, 1, 4)

/*      RTE:OUTB_MISC:OUTB_DG_DATA_VLD_ACC */
#define RTE_OUTB_DG_DATA_VLD_ACC  __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 72, 0, 1, 4)

#define RTE_OUTB_DG_DATA_VLD_ACC_DG_DATA_VLD_ADDR(x) ((x) & GENMASK(6, 0))
#define RTE_OUTB_DG_DATA_VLD_ACC_DG_DATA_VLD_ADDR_M GENMASK(6, 0)
#define RTE_OUTB_DG_DATA_VLD_ACC_DG_DATA_VLD_ADDR_X(x) ((x) & GENMASK(6, 0))

/*      RTE:OUTB_MISC:OUTB_DG_DBG */
#define RTE_OUTB_DG_DBG           __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 76, 0, 1, 4)

#define RTE_OUTB_DG_DBG_DG_VLD_STICKY(x)         ((x) & GENMASK(0, 0))
#define RTE_OUTB_DG_DBG_DG_VLD_STICKY_M          GENMASK(0, 0)
#define RTE_OUTB_DG_DBG_DG_VLD_STICKY_X(x)       ((x) & GENMASK(0, 0))

/*      RTE:OUTB_MISC:OUTB_RTP_DBG */
#define RTE_OUTB_RTP_DBG          __REG(TARGET_RTE,\
					0, 1, 9380, 0, 1, 84, 80, 0, 1, 4)

#define RTE_OUTB_RTP_DBG_FRM_RX_STATE_STICKY(x)  ((x) & GENMASK(5, 0))
#define RTE_OUTB_RTP_DBG_FRM_RX_STATE_STICKY_M   GENMASK(5, 0)
#define RTE_OUTB_RTP_DBG_FRM_RX_STATE_STICKY_X(x) ((x) & GENMASK(5, 0))

#define RTE_OUTB_RTP_DBG_FRM_SOF_STATE_STICKY(x) (((x) << 8) & GENMASK(12, 8))
#define RTE_OUTB_RTP_DBG_FRM_SOF_STATE_STICKY_M  GENMASK(12, 8)
#define RTE_OUTB_RTP_DBG_FRM_SOF_STATE_STICKY_X(x) (((x) & GENMASK(12, 8)) >> 8)

#define RTE_OUTB_RTP_DBG_MISC_DBG_STICKY(x)      (((x) << 16) & GENMASK(20, 16))
#define RTE_OUTB_RTP_DBG_MISC_DBG_STICKY_M       GENMASK(20, 16)
#define RTE_OUTB_RTP_DBG_MISC_DBG_STICKY_X(x)    (((x) & GENMASK(20, 16)) >> 16)

/*      RTE:OUTB_DG_DATA:OUTB_DG_DATA */
#define RTE_OUTB_DG_DATA          __REG(TARGET_RTE,\
					0, 1, 7384, 0, 1, 4, 0, 0, 1, 4)

/*      RTE:OUTB_LAST_VLD_DG_DATA:OUTB_LAST_VLD_DG_DATA */
#define RTE_OUTB_LAST_VLD_DG_DATA __REG(TARGET_RTE,\
					0, 1, 7388, 0, 1, 4, 0, 0, 1, 4)

/*      RTE:OUTB_DG_DATA_VLD:OUTB_DG_DATA_VLD */
#define RTE_OUTB_DG_DATA_VLD      __REG(TARGET_RTE,\
					0, 1, 7360, 0, 1, 16, 0, 0, 1, 4)

/*      RTE:OUTB_DG_DATA_VLD:OUTB_DG_DATA_VLD_CLR */
#define RTE_OUTB_DG_DATA_VLD_CLR  __REG(TARGET_RTE,\
					0, 1, 7360, 0, 1, 16, 4, 0, 1, 4)

/*      RTE:OUTB_DG_DATA_VLD:OUTB_DG_DATA_VLD_SET */
#define RTE_OUTB_DG_DATA_VLD_SET  __REG(TARGET_RTE,\
					0, 1, 7360, 0, 1, 16, 8, 0, 1, 4)

/*      RTE:OUTB_RTP_TBL:OUTB_RTP_STICKY_BITS */
#define RTE_OUTB_RTP_STICKY_BITS(g) __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 0, 0, 1, 4)

#define RTE_OUTB_RTP_STICKY_BITS_PDU_LEN_WRONG_STICKY(x) ((x) & GENMASK(0, 0))
#define RTE_OUTB_RTP_STICKY_BITS_PDU_LEN_WRONG_STICKY_M GENMASK(0, 0)
#define RTE_OUTB_RTP_STICKY_BITS_PDU_LEN_WRONG_STICKY_X(x) ((x) & GENMASK(0, 0))

#define RTE_OUTB_RTP_STICKY_BITS_PN_CC_MISMATCH0_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_OUTB_RTP_STICKY_BITS_PN_CC_MISMATCH0_STICKY_M GENMASK(2, 2)
#define RTE_OUTB_RTP_STICKY_BITS_PN_CC_MISMATCH0_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_OUTB_RTP_STICKY_BITS_PN_CC_MISMATCH1_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_OUTB_RTP_STICKY_BITS_PN_CC_MISMATCH1_STICKY_M GENMASK(3, 3)
#define RTE_OUTB_RTP_STICKY_BITS_PN_CC_MISMATCH1_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_OUTB_RTP_STICKY_BITS_PN_DATA_STATUS_MISMATCH_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_OUTB_RTP_STICKY_BITS_PN_DATA_STATUS_MISMATCH_STICKY_M GENMASK(4, 4)
#define RTE_OUTB_RTP_STICKY_BITS_PN_DATA_STATUS_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_OUTB_RTP_STICKY_BITS_PN_DATA_STATUS_VALID_CHK_STICKY(x)\
	(((x) << 12) & GENMASK(12, 12))
#define RTE_OUTB_RTP_STICKY_BITS_PN_DATA_STATUS_VALID_CHK_STICKY_M\
	GENMASK(12, 12)
#define RTE_OUTB_RTP_STICKY_BITS_PN_DATA_STATUS_VALID_CHK_STICKY_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define RTE_OUTB_RTP_STICKY_BITS_PN_TRANSFER_STATUS_NONZERO_STICKY(x)\
	(((x) << 11) & GENMASK(11, 11))
#define RTE_OUTB_RTP_STICKY_BITS_PN_TRANSFER_STATUS_NONZERO_STICKY_M\
	GENMASK(11, 11)
#define RTE_OUTB_RTP_STICKY_BITS_PN_TRANSFER_STATUS_NONZERO_STICKY_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define RTE_OUTB_RTP_STICKY_BITS_OPC_EXT_FLAGS1_MISMATCH_STICKY(x)\
	(((x) << 10) & GENMASK(10, 10))
#define RTE_OUTB_RTP_STICKY_BITS_OPC_EXT_FLAGS1_MISMATCH_STICKY_M\
	GENMASK(10, 10)
#define RTE_OUTB_RTP_STICKY_BITS_OPC_EXT_FLAGS1_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define RTE_OUTB_RTP_STICKY_BITS_OPC_GRP_FLAGS_MISMATCH_STICKY(x)\
	(((x) << 9) & GENMASK(9, 9))
#define RTE_OUTB_RTP_STICKY_BITS_OPC_GRP_FLAGS_MISMATCH_STICKY_M GENMASK(9, 9)
#define RTE_OUTB_RTP_STICKY_BITS_OPC_GRP_FLAGS_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_OUTB_RTP_STICKY_BITS_OPC_FLAGS_MISMATCH_STICKY(x)\
	(((x) << 8) & GENMASK(8, 8))
#define RTE_OUTB_RTP_STICKY_BITS_OPC_FLAGS_MISMATCH_STICKY_M GENMASK(8, 8)
#define RTE_OUTB_RTP_STICKY_BITS_OPC_FLAGS_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define RTE_OUTB_RTP_STICKY_BITS_OPC_VER_MISMATCH_STICKY(x)\
	(((x) << 7) & GENMASK(7, 7))
#define RTE_OUTB_RTP_STICKY_BITS_OPC_VER_MISMATCH_STICKY_M GENMASK(7, 7)
#define RTE_OUTB_RTP_STICKY_BITS_OPC_VER_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define RTE_OUTB_RTP_STICKY_BITS_OPC_NETWORK_MSG_NUM_MISMATCH_STICKY(x)\
	(((x) << 6) & GENMASK(6, 6))
#define RTE_OUTB_RTP_STICKY_BITS_OPC_NETWORK_MSG_NUM_MISMATCH_STICKY_M\
	GENMASK(6, 6)
#define RTE_OUTB_RTP_STICKY_BITS_OPC_NETWORK_MSG_NUM_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define RTE_OUTB_RTP_STICKY_BITS_OPC_GRP_VER_MISMATCH_STICKY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_OUTB_RTP_STICKY_BITS_OPC_GRP_VER_MISMATCH_STICKY_M GENMASK(5, 5)
#define RTE_OUTB_RTP_STICKY_BITS_OPC_GRP_VER_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_OUTB_RTP_STICKY_BITS_HW_WR_DIS_FOR_LATEST_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_OUTB_RTP_STICKY_BITS_HW_WR_DIS_FOR_LATEST_STICKY_M GENMASK(1, 1)
#define RTE_OUTB_RTP_STICKY_BITS_HW_WR_DIS_FOR_LATEST_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

/*      RTE:OUTB_RTP_TBL:OUTB_RTP_MISC */
#define RTE_OUTB_RTP_MISC(g)      __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 4, 0, 1, 4)

#define RTE_OUTB_RTP_MISC_RTP_GRP_ID(x)          ((x) & GENMASK(3, 0))
#define RTE_OUTB_RTP_MISC_RTP_GRP_ID_M           GENMASK(3, 0)
#define RTE_OUTB_RTP_MISC_RTP_GRP_ID_X(x)        ((x) & GENMASK(3, 0))

#define RTE_OUTB_RTP_MISC_PDU_TYPE(x)            (((x) << 12) & GENMASK(12, 12))
#define RTE_OUTB_RTP_MISC_PDU_TYPE_M             GENMASK(12, 12)
#define RTE_OUTB_RTP_MISC_PDU_TYPE_X(x)          (((x) & GENMASK(12, 12)) >> 12)

#define RTE_OUTB_RTP_MISC_RTP_ENA(x)             (((x) << 13) & GENMASK(13, 13))
#define RTE_OUTB_RTP_MISC_RTP_ENA_M              GENMASK(13, 13)
#define RTE_OUTB_RTP_MISC_RTP_ENA_X(x)           (((x) & GENMASK(13, 13)) >> 13)

#define RTE_OUTB_RTP_MISC_RTP_GRP_STATE_STOPPED_MODE(x)\
	(((x) << 14) & GENMASK(14, 14))
#define RTE_OUTB_RTP_MISC_RTP_GRP_STATE_STOPPED_MODE_M GENMASK(14, 14)
#define RTE_OUTB_RTP_MISC_RTP_GRP_STATE_STOPPED_MODE_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define RTE_OUTB_RTP_MISC_DG_DATA_CP_ENA(x)      (((x) << 15) & GENMASK(15, 15))
#define RTE_OUTB_RTP_MISC_DG_DATA_CP_ENA_M       GENMASK(15, 15)
#define RTE_OUTB_RTP_MISC_DG_DATA_CP_ENA_X(x)    (((x) & GENMASK(15, 15)) >> 15)

#define RTE_OUTB_RTP_MISC_WR_ACTION_ADDR(x)      (((x) << 16) & GENMASK(21, 16))
#define RTE_OUTB_RTP_MISC_WR_ACTION_ADDR_M       GENMASK(21, 16)
#define RTE_OUTB_RTP_MISC_WR_ACTION_ADDR_X(x)    (((x) & GENMASK(21, 16)) >> 16)

#define RTE_OUTB_RTP_MISC_RTP_DBG_ENA(x)         (((x) << 28) & GENMASK(28, 28))
#define RTE_OUTB_RTP_MISC_RTP_DBG_ENA_M          GENMASK(28, 28)
#define RTE_OUTB_RTP_MISC_RTP_DBG_ENA_X(x)       (((x) & GENMASK(28, 28)) >> 28)

/*      RTE:OUTB_RTP_TBL:OUTB_RTP_PDU_CHKS */
#define RTE_OUTB_RTP_PDU_CHKS(g)  __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 8, 0, 1, 4)

#define RTE_OUTB_RTP_PDU_CHKS_PDU_LEN(x)         ((x) & GENMASK(13, 0))
#define RTE_OUTB_RTP_PDU_CHKS_PDU_LEN_M          GENMASK(13, 0)
#define RTE_OUTB_RTP_PDU_CHKS_PDU_LEN_X(x)       ((x) & GENMASK(13, 0))

#define RTE_OUTB_RTP_PDU_CHKS_PN_CC_INIT(x)      (((x) << 15) & GENMASK(15, 15))
#define RTE_OUTB_RTP_PDU_CHKS_PN_CC_INIT_M       GENMASK(15, 15)
#define RTE_OUTB_RTP_PDU_CHKS_PN_CC_INIT_X(x)    (((x) & GENMASK(15, 15)) >> 15)

#define RTE_OUTB_RTP_PDU_CHKS_PN_CC_STORED(x)    (((x) << 16) & GENMASK(31, 16))
#define RTE_OUTB_RTP_PDU_CHKS_PN_CC_STORED_M     GENMASK(31, 16)
#define RTE_OUTB_RTP_PDU_CHKS_PN_CC_STORED_X(x)  (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:OUTB_RTP_TBL:OUTB_RTP_PN_MISC */
#define RTE_OUTB_RTP_PN_MISC(g)   __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 12, 0, 1, 4)

#define RTE_OUTB_RTP_PN_MISC_PN_DATA_STATUS_VAL(x) ((x) & GENMASK(7, 0))
#define RTE_OUTB_RTP_PN_MISC_PN_DATA_STATUS_VAL_M GENMASK(7, 0)
#define RTE_OUTB_RTP_PN_MISC_PN_DATA_STATUS_VAL_X(x) ((x) & GENMASK(7, 0))

#define RTE_OUTB_RTP_PN_MISC_PN_DATA_STATUS_MISMATCH_VAL(x)\
	(((x) << 8) & GENMASK(15, 8))
#define RTE_OUTB_RTP_PN_MISC_PN_DATA_STATUS_MISMATCH_VAL_M GENMASK(15, 8)
#define RTE_OUTB_RTP_PN_MISC_PN_DATA_STATUS_MISMATCH_VAL_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define RTE_OUTB_RTP_PN_MISC_PN_CC_CHK_ENA(x)    (((x) << 16) & GENMASK(16, 16))
#define RTE_OUTB_RTP_PN_MISC_PN_CC_CHK_ENA_M     GENMASK(16, 16)
#define RTE_OUTB_RTP_PN_MISC_PN_CC_CHK_ENA_X(x)  (((x) & GENMASK(16, 16)) >> 16)

#define RTE_OUTB_RTP_PN_MISC_PN_CC_MISMATCH_FRM_FWD_ENA(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_OUTB_RTP_PN_MISC_PN_CC_MISMATCH_FRM_FWD_ENA_M GENMASK(17, 17)
#define RTE_OUTB_RTP_PN_MISC_PN_CC_MISMATCH_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_OUTB_RTP_PN_MISC_PN_DATA_STATUS_MISMATCH_DROP_ENA(x)\
	(((x) << 18) & GENMASK(18, 18))
#define RTE_OUTB_RTP_PN_MISC_PN_DATA_STATUS_MISMATCH_DROP_ENA_M GENMASK(18, 18)
#define RTE_OUTB_RTP_PN_MISC_PN_DATA_STATUS_MISMATCH_DROP_ENA_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

/*      RTE:OUTB_RTP_TBL:OUTB_RTP_OPC_GRP_VER */
#define RTE_OUTB_RTP_OPC_GRP_VER(g) __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 16, 0, 1, 4)

/*      RTE:OUTB_RTP_TBL:OUTB_RTP_TIMER_CFG1 */
#define RTE_OUTB_RTP_TIMER_CFG1(g) __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 20, 0, 1, 4)

#define RTE_OUTB_RTP_TIMER_CFG1_FIRST_RUT_CNT(x) ((x) & GENMASK(24, 0))
#define RTE_OUTB_RTP_TIMER_CFG1_FIRST_RUT_CNT_M  GENMASK(24, 0)
#define RTE_OUTB_RTP_TIMER_CFG1_FIRST_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

#define RTE_OUTB_RTP_TIMER_CFG1_TIMER_RUNNING(x) (((x) << 28) & GENMASK(28, 28))
#define RTE_OUTB_RTP_TIMER_CFG1_TIMER_RUNNING_M  GENMASK(28, 28)
#define RTE_OUTB_RTP_TIMER_CFG1_TIMER_RUNNING_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

/*      RTE:OUTB_RTP_TBL:OUTB_RTP_TIMER_CFG2 */
#define RTE_OUTB_RTP_TIMER_CFG2(g) __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 24, 0, 1, 4)

#define RTE_OUTB_RTP_TIMER_CFG2_DELTA_RUT_CNT(x) ((x) & GENMASK(24, 0))
#define RTE_OUTB_RTP_TIMER_CFG2_DELTA_RUT_CNT_M  GENMASK(24, 0)
#define RTE_OUTB_RTP_TIMER_CFG2_DELTA_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:OUTB_RTP_TBL:OUTB_RTP_TIMER_CFG3 */
#define RTE_OUTB_RTP_TIMER_CFG3(g) __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 28, 0, 1, 4)

#define RTE_OUTB_RTP_TIMER_CFG3_TIMEOUT_CNT(x)   ((x) & GENMASK(7, 0))
#define RTE_OUTB_RTP_TIMER_CFG3_TIMEOUT_CNT_M    GENMASK(7, 0)
#define RTE_OUTB_RTP_TIMER_CFG3_TIMEOUT_CNT_X(x) ((x) & GENMASK(7, 0))

#define RTE_OUTB_RTP_TIMER_CFG3_TIMEOUT_CNT_THRES(x)\
	(((x) << 8) & GENMASK(15, 8))
#define RTE_OUTB_RTP_TIMER_CFG3_TIMEOUT_CNT_THRES_M GENMASK(15, 8)
#define RTE_OUTB_RTP_TIMER_CFG3_TIMEOUT_CNT_THRES_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

/*      RTE:OUTB_RTP_TBL:OUTB_DG_ADDR */
#define RTE_OUTB_DG_ADDR(g, r)    __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 32, r, 3, 4)

#define RTE_OUTB_DG_ADDR_DG_ADDR(x)              ((x) & GENMASK(4, 0))
#define RTE_OUTB_DG_ADDR_DG_ADDR_M               GENMASK(4, 0)
#define RTE_OUTB_DG_ADDR_DG_ADDR_X(x)            ((x) & GENMASK(4, 0))

/*      RTE:OUTB_RTP_TBL:OUTB_PDU_RECV_CNT */
#define RTE_OUTB_PDU_RECV_CNT(g)  __REG(TARGET_RTE,\
					0, 1, 0, g, 32, 64, 44, 0, 1, 4)

#define RTE_OUTB_PDU_RECV_CNT_PDU_RECV_CNT0(x)   ((x) & GENMASK(15, 0))
#define RTE_OUTB_PDU_RECV_CNT_PDU_RECV_CNT0_M    GENMASK(15, 0)
#define RTE_OUTB_PDU_RECV_CNT_PDU_RECV_CNT0_X(x) ((x) & GENMASK(15, 0))

#define RTE_OUTB_PDU_RECV_CNT_PDU_RECV_CNT1(x)   (((x) << 16) & GENMASK(31, 16))
#define RTE_OUTB_PDU_RECV_CNT_PDU_RECV_CNT1_M    GENMASK(31, 16)
#define RTE_OUTB_PDU_RECV_CNT_PDU_RECV_CNT1_X(x) (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:OUTB_DG_DATA_RTP_CTRL:OUTB_DG_DATA_RTP_CTRL */
#define RTE_OUTB_DG_DATA_RTP_CTRL __REG(TARGET_RTE,\
					0, 1, 7392, 0, 1, 4, 0, 0, 1, 4)

#define RTE_OUTB_DG_DATA_RTP_CTRL_SW_WR_DIS(x)   ((x) & GENMASK(1, 0))
#define RTE_OUTB_DG_DATA_RTP_CTRL_SW_WR_DIS_M    GENMASK(1, 0)
#define RTE_OUTB_DG_DATA_RTP_CTRL_SW_WR_DIS_X(x) ((x) & GENMASK(1, 0))

#define RTE_OUTB_DG_DATA_RTP_CTRL_HW_WR_DIS(x)   (((x) << 2) & GENMASK(3, 2))
#define RTE_OUTB_DG_DATA_RTP_CTRL_HW_WR_DIS_M    GENMASK(3, 2)
#define RTE_OUTB_DG_DATA_RTP_CTRL_HW_WR_DIS_X(x) (((x) & GENMASK(3, 2)) >> 2)

#define RTE_OUTB_DG_DATA_RTP_CTRL_LATEST_IDX(x)  (((x) << 4) & GENMASK(4, 4))
#define RTE_OUTB_DG_DATA_RTP_CTRL_LATEST_IDX_M   GENMASK(4, 4)
#define RTE_OUTB_DG_DATA_RTP_CTRL_LATEST_IDX_X(x) (((x) & GENMASK(4, 4)) >> 4)

/*      RTE:OUTB_DG_TBL:OUTB_DG_MISC */
#define RTE_OUTB_DG_MISC(g)       __REG(TARGET_RTE,\
					0, 1, 2048, g, 32, 64, 0, 0, 1, 4)

#define RTE_OUTB_DG_MISC_DG_BASE_PDU_POS(x)      ((x) & GENMASK(10, 0))
#define RTE_OUTB_DG_MISC_DG_BASE_PDU_POS_M       GENMASK(10, 0)
#define RTE_OUTB_DG_MISC_DG_BASE_PDU_POS_X(x)    ((x) & GENMASK(10, 0))

#define RTE_OUTB_DG_MISC_DG_ADDR(x)              (((x) << 16) & GENMASK(20, 16))
#define RTE_OUTB_DG_MISC_DG_ADDR_M               GENMASK(20, 16)
#define RTE_OUTB_DG_MISC_DG_ADDR_X(x)            (((x) & GENMASK(20, 16)) >> 16)

#define RTE_OUTB_DG_MISC_DG_DBG_ENA(x)           (((x) << 28) & GENMASK(28, 28))
#define RTE_OUTB_DG_MISC_DG_DBG_ENA_M            GENMASK(28, 28)
#define RTE_OUTB_DG_MISC_DG_DBG_ENA_X(x)         (((x) & GENMASK(28, 28)) >> 28)

/*      RTE:OUTB_DG_TBL:OUTB_DG_DATA_OFFSET_PDU_POS */
#define RTE_OUTB_DG_DATA_OFFSET_PDU_POS(g) __REG(TARGET_RTE,\
					0, 1, 2048, g, 32, 64, 4, 0, 1, 4)

#define RTE_OUTB_DG_DATA_OFFSET_PDU_POS_DG_DATA_OFFSET_PDU_POS(x)\
	((x) & GENMASK(10, 0))
#define RTE_OUTB_DG_DATA_OFFSET_PDU_POS_DG_DATA_OFFSET_PDU_POS_M GENMASK(10, 0)
#define RTE_OUTB_DG_DATA_OFFSET_PDU_POS_DG_DATA_OFFSET_PDU_POS_X(x)\
	((x) & GENMASK(10, 0))

/*      RTE:OUTB_DG_TBL:OUTB_DG_DATA_SECTION_ADDR */
#define RTE_OUTB_DG_DATA_SECTION_ADDR(g) __REG(TARGET_RTE,\
					0, 1, 2048, g, 32, 64, 8, 0, 1, 4)

#define RTE_OUTB_DG_DATA_SECTION_ADDR_DG_DATA_SECTION_ADDR(x)\
	((x) & GENMASK(5, 0))
#define RTE_OUTB_DG_DATA_SECTION_ADDR_DG_DATA_SECTION_ADDR_M GENMASK(5, 0)
#define RTE_OUTB_DG_DATA_SECTION_ADDR_DG_DATA_SECTION_ADDR_X(x)\
	((x) & GENMASK(5, 0))

#define RTE_OUTB_DG_DATA_SECTION_ADDR_DG_DATA_LEN(x)\
	(((x) << 16) & GENMASK(26, 16))
#define RTE_OUTB_DG_DATA_SECTION_ADDR_DG_DATA_LEN_M GENMASK(26, 16)
#define RTE_OUTB_DG_DATA_SECTION_ADDR_DG_DATA_LEN_X(x)\
	(((x) & GENMASK(26, 16)) >> 16)

/*      RTE:OUTB_DG_TBL:OUTB_PN_IOPS */
#define RTE_OUTB_PN_IOPS(g)       __REG(TARGET_RTE,\
					0, 1, 2048, g, 32, 64, 12, 0, 1, 4)

#define RTE_OUTB_PN_IOPS_PN_IOPS_VAL(x)          ((x) & GENMASK(7, 0))
#define RTE_OUTB_PN_IOPS_PN_IOPS_VAL_M           GENMASK(7, 0)
#define RTE_OUTB_PN_IOPS_PN_IOPS_VAL_X(x)        ((x) & GENMASK(7, 0))

#define RTE_OUTB_PN_IOPS_PN_IOPS_OFFSET_PDU_POS(x) (((x) << 8) & GENMASK(18, 8))
#define RTE_OUTB_PN_IOPS_PN_IOPS_OFFSET_PDU_POS_M GENMASK(18, 8)
#define RTE_OUTB_PN_IOPS_PN_IOPS_OFFSET_PDU_POS_X(x)\
	(((x) & GENMASK(18, 8)) >> 8)

#define RTE_OUTB_PN_IOPS_PN_IOPS_CHK_ENA(x)      (((x) << 20) & GENMASK(20, 20))
#define RTE_OUTB_PN_IOPS_PN_IOPS_CHK_ENA_M       GENMASK(20, 20)
#define RTE_OUTB_PN_IOPS_PN_IOPS_CHK_ENA_X(x)    (((x) & GENMASK(20, 20)) >> 20)

#define RTE_OUTB_PN_IOPS_PN_IOPS_MISMATCH_SKIP_ENA(x)\
	(((x) << 21) & GENMASK(21, 21))
#define RTE_OUTB_PN_IOPS_PN_IOPS_MISMATCH_SKIP_ENA_M GENMASK(21, 21)
#define RTE_OUTB_PN_IOPS_PN_IOPS_MISMATCH_SKIP_ENA_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

/*      RTE:OUTB_DG_TBL:OUTB_OPC_DATA_SET_FLAGS1_VAL */
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_VAL(g) __REG(TARGET_RTE,\
					0, 1, 2048, g, 32, 64, 16, 0, 1, 4)

#define RTE_OUTB_OPC_DATA_SET_FLAGS1_VAL_OPC_DATA_SET_FLAGS1_VAL(x)\
	((x) & GENMASK(7, 0))
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_VAL_OPC_DATA_SET_FLAGS1_VAL_M GENMASK(7, 0)
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_VAL_OPC_DATA_SET_FLAGS1_VAL_X(x)\
	((x) & GENMASK(7, 0))

/*      RTE:OUTB_DG_TBL:OUTB_OPC_DATA_SET_FLAGS1_MISC */
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC(g) __REG(TARGET_RTE,\
					0, 1, 2048, g, 32, 64, 20, 0, 1, 4)

#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC_OPC_DATA_SET_FLAGS1_OFFSET_PDU_POS(x)\
	((x) & GENMASK(10, 0))
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC_OPC_DATA_SET_FLAGS1_OFFSET_PDU_POS_M\
	GENMASK(10, 0)
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC_OPC_DATA_SET_FLAGS1_OFFSET_PDU_POS_X(x)\
	((x) & GENMASK(10, 0))

#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC_OPC_DATA_SET_FLAGS1_MISMATCH_SKIP_ENA(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC_OPC_DATA_SET_FLAGS1_MISMATCH_SKIP_ENA_M\
	GENMASK(16, 16)
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC_OPC_DATA_SET_FLAGS1_MISMATCH_SKIP_ENA_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC_OPC_DATA_SET_FLAGS1_CHK_ENA(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC_OPC_DATA_SET_FLAGS1_CHK_ENA_M\
	GENMASK(17, 17)
#define RTE_OUTB_OPC_DATA_SET_FLAGS1_MISC_OPC_DATA_SET_FLAGS1_CHK_ENA_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

/*      RTE:OUTB_DG_TBL:OUTB_OPC_SEQ_NUM */
#define RTE_OUTB_OPC_SEQ_NUM(g)   __REG(TARGET_RTE,\
					0, 1, 2048, g, 32, 64, 24, 0, 1, 4)

#define RTE_OUTB_OPC_SEQ_NUM_OPC_SEQ_NUM_CHK_ENA(x) ((x) & GENMASK(0, 0))
#define RTE_OUTB_OPC_SEQ_NUM_OPC_SEQ_NUM_CHK_ENA_M GENMASK(0, 0)
#define RTE_OUTB_OPC_SEQ_NUM_OPC_SEQ_NUM_CHK_ENA_X(x) ((x) & GENMASK(0, 0))

/*      RTE:OUTB_DG_TBL:OUTB_OPC_STATUS_CODE_VAL */
#define RTE_OUTB_OPC_STATUS_CODE_VAL(g) __REG(TARGET_RTE,\
					0, 1, 2048, g, 32, 64, 28, 0, 1, 4)

#define RTE_OUTB_OPC_STATUS_CODE_VAL_OPC_STATUS_CODE_VAL(x)\
	((x) & GENMASK(15, 0))
#define RTE_OUTB_OPC_STATUS_CODE_VAL_OPC_STATUS_CODE_VAL_M GENMASK(15, 0)
#define RTE_OUTB_OPC_STATUS_CODE_VAL_OPC_STATUS_CODE_VAL_X(x)\
	((x) & GENMASK(15, 0))

/*      RTE:OUTB_DG_TBL:OUTB_OPC_STATUS_CODE_MISC */
#define RTE_OUTB_OPC_STATUS_CODE_MISC(g) __REG(TARGET_RTE,\
					0, 1, 2048, g, 32, 64, 32, 0, 1, 4)

#define RTE_OUTB_OPC_STATUS_CODE_MISC_OPC_STATUS_CODE_CHK_ENA(x)\
	((x) & GENMASK(0, 0))
#define RTE_OUTB_OPC_STATUS_CODE_MISC_OPC_STATUS_CODE_CHK_ENA_M GENMASK(0, 0)
#define RTE_OUTB_OPC_STATUS_CODE_MISC_OPC_STATUS_CODE_CHK_ENA_X(x)\
	((x) & GENMASK(0, 0))

#define RTE_OUTB_OPC_STATUS_CODE_MISC_OPC_STATUS_CODE_MISMATCH_SKIP_ENA(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_OUTB_OPC_STATUS_CODE_MISC_OPC_STATUS_CODE_MISMATCH_SKIP_ENA_M\
	GENMASK(1, 1)
#define RTE_OUTB_OPC_STATUS_CODE_MISC_OPC_STATUS_CODE_MISMATCH_SKIP_ENA_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_OUTB_OPC_STATUS_CODE_MISC_OPC_FAIL_SEVERITY_VAL(x)\
	(((x) << 2) & GENMASK(5, 2))
#define RTE_OUTB_OPC_STATUS_CODE_MISC_OPC_FAIL_SEVERITY_VAL_M GENMASK(5, 2)
#define RTE_OUTB_OPC_STATUS_CODE_MISC_OPC_FAIL_SEVERITY_VAL_X(x)\
	(((x) & GENMASK(5, 2)) >> 2)

/*      RTE:OUTB_DG_STATUS:OUTB_DG_STICKY_BITS */
#define RTE_OUTB_DG_STICKY_BITS(g) __REG(TARGET_RTE,\
					0, 1, 9728, g, 32, 16, 0, 0, 1, 4)

#define RTE_OUTB_DG_STICKY_BITS_OPC_SEQ_NUM_MISMATCH_STICKY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_OUTB_DG_STICKY_BITS_OPC_SEQ_NUM_MISMATCH_STICKY_M GENMASK(5, 5)
#define RTE_OUTB_DG_STICKY_BITS_OPC_SEQ_NUM_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_OUTB_DG_STICKY_BITS_DG_NOT_VLD_STICKY(x)\
	(((x) << 28) & GENMASK(28, 28))
#define RTE_OUTB_DG_STICKY_BITS_DG_NOT_VLD_STICKY_M GENMASK(28, 28)
#define RTE_OUTB_DG_STICKY_BITS_DG_NOT_VLD_STICKY_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define RTE_OUTB_DG_STICKY_BITS_PN_IOPS_MISMATCH_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_OUTB_DG_STICKY_BITS_PN_IOPS_MISMATCH_STICKY_M GENMASK(4, 4)
#define RTE_OUTB_DG_STICKY_BITS_PN_IOPS_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_OUTB_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_VLD0_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_OUTB_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_VLD0_STICKY_M GENMASK(3, 3)
#define RTE_OUTB_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_VLD0_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_OUTB_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_MISMATCH_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_OUTB_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_MISMATCH_STICKY_M\
	GENMASK(2, 2)
#define RTE_OUTB_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_OUTB_DG_STICKY_BITS_OPC_STATUS_CODE_MISMATCH_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_OUTB_DG_STICKY_BITS_OPC_STATUS_CODE_MISMATCH_STICKY_M GENMASK(1, 1)
#define RTE_OUTB_DG_STICKY_BITS_OPC_STATUS_CODE_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_OUTB_DG_STICKY_BITS_OPC_SEVERITY_STICKY(x) ((x) & GENMASK(0, 0))
#define RTE_OUTB_DG_STICKY_BITS_OPC_SEVERITY_STICKY_M GENMASK(0, 0)
#define RTE_OUTB_DG_STICKY_BITS_OPC_SEVERITY_STICKY_X(x) ((x) & GENMASK(0, 0))

/*      RTE:OUTB_DG_STATUS:OUTB_PN_STATUS */
#define RTE_OUTB_PN_STATUS(g)     __REG(TARGET_RTE,\
					0, 1, 9728, g, 32, 16, 4, 0, 1, 4)

#define RTE_OUTB_PN_STATUS_PN_IOPS_MISMATCH_VAL(x) ((x) & GENMASK(7, 0))
#define RTE_OUTB_PN_STATUS_PN_IOPS_MISMATCH_VAL_M GENMASK(7, 0)
#define RTE_OUTB_PN_STATUS_PN_IOPS_MISMATCH_VAL_X(x) ((x) & GENMASK(7, 0))

/*      RTE:OUTB_DG_STATUS:OUTB_OPC_STATUS */
#define RTE_OUTB_OPC_STATUS(g)    __REG(TARGET_RTE,\
					0, 1, 9728, g, 32, 16, 8, 0, 1, 4)

#define RTE_OUTB_OPC_STATUS_OPC_DATA_SET_FLAGS1_MISMATCH_VAL(x)\
	((x) & GENMASK(7, 0))
#define RTE_OUTB_OPC_STATUS_OPC_DATA_SET_FLAGS1_MISMATCH_VAL_M GENMASK(7, 0)
#define RTE_OUTB_OPC_STATUS_OPC_DATA_SET_FLAGS1_MISMATCH_VAL_X(x)\
	((x) & GENMASK(7, 0))

#define RTE_OUTB_OPC_STATUS_OPC_STATUS_CODE_MISMATCH_VAL(x)\
	(((x) << 8) & GENMASK(23, 8))
#define RTE_OUTB_OPC_STATUS_OPC_STATUS_CODE_MISMATCH_VAL_M GENMASK(23, 8)
#define RTE_OUTB_OPC_STATUS_OPC_STATUS_CODE_MISMATCH_VAL_X(x)\
	(((x) & GENMASK(23, 8)) >> 8)

/*      RTE:OUTB_DG_STATUS:OUTB_OPC_STATUS2 */
#define RTE_OUTB_OPC_STATUS2(g)   __REG(TARGET_RTE,\
					0, 1, 9728, g, 32, 16, 12, 0, 1, 4)

#define RTE_OUTB_OPC_STATUS2_OPC_SEQ_NUM_LAST(x) ((x) & GENMASK(15, 0))
#define RTE_OUTB_OPC_STATUS2_OPC_SEQ_NUM_LAST_M  GENMASK(15, 0)
#define RTE_OUTB_OPC_STATUS2_OPC_SEQ_NUM_LAST_X(x) ((x) & GENMASK(15, 0))

/*      RTE:OUTB_WR_TIMER_TBL:OUTB_WR_TIMER_CFG1 */
#define RTE_OUTB_WR_TIMER_CFG1(g) __REG(TARGET_RTE,\
					0, 1, 11264, g, 32, 16, 0, 0, 1, 4)

#define RTE_OUTB_WR_TIMER_CFG1_FIRST_RUT_CNT(x)  ((x) & GENMASK(24, 0))
#define RTE_OUTB_WR_TIMER_CFG1_FIRST_RUT_CNT_M   GENMASK(24, 0)
#define RTE_OUTB_WR_TIMER_CFG1_FIRST_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:OUTB_WR_TIMER_TBL:OUTB_WR_TIMER_CFG2 */
#define RTE_OUTB_WR_TIMER_CFG2(g) __REG(TARGET_RTE,\
					0, 1, 11264, g, 32, 16, 4, 0, 1, 4)

#define RTE_OUTB_WR_TIMER_CFG2_DELTA_RUT_CNT(x)  ((x) & GENMASK(24, 0))
#define RTE_OUTB_WR_TIMER_CFG2_DELTA_RUT_CNT_M   GENMASK(24, 0)
#define RTE_OUTB_WR_TIMER_CFG2_DELTA_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:OUTB_WR_TIMER_TBL:OUTB_WR_ACTION_ADDR */
#define RTE_OUTB_WR_ACTION_ADDR(g) __REG(TARGET_RTE,\
					0, 1, 11264, g, 32, 16, 8, 0, 1, 4)

#define RTE_OUTB_WR_ACTION_ADDR_WR_ACTION_ADDR(x) ((x) & GENMASK(5, 0))
#define RTE_OUTB_WR_ACTION_ADDR_WR_ACTION_ADDR_M GENMASK(5, 0)
#define RTE_OUTB_WR_ACTION_ADDR_WR_ACTION_ADDR_X(x) ((x) & GENMASK(5, 0))

/*      RTE:OUTB_WR_ACTION_TBL:WR_ACTION_DG_DATA */
#define RTE_WR_ACTION_DG_DATA(g)  __REG(TARGET_RTE,\
					0, 1, 6144, g, 36, 32, 0, 0, 1, 4)

#define RTE_WR_ACTION_DG_DATA_DG_DATA_SECTION_ADDR(x) ((x) & GENMASK(5, 0))
#define RTE_WR_ACTION_DG_DATA_DG_DATA_SECTION_ADDR_M GENMASK(5, 0)
#define RTE_WR_ACTION_DG_DATA_DG_DATA_SECTION_ADDR_X(x) ((x) & GENMASK(5, 0))

#define RTE_WR_ACTION_DG_DATA_DG_DATA_LEN(x)     (((x) << 16) & GENMASK(26, 16))
#define RTE_WR_ACTION_DG_DATA_DG_DATA_LEN_M      GENMASK(26, 16)
#define RTE_WR_ACTION_DG_DATA_DG_DATA_LEN_X(x)   (((x) & GENMASK(26, 16)) >> 16)

#define RTE_WR_ACTION_DG_DATA_DG_DATA_LATEST_INVLD_MODE(x)\
	(((x) << 29) & GENMASK(30, 29))
#define RTE_WR_ACTION_DG_DATA_DG_DATA_LATEST_INVLD_MODE_M GENMASK(30, 29)
#define RTE_WR_ACTION_DG_DATA_DG_DATA_LATEST_INVLD_MODE_X(x)\
	(((x) & GENMASK(30, 29)) >> 29)

/*      RTE:OUTB_WR_ACTION_TBL:WR_ACTION_MISC */
#define RTE_WR_ACTION_MISC(g)     __REG(TARGET_RTE,\
					0, 1, 6144, g, 36, 32, 4, 0, 1, 4)

#define RTE_WR_ACTION_MISC_OUTB_RTP_ID(x)        ((x) & GENMASK(4, 0))
#define RTE_WR_ACTION_MISC_OUTB_RTP_ID_M         GENMASK(4, 0)
#define RTE_WR_ACTION_MISC_OUTB_RTP_ID_X(x)      ((x) & GENMASK(4, 0))

#define RTE_WR_ACTION_MISC_WR_ACTION_ADDR(x)     (((x) << 12) & GENMASK(17, 12))
#define RTE_WR_ACTION_MISC_WR_ACTION_ADDR_M      GENMASK(17, 12)
#define RTE_WR_ACTION_MISC_WR_ACTION_ADDR_X(x)   (((x) & GENMASK(17, 12)) >> 12)

#define RTE_WR_ACTION_MISC_BUF3_WR_MODE(x)       (((x) << 24) & GENMASK(25, 24))
#define RTE_WR_ACTION_MISC_BUF3_WR_MODE_M        GENMASK(25, 24)
#define RTE_WR_ACTION_MISC_BUF3_WR_MODE_X(x)     (((x) & GENMASK(25, 24)) >> 24)

#define RTE_WR_ACTION_MISC_HW_WR_DIS_MODE(x)     (((x) << 26) & GENMASK(27, 26))
#define RTE_WR_ACTION_MISC_HW_WR_DIS_MODE_M      GENMASK(27, 26)
#define RTE_WR_ACTION_MISC_HW_WR_DIS_MODE_X(x)   (((x) & GENMASK(27, 26)) >> 26)

#define RTE_WR_ACTION_MISC_INTERN_ENA(x)         (((x) << 28) & GENMASK(28, 28))
#define RTE_WR_ACTION_MISC_INTERN_ENA_M          GENMASK(28, 28)
#define RTE_WR_ACTION_MISC_INTERN_ENA_X(x)       (((x) & GENMASK(28, 28)) >> 28)

#define RTE_WR_ACTION_MISC_TRANSFER_PROTECT_ENA(x)\
	(((x) << 29) & GENMASK(29, 29))
#define RTE_WR_ACTION_MISC_TRANSFER_PROTECT_ENA_M GENMASK(29, 29)
#define RTE_WR_ACTION_MISC_TRANSFER_PROTECT_ENA_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define RTE_WR_ACTION_MISC_RTP_STOPPED_MODE(x)   (((x) << 30) & GENMASK(31, 30))
#define RTE_WR_ACTION_MISC_RTP_STOPPED_MODE_M    GENMASK(31, 30)
#define RTE_WR_ACTION_MISC_RTP_STOPPED_MODE_X(x) (((x) & GENMASK(31, 30)) >> 30)

/*      RTE:OUTB_WR_ACTION_TBL:WR_RAI_ADDR */
#define RTE_WR_RAI_ADDR(g)        __REG(TARGET_RTE,\
					0, 1, 6144, g, 36, 32, 8, 0, 1, 4)

/*      RTE:OUTB_WR_ACTION_TBL:WR_ACTION_RTP_GRP */
#define RTE_WR_ACTION_RTP_GRP(g)  __REG(TARGET_RTE,\
					0, 1, 6144, g, 36, 32, 12, 0, 1, 4)

#define RTE_WR_ACTION_RTP_GRP_RTP_GRP_ID(x)      ((x) & GENMASK(3, 0))
#define RTE_WR_ACTION_RTP_GRP_RTP_GRP_ID_M       GENMASK(3, 0)
#define RTE_WR_ACTION_RTP_GRP_RTP_GRP_ID_X(x)    ((x) & GENMASK(3, 0))

#define RTE_WR_ACTION_RTP_GRP_RTP_GRP_STOPPED_MODE(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_WR_ACTION_RTP_GRP_RTP_GRP_STOPPED_MODE_M GENMASK(16, 16)
#define RTE_WR_ACTION_RTP_GRP_RTP_GRP_STOPPED_MODE_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

/*      RTE:OUTB_WR_ACTION_TBL:RD_RAI_ADDR */
#define RTE_RD_RAI_ADDR(g)        __REG(TARGET_RTE,\
					0, 1, 6144, g, 36, 32, 16, 0, 1, 4)

/*      RTE:OUTB_WR_ACTION_TBL:OFFSET_RAI_ADDR */
#define RTE_OFFSET_RAI_ADDR(g)    __REG(TARGET_RTE,\
					0, 1, 6144, g, 36, 32, 20, 0, 1, 4)

#define RTE_OFFSET_RAI_ADDR_OFFSET_RAI_ADDR(x)   ((x) & GENMASK(15, 0))
#define RTE_OFFSET_RAI_ADDR_OFFSET_RAI_ADDR_M    GENMASK(15, 0)
#define RTE_OFFSET_RAI_ADDR_OFFSET_RAI_ADDR_X(x) ((x) & GENMASK(15, 0))

/*      RTE:OUTB_WR_ACTION_TBL:BUF3_ADDR */
#define RTE_BUF3_ADDR(g)          __REG(TARGET_RTE,\
					0, 1, 6144, g, 36, 32, 24, 0, 1, 4)

#define RTE_BUF3_ADDR_BUF3_ADDR(x)               ((x) & GENMASK(5, 0))
#define RTE_BUF3_ADDR_BUF3_ADDR_M                GENMASK(5, 0)
#define RTE_BUF3_ADDR_BUF3_ADDR_X(x)             ((x) & GENMASK(5, 0))

/*      RTE:OUTB_BUF3_MISC:OUTB_BUF3_MISC */
#define RTE_OUTB_BUF3_MISC        __REG(TARGET_RTE,\
					0, 1, 9616, 0, 1, 24, 0, 0, 1, 4)

#define RTE_OUTB_BUF3_MISC_BUF3_ADDR(x)          ((x) & GENMASK(5, 0))
#define RTE_OUTB_BUF3_MISC_BUF3_ADDR_M           GENMASK(5, 0)
#define RTE_OUTB_BUF3_MISC_BUF3_ADDR_X(x)        ((x) & GENMASK(5, 0))

/*      RTE:OUTB_BUF3_MISC:OUTB_BUF3_STICKY_BITS */
#define RTE_OUTB_BUF3_STICKY_BITS __REG(TARGET_RTE,\
					0, 1, 9616, 0, 1, 24, 4, 0, 1, 4)

#define RTE_OUTB_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_OUTB_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY_M GENMASK(3, 3)
#define RTE_OUTB_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_OUTB_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_OUTB_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY_M GENMASK(2, 2)
#define RTE_OUTB_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_OUTB_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_OUTB_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY_M GENMASK(1, 1)
#define RTE_OUTB_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_OUTB_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_OUTB_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY_M GENMASK(0, 0)
#define RTE_OUTB_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:OUTB_BUF3_MISC:OUTB_BUF3_STATE */
#define RTE_OUTB_BUF3_STATE(r)    __REG(TARGET_RTE,\
					0, 1, 9616, 0, 1, 24, 8, r, 2, 4)

/*      RTE:OUTB_BUF3_MISC:OUTB_BUF3_STATE_IRQ_MASK */
#define RTE_OUTB_BUF3_STATE_IRQ_MASK(r) __REG(TARGET_RTE,\
					0, 1, 9616, 0, 1, 24, 16, r, 2, 4)

/*      RTE:OUTB_BUF3_TBL:OUTB_BUF3 */
#define RTE_OUTB_BUF3             __REG(TARGET_RTE,\
					0, 1, 7396, 0, 1, 4, 0, 0, 1, 4)

#define RTE_OUTB_BUF3_RD_IDX(x)                  ((x) & GENMASK(1, 0))
#define RTE_OUTB_BUF3_RD_IDX_M                   GENMASK(1, 0)
#define RTE_OUTB_BUF3_RD_IDX_X(x)                ((x) & GENMASK(1, 0))

#define RTE_OUTB_BUF3_WR_IDX(x)                  (((x) << 2) & GENMASK(3, 2))
#define RTE_OUTB_BUF3_WR_IDX_M                   GENMASK(3, 2)
#define RTE_OUTB_BUF3_WR_IDX_X(x)                (((x) & GENMASK(3, 2)) >> 2)

#define RTE_OUTB_BUF3_AV_IDX(x)                  (((x) << 4) & GENMASK(5, 4))
#define RTE_OUTB_BUF3_AV_IDX_M                   GENMASK(5, 4)
#define RTE_OUTB_BUF3_AV_IDX_X(x)                (((x) & GENMASK(5, 4)) >> 4)

#define RTE_OUTB_BUF3_AV_NEW(x)                  (((x) << 6) & GENMASK(6, 6))
#define RTE_OUTB_BUF3_AV_NEW_M                   GENMASK(6, 6)
#define RTE_OUTB_BUF3_AV_NEW_X(x)                (((x) & GENMASK(6, 6)) >> 6)

#define RTE_OUTB_BUF3_TOO_SLOW_CNT(x)            (((x) << 8) & GENMASK(11, 8))
#define RTE_OUTB_BUF3_TOO_SLOW_CNT_M             GENMASK(11, 8)
#define RTE_OUTB_BUF3_TOO_SLOW_CNT_X(x)          (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:OUTB_BUF3_RD_REQ:OUTB_BUF3_RD_REQ */
#define RTE_OUTB_BUF3_RD_REQ(g)   __REG(TARGET_RTE,\
					0, 1, 9472, g, 36, 4, 0, 0, 1, 4)

#define RTE_OUTB_BUF3_RD_REQ_RD_IDX(x)           ((x) & GENMASK(1, 0))
#define RTE_OUTB_BUF3_RD_REQ_RD_IDX_M            GENMASK(1, 0)
#define RTE_OUTB_BUF3_RD_REQ_RD_IDX_X(x)         ((x) & GENMASK(1, 0))

#define RTE_OUTB_BUF3_RD_REQ_WR_IDX(x)           (((x) << 2) & GENMASK(3, 2))
#define RTE_OUTB_BUF3_RD_REQ_WR_IDX_M            GENMASK(3, 2)
#define RTE_OUTB_BUF3_RD_REQ_WR_IDX_X(x)         (((x) & GENMASK(3, 2)) >> 2)

#define RTE_OUTB_BUF3_RD_REQ_AV_IDX(x)           (((x) << 4) & GENMASK(5, 4))
#define RTE_OUTB_BUF3_RD_REQ_AV_IDX_M            GENMASK(5, 4)
#define RTE_OUTB_BUF3_RD_REQ_AV_IDX_X(x)         (((x) & GENMASK(5, 4)) >> 4)

#define RTE_OUTB_BUF3_RD_REQ_AV_NEW(x)           (((x) << 6) & GENMASK(6, 6))
#define RTE_OUTB_BUF3_RD_REQ_AV_NEW_M            GENMASK(6, 6)
#define RTE_OUTB_BUF3_RD_REQ_AV_NEW_X(x)         (((x) & GENMASK(6, 6)) >> 6)

#define RTE_OUTB_BUF3_RD_REQ_TOO_SLOW_CNT(x)     (((x) << 8) & GENMASK(11, 8))
#define RTE_OUTB_BUF3_RD_REQ_TOO_SLOW_CNT_M      GENMASK(11, 8)
#define RTE_OUTB_BUF3_RD_REQ_TOO_SLOW_CNT_X(x)   (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:OUTB_BUF3_RD_REL:OUTB_BUF3_RD_REL */
#define RTE_OUTB_BUF3_RD_REL(g)   __REG(TARGET_RTE,\
					0, 1, 12288, g, 36, 4, 0, 0, 1, 4)

#define RTE_OUTB_BUF3_RD_REL_RD_IDX(x)           ((x) & GENMASK(1, 0))
#define RTE_OUTB_BUF3_RD_REL_RD_IDX_M            GENMASK(1, 0)
#define RTE_OUTB_BUF3_RD_REL_RD_IDX_X(x)         ((x) & GENMASK(1, 0))

#define RTE_OUTB_BUF3_RD_REL_WR_IDX(x)           (((x) << 2) & GENMASK(3, 2))
#define RTE_OUTB_BUF3_RD_REL_WR_IDX_M            GENMASK(3, 2)
#define RTE_OUTB_BUF3_RD_REL_WR_IDX_X(x)         (((x) & GENMASK(3, 2)) >> 2)

#define RTE_OUTB_BUF3_RD_REL_AV_IDX(x)           (((x) << 4) & GENMASK(5, 4))
#define RTE_OUTB_BUF3_RD_REL_AV_IDX_M            GENMASK(5, 4)
#define RTE_OUTB_BUF3_RD_REL_AV_IDX_X(x)         (((x) & GENMASK(5, 4)) >> 4)

#define RTE_OUTB_BUF3_RD_REL_AV_NEW(x)           (((x) << 6) & GENMASK(6, 6))
#define RTE_OUTB_BUF3_RD_REL_AV_NEW_M            GENMASK(6, 6)
#define RTE_OUTB_BUF3_RD_REL_AV_NEW_X(x)         (((x) & GENMASK(6, 6)) >> 6)

#define RTE_OUTB_BUF3_RD_REL_TOO_SLOW_CNT(x)     (((x) << 8) & GENMASK(11, 8))
#define RTE_OUTB_BUF3_RD_REL_TOO_SLOW_CNT_M      GENMASK(11, 8)
#define RTE_OUTB_BUF3_RD_REL_TOO_SLOW_CNT_X(x)   (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_MISC:INB_TIMER_CMD */
#define RTE_INB_TIMER_CMD         __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 0, 0, 1, 4)

#define RTE_INB_TIMER_CMD_TIMER_CMD(x)           ((x) & GENMASK(1, 0))
#define RTE_INB_TIMER_CMD_TIMER_CMD_M            GENMASK(1, 0)
#define RTE_INB_TIMER_CMD_TIMER_CMD_X(x)         ((x) & GENMASK(1, 0))

#define RTE_INB_TIMER_CMD_TIMER_RSLT(x)          (((x) << 2) & GENMASK(2, 2))
#define RTE_INB_TIMER_CMD_TIMER_RSLT_M           GENMASK(2, 2)
#define RTE_INB_TIMER_CMD_TIMER_RSLT_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_TIMER_CMD_TIMER_TYPE(x)          (((x) << 8) & GENMASK(9, 8))
#define RTE_INB_TIMER_CMD_TIMER_TYPE_M           GENMASK(9, 8)
#define RTE_INB_TIMER_CMD_TIMER_TYPE_X(x)        (((x) & GENMASK(9, 8)) >> 8)

#define RTE_INB_TIMER_CMD_TIMER_IDX(x)           (((x) << 16) & GENMASK(20, 16))
#define RTE_INB_TIMER_CMD_TIMER_IDX_M            GENMASK(20, 16)
#define RTE_INB_TIMER_CMD_TIMER_IDX_X(x)         (((x) & GENMASK(20, 16)) >> 16)

/*      RTE:INB_MISC:INB_TIMER_STICKY_BITS */
#define RTE_INB_TIMER_STICKY_BITS __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 4, 0, 1, 4)

#define RTE_INB_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS(x) ((x) & GENMASK(3, 0))
#define RTE_INB_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS_M GENMASK(3, 0)
#define RTE_INB_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS_X(x)\
	((x) & GENMASK(3, 0))

#define RTE_INB_TIMER_STICKY_BITS_RD_TIMER_STICKY_BITS(x)\
	(((x) << 8) & GENMASK(11, 8))
#define RTE_INB_TIMER_STICKY_BITS_RD_TIMER_STICKY_BITS_M GENMASK(11, 8)
#define RTE_INB_TIMER_STICKY_BITS_RD_TIMER_STICKY_BITS_X(x)\
	(((x) & GENMASK(11, 8)) >> 8)

#define RTE_INB_TIMER_STICKY_BITS_TSE_TIMER_STICKY_BITS(x)\
	(((x) << 16) & GENMASK(19, 16))
#define RTE_INB_TIMER_STICKY_BITS_TSE_TIMER_STICKY_BITS_M GENMASK(19, 16)
#define RTE_INB_TIMER_STICKY_BITS_TSE_TIMER_STICKY_BITS_X(x)\
	(((x) & GENMASK(19, 16)) >> 16)

/*      RTE:INB_MISC:INB_TIMER_HEAP_SIZE */
#define RTE_INB_TIMER_HEAP_SIZE   __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 8, 0, 1, 4)

#define RTE_INB_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE(x) ((x) & GENMASK(5, 0))
#define RTE_INB_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE_M GENMASK(5, 0)
#define RTE_INB_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE_X(x) ((x) & GENMASK(5, 0))

#define RTE_INB_TIMER_HEAP_SIZE_RD_TIMER_HEAP_SIZE(x)\
	(((x) << 12) & GENMASK(17, 12))
#define RTE_INB_TIMER_HEAP_SIZE_RD_TIMER_HEAP_SIZE_M GENMASK(17, 12)
#define RTE_INB_TIMER_HEAP_SIZE_RD_TIMER_HEAP_SIZE_X(x)\
	(((x) & GENMASK(17, 12)) >> 12)

#define RTE_INB_TIMER_HEAP_SIZE_TSE_TIMER_HEAP_SIZE(x)\
	(((x) << 24) & GENMASK(29, 24))
#define RTE_INB_TIMER_HEAP_SIZE_TSE_TIMER_HEAP_SIZE_M GENMASK(29, 24)
#define RTE_INB_TIMER_HEAP_SIZE_TSE_TIMER_HEAP_SIZE_X(x)\
	(((x) & GENMASK(29, 24)) >> 24)

/*      RTE:INB_MISC:INB_RD_ACTION_CMD */
#define RTE_INB_RD_ACTION_CMD     __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 12, 0, 1, 4)

#define RTE_INB_RD_ACTION_CMD_RD_ACTION_CMD(x)   ((x) & GENMASK(0, 0))
#define RTE_INB_RD_ACTION_CMD_RD_ACTION_CMD_M    GENMASK(0, 0)
#define RTE_INB_RD_ACTION_CMD_RD_ACTION_CMD_X(x) ((x) & GENMASK(0, 0))

#define RTE_INB_RD_ACTION_CMD_RD_ACTION_RSLT(x)  (((x) << 1) & GENMASK(1, 1))
#define RTE_INB_RD_ACTION_CMD_RD_ACTION_RSLT_M   GENMASK(1, 1)
#define RTE_INB_RD_ACTION_CMD_RD_ACTION_RSLT_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_RD_ACTION_CMD_RD_ACTION_ADDR(x)  (((x) << 8) & GENMASK(13, 8))
#define RTE_INB_RD_ACTION_CMD_RD_ACTION_ADDR_M   GENMASK(13, 8)
#define RTE_INB_RD_ACTION_CMD_RD_ACTION_ADDR_X(x) (((x) & GENMASK(13, 8)) >> 8)

/*      RTE:INB_MISC:INB_FRM_DATA_ADDR */
#define RTE_INB_FRM_DATA_ADDR     __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 16, 0, 1, 4)

#define RTE_INB_FRM_DATA_ADDR_FRM_DATA_ADDR(x)   ((x) & GENMASK(7, 0))
#define RTE_INB_FRM_DATA_ADDR_FRM_DATA_ADDR_M    GENMASK(7, 0)
#define RTE_INB_FRM_DATA_ADDR_FRM_DATA_ADDR_X(x) ((x) & GENMASK(7, 0))

/*      RTE:INB_MISC:INB_FRM_DATA_WR_MASK */
#define RTE_INB_FRM_DATA_WR_MASK  __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 20, 0, 1, 4)

/*      RTE:INB_MISC:INB_FRM_DATA_CTRL_ACC */
#define RTE_INB_FRM_DATA_CTRL_ACC __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 24, 0, 1, 4)

#define RTE_INB_FRM_DATA_CTRL_ACC_FRM_DATA_CTRL_ADDR(x) ((x) & GENMASK(7, 0))
#define RTE_INB_FRM_DATA_CTRL_ACC_FRM_DATA_CTRL_ADDR_M GENMASK(7, 0)
#define RTE_INB_FRM_DATA_CTRL_ACC_FRM_DATA_CTRL_ADDR_X(x) ((x) & GENMASK(7, 0))

#define RTE_INB_FRM_DATA_CTRL_ACC_WR_MASK_FRM_TX(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_INB_FRM_DATA_CTRL_ACC_WR_MASK_FRM_TX_M GENMASK(16, 16)
#define RTE_INB_FRM_DATA_CTRL_ACC_WR_MASK_FRM_TX_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define RTE_INB_FRM_DATA_CTRL_ACC_WR_MASK_FRM_UPD(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_INB_FRM_DATA_CTRL_ACC_WR_MASK_FRM_UPD_M GENMASK(17, 17)
#define RTE_INB_FRM_DATA_CTRL_ACC_WR_MASK_FRM_UPD_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_INB_FRM_DATA_CTRL_ACC_WR_MASK_SW_WR_DIS(x)\
	(((x) << 18) & GENMASK(18, 18))
#define RTE_INB_FRM_DATA_CTRL_ACC_WR_MASK_SW_WR_DIS_M GENMASK(18, 18)
#define RTE_INB_FRM_DATA_CTRL_ACC_WR_MASK_SW_WR_DIS_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

/*      RTE:INB_MISC:INB_FRM_DATA_CHG_ADDR */
#define RTE_INB_FRM_DATA_CHG_ADDR __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 28, 0, 1, 4)

#define RTE_INB_FRM_DATA_CHG_ADDR_FRM_DATA_CHG_ADDR(x) ((x) & GENMASK(7, 0))
#define RTE_INB_FRM_DATA_CHG_ADDR_FRM_DATA_CHG_ADDR_M GENMASK(7, 0)
#define RTE_INB_FRM_DATA_CHG_ADDR_FRM_DATA_CHG_ADDR_X(x) ((x) & GENMASK(7, 0))

/*      RTE:INB_MISC:INB_STICKY_BITS */
#define RTE_INB_STICKY_BITS       __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 32, 0, 1, 4)

#define RTE_INB_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY(x)\
	(((x) << 25) & GENMASK(25, 25))
#define RTE_INB_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY_M GENMASK(25, 25)
#define RTE_INB_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY_X(x)\
	(((x) & GENMASK(25, 25)) >> 25)

#define RTE_INB_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY(x)\
	(((x) << 24) & GENMASK(24, 24))
#define RTE_INB_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY_M GENMASK(24, 24)
#define RTE_INB_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define RTE_INB_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY(x)\
	(((x) << 23) & GENMASK(23, 23))
#define RTE_INB_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY_M GENMASK(23, 23)
#define RTE_INB_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define RTE_INB_STICKY_BITS_FRM_TOO_LONG_STICKY(x)\
	(((x) << 22) & GENMASK(22, 22))
#define RTE_INB_STICKY_BITS_FRM_TOO_LONG_STICKY_M GENMASK(22, 22)
#define RTE_INB_STICKY_BITS_FRM_TOO_LONG_STICKY_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define RTE_INB_STICKY_BITS_FRM_TOO_SHORT_STICKY(x)\
	(((x) << 21) & GENMASK(21, 21))
#define RTE_INB_STICKY_BITS_FRM_TOO_SHORT_STICKY_M GENMASK(21, 21)
#define RTE_INB_STICKY_BITS_FRM_TOO_SHORT_STICKY_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define RTE_INB_STICKY_BITS_FRM_DATA_CP_SW_WR_DIS_STICKY(x)\
	(((x) << 20) & GENMASK(20, 20))
#define RTE_INB_STICKY_BITS_FRM_DATA_CP_SW_WR_DIS_STICKY_M GENMASK(20, 20)
#define RTE_INB_STICKY_BITS_FRM_DATA_CP_SW_WR_DIS_STICKY_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define RTE_INB_STICKY_BITS_SAME_FRM_TX_CNT_STICKY(x)\
	(((x) << 19) & GENMASK(19, 19))
#define RTE_INB_STICKY_BITS_SAME_FRM_TX_CNT_STICKY_M GENMASK(19, 19)
#define RTE_INB_STICKY_BITS_SAME_FRM_TX_CNT_STICKY_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define RTE_INB_STICKY_BITS_FRM_TXING_AT_START_STICKY(x)\
	(((x) << 18) & GENMASK(18, 18))
#define RTE_INB_STICKY_BITS_FRM_TXING_AT_START_STICKY_M GENMASK(18, 18)
#define RTE_INB_STICKY_BITS_FRM_TXING_AT_START_STICKY_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define RTE_INB_STICKY_BITS_FRM_TXING_AT_END_STICKY(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_INB_STICKY_BITS_FRM_TXING_AT_END_STICKY_M GENMASK(17, 17)
#define RTE_INB_STICKY_BITS_FRM_TXING_AT_END_STICKY_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_INB_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_INB_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY_M GENMASK(16, 16)
#define RTE_INB_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define RTE_INB_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY(x)\
	(((x) << 15) & GENMASK(15, 15))
#define RTE_INB_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY_M GENMASK(15, 15)
#define RTE_INB_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define RTE_INB_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY(x)\
	(((x) << 14) & GENMASK(14, 14))
#define RTE_INB_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY_M GENMASK(14, 14)
#define RTE_INB_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define RTE_INB_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY(x)\
	(((x) << 13) & GENMASK(13, 13))
#define RTE_INB_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY_M GENMASK(13, 13)
#define RTE_INB_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define RTE_INB_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY(x)\
	(((x) << 12) & GENMASK(12, 12))
#define RTE_INB_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY_M GENMASK(12, 12)
#define RTE_INB_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define RTE_INB_STICKY_BITS_FRM_UPDATING_ON_SOF_ERR_STICKY(x)\
	(((x) << 11) & GENMASK(11, 11))
#define RTE_INB_STICKY_BITS_FRM_UPDATING_ON_SOF_ERR_STICKY_M GENMASK(11, 11)
#define RTE_INB_STICKY_BITS_FRM_UPDATING_ON_SOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define RTE_INB_STICKY_BITS_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY(x)\
	(((x) << 10) & GENMASK(10, 10))
#define RTE_INB_STICKY_BITS_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY_M GENMASK(10, 10)
#define RTE_INB_STICKY_BITS_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define RTE_INB_STICKY_BITS_RX_STATE_ERR_STICKY(x) (((x) << 9) & GENMASK(9, 9))
#define RTE_INB_STICKY_BITS_RX_STATE_ERR_STICKY_M GENMASK(9, 9)
#define RTE_INB_STICKY_BITS_RX_STATE_ERR_STICKY_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_INB_STICKY_BITS_RD_ACTION_RD_DECODE_ERR_STICKY(x)\
	(((x) << 8) & GENMASK(8, 8))
#define RTE_INB_STICKY_BITS_RD_ACTION_RD_DECODE_ERR_STICKY_M GENMASK(8, 8)
#define RTE_INB_STICKY_BITS_RD_ACTION_RD_DECODE_ERR_STICKY_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define RTE_INB_STICKY_BITS_RD_ACTION_RD_DEVICE_ERR_STICKY(x)\
	(((x) << 7) & GENMASK(7, 7))
#define RTE_INB_STICKY_BITS_RD_ACTION_RD_DEVICE_ERR_STICKY_M GENMASK(7, 7)
#define RTE_INB_STICKY_BITS_RD_ACTION_RD_DEVICE_ERR_STICKY_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define RTE_INB_STICKY_BITS_RD_ACTION_RD_MAGIC_ERR_STICKY(x)\
	(((x) << 6) & GENMASK(6, 6))
#define RTE_INB_STICKY_BITS_RD_ACTION_RD_MAGIC_ERR_STICKY_M GENMASK(6, 6)
#define RTE_INB_STICKY_BITS_RD_ACTION_RD_MAGIC_ERR_STICKY_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_STICKY_BITS_RTP_TIMER_RESTART_FIFO_OFLW_STICKY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_INB_STICKY_BITS_RTP_TIMER_RESTART_FIFO_OFLW_STICKY_M GENMASK(5, 5)
#define RTE_INB_STICKY_BITS_RTP_TIMER_RESTART_FIFO_OFLW_STICKY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_INB_STICKY_BITS_RD_ACTION_FIFO_FULL_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_INB_STICKY_BITS_RD_ACTION_FIFO_FULL_STICKY_M GENMASK(4, 4)
#define RTE_INB_STICKY_BITS_RD_ACTION_FIFO_FULL_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_INB_STICKY_BITS_RD_ACTION_TOO_MANY_FRM_DATA_CP_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_INB_STICKY_BITS_RD_ACTION_TOO_MANY_FRM_DATA_CP_STICKY_M\
	GENMASK(3, 3)
#define RTE_INB_STICKY_BITS_RD_ACTION_TOO_MANY_FRM_DATA_CP_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_STICKY_BITS_RAI_RD_WRONG_BYTE_CNT_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_INB_STICKY_BITS_RAI_RD_WRONG_BYTE_CNT_STICKY_M GENMASK(2, 2)
#define RTE_INB_STICKY_BITS_RAI_RD_WRONG_BYTE_CNT_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_STICKY_BITS_RAI_RD_RSP_UNEXPECTED_ERR_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_INB_STICKY_BITS_RAI_RD_RSP_UNEXPECTED_ERR_STICKY_M GENMASK(1, 1)
#define RTE_INB_STICKY_BITS_RAI_RD_RSP_UNEXPECTED_ERR_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_STICKY_BITS_RD_ACTION_BUF3_NONE_STICKY(x) ((x) & GENMASK(0, 0))
#define RTE_INB_STICKY_BITS_RD_ACTION_BUF3_NONE_STICKY_M GENMASK(0, 0)
#define RTE_INB_STICKY_BITS_RD_ACTION_BUF3_NONE_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:INB_MISC:INB_STICKY_BITS_IRQ_MASK */
#define RTE_INB_STICKY_BITS_IRQ_MASK __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 36, 0, 1, 4)

/*      RTE:INB_MISC:INB_CFG */
#define RTE_INB_CFG               __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 40, 0, 1, 4)

#define RTE_INB_CFG_RTP_CAT_TX_ENA(x)            ((x) & GENMASK(1, 0))
#define RTE_INB_CFG_RTP_CAT_TX_ENA_M             GENMASK(1, 0)
#define RTE_INB_CFG_RTP_CAT_TX_ENA_X(x)          ((x) & GENMASK(1, 0))

#define RTE_INB_CFG_INJ_TIME_SHIFT(x)            (((x) << 8) & GENMASK(11, 8))
#define RTE_INB_CFG_INJ_TIME_SHIFT_M             GENMASK(11, 8)
#define RTE_INB_CFG_INJ_TIME_SHIFT_X(x)          (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_MISC:INB_CNT */
#define RTE_INB_CNT               __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 44, 0, 1, 4)

#define RTE_INB_CNT_FRM_ABORT_CNT(x)             ((x) & GENMASK(15, 0))
#define RTE_INB_CNT_FRM_ABORT_CNT_M              GENMASK(15, 0)
#define RTE_INB_CNT_FRM_ABORT_CNT_X(x)           ((x) & GENMASK(15, 0))

/*      RTE:INB_MISC:INB_DG_VLD_CLR_SET */
#define RTE_INB_DG_VLD_CLR_SET    __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 48, 0, 1, 4)

#define RTE_INB_DG_VLD_CLR_SET_PN_DG_VLD_CLR_IOPS(x) ((x) & GENMASK(7, 0))
#define RTE_INB_DG_VLD_CLR_SET_PN_DG_VLD_CLR_IOPS_M GENMASK(7, 0)
#define RTE_INB_DG_VLD_CLR_SET_PN_DG_VLD_CLR_IOPS_X(x) ((x) & GENMASK(7, 0))

#define RTE_INB_DG_VLD_CLR_SET_OPC_DG_VLD_CLR_DATA_SET_FLAGS1(x)\
	(((x) << 8) & GENMASK(15, 8))
#define RTE_INB_DG_VLD_CLR_SET_OPC_DG_VLD_CLR_DATA_SET_FLAGS1_M GENMASK(15, 8)
#define RTE_INB_DG_VLD_CLR_SET_OPC_DG_VLD_CLR_DATA_SET_FLAGS1_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define RTE_INB_DG_VLD_CLR_SET_PN_DG_VLD_SET_IOPS(x)\
	(((x) << 16) & GENMASK(23, 16))
#define RTE_INB_DG_VLD_CLR_SET_PN_DG_VLD_SET_IOPS_M GENMASK(23, 16)
#define RTE_INB_DG_VLD_CLR_SET_PN_DG_VLD_SET_IOPS_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define RTE_INB_DG_VLD_CLR_SET_OPC_DG_VLD_SET_DATA_SET_FLAGS1(x)\
	(((x) << 24) & GENMASK(31, 24))
#define RTE_INB_DG_VLD_CLR_SET_OPC_DG_VLD_SET_DATA_SET_FLAGS1_M GENMASK(31, 24)
#define RTE_INB_DG_VLD_CLR_SET_OPC_DG_VLD_SET_DATA_SET_FLAGS1_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

/*      RTE:INB_MISC:INB_DG_VLD_ERR */
#define RTE_INB_DG_VLD_ERR        __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 52, 0, 1, 4)

#define RTE_INB_DG_VLD_ERR_PN_DG_VLD_ERR_IOPS(x) ((x) & GENMASK(7, 0))
#define RTE_INB_DG_VLD_ERR_PN_DG_VLD_ERR_IOPS_M  GENMASK(7, 0)
#define RTE_INB_DG_VLD_ERR_PN_DG_VLD_ERR_IOPS_X(x) ((x) & GENMASK(7, 0))

#define RTE_INB_DG_VLD_ERR_OPC_DG_VLD_ERR_DATA_SET_FLAGS1(x)\
	(((x) << 8) & GENMASK(15, 8))
#define RTE_INB_DG_VLD_ERR_OPC_DG_VLD_ERR_DATA_SET_FLAGS1_M GENMASK(15, 8)
#define RTE_INB_DG_VLD_ERR_OPC_DG_VLD_ERR_DATA_SET_FLAGS1_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

/*      RTE:INB_MISC:INB_DG_STATUS_CLR_SET */
#define RTE_INB_DG_STATUS_CLR_SET __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 56, 0, 1, 4)

#define RTE_INB_DG_STATUS_CLR_SET_PN_DG_STATUS_CLR(x) ((x) & GENMASK(7, 0))
#define RTE_INB_DG_STATUS_CLR_SET_PN_DG_STATUS_CLR_M GENMASK(7, 0)
#define RTE_INB_DG_STATUS_CLR_SET_PN_DG_STATUS_CLR_X(x) ((x) & GENMASK(7, 0))

#define RTE_INB_DG_STATUS_CLR_SET_OPC_DG_STATUS_CLR(x)\
	(((x) << 8) & GENMASK(15, 8))
#define RTE_INB_DG_STATUS_CLR_SET_OPC_DG_STATUS_CLR_M GENMASK(15, 8)
#define RTE_INB_DG_STATUS_CLR_SET_OPC_DG_STATUS_CLR_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define RTE_INB_DG_STATUS_CLR_SET_PN_DG_STATUS_SET(x)\
	(((x) << 16) & GENMASK(23, 16))
#define RTE_INB_DG_STATUS_CLR_SET_PN_DG_STATUS_SET_M GENMASK(23, 16)
#define RTE_INB_DG_STATUS_CLR_SET_PN_DG_STATUS_SET_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define RTE_INB_DG_STATUS_CLR_SET_OPC_DG_STATUS_SET(x)\
	(((x) << 24) & GENMASK(31, 24))
#define RTE_INB_DG_STATUS_CLR_SET_OPC_DG_STATUS_SET_M GENMASK(31, 24)
#define RTE_INB_DG_STATUS_CLR_SET_OPC_DG_STATUS_SET_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

/*      RTE:INB_MISC:INB_DG_STATUS_ERR */
#define RTE_INB_DG_STATUS_ERR     __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 60, 0, 1, 4)

#define RTE_INB_DG_STATUS_ERR_PN_DG_STATUS_ERR(x) ((x) & GENMASK(7, 0))
#define RTE_INB_DG_STATUS_ERR_PN_DG_STATUS_ERR_M GENMASK(7, 0)
#define RTE_INB_DG_STATUS_ERR_PN_DG_STATUS_ERR_X(x) ((x) & GENMASK(7, 0))

#define RTE_INB_DG_STATUS_ERR_OPC_DG_STATUS_ERR(x) (((x) << 8) & GENMASK(15, 8))
#define RTE_INB_DG_STATUS_ERR_OPC_DG_STATUS_ERR_M GENMASK(15, 8)
#define RTE_INB_DG_STATUS_ERR_OPC_DG_STATUS_ERR_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

/*      RTE:INB_MISC:INB_FRM_INJ_PORT_CTRL */
#define RTE_INB_FRM_INJ_PORT_CTRL(r) __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 64, r, 8, 4)

#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_CNT(x) ((x) & GENMASK(3, 0))
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_CNT_M  GENMASK(3, 0)
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_CNT_X(x) ((x) & GENMASK(3, 0))

#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_MAX(x) (((x) << 4) & GENMASK(7, 4))
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_M  GENMASK(7, 4)
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_X(x) (((x) & GENMASK(7, 4)) >> 4)

#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_INJ_METHOD(x) (((x) << 8) & GENMASK(8, 8))
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_INJ_METHOD_M GENMASK(8, 8)
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_INJ_METHOD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define RTE_INB_FRM_INJ_PORT_CTRL_FC_SKIP_INJ_ENA(x)\
	(((x) << 9) & GENMASK(9, 9))
#define RTE_INB_FRM_INJ_PORT_CTRL_FC_SKIP_INJ_ENA_M GENMASK(9, 9)
#define RTE_INB_FRM_INJ_PORT_CTRL_FC_SKIP_INJ_ENA_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_RTP_ID(x)\
	(((x) << 16) & GENMASK(20, 16))
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_RTP_ID_M GENMASK(20, 16)
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_RTP_ID_X(x)\
	(((x) & GENMASK(20, 16)) >> 16)

#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_NEG_STICKY(x)\
	(((x) << 11) & GENMASK(11, 11))
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_NEG_STICKY_M GENMASK(11, 11)
#define RTE_INB_FRM_INJ_PORT_CTRL_FRM_OUT_NEG_STICKY_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

/*      RTE:INB_MISC:INB_RD_ACTION_DBG */
#define RTE_INB_RD_ACTION_DBG     __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 96, 0, 1, 4)

#define RTE_INB_RD_ACTION_DBG_RD_ACTION_STATE_STICKY(x) ((x) & GENMASK(12, 0))
#define RTE_INB_RD_ACTION_DBG_RD_ACTION_STATE_STICKY_M GENMASK(12, 0)
#define RTE_INB_RD_ACTION_DBG_RD_ACTION_STATE_STICKY_X(x) ((x) & GENMASK(12, 0))

/*      RTE:INB_MISC:INB_FRM_DATA_CP_DBG */
#define RTE_INB_FRM_DATA_CP_DBG   __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 100, 0, 1, 4)

#define RTE_INB_FRM_DATA_CP_DBG_FRM_DATA_CP_STATE_STICKY(x)\
	((x) & GENMASK(15, 0))
#define RTE_INB_FRM_DATA_CP_DBG_FRM_DATA_CP_STATE_STICKY_M GENMASK(15, 0)
#define RTE_INB_FRM_DATA_CP_DBG_FRM_DATA_CP_STATE_STICKY_X(x)\
	((x) & GENMASK(15, 0))

#define RTE_INB_FRM_DATA_CP_DBG_FRM_DATA_CP_VS_STATE_STICKY(x)\
	(((x) << 16) & GENMASK(18, 16))
#define RTE_INB_FRM_DATA_CP_DBG_FRM_DATA_CP_VS_STATE_STICKY_M GENMASK(18, 16)
#define RTE_INB_FRM_DATA_CP_DBG_FRM_DATA_CP_VS_STATE_STICKY_X(x)\
	(((x) & GENMASK(18, 16)) >> 16)

/*      RTE:INB_MISC:INB_RTP_DBG */
#define RTE_INB_RTP_DBG           __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 104, 0, 1, 4)

#define RTE_INB_RTP_DBG_SOF_CELL_STATE_STICKY(x) ((x) & GENMASK(6, 0))
#define RTE_INB_RTP_DBG_SOF_CELL_STATE_STICKY_M  GENMASK(6, 0)
#define RTE_INB_RTP_DBG_SOF_CELL_STATE_STICKY_X(x) ((x) & GENMASK(6, 0))

#define RTE_INB_RTP_DBG_MID_CELL_STATE_STICKY(x) (((x) << 8) & GENMASK(14, 8))
#define RTE_INB_RTP_DBG_MID_CELL_STATE_STICKY_M  GENMASK(14, 8)
#define RTE_INB_RTP_DBG_MID_CELL_STATE_STICKY_X(x) (((x) & GENMASK(14, 8)) >> 8)

#define RTE_INB_RTP_DBG_EOF_CELL_STATE_STICKY(x) (((x) << 16) & GENMASK(22, 16))
#define RTE_INB_RTP_DBG_EOF_CELL_STATE_STICKY_M  GENMASK(22, 16)
#define RTE_INB_RTP_DBG_EOF_CELL_STATE_STICKY_X(x)\
	(((x) & GENMASK(22, 16)) >> 16)

/*      RTE:INB_MISC:INB_ARB_STICKY_BITS */
#define RTE_INB_ARB_STICKY_BITS   __REG(TARGET_RTE,\
					0, 1, 12432, 0, 1, 112, 108, 0, 1, 4)

#define RTE_INB_ARB_STICKY_BITS_RTP_TBL_RD_ARB_ERR_STICKY(x)\
	(((x) << 14) & GENMASK(14, 14))
#define RTE_INB_ARB_STICKY_BITS_RTP_TBL_RD_ARB_ERR_STICKY_M GENMASK(14, 14)
#define RTE_INB_ARB_STICKY_BITS_RTP_TBL_RD_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define RTE_INB_ARB_STICKY_BITS_RTP_TBL_WR_ARB_ERR_STICKY(x)\
	(((x) << 13) & GENMASK(13, 13))
#define RTE_INB_ARB_STICKY_BITS_RTP_TBL_WR_ARB_ERR_STICKY_M GENMASK(13, 13)
#define RTE_INB_ARB_STICKY_BITS_RTP_TBL_WR_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define RTE_INB_ARB_STICKY_BITS_REDUN_TBL_RDWR_ARB_ERR_STICKY(x)\
	(((x) << 12) & GENMASK(12, 12))
#define RTE_INB_ARB_STICKY_BITS_REDUN_TBL_RDWR_ARB_ERR_STICKY_M GENMASK(12, 12)
#define RTE_INB_ARB_STICKY_BITS_REDUN_TBL_RDWR_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CHG_RD_ARB_ERR_STICKY(x)\
	(((x) << 11) & GENMASK(11, 11))
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CHG_RD_ARB_ERR_STICKY_M GENMASK(11, 11)
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CHG_RD_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CTRL_RD_ARB_ERR_STICKY(x)\
	(((x) << 10) & GENMASK(10, 10))
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CTRL_RD_ARB_ERR_STICKY_M\
	GENMASK(10, 10)
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CTRL_RD_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CTRL_WR_ARB_ERR_STICKY(x)\
	(((x) << 9) & GENMASK(9, 9))
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CTRL_WR_ARB_ERR_STICKY_M GENMASK(9, 9)
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CTRL_WR_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_RD_ARB_ERR_STICKY(x)\
	(((x) << 8) & GENMASK(8, 8))
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_RD_ARB_ERR_STICKY_M GENMASK(8, 8)
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_RD_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_WR_ARB_ERR_STICKY(x)\
	(((x) << 7) & GENMASK(7, 7))
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_WR_ARB_ERR_STICKY_M GENMASK(7, 7)
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_WR_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define RTE_INB_ARB_STICKY_BITS_RD_TIMER_TBL_RD_ARB_ERR_STICKY(x)\
	(((x) << 6) & GENMASK(6, 6))
#define RTE_INB_ARB_STICKY_BITS_RD_TIMER_TBL_RD_ARB_ERR_STICKY_M GENMASK(6, 6)
#define RTE_INB_ARB_STICKY_BITS_RD_TIMER_TBL_RD_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_ARB_STICKY_BITS_RD_ACTION_TBL_RD_ARB_ERR_STICKY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_INB_ARB_STICKY_BITS_RD_ACTION_TBL_RD_ARB_ERR_STICKY_M GENMASK(5, 5)
#define RTE_INB_ARB_STICKY_BITS_RD_ACTION_TBL_RD_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_INB_ARB_STICKY_BITS_RD_ACTION_TBL_WR_ARB_ERR_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_INB_ARB_STICKY_BITS_RD_ACTION_TBL_WR_ARB_ERR_STICKY_M GENMASK(4, 4)
#define RTE_INB_ARB_STICKY_BITS_RD_ACTION_TBL_WR_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CP_TBL_RD_ARB_ERR_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CP_TBL_RD_ARB_ERR_STICKY_M\
	GENMASK(3, 3)
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CP_TBL_RD_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CP_TBL_WR_ARB_ERR_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CP_TBL_WR_ARB_ERR_STICKY_M\
	GENMASK(2, 2)
#define RTE_INB_ARB_STICKY_BITS_FRM_DATA_CP_TBL_WR_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_ARB_STICKY_BITS_TSE_TIMER_TBL_RD_ARB_ERR_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_INB_ARB_STICKY_BITS_TSE_TIMER_TBL_RD_ARB_ERR_STICKY_M GENMASK(1, 1)
#define RTE_INB_ARB_STICKY_BITS_TSE_TIMER_TBL_RD_ARB_ERR_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_ARB_STICKY_BITS_RD_ACTION_FIFO_PUSH_ARB_ERR_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_INB_ARB_STICKY_BITS_RD_ACTION_FIFO_PUSH_ARB_ERR_STICKY_M\
	GENMASK(0, 0)
#define RTE_INB_ARB_STICKY_BITS_RD_ACTION_FIFO_PUSH_ARB_ERR_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:INB_FRM_DATA:INB_FRM_DATA */
#define RTE_INB_FRM_DATA(g, r)    __REG(TARGET_RTE,\
					0, 1, 7296, g, 2, 32, 0, r, 8, 4)

#define RTE_INB_FRM_DATA_FRM_DATA_BYTE0(x)       (((x) << 24) & GENMASK(31, 24))
#define RTE_INB_FRM_DATA_FRM_DATA_BYTE0_M        GENMASK(31, 24)
#define RTE_INB_FRM_DATA_FRM_DATA_BYTE0_X(x)     (((x) & GENMASK(31, 24)) >> 24)

#define RTE_INB_FRM_DATA_FRM_DATA_BYTE1(x)       (((x) << 16) & GENMASK(23, 16))
#define RTE_INB_FRM_DATA_FRM_DATA_BYTE1_M        GENMASK(23, 16)
#define RTE_INB_FRM_DATA_FRM_DATA_BYTE1_X(x)     (((x) & GENMASK(23, 16)) >> 16)

#define RTE_INB_FRM_DATA_FRM_DATA_BYTE2(x)       (((x) << 8) & GENMASK(15, 8))
#define RTE_INB_FRM_DATA_FRM_DATA_BYTE2_M        GENMASK(15, 8)
#define RTE_INB_FRM_DATA_FRM_DATA_BYTE2_X(x)     (((x) & GENMASK(15, 8)) >> 8)

#define RTE_INB_FRM_DATA_FRM_DATA_BYTE3(x)       ((x) & GENMASK(7, 0))
#define RTE_INB_FRM_DATA_FRM_DATA_BYTE3_M        GENMASK(7, 0)
#define RTE_INB_FRM_DATA_FRM_DATA_BYTE3_X(x)     ((x) & GENMASK(7, 0))

/*      RTE:INB_FRM_DATA_CTRL:INB_FRM_DATA_CTRL */
#define RTE_INB_FRM_DATA_CTRL     __REG(TARGET_RTE,\
					0, 1, 7400, 0, 1, 4, 0, 0, 1, 4)

#define RTE_INB_FRM_DATA_CTRL_FRM_TXING(x)       ((x) & GENMASK(0, 0))
#define RTE_INB_FRM_DATA_CTRL_FRM_TXING_M        GENMASK(0, 0)
#define RTE_INB_FRM_DATA_CTRL_FRM_TXING_X(x)     ((x) & GENMASK(0, 0))

#define RTE_INB_FRM_DATA_CTRL_FRM_TX_CNT(x)      (((x) << 1) & GENMASK(1, 1))
#define RTE_INB_FRM_DATA_CTRL_FRM_TX_CNT_M       GENMASK(1, 1)
#define RTE_INB_FRM_DATA_CTRL_FRM_TX_CNT_X(x)    (((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_FRM_DATA_CTRL_FRM_UPDATING(x)    (((x) << 2) & GENMASK(2, 2))
#define RTE_INB_FRM_DATA_CTRL_FRM_UPDATING_M     GENMASK(2, 2)
#define RTE_INB_FRM_DATA_CTRL_FRM_UPDATING_X(x)  (((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_FRM_DATA_CTRL_FRM_UPD_CNT(x)     (((x) << 3) & GENMASK(3, 3))
#define RTE_INB_FRM_DATA_CTRL_FRM_UPD_CNT_M      GENMASK(3, 3)
#define RTE_INB_FRM_DATA_CTRL_FRM_UPD_CNT_X(x)   (((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_FRM_DATA_CTRL_SW_WR_DIS(x)       (((x) << 4) & GENMASK(4, 4))
#define RTE_INB_FRM_DATA_CTRL_SW_WR_DIS_M        GENMASK(4, 4)
#define RTE_INB_FRM_DATA_CTRL_SW_WR_DIS_X(x)     (((x) & GENMASK(4, 4)) >> 4)

#define RTE_INB_FRM_DATA_CTRL_RSV(x)             (((x) << 5) & GENMASK(5, 5))
#define RTE_INB_FRM_DATA_CTRL_RSV_M              GENMASK(5, 5)
#define RTE_INB_FRM_DATA_CTRL_RSV_X(x)           (((x) & GENMASK(5, 5)) >> 5)

/*      RTE:INB_FRM_DATA_CHG:INB_FRM_DATA_CHG_BYTE */
#define RTE_INB_FRM_DATA_CHG_BYTE __REG(TARGET_RTE,\
					0, 1, 7376, 0, 1, 8, 0, 0, 1, 4)

/*      RTE:INB_FRM_DATA_CHG:INB_FRM_DATA_OPC_DG_SEQ_NUM_BYTE_POS */
#define RTE_INB_FRM_DATA_OPC_DG_SEQ_NUM_BYTE_POS __REG(TARGET_RTE,\
					0, 1, 7376, 0, 1, 8, 4, 0, 1, 4)

/*      RTE:INB_RTP_TBL:INB_RTP_STICKY_BITS */
#define RTE_INB_RTP_STICKY_BITS(g) __REG(TARGET_RTE,\
					0, 1, 4096, g, 32, 64, 0, 0, 1, 4)

#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY(x)\
	(((x) << 9) & GENMASK(9, 9))
#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY_M GENMASK(9, 9)
#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY(x)\
	(((x) << 8) & GENMASK(8, 8))
#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY_M GENMASK(8, 8)
#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define RTE_INB_RTP_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY(x)\
	(((x) << 7) & GENMASK(7, 7))
#define RTE_INB_RTP_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY_M GENMASK(7, 7)
#define RTE_INB_RTP_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY(x)\
	(((x) << 6) & GENMASK(6, 6))
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY_M GENMASK(6, 6)
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY_M GENMASK(5, 5)
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY_M GENMASK(4, 4)
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_LONG_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_LONG_STICKY_M GENMASK(3, 3)
#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_LONG_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_SHORT_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_SHORT_STICKY_M GENMASK(2, 2)
#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_SHORT_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_RTP_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_INB_RTP_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY_M GENMASK(1, 1)
#define RTE_INB_RTP_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_RTP_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_INB_RTP_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY_M GENMASK(0, 0)
#define RTE_INB_RTP_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_MISC */
#define RTE_INB_RTP_MISC(g)       __REG(TARGET_RTE,\
					0, 1, 4096, g, 32, 64, 4, 0, 1, 4)

#define RTE_INB_RTP_MISC_RTP_ENA(x)              ((x) & GENMASK(0, 0))
#define RTE_INB_RTP_MISC_RTP_ENA_M               GENMASK(0, 0)
#define RTE_INB_RTP_MISC_RTP_ENA_X(x)            ((x) & GENMASK(0, 0))

#define RTE_INB_RTP_MISC_RTP_CAT(x)              (((x) << 1) & GENMASK(1, 1))
#define RTE_INB_RTP_MISC_RTP_CAT_M               GENMASK(1, 1)
#define RTE_INB_RTP_MISC_RTP_CAT_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_RTP_MISC_PDU_TYPE(x)             (((x) << 2) & GENMASK(2, 2))
#define RTE_INB_RTP_MISC_PDU_TYPE_M              GENMASK(2, 2)
#define RTE_INB_RTP_MISC_PDU_TYPE_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_RTP_MISC_LAST_FRM_UPD_CNT(x)     (((x) << 3) & GENMASK(3, 3))
#define RTE_INB_RTP_MISC_LAST_FRM_UPD_CNT_M      GENMASK(3, 3)
#define RTE_INB_RTP_MISC_LAST_FRM_UPD_CNT_X(x)   (((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_RTP_MISC_OTF_TIMER_RESTART_ENA(x) (((x) << 4) & GENMASK(4, 4))
#define RTE_INB_RTP_MISC_OTF_TIMER_RESTART_ENA_M GENMASK(4, 4)
#define RTE_INB_RTP_MISC_OTF_TIMER_RESTART_ENA_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define RTE_INB_RTP_MISC_RTP_DBG_ENA(x)          (((x) << 5) & GENMASK(5, 5))
#define RTE_INB_RTP_MISC_RTP_DBG_ENA_M           GENMASK(5, 5)
#define RTE_INB_RTP_MISC_RTP_DBG_ENA_X(x)        (((x) & GENMASK(5, 5)) >> 5)

#define RTE_INB_RTP_MISC_RTP_GRP_ID(x)           (((x) << 8) & GENMASK(11, 8))
#define RTE_INB_RTP_MISC_RTP_GRP_ID_M            GENMASK(11, 8)
#define RTE_INB_RTP_MISC_RTP_GRP_ID_X(x)         (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_RTP_TBL:INB_RTP_FRM_PORT */
#define RTE_INB_RTP_FRM_PORT(g)   __REG(TARGET_RTE,\
					0, 1, 4096, g, 32, 64, 8, 0, 1, 4)

#define RTE_INB_RTP_FRM_PORT_FRM_LEN(x)          ((x) & GENMASK(10, 0))
#define RTE_INB_RTP_FRM_PORT_FRM_LEN_M           GENMASK(10, 0)
#define RTE_INB_RTP_FRM_PORT_FRM_LEN_X(x)        ((x) & GENMASK(10, 0))

#define RTE_INB_RTP_FRM_PORT_PORT_NUM(x)         (((x) << 16) & GENMASK(18, 16))
#define RTE_INB_RTP_FRM_PORT_PORT_NUM_M          GENMASK(18, 16)
#define RTE_INB_RTP_FRM_PORT_PORT_NUM_X(x)       (((x) & GENMASK(18, 16)) >> 16)

/*      RTE:INB_RTP_TBL:INB_RTP_ADDRS */
#define RTE_INB_RTP_ADDRS(g)      __REG(TARGET_RTE,\
					0, 1, 4096, g, 32, 64, 12, 0, 1, 4)

#define RTE_INB_RTP_ADDRS_FRM_DATA_ADDR(x)       ((x) & GENMASK(7, 0))
#define RTE_INB_RTP_ADDRS_FRM_DATA_ADDR_M        GENMASK(7, 0)
#define RTE_INB_RTP_ADDRS_FRM_DATA_ADDR_X(x)     ((x) & GENMASK(7, 0))

#define RTE_INB_RTP_ADDRS_REDUN_ADDR(x)          (((x) << 16) & GENMASK(19, 16))
#define RTE_INB_RTP_ADDRS_REDUN_ADDR_M           GENMASK(19, 16)
#define RTE_INB_RTP_ADDRS_REDUN_ADDR_X(x)        (((x) & GENMASK(19, 16)) >> 16)

/*      RTE:INB_RTP_TBL:INB_RTP_OPC */
#define RTE_INB_RTP_OPC(g)        __REG(TARGET_RTE,\
					0, 1, 4096, g, 32, 64, 16, 0, 1, 4)

#define RTE_INB_RTP_OPC_LAST_OPC_DG_SEQ_NUM(x)   ((x) & GENMASK(15, 0))
#define RTE_INB_RTP_OPC_LAST_OPC_DG_SEQ_NUM_M    GENMASK(15, 0)
#define RTE_INB_RTP_OPC_LAST_OPC_DG_SEQ_NUM_X(x) ((x) & GENMASK(15, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_TIMER_CFG1 */
#define RTE_INB_RTP_TIMER_CFG1(g) __REG(TARGET_RTE,\
					0, 1, 4096, g, 32, 64, 20, 0, 1, 4)

#define RTE_INB_RTP_TIMER_CFG1_FIRST_RUT_CNT(x)  ((x) & GENMASK(24, 0))
#define RTE_INB_RTP_TIMER_CFG1_FIRST_RUT_CNT_M   GENMASK(24, 0)
#define RTE_INB_RTP_TIMER_CFG1_FIRST_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_TIMER_CFG2 */
#define RTE_INB_RTP_TIMER_CFG2(g) __REG(TARGET_RTE,\
					0, 1, 4096, g, 32, 64, 24, 0, 1, 4)

#define RTE_INB_RTP_TIMER_CFG2_DELTA_RUT_CNT(x)  ((x) & GENMASK(24, 0))
#define RTE_INB_RTP_TIMER_CFG2_DELTA_RUT_CNT_M   GENMASK(24, 0)
#define RTE_INB_RTP_TIMER_CFG2_DELTA_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_FRM_POS */
#define RTE_INB_RTP_FRM_POS(g)    __REG(TARGET_RTE,\
					0, 1, 4096, g, 32, 64, 28, 0, 1, 4)

#define RTE_INB_RTP_FRM_POS_PN_CC_FRM_POS(x)     ((x) & GENMASK(10, 0))
#define RTE_INB_RTP_FRM_POS_PN_CC_FRM_POS_M      GENMASK(10, 0)
#define RTE_INB_RTP_FRM_POS_PN_CC_FRM_POS_X(x)   ((x) & GENMASK(10, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_CNT */
#define RTE_INB_RTP_CNT(g)        __REG(TARGET_RTE,\
					0, 1, 4096, g, 32, 64, 32, 0, 1, 4)

#define RTE_INB_RTP_CNT_FRM_OTF_CNT(x)           ((x) & GENMASK(15, 0))
#define RTE_INB_RTP_CNT_FRM_OTF_CNT_M            GENMASK(15, 0)
#define RTE_INB_RTP_CNT_FRM_OTF_CNT_X(x)         ((x) & GENMASK(15, 0))

#define RTE_INB_RTP_CNT_FRM_INJ_CNT(x)           (((x) << 16) & GENMASK(31, 16))
#define RTE_INB_RTP_CNT_FRM_INJ_CNT_M            GENMASK(31, 16)
#define RTE_INB_RTP_CNT_FRM_INJ_CNT_X(x)         (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:INB_REDUN_TBL:INB_DG_SEQ_NUM */
#define RTE_INB_DG_SEQ_NUM(g)     __REG(TARGET_RTE,\
					0, 1, 7424, g, 16, 16, 0, 0, 1, 4)

#define RTE_INB_DG_SEQ_NUM_LAST_OPC_DG_SEQ_NUM(x) ((x) & GENMASK(15, 0))
#define RTE_INB_DG_SEQ_NUM_LAST_OPC_DG_SEQ_NUM_M GENMASK(15, 0)
#define RTE_INB_DG_SEQ_NUM_LAST_OPC_DG_SEQ_NUM_X(x) ((x) & GENMASK(15, 0))

/*      RTE:INB_REDUN_TBL:INB_FRM_SEQ_NUM */
#define RTE_INB_FRM_SEQ_NUM(g)    __REG(TARGET_RTE,\
					0, 1, 7424, g, 16, 16, 4, 0, 1, 4)

#define RTE_INB_FRM_SEQ_NUM_RTAG_SEQ_NUM(x)      ((x) & GENMASK(15, 0))
#define RTE_INB_FRM_SEQ_NUM_RTAG_SEQ_NUM_M       GENMASK(15, 0)
#define RTE_INB_FRM_SEQ_NUM_RTAG_SEQ_NUM_X(x)    ((x) & GENMASK(15, 0))

#define RTE_INB_FRM_SEQ_NUM_PN_CC(x)             (((x) << 16) & GENMASK(31, 16))
#define RTE_INB_FRM_SEQ_NUM_PN_CC_M              GENMASK(31, 16)
#define RTE_INB_FRM_SEQ_NUM_PN_CC_X(x)           (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:INB_REDUN_TBL:INB_INJ_TIME */
#define RTE_INB_INJ_TIME(g)       __REG(TARGET_RTE,\
					0, 1, 7424, g, 16, 16, 8, 0, 1, 4)

#define RTE_INB_INJ_TIME_LAST_INJ_TIME(x)        ((x) & GENMASK(15, 0))
#define RTE_INB_INJ_TIME_LAST_INJ_TIME_M         GENMASK(15, 0)
#define RTE_INB_INJ_TIME_LAST_INJ_TIME_X(x)      ((x) & GENMASK(15, 0))

#define RTE_INB_INJ_TIME_MIN_INJ_TIME_DIFF(x)    (((x) << 16) & GENMASK(31, 16))
#define RTE_INB_INJ_TIME_MIN_INJ_TIME_DIFF_M     GENMASK(31, 16)
#define RTE_INB_INJ_TIME_MIN_INJ_TIME_DIFF_X(x)  (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:INB_RD_TIMER_TBL:INB_RD_TIMER_CFG1 */
#define RTE_INB_RD_TIMER_CFG1(g)  __REG(TARGET_RTE,\
					0, 1, 11776, g, 32, 16, 0, 0, 1, 4)

#define RTE_INB_RD_TIMER_CFG1_FIRST_RUT_CNT(x)   ((x) & GENMASK(24, 0))
#define RTE_INB_RD_TIMER_CFG1_FIRST_RUT_CNT_M    GENMASK(24, 0)
#define RTE_INB_RD_TIMER_CFG1_FIRST_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:INB_RD_TIMER_TBL:INB_RD_TIMER_CFG2 */
#define RTE_INB_RD_TIMER_CFG2(g)  __REG(TARGET_RTE,\
					0, 1, 11776, g, 32, 16, 4, 0, 1, 4)

#define RTE_INB_RD_TIMER_CFG2_DELTA_RUT_CNT(x)   ((x) & GENMASK(24, 0))
#define RTE_INB_RD_TIMER_CFG2_DELTA_RUT_CNT_M    GENMASK(24, 0)
#define RTE_INB_RD_TIMER_CFG2_DELTA_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:INB_RD_TIMER_TBL:INB_RD_ACTION_ADDR */
#define RTE_INB_RD_ACTION_ADDR(g) __REG(TARGET_RTE,\
					0, 1, 11776, g, 32, 16, 8, 0, 1, 4)

#define RTE_INB_RD_ACTION_ADDR_RD_ACTION_ADDR(x) ((x) & GENMASK(5, 0))
#define RTE_INB_RD_ACTION_ADDR_RD_ACTION_ADDR_M  GENMASK(5, 0)
#define RTE_INB_RD_ACTION_ADDR_RD_ACTION_ADDR_X(x) ((x) & GENMASK(5, 0))

/*      RTE:INB_RD_ACTION_TBL:INB_BASE_RAI_ADDR */
#define RTE_INB_BASE_RAI_ADDR(g)  __REG(TARGET_RTE,\
					0, 1, 8192, g, 36, 32, 0, 0, 1, 4)

/*      RTE:INB_RD_ACTION_TBL:INB_OFFSET_RAI_ADDR */
#define RTE_INB_OFFSET_RAI_ADDR(g) __REG(TARGET_RTE,\
					0, 1, 8192, g, 36, 32, 4, 0, 1, 4)

#define RTE_INB_OFFSET_RAI_ADDR_OFFSET_RAI_ADDR(x) ((x) & GENMASK(15, 0))
#define RTE_INB_OFFSET_RAI_ADDR_OFFSET_RAI_ADDR_M GENMASK(15, 0)
#define RTE_INB_OFFSET_RAI_ADDR_OFFSET_RAI_ADDR_X(x) ((x) & GENMASK(15, 0))

/*      RTE:INB_RD_ACTION_TBL:INB_WR_RAI_ADDR */
#define RTE_INB_WR_RAI_ADDR(g)    __REG(TARGET_RTE,\
					0, 1, 8192, g, 36, 32, 8, 0, 1, 4)

/*      RTE:INB_RD_ACTION_TBL:INB_RD_ACTION_BUF3 */
#define RTE_INB_RD_ACTION_BUF3(g) __REG(TARGET_RTE,\
					0, 1, 8192, g, 36, 32, 12, 0, 1, 4)

#define RTE_INB_RD_ACTION_BUF3_BUF3_ADDR(x)      ((x) & GENMASK(5, 0))
#define RTE_INB_RD_ACTION_BUF3_BUF3_ADDR_M       GENMASK(5, 0)
#define RTE_INB_RD_ACTION_BUF3_BUF3_ADDR_X(x)    ((x) & GENMASK(5, 0))

#define RTE_INB_RD_ACTION_BUF3_BUF3_RD_MODE(x)   (((x) << 16) & GENMASK(17, 16))
#define RTE_INB_RD_ACTION_BUF3_BUF3_RD_MODE_M    GENMASK(17, 16)
#define RTE_INB_RD_ACTION_BUF3_BUF3_RD_MODE_X(x) (((x) & GENMASK(17, 16)) >> 16)

/*      RTE:INB_RD_ACTION_TBL:INB_RD_ACTION_MISC */
#define RTE_INB_RD_ACTION_MISC(g) __REG(TARGET_RTE,\
					0, 1, 8192, g, 36, 32, 16, 0, 1, 4)

#define RTE_INB_RD_ACTION_MISC_DG_DATA_LEN(x)    ((x) & GENMASK(10, 0))
#define RTE_INB_RD_ACTION_MISC_DG_DATA_LEN_M     GENMASK(10, 0)
#define RTE_INB_RD_ACTION_MISC_DG_DATA_LEN_X(x)  ((x) & GENMASK(10, 0))

#define RTE_INB_RD_ACTION_MISC_RD_MAGIC_ENA(x)   (((x) << 16) & GENMASK(16, 16))
#define RTE_INB_RD_ACTION_MISC_RD_MAGIC_ENA_M    GENMASK(16, 16)
#define RTE_INB_RD_ACTION_MISC_RD_MAGIC_ENA_X(x) (((x) & GENMASK(16, 16)) >> 16)

#define RTE_INB_RD_ACTION_MISC_STATE_STICKY_ENA(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_INB_RD_ACTION_MISC_STATE_STICKY_ENA_M GENMASK(17, 17)
#define RTE_INB_RD_ACTION_MISC_STATE_STICKY_ENA_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_INB_RD_ACTION_MISC_INTERN_ENA(x)     (((x) << 18) & GENMASK(18, 18))
#define RTE_INB_RD_ACTION_MISC_INTERN_ENA_M      GENMASK(18, 18)
#define RTE_INB_RD_ACTION_MISC_INTERN_ENA_X(x)   (((x) & GENMASK(18, 18)) >> 18)

#define RTE_INB_RD_ACTION_MISC_RD_CNT(x)         (((x) << 24) & GENMASK(25, 24))
#define RTE_INB_RD_ACTION_MISC_RD_CNT_M          GENMASK(25, 24)
#define RTE_INB_RD_ACTION_MISC_RD_CNT_X(x)       (((x) & GENMASK(25, 24)) >> 24)

/*      RTE:INB_RD_ACTION_TBL:INB_RD_ACTION_ADDRS */
#define RTE_INB_RD_ACTION_ADDRS(g) __REG(TARGET_RTE,\
					0, 1, 8192, g, 36, 32, 20, 0, 1, 4)

#define RTE_INB_RD_ACTION_ADDRS_FRM_DATA_CP_ADDR(x) ((x) & GENMASK(4, 0))
#define RTE_INB_RD_ACTION_ADDRS_FRM_DATA_CP_ADDR_M GENMASK(4, 0)
#define RTE_INB_RD_ACTION_ADDRS_FRM_DATA_CP_ADDR_X(x) ((x) & GENMASK(4, 0))

#define RTE_INB_RD_ACTION_ADDRS_RD_ACTION_ADDR(x)\
	(((x) << 16) & GENMASK(21, 16))
#define RTE_INB_RD_ACTION_ADDRS_RD_ACTION_ADDR_M GENMASK(21, 16)
#define RTE_INB_RD_ACTION_ADDRS_RD_ACTION_ADDR_X(x)\
	(((x) & GENMASK(21, 16)) >> 16)

/*      RTE:INB_RD_ACTION_TBL:INB_RD_ACTION_STICKY_BITS */
#define RTE_INB_RD_ACTION_STICKY_BITS(g) __REG(TARGET_RTE,\
					0, 1, 8192, g, 36, 32, 24, 0, 1, 4)

#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_RD_DECODE_ERR_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_RD_DECODE_ERR_STICKY_M\
	GENMASK(4, 4)
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_RD_DECODE_ERR_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_RD_DEVICE_ERR_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_RD_DEVICE_ERR_STICKY_M\
	GENMASK(3, 3)
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_RD_DEVICE_ERR_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_RD_MAGIC_ERR_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_RD_MAGIC_ERR_STICKY_M\
	GENMASK(2, 2)
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_RD_MAGIC_ERR_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_DONE_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_DONE_STICKY_M GENMASK(1, 1)
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_DONE_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_BUF3_NONE_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_BUF3_NONE_STICKY_M GENMASK(0, 0)
#define RTE_INB_RD_ACTION_STICKY_BITS_RD_ACTION_BUF3_NONE_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:INB_BUF3_MISC:INB_BUF3_MISC */
#define RTE_INB_BUF3_MISC         __REG(TARGET_RTE,\
					0, 1, 9640, 0, 1, 24, 0, 0, 1, 4)

#define RTE_INB_BUF3_MISC_BUF3_ADDR(x)           ((x) & GENMASK(5, 0))
#define RTE_INB_BUF3_MISC_BUF3_ADDR_M            GENMASK(5, 0)
#define RTE_INB_BUF3_MISC_BUF3_ADDR_X(x)         ((x) & GENMASK(5, 0))

/*      RTE:INB_BUF3_MISC:INB_BUF3_STICKY_BITS */
#define RTE_INB_BUF3_STICKY_BITS  __REG(TARGET_RTE,\
					0, 1, 9640, 0, 1, 24, 4, 0, 1, 4)

#define RTE_INB_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_INB_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY_M GENMASK(3, 3)
#define RTE_INB_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_INB_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY_M GENMASK(2, 2)
#define RTE_INB_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_INB_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY_M GENMASK(1, 1)
#define RTE_INB_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_INB_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY_M GENMASK(0, 0)
#define RTE_INB_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:INB_BUF3_MISC:INB_BUF3_STATE */
#define RTE_INB_BUF3_STATE(r)     __REG(TARGET_RTE,\
					0, 1, 9640, 0, 1, 24, 8, r, 2, 4)

/*      RTE:INB_BUF3_MISC:INB_BUF3_STATE_IRQ_MASK */
#define RTE_INB_BUF3_STATE_IRQ_MASK(r) __REG(TARGET_RTE,\
					0, 1, 9640, 0, 1, 24, 16, r, 2, 4)

/*      RTE:INB_BUF3_TBL:INB_BUF3 */
#define RTE_INB_BUF3              __REG(TARGET_RTE,\
					0, 1, 7404, 0, 1, 4, 0, 0, 1, 4)

#define RTE_INB_BUF3_RD_IDX(x)                   ((x) & GENMASK(1, 0))
#define RTE_INB_BUF3_RD_IDX_M                    GENMASK(1, 0)
#define RTE_INB_BUF3_RD_IDX_X(x)                 ((x) & GENMASK(1, 0))

#define RTE_INB_BUF3_WR_IDX(x)                   (((x) << 2) & GENMASK(3, 2))
#define RTE_INB_BUF3_WR_IDX_M                    GENMASK(3, 2)
#define RTE_INB_BUF3_WR_IDX_X(x)                 (((x) & GENMASK(3, 2)) >> 2)

#define RTE_INB_BUF3_AV_IDX(x)                   (((x) << 4) & GENMASK(5, 4))
#define RTE_INB_BUF3_AV_IDX_M                    GENMASK(5, 4)
#define RTE_INB_BUF3_AV_IDX_X(x)                 (((x) & GENMASK(5, 4)) >> 4)

#define RTE_INB_BUF3_AV_NEW(x)                   (((x) << 6) & GENMASK(6, 6))
#define RTE_INB_BUF3_AV_NEW_M                    GENMASK(6, 6)
#define RTE_INB_BUF3_AV_NEW_X(x)                 (((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_BUF3_TOO_SLOW_CNT(x)             (((x) << 8) & GENMASK(11, 8))
#define RTE_INB_BUF3_TOO_SLOW_CNT_M              GENMASK(11, 8)
#define RTE_INB_BUF3_TOO_SLOW_CNT_X(x)           (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_BUF3_WR_REQ:INB_BUF3_WR_REQ */
#define RTE_INB_BUF3_WR_REQ(g)    __REG(TARGET_RTE,\
					0, 1, 12544, g, 36, 4, 0, 0, 1, 4)

#define RTE_INB_BUF3_WR_REQ_RD_IDX(x)            ((x) & GENMASK(1, 0))
#define RTE_INB_BUF3_WR_REQ_RD_IDX_M             GENMASK(1, 0)
#define RTE_INB_BUF3_WR_REQ_RD_IDX_X(x)          ((x) & GENMASK(1, 0))

#define RTE_INB_BUF3_WR_REQ_WR_IDX(x)            (((x) << 2) & GENMASK(3, 2))
#define RTE_INB_BUF3_WR_REQ_WR_IDX_M             GENMASK(3, 2)
#define RTE_INB_BUF3_WR_REQ_WR_IDX_X(x)          (((x) & GENMASK(3, 2)) >> 2)

#define RTE_INB_BUF3_WR_REQ_AV_IDX(x)            (((x) << 4) & GENMASK(5, 4))
#define RTE_INB_BUF3_WR_REQ_AV_IDX_M             GENMASK(5, 4)
#define RTE_INB_BUF3_WR_REQ_AV_IDX_X(x)          (((x) & GENMASK(5, 4)) >> 4)

#define RTE_INB_BUF3_WR_REQ_AV_NEW(x)            (((x) << 6) & GENMASK(6, 6))
#define RTE_INB_BUF3_WR_REQ_AV_NEW_M             GENMASK(6, 6)
#define RTE_INB_BUF3_WR_REQ_AV_NEW_X(x)          (((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_BUF3_WR_REQ_TOO_SLOW_CNT(x)      (((x) << 8) & GENMASK(11, 8))
#define RTE_INB_BUF3_WR_REQ_TOO_SLOW_CNT_M       GENMASK(11, 8)
#define RTE_INB_BUF3_WR_REQ_TOO_SLOW_CNT_X(x)    (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_BUF3_WR_REL:INB_BUF3_WR_REL */
#define RTE_INB_BUF3_WR_REL(g)    __REG(TARGET_RTE,\
					0, 1, 12800, g, 36, 4, 0, 0, 1, 4)

#define RTE_INB_BUF3_WR_REL_RD_IDX(x)            ((x) & GENMASK(1, 0))
#define RTE_INB_BUF3_WR_REL_RD_IDX_M             GENMASK(1, 0)
#define RTE_INB_BUF3_WR_REL_RD_IDX_X(x)          ((x) & GENMASK(1, 0))

#define RTE_INB_BUF3_WR_REL_WR_IDX(x)            (((x) << 2) & GENMASK(3, 2))
#define RTE_INB_BUF3_WR_REL_WR_IDX_M             GENMASK(3, 2)
#define RTE_INB_BUF3_WR_REL_WR_IDX_X(x)          (((x) & GENMASK(3, 2)) >> 2)

#define RTE_INB_BUF3_WR_REL_AV_IDX(x)            (((x) << 4) & GENMASK(5, 4))
#define RTE_INB_BUF3_WR_REL_AV_IDX_M             GENMASK(5, 4)
#define RTE_INB_BUF3_WR_REL_AV_IDX_X(x)          (((x) & GENMASK(5, 4)) >> 4)

#define RTE_INB_BUF3_WR_REL_AV_NEW(x)            (((x) << 6) & GENMASK(6, 6))
#define RTE_INB_BUF3_WR_REL_AV_NEW_M             GENMASK(6, 6)
#define RTE_INB_BUF3_WR_REL_AV_NEW_X(x)          (((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_BUF3_WR_REL_TOO_SLOW_CNT(x)      (((x) << 8) & GENMASK(11, 8))
#define RTE_INB_BUF3_WR_REL_TOO_SLOW_CNT_M       GENMASK(11, 8)
#define RTE_INB_BUF3_WR_REL_TOO_SLOW_CNT_X(x)    (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_FRM_DATA_CP_TBL:INB_FRM_DATA_CP_ADDRS */
#define RTE_INB_FRM_DATA_CP_ADDRS(g) __REG(TARGET_RTE,\
					0, 1, 10240, g, 32, 32, 0, 0, 1, 4)

#define RTE_INB_FRM_DATA_CP_ADDRS_FRM_DATA_CP_ADDR(x) ((x) & GENMASK(4, 0))
#define RTE_INB_FRM_DATA_CP_ADDRS_FRM_DATA_CP_ADDR_M GENMASK(4, 0)
#define RTE_INB_FRM_DATA_CP_ADDRS_FRM_DATA_CP_ADDR_X(x) ((x) & GENMASK(4, 0))

#define RTE_INB_FRM_DATA_CP_ADDRS_FRM_DATA_CTRL_ADDR(x)\
	(((x) << 16) & GENMASK(23, 16))
#define RTE_INB_FRM_DATA_CP_ADDRS_FRM_DATA_CTRL_ADDR_M GENMASK(23, 16)
#define RTE_INB_FRM_DATA_CP_ADDRS_FRM_DATA_CTRL_ADDR_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

/*      RTE:INB_FRM_DATA_CP_TBL:INB_FRM_DATA_BYTE_ADDR1 */
#define RTE_INB_FRM_DATA_BYTE_ADDR1(g) __REG(TARGET_RTE,\
					0, 1, 10240, g, 32, 32, 4, 0, 1, 4)

#define RTE_INB_FRM_DATA_BYTE_ADDR1_DG_FRM_DATA_BYTE_ADDR(x)\
	((x) & GENMASK(12, 0))
#define RTE_INB_FRM_DATA_BYTE_ADDR1_DG_FRM_DATA_BYTE_ADDR_M GENMASK(12, 0)
#define RTE_INB_FRM_DATA_BYTE_ADDR1_DG_FRM_DATA_BYTE_ADDR_X(x)\
	((x) & GENMASK(12, 0))

#define RTE_INB_FRM_DATA_BYTE_ADDR1_DG_VLD_FRM_DATA_BYTE_ADDR(x)\
	(((x) << 16) & GENMASK(28, 16))
#define RTE_INB_FRM_DATA_BYTE_ADDR1_DG_VLD_FRM_DATA_BYTE_ADDR_M GENMASK(28, 16)
#define RTE_INB_FRM_DATA_BYTE_ADDR1_DG_VLD_FRM_DATA_BYTE_ADDR_X(x)\
	(((x) & GENMASK(28, 16)) >> 16)

/*      RTE:INB_FRM_DATA_CP_TBL:INB_FRM_DATA_BYTE_ADDR2 */
#define RTE_INB_FRM_DATA_BYTE_ADDR2(g) __REG(TARGET_RTE,\
					0, 1, 10240, g, 32, 32, 8, 0, 1, 4)

#define RTE_INB_FRM_DATA_BYTE_ADDR2_DG_STATUS_FRM_DATA_BYTE_ADDR(x)\
	((x) & GENMASK(12, 0))
#define RTE_INB_FRM_DATA_BYTE_ADDR2_DG_STATUS_FRM_DATA_BYTE_ADDR_M\
	GENMASK(12, 0)
#define RTE_INB_FRM_DATA_BYTE_ADDR2_DG_STATUS_FRM_DATA_BYTE_ADDR_X(x)\
	((x) & GENMASK(12, 0))

/*      RTE:INB_FRM_DATA_CP_TBL:INB_FRM_DATA_CP_MISC */
#define RTE_INB_FRM_DATA_CP_MISC(g) __REG(TARGET_RTE,\
					0, 1, 10240, g, 32, 32, 12, 0, 1, 4)

#define RTE_INB_FRM_DATA_CP_MISC_DG_VLD_CLR_MODE(x) ((x) & GENMASK(1, 0))
#define RTE_INB_FRM_DATA_CP_MISC_DG_VLD_CLR_MODE_M GENMASK(1, 0)
#define RTE_INB_FRM_DATA_CP_MISC_DG_VLD_CLR_MODE_X(x) ((x) & GENMASK(1, 0))

#define RTE_INB_FRM_DATA_CP_MISC_DG_VLD_SET_MODE(x) (((x) << 2) & GENMASK(3, 2))
#define RTE_INB_FRM_DATA_CP_MISC_DG_VLD_SET_MODE_M GENMASK(3, 2)
#define RTE_INB_FRM_DATA_CP_MISC_DG_VLD_SET_MODE_X(x)\
	(((x) & GENMASK(3, 2)) >> 2)

#define RTE_INB_FRM_DATA_CP_MISC_DG_VLD_ERR_MODE(x) (((x) << 4) & GENMASK(5, 4))
#define RTE_INB_FRM_DATA_CP_MISC_DG_VLD_ERR_MODE_M GENMASK(5, 4)
#define RTE_INB_FRM_DATA_CP_MISC_DG_VLD_ERR_MODE_X(x)\
	(((x) & GENMASK(5, 4)) >> 4)

#define RTE_INB_FRM_DATA_CP_MISC_DG_STATUS_CLR_MODE(x)\
	(((x) << 6) & GENMASK(7, 6))
#define RTE_INB_FRM_DATA_CP_MISC_DG_STATUS_CLR_MODE_M GENMASK(7, 6)
#define RTE_INB_FRM_DATA_CP_MISC_DG_STATUS_CLR_MODE_X(x)\
	(((x) & GENMASK(7, 6)) >> 6)

#define RTE_INB_FRM_DATA_CP_MISC_DG_STATUS_SET_MODE(x)\
	(((x) << 8) & GENMASK(9, 8))
#define RTE_INB_FRM_DATA_CP_MISC_DG_STATUS_SET_MODE_M GENMASK(9, 8)
#define RTE_INB_FRM_DATA_CP_MISC_DG_STATUS_SET_MODE_X(x)\
	(((x) & GENMASK(9, 8)) >> 8)

#define RTE_INB_FRM_DATA_CP_MISC_DG_STATUS_ERR_MODE(x)\
	(((x) << 10) & GENMASK(11, 10))
#define RTE_INB_FRM_DATA_CP_MISC_DG_STATUS_ERR_MODE_M GENMASK(11, 10)
#define RTE_INB_FRM_DATA_CP_MISC_DG_STATUS_ERR_MODE_X(x)\
	(((x) & GENMASK(11, 10)) >> 10)

#define RTE_INB_FRM_DATA_CP_MISC_SOF(x)          (((x) << 12) & GENMASK(12, 12))
#define RTE_INB_FRM_DATA_CP_MISC_SOF_M           GENMASK(12, 12)
#define RTE_INB_FRM_DATA_CP_MISC_SOF_X(x)        (((x) & GENMASK(12, 12)) >> 12)

#define RTE_INB_FRM_DATA_CP_MISC_EOF(x)          (((x) << 13) & GENMASK(13, 13))
#define RTE_INB_FRM_DATA_CP_MISC_EOF_M           GENMASK(13, 13)
#define RTE_INB_FRM_DATA_CP_MISC_EOF_X(x)        (((x) & GENMASK(13, 13)) >> 13)

#define RTE_INB_FRM_DATA_CP_MISC_LAST_FRM_TX_CNT(x)\
	(((x) << 14) & GENMASK(14, 14))
#define RTE_INB_FRM_DATA_CP_MISC_LAST_FRM_TX_CNT_M GENMASK(14, 14)
#define RTE_INB_FRM_DATA_CP_MISC_LAST_FRM_TX_CNT_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define RTE_INB_FRM_DATA_CP_MISC_STATE_STICKY_ENA(x)\
	(((x) << 15) & GENMASK(15, 15))
#define RTE_INB_FRM_DATA_CP_MISC_STATE_STICKY_ENA_M GENMASK(15, 15)
#define RTE_INB_FRM_DATA_CP_MISC_STATE_STICKY_ENA_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

/*      RTE:INB_FRM_DATA_CP_TBL:INB_FRM_DATA_CP_STICKY_BITS */
#define RTE_INB_FRM_DATA_CP_STICKY_BITS(g) __REG(TARGET_RTE,\
					0, 1, 10240, g, 32, 32, 16, 0, 1, 4)

#define RTE_INB_FRM_DATA_CP_STICKY_BITS_FRM_TXING_AT_START_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_FRM_TXING_AT_START_STICKY_M\
	GENMASK(4, 4)
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_FRM_TXING_AT_START_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_INB_FRM_DATA_CP_STICKY_BITS_FRM_TXING_AT_END_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_FRM_TXING_AT_END_STICKY_M GENMASK(3, 3)
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_FRM_TXING_AT_END_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_FRM_DATA_CP_STICKY_BITS_SAME_FRM_TX_CNT_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_SAME_FRM_TX_CNT_STICKY_M GENMASK(2, 2)
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_SAME_FRM_TX_CNT_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_FRM_DATA_CP_STICKY_BITS_FRM_UPDATING_ON_SOF_ERR_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_FRM_UPDATING_ON_SOF_ERR_STICKY_M\
	GENMASK(1, 1)
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_FRM_UPDATING_ON_SOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_FRM_DATA_CP_STICKY_BITS_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY_M\
	GENMASK(0, 0)
#define RTE_INB_FRM_DATA_CP_STICKY_BITS_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY_X(x)\
	((x) & GENMASK(0, 0))


#endif /* _LAN9662_REGS_H_ */
