{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 15:43:39 2020 " "Info: Processing started: Thu Oct 08 15:43:39 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dff_async -c dff_async --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dff_async -c dff_async --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 4 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0}
{ "Info" "ITDB_TSU_RESULT" "q~reg0 data clk 2.243 ns register " "Info: tsu for register \"q~reg0\" (data pin = \"data\", clock pin = \"clk\") is 2.243 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.644 ns + Longest pin register " "Info: + Longest pin to register delay is 4.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns data 1 PIN PIN_W21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_W21; Fanout = 1; PIN Node = 'data'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "" { data } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.187 ns) + CELL(0.223 ns) 4.644 ns q~reg0 2 REG LC_X1_Y2_N6 1 " "Info: 2: + IC(3.187 ns) + CELL(0.223 ns) = 4.644 ns; Loc. = LC_X1_Y2_N6; Fanout = 1; REG Node = 'q~reg0'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "3.410 ns" { data q~reg0 } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns 31.37 % " "Info: Total cell delay = 1.457 ns ( 31.37 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns 68.63 % " "Info: Total interconnect delay = 3.187 ns ( 68.63 % )" {  } {  } 0}  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "4.644 ns" { data q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.644 ns" { data data~out0 q~reg0 } { 0.000ns 0.000ns 3.187ns } { 0.000ns 1.234ns 0.223ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.411 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns clk 1 CLK PIN_W22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_W22; Fanout = 1; CLK Node = 'clk'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "" { clk } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.542 ns) 2.411 ns q~reg0 2 REG LC_X1_Y2_N6 1 " "Info: 2: + IC(0.635 ns) + CELL(0.542 ns) = 2.411 ns; Loc. = LC_X1_Y2_N6; Fanout = 1; REG Node = 'q~reg0'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "1.177 ns" { clk q~reg0 } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns 73.66 % " "Info: Total cell delay = 1.776 ns ( 73.66 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.635 ns 26.34 % " "Info: Total interconnect delay = 0.635 ns ( 26.34 % )" {  } {  } 0}  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "2.411 ns" { clk q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.411 ns" { clk clk~out0 q~reg0 } { 0.000ns 0.000ns 0.635ns } { 0.000ns 1.234ns 0.542ns } } }  } 0}  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "4.644 ns" { data q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.644 ns" { data data~out0 q~reg0 } { 0.000ns 0.000ns 3.187ns } { 0.000ns 1.234ns 0.223ns } } } { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "2.411 ns" { clk q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.411 ns" { clk clk~out0 q~reg0 } { 0.000ns 0.000ns 0.635ns } { 0.000ns 1.234ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q q~reg0 6.093 ns register " "Info: tco from clock \"clk\" to destination pin \"q\" through register \"q~reg0\" is 6.093 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.411 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns clk 1 CLK PIN_W22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_W22; Fanout = 1; CLK Node = 'clk'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "" { clk } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.542 ns) 2.411 ns q~reg0 2 REG LC_X1_Y2_N6 1 " "Info: 2: + IC(0.635 ns) + CELL(0.542 ns) = 2.411 ns; Loc. = LC_X1_Y2_N6; Fanout = 1; REG Node = 'q~reg0'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "1.177 ns" { clk q~reg0 } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns 73.66 % " "Info: Total cell delay = 1.776 ns ( 73.66 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.635 ns 26.34 % " "Info: Total interconnect delay = 0.635 ns ( 26.34 % )" {  } {  } 0}  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "2.411 ns" { clk q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.411 ns" { clk clk~out0 q~reg0 } { 0.000ns 0.000ns 0.635ns } { 0.000ns 1.234ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.526 ns + Longest register pin " "Info: + Longest register to pin delay is 3.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q~reg0 1 REG LC_X1_Y2_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y2_N6; Fanout = 1; REG Node = 'q~reg0'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "" { q~reg0 } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(2.376 ns) 3.526 ns q 2 PIN PIN_U20 0 " "Info: 2: + IC(1.150 ns) + CELL(2.376 ns) = 3.526 ns; Loc. = PIN_U20; Fanout = 0; PIN Node = 'q'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "3.526 ns" { q~reg0 q } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns 67.39 % " "Info: Total cell delay = 2.376 ns ( 67.39 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns 32.61 % " "Info: Total interconnect delay = 1.150 ns ( 32.61 % )" {  } {  } 0}  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "3.526 ns" { q~reg0 q } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.526 ns" { q~reg0 q } { 0.000ns 1.150ns } { 0.000ns 2.376ns } } }  } 0}  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "2.411 ns" { clk q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.411 ns" { clk clk~out0 q~reg0 } { 0.000ns 0.000ns 0.635ns } { 0.000ns 1.234ns 0.542ns } } } { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "3.526 ns" { q~reg0 q } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.526 ns" { q~reg0 q } { 0.000ns 1.150ns } { 0.000ns 2.376ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "q~reg0 data clk -2.133 ns register " "Info: th for register \"q~reg0\" (data pin = \"data\", clock pin = \"clk\") is -2.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.411 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns clk 1 CLK PIN_W22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_W22; Fanout = 1; CLK Node = 'clk'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "" { clk } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.542 ns) 2.411 ns q~reg0 2 REG LC_X1_Y2_N6 1 " "Info: 2: + IC(0.635 ns) + CELL(0.542 ns) = 2.411 ns; Loc. = LC_X1_Y2_N6; Fanout = 1; REG Node = 'q~reg0'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "1.177 ns" { clk q~reg0 } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns 73.66 % " "Info: Total cell delay = 1.776 ns ( 73.66 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.635 ns 26.34 % " "Info: Total interconnect delay = 0.635 ns ( 26.34 % )" {  } {  } 0}  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "2.411 ns" { clk q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.411 ns" { clk clk~out0 q~reg0 } { 0.000ns 0.000ns 0.635ns } { 0.000ns 1.234ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.644 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns data 1 PIN PIN_W21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_W21; Fanout = 1; PIN Node = 'data'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "" { data } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.187 ns) + CELL(0.223 ns) 4.644 ns q~reg0 2 REG LC_X1_Y2_N6 1 " "Info: 2: + IC(3.187 ns) + CELL(0.223 ns) = 4.644 ns; Loc. = LC_X1_Y2_N6; Fanout = 1; REG Node = 'q~reg0'" {  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "3.410 ns" { data q~reg0 } "NODE_NAME" } "" } } { "dff_async.vhd" "" { Text "Z:/dff_async/dff_async.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns 31.37 % " "Info: Total cell delay = 1.457 ns ( 31.37 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns 68.63 % " "Info: Total interconnect delay = 3.187 ns ( 68.63 % )" {  } {  } 0}  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "4.644 ns" { data q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.644 ns" { data data~out0 q~reg0 } { 0.000ns 0.000ns 3.187ns } { 0.000ns 1.234ns 0.223ns } } }  } 0}  } { { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "2.411 ns" { clk q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.411 ns" { clk clk~out0 q~reg0 } { 0.000ns 0.000ns 0.635ns } { 0.000ns 1.234ns 0.542ns } } } { "Z:/dff_async/db/dff_async_cmp.qrpt" "" { Report "Z:/dff_async/db/dff_async_cmp.qrpt" Compiler "dff_async" "UNKNOWN" "V1" "Z:/dff_async/db/dff_async.quartus_db" { Floorplan "Z:/dff_async/" "" "4.644 ns" { data q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.644 ns" { data data~out0 q~reg0 } { 0.000ns 0.000ns 3.187ns } { 0.000ns 1.234ns 0.223ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 15:43:39 2020 " "Info: Processing ended: Thu Oct 08 15:43:39 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
