$date
	Fri Nov 10 15:03:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! soup $end
$var wire 1 " coffee $end
$var reg 1 # c $end
$var reg 1 $ m $end
$var reg 1 % s $end
$var integer 32 & i [31:0] $end
$scope module a $end
$var wire 1 # coffe_button $end
$var wire 1 $ money $end
$var wire 1 % soup_button $end
$var reg 1 " coffee $end
$var reg 1 ! soup $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#10
1%
b1 &
#20
1$
0%
b10 &
#30
1!
1%
b11 &
#40
0!
1#
0$
0%
b100 &
#50
1%
b101 &
#60
1"
1$
0%
b110 &
#70
1!
0"
1%
b111 &
#80
b1000 &
