<def f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='79' ll='85' type='void llvm::LivePhysRegs::addReg(llvm::MCPhysReg Reg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='78'>/// Adds a physical register and all its sub-registers to the set.</doc>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='62' u='c' c='_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='111' u='c' c='_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='160' u='c' c='_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='166' u='c' c='_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='176' u='c' c='_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='204' u='c' c='_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='225' u='c' c='_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOutliner.cpp' l='692' u='c' c='_ZN12_GLOBAL__N_115MachineOutliner22createOutlinedFunctionERN4llvm6ModuleERNS1_8outliner16OutlinedFunctionERNS_17InstructionMapperEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1108' u='c' c='_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='541' u='c' c='_ZL32findScratchNonCalleeSaveRegisterPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='42' u='c' c='_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='177' u='c' c='_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='973' u='c' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1020' u='c' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1021' u='c' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1314' u='c' c='_ZNK4llvm15SIFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='694' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='663' u='c' c='_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb'/>
