;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD 1, 20
	MOV -5, <-80
	JMZ -4, @-20
	JMZ -4, @-20
	ADD #10, 30
	JMZ @-13, 2
	SLT 1, 20
	SUB @127, 106
	SPL 300, -20
	CMP @124, 106
	SUB 10, 20
	SUB @20, @0
	ADD 130, 9
	ADD #10, 30
	SPL 0, <-2
	SPL @130, 20
	MOV -7, <-20
	JMZ -4, @-20
	SUB @0, -74
	JMP <121, 106
	SUB 125, 106
	SUB 2, -0
	SPL 0, <-2
	JMZ -136, 720
	MOV -4, <-20
	SUB @20, @0
	SUB @-6, -904
	SUB @0, @2
	ADD 270, 60
	ADD #10, 30
	MOV -4, <-20
	SUB -29, 5
	SUB -29, 5
	CMP @20, @0
	SUB @0, @2
	SUB -29, 5
	MOV -1, <-20
	SPL -136, 720
	SUB -29, 5
	CMP @20, @0
	SPL 0, <-2
	CMP -207, <-120
	SUB @124, 106
	MOV -1, <-20
	DJN -1, @-20
	SUB @20, @0
	JMZ -136, 720
