[submodule "hw/chisel/src/main/resources/verilog-axi"]
	path = hw/chisel/src/main/resources/verilog-axi
	url = https://github.com/alexforencich/verilog-axi.git
