{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526544326896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526544326896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 17:05:26 2018 " "Processing started: Thu May 17 17:05:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526544326896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526544326896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off segment -c segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off segment -c segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526544326896 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526544327130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a segment.v(3) " "Verilog HDL Declaration information at segment.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526544327177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b segment.v(3) " "Verilog HDL Declaration information at segment.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526544327177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c segment.v(3) " "Verilog HDL Declaration information at segment.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526544327177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d segment.v(3) " "Verilog HDL Declaration information at segment.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526544327177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526544327177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526544327177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "segment " "Elaborating entity \"segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526544327208 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "com\[0\] VCC " "Pin \"com\[0\]\" is stuck at VCC" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526544327520 "|segment|com[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[1\] VCC " "Pin \"com\[1\]\" is stuck at VCC" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526544327520 "|segment|com[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[2\] VCC " "Pin \"com\[2\]\" is stuck at VCC" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526544327520 "|segment|com[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[3\] VCC " "Pin \"com\[3\]\" is stuck at VCC" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526544327520 "|segment|com[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[4\] VCC " "Pin \"com\[4\]\" is stuck at VCC" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526544327520 "|segment|com[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[5\] VCC " "Pin \"com\[5\]\" is stuck at VCC" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526544327520 "|segment|com[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[6\] VCC " "Pin \"com\[6\]\" is stuck at VCC" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526544327520 "|segment|com[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[7\] GND " "Pin \"com\[7\]\" is stuck at GND" {  } { { "segment.v" "" { Text "C:/Users/35-325/Desktop/segment/segment.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526544327520 "|segment|com[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526544327520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/35-325/Desktop/segment/output_files/segment.map.smsg " "Generated suppressed messages file C:/Users/35-325/Desktop/segment/output_files/segment.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526544327567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526544327629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526544327629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526544327661 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526544327661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526544327661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526544327661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526544327661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 17:05:27 2018 " "Processing ended: Thu May 17 17:05:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526544327661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526544327661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526544327661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526544327661 ""}
