#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Jan 15 16:46:08 2018
# Process ID: 18352
# Log file: /media/cse/UBUNTU 16_0/CS220/Lab_1.2/full_ader_schematic/planAhead_run_4/planAhead.log
# Journal file: /media/cse/UBUNTU 16_0/CS220/Lab_1.2/full_ader_schematic/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source {/media/cse/UBUNTU 16_0/CS220/Lab_1.2/full_ader_schematic/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin L13 [get_ports {x[1]}]
endgroup
set_property iostandard LVTTL [get_ports [list {x[1]}]]
startgroup
set_property package_pin L14 [get_ports {x[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {x[0]}]]
startgroup
set_property package_pin H18 [get_ports {y[1]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {y[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {y[1]}]]
set_property iostandard LVTTL [get_ports [list {y[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {z[1]} {z[0]}]]
set_property pulltype PULLUP [get_ports [list {x[1]} {x[0]}]]
set_property pulltype PULLUP [get_ports [list {y[1]} {y[0]}]]
startgroup
set_property package_pin F12 [get_ports {z[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {z[1]}]
endgroup
set_property iostandard LVTTL [get_ports [list {z[1]} {z[0]}]]
set_property drive 8 [get_ports [list {z[1]} {z[0]}]]
startgroup
set_property package_pin E11 [get_ports carry]
endgroup
set_property iostandard LVCMOS25 [get_ports [list carry]]
set_property iostandard LVTTL [get_ports [list carry]]
set_property drive 8 [get_ports [list carry]]
save_constraints
