
        digraph A {
          graph [splines=true, overlap=prism];#          nVerF [sha&e=box, label="Verilog frontend"];
          nVhdF2 [shape=box, label="VHDL frontend", style=dotted];
          nVhdF [shape=box, label="Yodl", color=red];
          nIlangF [shape=box, label="Ilang frontend"];
          nOtherF [shape=box, label="Other frontends"];

          nVerB [shape=box, label="Verilog backend"];
          nIlangB [shape=box, label="Ilang backend"];
          {
          }
        }
