Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 15 17:58:27 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   140 |
|    Minimum number of control sets                        |   140 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   753 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   140 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |   102 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              97 |           46 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2230 |          817 |
| Yes          | Yes                   | No                     |              82 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                       Enable Signal                      |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  pclk_IBUF_BUFG          |                                                          |                                          |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG           |                                                          |                                          |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_out1 |                                                          |                                          |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_SCCB/U_SCCB_CONTROLLER/FSM_sequential_state[4]_i_1_n_0 | U_RED_TRACKER_MANUAL/reset               |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_SPI/u_spi/bit_cnt[5]_i_1_n_0                           | U_RED_TRACKER_MANUAL/reset               |                3 |              6 |         2.00 |
|  pclk_IBUF_BUFG          | U_OV7670_MEM_CONTROLLER/pixelData[15]                    | U_RED_TRACKER_MANUAL/reset               |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG           | U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_buffer_next | U_RED_TRACKER_MANUAL/reset               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG           | U_ps2_keyboard_only_top/U_PS2_RX_KEYBOARD/rx_data_next   | U_RED_TRACKER_MANUAL/reset               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG           | U_SCCB/U_SCCB_CONTROLLER/sccb_addr_next                  | U_RED_TRACKER_MANUAL/reset               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG           | U_SCCB/U_SCCB_CONTROLLER/tx_data_next                    | U_RED_TRACKER_MANUAL/reset               |                3 |              8 |         2.67 |
|  pclk_IBUF_BUFG          | U_OV7670_MEM_CONTROLLER/pixelData[7]                     | U_RED_TRACKER_MANUAL/reset               |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_22[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_17[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_18[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_37[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_AUTO/aim_x[9]_i_1_n_0                      | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_AUTO/aim_y[9]_i_1_n_0                      | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_43[0] | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[0][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[7][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[8][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[9][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all__0                        | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[6][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[0][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[10][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[11][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[12][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[13][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[14][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[1][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[2][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[3][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[4][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_y_all[5][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_47[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[10][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[11][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[12][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[13][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[14][9]_i_1_n_0            | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[1][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[2][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[3][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[4][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[5][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[6][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[7][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[8][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all[9][9]_i_1_n_0             | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/aim_x_all                           | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/vsync_d_reg_2[0]           | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_48[0] | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_57[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_23[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_27[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_38[0] | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/E[0]                       | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_28[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_32[0] | U_RED_TRACKER_MANUAL/reset               |                9 |             10 |         1.11 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_18[0]     | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_42[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_62[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_8[0]      | U_RED_TRACKER_MANUAL/reset               |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_19[0]     | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_9[0]      | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_63[0] | U_RED_TRACKER_MANUAL/reset               |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_68[0] | U_RED_TRACKER_MANUAL/reset               |                7 |             10 |         1.43 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_69[0] | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_14[0]     | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_33[0] | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_4[0]      | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_3[0]      | U_RED_TRACKER_MANUAL/reset               |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_13[0]     | U_RED_TRACKER_MANUAL/reset               |                7 |             10 |         1.43 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_13[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_52[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_53[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_58[0] | U_RED_TRACKER_MANUAL/reset               |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_12[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/vsync_d_reg_4[0]           | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_29[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             11 |         1.83 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_24[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             11 |         1.83 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_59[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_15[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_40[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             11 |         1.83 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_34[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_6[0]      | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/vsync_d_reg_1[0]           | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_21[0]     | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_45[0] | U_RED_TRACKER_MANUAL/reset               |                3 |             11 |         3.67 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_20[0]     | U_RED_TRACKER_MANUAL/reset               |                6 |             11 |         1.83 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_10[0]     | U_RED_TRACKER_MANUAL/reset               |                7 |             11 |         1.57 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_16[0]     | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_49[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_71[0] | U_RED_TRACKER_MANUAL/reset               |                7 |             11 |         1.57 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_15[0]     | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_5[0]      | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_35[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_60[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_30[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_50[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_39[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             11 |         1.83 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_64[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             11 |         1.83 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_65[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_70[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_11[0]     | U_RED_TRACKER_MANUAL/reset               |                3 |             11 |         3.67 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_44[0] | U_RED_TRACKER_MANUAL/reset               |                3 |             11 |         3.67 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_14[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             11 |         1.83 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_25[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_20[0] | U_RED_TRACKER_MANUAL/reset               |                3 |             11 |         3.67 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_19[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_54[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_55[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG           | U_FND/U_CNT_4/U_fnd_tick_gen/E[0]                        | U_RED_TRACKER_MANUAL/reset               |                4 |             14 |         3.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/vsync_d_reg_3[0]           | U_RED_TRACKER_MANUAL/reset               |                4 |             17 |         4.25 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_12[0]     | U_RED_TRACKER_MANUAL/reset               |                4 |             17 |         4.25 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_41[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             17 |         4.25 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_51[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_56[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_17[0]     | U_RED_TRACKER_MANUAL/reset               |                4 |             17 |         4.25 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_22[0]     | U_RED_TRACKER_MANUAL/reset               |                6 |             17 |         2.83 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_36[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_61[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_46[0] | U_RED_TRACKER_MANUAL/reset               |                4 |             17 |         4.25 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[5]_7[0]      | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_16[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_26[0] | U_RED_TRACKER_MANUAL/reset               |                6 |             17 |         2.83 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_66[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_72[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_21[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/h_counter_reg[9]_rep_31[0] | U_RED_TRACKER_MANUAL/reset               |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_AUTO/lost_counter[0]_i_1_n_0               | U_RED_TRACKER_MANUAL/reset               |                7 |             27 |         3.86 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_MANUAL/target_cnt[0]_i_1_n_0               | U_RED_TRACKER_MANUAL/reset               |                7 |             27 |         3.86 |
|  u_clk_wiz/inst/clk_out1 | U_SPI/u_spi/tx_shift[30]_i_1_n_0                         | U_RED_TRACKER_MANUAL/reset               |                4 |             30 |         7.50 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/v_counter                  | U_RED_TRACKER_MANUAL/reset               |               21 |             37 |         1.76 |
|  u_clk_wiz/inst/clk_out1 | U_RED_TRACKER_AUTO/x_min_out[11]_i_1_n_0                 | U_RED_TRACKER_MANUAL/reset               |               18 |             42 |         2.33 |
|  pclk_IBUF_BUFG          | U_OV7670_MEM_CONTROLLER/wAddr[0]_i_2_n_0                 | U_OV7670_MEM_CONTROLLER/wAddr[0]_i_1_n_0 |               14 |             45 |         3.21 |
|  clk_IBUF_BUFG           |                                                          | U_RED_TRACKER_MANUAL/reset               |               18 |             52 |         2.89 |
|  u_clk_wiz/inst/clk_out1 |                                                          | U_RED_TRACKER_MANUAL/reset               |               33 |             59 |         1.79 |
|  u_clk_wiz/inst/clk_out1 | U_VGA_SYNCHER/U_PIXEL_COUNTER/vsync_d_reg                | U_RED_TRACKER_MANUAL/reset               |              276 |            688 |         2.49 |
+--------------------------+----------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+


