/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Tue Oct  3 07:48:19 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 8

#Path 1
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[1].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[1].R[0] (dffre)                                           0.366     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[1].C[0] (dffre)                                           0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 2
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[21].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[21].R[0] (dffre)                                          0.366     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[21].C[0] (dffre)                                          0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 3
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[27].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[27].R[0] (dffre)                                          0.366     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[27].C[0] (dffre)                                          0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 4
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[12].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[12].R[0] (dffre)                                          0.366     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[12].C[0] (dffre)                                          0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 5
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[11].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[11].R[0] (dffre)                                          0.366     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[11].C[0] (dffre)                                          0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 6
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[10].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[10].R[0] (dffre)                                          0.366     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[10].C[0] (dffre)                                          0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 7
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[29].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[29].R[0] (dffre)                                          0.366     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[29].C[0] (dffre)                                          0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 8
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[8].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[8].R[0] (dffre)                                           0.366     0.366
data arrival time                                                          0.366

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[8].C[0] (dffre)                                           0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.366
--------------------------------------------------------------------------------
slack (MET)                                                                0.375


#Path 9
Startpoint: HRDATA[27].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[27].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[27].C[0] (dffre)                                          0.019     0.019
HRDATA[27].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[27].outpad[0] (.output)                               0.357     0.405
data arrival time                                                          0.405

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.405
--------------------------------------------------------------------------------
slack (MET)                                                                0.405


#Path 10
Startpoint: HRDATA[2].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[2].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[2].C[0] (dffre)                                           0.019     0.019
HRDATA[2].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[2].outpad[0] (.output)                                0.357     0.405
data arrival time                                                          0.405

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.405
--------------------------------------------------------------------------------
slack (MET)                                                                0.405


#Path 11
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[4].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[4].R[0] (dffre)                                           0.427     0.427
data arrival time                                                          0.427

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[4].C[0] (dffre)                                           0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.427
--------------------------------------------------------------------------------
slack (MET)                                                                0.436


#Path 12
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[3].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[3].R[0] (dffre)                                           0.427     0.427
data arrival time                                                          0.427

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[3].C[0] (dffre)                                           0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.427
--------------------------------------------------------------------------------
slack (MET)                                                                0.436


#Path 13
Startpoint: HWDATA[29].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][29].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[29].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[2][29].D[0] (dffre)                                 0.431     0.431
data arrival time                                                          0.431

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][29].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.431
--------------------------------------------------------------------------------
slack (MET)                                                                0.440


#Path 14
Startpoint: HWDATA[28].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][28].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[28].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[0][28].D[0] (dffre)                                 0.449     0.449
data arrival time                                                          0.449

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][28].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.449
--------------------------------------------------------------------------------
slack (MET)                                                                0.458


#Path 15
Startpoint: HWDATA[28].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][28].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[28].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[2][28].D[0] (dffre)                                 0.449     0.449
data arrival time                                                          0.449

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][28].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.449
--------------------------------------------------------------------------------
slack (MET)                                                                0.458


#Path 16
Startpoint: HRDATA[30].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[30].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[30].C[0] (dffre)                                          0.019     0.019
HRDATA[30].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[30].outpad[0] (.output)                               0.415     0.463
data arrival time                                                          0.463

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.463
--------------------------------------------------------------------------------
slack (MET)                                                                0.463


#Path 17
Startpoint: HRDATA[22].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[22].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[22].C[0] (dffre)                                          0.019     0.019
HRDATA[22].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[22].outpad[0] (.output)                               0.415     0.463
data arrival time                                                          0.463

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.463
--------------------------------------------------------------------------------
slack (MET)                                                                0.463


#Path 18
Startpoint: HWDATA[27].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][27].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[27].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[0][27].D[0] (dffre)                                 0.489     0.489
data arrival time                                                          0.489

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][27].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.489
--------------------------------------------------------------------------------
slack (MET)                                                                0.498


#Path 19
Startpoint: HRDATA[6].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[6].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[6].C[0] (dffre)                                           0.019     0.019
HRDATA[6].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[6].outpad[0] (.output)                                0.473     0.521
data arrival time                                                          0.521

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.521
--------------------------------------------------------------------------------
slack (MET)                                                                0.521


#Path 20
Startpoint: HRDATA[4].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[4].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[4].C[0] (dffre)                                           0.019     0.019
HRDATA[4].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[4].outpad[0] (.output)                                0.473     0.521
data arrival time                                                          0.521

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.521
--------------------------------------------------------------------------------
slack (MET)                                                                0.521


#Path 21
Startpoint: HRDATA[26].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[26].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[26].C[0] (dffre)                                          0.019     0.019
HRDATA[26].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[26].outpad[0] (.output)                               0.473     0.521
data arrival time                                                          0.521

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.521
--------------------------------------------------------------------------------
slack (MET)                                                                0.521


#Path 22
Startpoint: HRDATA[29].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[29].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[29].C[0] (dffre)                                          0.019     0.019
HRDATA[29].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[29].outpad[0] (.output)                               0.473     0.521
data arrival time                                                          0.521

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.521
--------------------------------------------------------------------------------
slack (MET)                                                                0.521


#Path 23
Startpoint: HRDATA[8].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[8].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[8].C[0] (dffre)                                           0.019     0.019
HRDATA[8].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[8].outpad[0] (.output)                                0.476     0.524
data arrival time                                                          0.524

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.524
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 24
Startpoint: HRDATA[3].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[3].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[3].C[0] (dffre)                                           0.019     0.019
HRDATA[3].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[3].outpad[0] (.output)                                0.476     0.524
data arrival time                                                          0.524

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.524
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 25
Startpoint: HRDATA[31].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[31].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[31].C[0] (dffre)                                          0.019     0.019
HRDATA[31].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[31].outpad[0] (.output)                               0.476     0.524
data arrival time                                                          0.524

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.524
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 26
Startpoint: HWDATA[29].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][29].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[29].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[0][29].D[0] (dffre)                                 0.520     0.520
data arrival time                                                          0.520

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][29].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.520
--------------------------------------------------------------------------------
slack (MET)                                                                0.530


#Path 27
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[19].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[19].R[0] (dffre)                                          0.546     0.546
data arrival time                                                          0.546

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[19].C[0] (dffre)                                          0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.546
--------------------------------------------------------------------------------
slack (MET)                                                                0.555


#Path 28
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[17].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[17].R[0] (dffre)                                          0.546     0.546
data arrival time                                                          0.546

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[17].C[0] (dffre)                                          0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.546
--------------------------------------------------------------------------------
slack (MET)                                                                0.555


#Path 29
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[16].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[16].R[0] (dffre)                                          0.546     0.546
data arrival time                                                          0.546

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[16].C[0] (dffre)                                          0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.546
--------------------------------------------------------------------------------
slack (MET)                                                                0.555


#Path 30
Startpoint: HWDATA[7].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][7].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[7].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[2][7].D[0] (dffre)                                  0.550     0.550
data arrival time                                                          0.550

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][7].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.550
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 31
Startpoint: HWDATA[3].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][3].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[3].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[2][3].D[0] (dffre)                                  0.550     0.550
data arrival time                                                          0.550

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][3].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.550
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 32
Startpoint: HWDATA[2].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][2].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[2].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[0][2].D[0] (dffre)                                  0.550     0.550
data arrival time                                                          0.550

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][2].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.550
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 33
Startpoint: HWDATA[31].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][31].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[31].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[3][31].D[0] (dffre)                                 0.550     0.550
data arrival time                                                          0.550

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][31].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.550
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 34
Startpoint: HWDATA[16].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][16].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[16].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[1][16].D[0] (dffre)                                 0.550     0.550
data arrival time                                                          0.550

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][16].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.550
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 35
Startpoint: HWDATA[21].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][21].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[21].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[0][21].D[0] (dffre)                                 0.550     0.550
data arrival time                                                          0.550

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][21].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.550
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 36
Startpoint: HSEL.inpad[0] (.input clocked by HCLK)
Endpoint  : we.D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HSEL.inpad[0] (.input)                                            0.000     0.000
$abc$10792$abc$3887$li2_li2.in[2] (.names)                        0.485     0.485
$abc$10792$abc$3887$li2_li2.out[0] (.names)                       0.065     0.550
we.D[0] (dffre)                                                   0.000     0.550
data arrival time                                                           0.550

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input)                                            0.000     0.000
we.C[0] (dffre)                                                   0.019     0.019
clock uncertainty                                                 0.000     0.019
cell hold time                                                   -0.028    -0.009
data required time                                                         -0.009
---------------------------------------------------------------------------------
data required time                                                          0.009
data arrival time                                                           0.550
---------------------------------------------------------------------------------
slack (MET)                                                                 0.559


#Path 37
Startpoint: HWDATA[17].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][17].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[17].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[3][17].D[0] (dffre)                                 0.571     0.571
data arrival time                                                          0.571

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][17].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.571
--------------------------------------------------------------------------------
slack (MET)                                                                0.580


#Path 38
Startpoint: HWDATA[17].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][17].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[17].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[1][17].D[0] (dffre)                                 0.571     0.571
data arrival time                                                          0.571

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][17].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.571
--------------------------------------------------------------------------------
slack (MET)                                                                0.580


#Path 39
Startpoint: HRDATA[5].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[5].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[5].C[0] (dffre)                                           0.019     0.019
HRDATA[5].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[5].outpad[0] (.output)                                0.534     0.582
data arrival time                                                          0.582

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.582
--------------------------------------------------------------------------------
slack (MET)                                                                0.582


#Path 40
Startpoint: HRDATA[9].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[9].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[9].C[0] (dffre)                                           0.019     0.019
HRDATA[9].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[9].outpad[0] (.output)                                0.534     0.582
data arrival time                                                          0.582

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.582
--------------------------------------------------------------------------------
slack (MET)                                                                0.582


#Path 41
Startpoint: HRDATA[12].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[12].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[12].C[0] (dffre)                                          0.019     0.019
HRDATA[12].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[12].outpad[0] (.output)                               0.534     0.582
data arrival time                                                          0.582

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.582
--------------------------------------------------------------------------------
slack (MET)                                                                0.582


#Path 42
Startpoint: HRDATA[14].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[14].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[14].C[0] (dffre)                                          0.019     0.019
HRDATA[14].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[14].outpad[0] (.output)                               0.534     0.582
data arrival time                                                          0.582

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.582
--------------------------------------------------------------------------------
slack (MET)                                                                0.582


#Path 43
Startpoint: HRDATA[18].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[18].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[18].C[0] (dffre)                                          0.019     0.019
HRDATA[18].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[18].outpad[0] (.output)                               0.534     0.582
data arrival time                                                          0.582

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.582
--------------------------------------------------------------------------------
slack (MET)                                                                0.582


#Path 44
Startpoint: HRDATA[15].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[15].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[15].C[0] (dffre)                                          0.019     0.019
HRDATA[15].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[15].outpad[0] (.output)                               0.534     0.582
data arrival time                                                          0.582

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.582
--------------------------------------------------------------------------------
slack (MET)                                                                0.582


#Path 45
Startpoint: HRDATA[10].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[10].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[10].C[0] (dffre)                                          0.019     0.019
HRDATA[10].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[10].outpad[0] (.output)                               0.537     0.585
data arrival time                                                          0.585

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.585
--------------------------------------------------------------------------------
slack (MET)                                                                0.585


#Path 46
Startpoint: HRDATA[25].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[25].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[25].C[0] (dffre)                                          0.019     0.019
HRDATA[25].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[25].outpad[0] (.output)                               0.537     0.585
data arrival time                                                          0.585

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.585
--------------------------------------------------------------------------------
slack (MET)                                                                0.585


#Path 47
Startpoint: HRDATA[24].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[24].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[24].C[0] (dffre)                                          0.019     0.019
HRDATA[24].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[24].outpad[0] (.output)                               0.537     0.585
data arrival time                                                          0.585

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.585
--------------------------------------------------------------------------------
slack (MET)                                                                0.585


#Path 48
Startpoint: HRDATA[1].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[1].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[1].C[0] (dffre)                                           0.019     0.019
HRDATA[1].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[1].outpad[0] (.output)                                0.537     0.585
data arrival time                                                          0.585

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.585
--------------------------------------------------------------------------------
slack (MET)                                                                0.585


#Path 49
Startpoint: HRDATA[19].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[19].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[19].C[0] (dffre)                                          0.019     0.019
HRDATA[19].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[19].outpad[0] (.output)                               0.537     0.585
data arrival time                                                          0.585

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.585
--------------------------------------------------------------------------------
slack (MET)                                                                0.585


#Path 50
Startpoint: HRDATA[13].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[13].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[13].C[0] (dffre)                                          0.019     0.019
HRDATA[13].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[13].outpad[0] (.output)                               0.537     0.585
data arrival time                                                          0.585

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.585
--------------------------------------------------------------------------------
slack (MET)                                                                0.585


#Path 51
Startpoint: HWDATA[11].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][11].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[11].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[1][11].D[0] (dffre)                                 0.578     0.578
data arrival time                                                          0.578

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][11].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.578
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 52
Startpoint: HWDATA[11].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][11].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[11].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[0][11].D[0] (dffre)                                 0.578     0.578
data arrival time                                                          0.578

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][11].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.578
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 53
Startpoint: HWDATA[27].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][27].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[27].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[2][27].D[0] (dffre)                                 0.578     0.578
data arrival time                                                          0.578

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][27].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.578
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 54
Startpoint: HWDATA[11].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][11].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[11].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[2][11].D[0] (dffre)                                 0.578     0.578
data arrival time                                                          0.578

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][11].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.578
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 55
Startpoint: HWDATA[22].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][22].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[22].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[1][22].D[0] (dffre)                                 0.578     0.578
data arrival time                                                          0.578

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][22].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.578
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 56
Startpoint: HWDATA[11].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][11].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[11].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[3][11].D[0] (dffre)                                 0.578     0.578
data arrival time                                                          0.578

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][11].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.578
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 57
Startpoint: HRDATA[17].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[17].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[17].C[0] (dffre)                                          0.019     0.019
HRDATA[17].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[17].outpad[0] (.output)                               0.540     0.588
data arrival time                                                          0.588

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.588
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 58
Startpoint: HWDATA[10].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][10].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[10].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[1][10].D[0] (dffre)                                 0.581     0.581
data arrival time                                                          0.581

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][10].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.581
--------------------------------------------------------------------------------
slack (MET)                                                                0.591


#Path 59
Startpoint: HWDATA[10].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][10].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[10].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[0][10].D[0] (dffre)                                 0.581     0.581
data arrival time                                                          0.581

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][10].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.581
--------------------------------------------------------------------------------
slack (MET)                                                                0.591


#Path 60
Startpoint: HWDATA[10].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][10].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[10].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[2][10].D[0] (dffre)                                 0.581     0.581
data arrival time                                                          0.581

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][10].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.581
--------------------------------------------------------------------------------
slack (MET)                                                                0.591


#Path 61
Startpoint: HWDATA[10].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][10].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[10].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[3][10].D[0] (dffre)                                 0.581     0.581
data arrival time                                                          0.581

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][10].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.581
--------------------------------------------------------------------------------
slack (MET)                                                                0.591


#Path 62
Startpoint: HWDATA[4].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][4].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[4].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[2][4].D[0] (dffre)                                  0.584     0.584
data arrival time                                                          0.584

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][4].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.584
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 63
Startpoint: HWDATA[21].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][21].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[21].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[3][21].D[0] (dffre)                                 0.584     0.584
data arrival time                                                          0.584

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][21].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.584
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 64
Startpoint: HWDATA[4].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][4].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[4].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[0][4].D[0] (dffre)                                  0.584     0.584
data arrival time                                                          0.584

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][4].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.584
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 65
Startpoint: HWDATA[21].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][21].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[21].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[1][21].D[0] (dffre)                                 0.584     0.584
data arrival time                                                          0.584

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][21].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.584
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 66
Startpoint: HWDATA[25].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][25].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[25].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[3][25].D[0] (dffre)                                 0.586     0.586
data arrival time                                                          0.586

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][25].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.586
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 67
Startpoint: HWDATA[3].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][3].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[3].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[0][3].D[0] (dffre)                                  0.586     0.586
data arrival time                                                          0.586

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][3].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.586
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 68
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[2].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[2].R[0] (dffre)                                           0.607     0.607
data arrival time                                                          0.607

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[2].C[0] (dffre)                                           0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.607
--------------------------------------------------------------------------------
slack (MET)                                                                0.616


#Path 69
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[7].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[7].R[0] (dffre)                                           0.607     0.607
data arrival time                                                          0.607

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[7].C[0] (dffre)                                           0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.607
--------------------------------------------------------------------------------
slack (MET)                                                                0.616


#Path 70
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[6].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[6].R[0] (dffre)                                           0.607     0.607
data arrival time                                                          0.607

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[6].C[0] (dffre)                                           0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.607
--------------------------------------------------------------------------------
slack (MET)                                                                0.616


#Path 71
Startpoint: HRESETn.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[5].R[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HRESETn.inpad[0] (.input)                                        0.000     0.000
HRDATA[5].R[0] (dffre)                                           0.607     0.607
data arrival time                                                          0.607

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[5].C[0] (dffre)                                           0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.607
--------------------------------------------------------------------------------
slack (MET)                                                                0.616


#Path 72
Startpoint: HWDATA[7].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][7].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[7].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[3][7].D[0] (dffre)                                  0.608     0.608
data arrival time                                                          0.608

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][7].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.608
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 73
Startpoint: HWDATA[7].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][7].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[7].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[1][7].D[0] (dffre)                                  0.608     0.608
data arrival time                                                          0.608

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][7].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.608
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 74
Startpoint: HWDATA[8].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][8].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[8].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[2][8].D[0] (dffre)                                  0.608     0.608
data arrival time                                                          0.608

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][8].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.608
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 75
Startpoint: HWDATA[28].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][28].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[28].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[1][28].D[0] (dffre)                                 0.608     0.608
data arrival time                                                          0.608

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][28].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.608
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 76
Startpoint: HWDATA[8].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][8].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[8].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[0][8].D[0] (dffre)                                  0.608     0.608
data arrival time                                                          0.608

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][8].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.608
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 77
Startpoint: HWDATA[14].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][14].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[14].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[0][14].D[0] (dffre)                                 0.611     0.611
data arrival time                                                          0.611

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][14].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.611
--------------------------------------------------------------------------------
slack (MET)                                                                0.620


#Path 78
Startpoint: HWDATA[30].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][30].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[30].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[2][30].D[0] (dffre)                                 0.611     0.611
data arrival time                                                          0.611

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][30].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.611
--------------------------------------------------------------------------------
slack (MET)                                                                0.620


#Path 79
Startpoint: HWDATA[14].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][14].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[14].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[2][14].D[0] (dffre)                                 0.611     0.611
data arrival time                                                          0.611

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][14].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.611
--------------------------------------------------------------------------------
slack (MET)                                                                0.620


#Path 80
Startpoint: HWDATA[3].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][3].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[3].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[3][3].D[0] (dffre)                                  0.629     0.629
data arrival time                                                          0.629

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][3].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.629
--------------------------------------------------------------------------------
slack (MET)                                                                0.638


#Path 81
Startpoint: HWDATA[4].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][4].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[4].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[3][4].D[0] (dffre)                                  0.629     0.629
data arrival time                                                          0.629

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][4].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.629
--------------------------------------------------------------------------------
slack (MET)                                                                0.638


#Path 82
Startpoint: HWDATA[3].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][3].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[3].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[1][3].D[0] (dffre)                                  0.629     0.629
data arrival time                                                          0.629

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][3].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.629
--------------------------------------------------------------------------------
slack (MET)                                                                0.638


#Path 83
Startpoint: HWDATA[4].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][4].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[4].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[1][4].D[0] (dffre)                                  0.629     0.629
data arrival time                                                          0.629

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][4].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.629
--------------------------------------------------------------------------------
slack (MET)                                                                0.638


#Path 84
Startpoint: HRDATA[28].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[28].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[28].C[0] (dffre)                                          0.019     0.019
HRDATA[28].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[28].outpad[0] (.output)                               0.595     0.643
data arrival time                                                          0.643

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.643
--------------------------------------------------------------------------------
slack (MET)                                                                0.643


#Path 85
Startpoint: HRDATA[21].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[21].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[21].C[0] (dffre)                                          0.019     0.019
HRDATA[21].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[21].outpad[0] (.output)                               0.595     0.643
data arrival time                                                          0.643

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.643
--------------------------------------------------------------------------------
slack (MET)                                                                0.643


#Path 86
Startpoint: HRDATA[11].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[11].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[11].C[0] (dffre)                                          0.019     0.019
HRDATA[11].Q[0] (dffre) [clock-to-output]                        0.029     0.048
out:HRDATA[11].outpad[0] (.output)                               0.598     0.646
data arrival time                                                          0.646

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.646
--------------------------------------------------------------------------------
slack (MET)                                                                0.646


#Path 87
Startpoint: HRDATA[7].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[7].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[7].C[0] (dffre)                                           0.019     0.019
HRDATA[7].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[7].outpad[0] (.output)                                0.598     0.646
data arrival time                                                          0.646

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.646
--------------------------------------------------------------------------------
slack (MET)                                                                0.646


#Path 88
Startpoint: HRDATA[0].Q[0] (dffre clocked by HCLK)
Endpoint  : out:HRDATA[0].outpad[0] (.output clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
HRDATA[0].C[0] (dffre)                                           0.019     0.019
HRDATA[0].Q[0] (dffre) [clock-to-output]                         0.029     0.048
out:HRDATA[0].outpad[0] (.output)                                0.598     0.646
data arrival time                                                          0.646

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.646
--------------------------------------------------------------------------------
slack (MET)                                                                0.646


#Path 89
Startpoint: HWDATA[2].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][2].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[2].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[2][2].D[0] (dffre)                                  0.639     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][2].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 90
Startpoint: HWDATA[1].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][1].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[1].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[3][1].D[0] (dffre)                                  0.639     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][1].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 91
Startpoint: HWDATA[7].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][7].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[7].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[0][7].D[0] (dffre)                                  0.639     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][7].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 92
Startpoint: HWDATA[8].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][8].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[8].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[1][8].D[0] (dffre)                                  0.639     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][8].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 93
Startpoint: HWDATA[21].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][21].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[21].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[2][21].D[0] (dffre)                                 0.639     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][21].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 94
Startpoint: HWDATA[8].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][8].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[8].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[3][8].D[0] (dffre)                                  0.639     0.639
data arrival time                                                          0.639

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][8].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.639
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 95
Startpoint: HWDATA[28].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][28].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[28].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[3][28].D[0] (dffre)                                 0.642     0.642
data arrival time                                                          0.642

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][28].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.642
--------------------------------------------------------------------------------
slack (MET)                                                                0.651


#Path 96
Startpoint: HWDATA[6].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[2][6].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[6].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[2][6].D[0] (dffre)                                  0.645     0.645
data arrival time                                                          0.645

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[2][6].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.645
--------------------------------------------------------------------------------
slack (MET)                                                                0.654


#Path 97
Startpoint: HWDATA[6].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[0][6].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[6].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[0][6].D[0] (dffre)                                  0.645     0.645
data arrival time                                                          0.645

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[0][6].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.645
--------------------------------------------------------------------------------
slack (MET)                                                                0.654


#Path 98
Startpoint: HWDATA[22].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][22].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[22].inpad[0] (.input)                                     0.000     0.000
U_mem.memory[3][22].D[0] (dffre)                                 0.645     0.645
data arrival time                                                          0.645

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][22].C[0] (dffre)                                 0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.645
--------------------------------------------------------------------------------
slack (MET)                                                                0.654


#Path 99
Startpoint: HWDATA[2].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[1][2].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[2].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[1][2].D[0] (dffre)                                  0.647     0.647
data arrival time                                                          0.647

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[1][2].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.647
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 100
Startpoint: HWDATA[2].inpad[0] (.input clocked by HCLK)
Endpoint  : U_mem.memory[3][2].D[0] (dffre clocked by HCLK)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
HWDATA[2].inpad[0] (.input)                                      0.000     0.000
U_mem.memory[3][2].D[0] (dffre)                                  0.647     0.647
data arrival time                                                          0.647

clock HCLK (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
HCLK.inpad[0] (.input)                                           0.000     0.000
U_mem.memory[3][2].C[0] (dffre)                                  0.019     0.019
clock uncertainty                                                0.000     0.019
cell hold time                                                  -0.028    -0.009
data required time                                                        -0.009
--------------------------------------------------------------------------------
data required time                                                         0.009
data arrival time                                                          0.647
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#End of timing report
