Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 14 08:58:03 2023
| Host         : DESKTOP-2LNJS3B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov7725_udp_pc_control_sets_placed.rpt
| Design       : ov7725_udp_pc
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    55 |
|    Minimum number of control sets                        |    55 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    55 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           32 |
| No           | No                    | Yes                    |             156 |           63 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |              23 |            8 |
| Yes          | No                    | Yes                    |             791 |          248 |
| Yes          | Yes                   | No                     |              82 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                     Enable Signal                                                    |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i2c_dri_clk_BUFG                                 | u_i2c_dri/scl_i_1_n_0                                                                                                | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                1 |              1 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                      | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              3 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/ip_head_byte_num                                                                            | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                1 |              4 |
|  cam_pclk_IBUF_BUFG                               | u_cmos_capture_data/cmos_ps_cnt0                                                                                     | u_i2c_cfg/init_done_reg_0                                                                                                                          |                1 |              4 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_tx/data_cnt[4]_i_1_n_0                                                                         | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                2 |              5 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/cnt[4]_i_1_n_0                                                                              | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                2 |              5 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/real_add_cnt                                                                                | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                3 |              5 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/cnt                                                                                         | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                3 |              5 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/cnt                                                                                         | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                3 |              5 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_tx/cnt[5]_i_1_n_0                                                                              | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                4 |              6 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/ip_head[6][20]_i_1_n_0                                                                      |                                                                                                                                                    |                3 |              7 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_tx/gmii_txd[7]_i_1_n_0                                                                         | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                6 |              8 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/rec_data[25]                                                                                | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                3 |              8 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/eth_type[11]                                                                                | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                2 |              8 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/eth_type[15]_i_1_n_0                                                                        | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                2 |              8 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/op_data[15]_i_1_n_0                                                                         | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                3 |              8 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/tx_data_num0                                                                                | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                5 |              8 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/op_data[7]_i_1_n_0                                                                          | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                2 |              8 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/udp_byte_num_0[7]                                                                           | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                3 |              8 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/udp_byte_num_0[15]                                                                          | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                2 |              8 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/gmii_tx_en_i_1_n_0                                                                          | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                6 |              8 |
|  cam_pclk_IBUF_BUFG                               | u_cmos_capture_data/cmos_data_t                                                                                      | u_i2c_cfg/init_done_reg_0                                                                                                                          |                2 |              8 |
|  i2c_dri_clk_BUFG                                 | u_i2c_cfg/start_init_cnt[9]_i_1_n_0                                                                                  | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                3 |             10 |
|  u_clk_wiz_0/inst/clk_out1                        |                                                                                                                      | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                3 |             11 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk |                                                                                                                      | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                4 |             13 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                      | u_i2c_cfg/init_done_reg_0                                                                                                                          |                4 |             13 |
|  i2c_dri_clk_BUFG                                 | u_i2c_cfg/i2c_exec                                                                                                   | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                3 |             14 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/data_cnt                                                                                    | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                4 |             16 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/ip_head[2][15]_i_1_n_0                                                                      |                                                                                                                                                    |                5 |             16 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/rec_pkt_done_i_1_n_0                                                                        | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                4 |             16 |
|  cam_pclk_IBUF_BUFG                               | u_img_data_pkt/img_data_d0                                                                                           | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                5 |             16 |
|  i2c_dri_clk_BUFG                                 | u_i2c_dri/addr_t                                                                                                     | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                5 |             16 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/E[0]                                                                                        | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                5 |             16 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/data_byte_num                                                                               | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                5 |             16 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/data_cnt                                                                                    | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                5 |             18 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                4 |             20 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/check_buffer                                                                                | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                6 |             20 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/des_ip                                                                                      | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                7 |             24 |
|  cam_pclk_IBUF_BUFG                               | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                7 |             30 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_tx/E[0]                                                                                        | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               15 |             32 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/tx_done_reg_1[0]                                                                            | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               11 |             32 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_tx/ip_head[6][20]_i_1_n_0                                                                      | u_eth_top/u_arp/u_arp_rx/trig_tx_en_reg                                                                                                            |               16 |             32 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/src_ip_t[31]_i_1_n_0                                                                        | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               12 |             32 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/des_ip_t[31]_i_1_n_0                                                                        | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                7 |             32 |
|  i2c_dri_clk_BUFG                                 |                                                                                                                      | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               18 |             34 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                      | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |                9 |             37 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_udp/u_udp_rx/des_mac                                                                                     | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               10 |             48 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/E[0]                                                                                        | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               10 |             48 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/src_mac_t[47]_i_1_n_0                                                                       | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               15 |             48 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/des_mac_t[47]_i_1_n_0                                                                       | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               18 |             48 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk |                                                                                                                      |                                                                                                                                                    |               16 |             58 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk |                                                                                                                      | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               29 |             61 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                      |                                                                                                                                                    |               16 |             64 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/tx_en_d1_reg[0]                                                                             | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               20 |             80 |
|  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_tx_clk | u_eth_top/u_arp/u_arp_rx/arp_rx_done_i_1_n_0                                                                         | u_eth_top/u_arp/u_arp_rx/sys_rst_n                                                                                                                 |               22 |             81 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


