;#include <mega48.h>
;PCODE: $00000000 VOL: 0
	#ifndef __SLEEP_DEFINED__
;PCODE: $00000001 VOL: 0
	#define __SLEEP_DEFINED__
;PCODE: $00000002 VOL: 0
	.EQU __se_bit=0x01
;PCODE: $00000003 VOL: 0
	.EQU __sm_mask=0x0E
;PCODE: $00000004 VOL: 0
	.EQU __sm_adc_noise_red=0x02
;PCODE: $00000005 VOL: 0
	.EQU __sm_powerdown=0x04
;PCODE: $00000006 VOL: 0
	.EQU __sm_powersave=0x06
;PCODE: $00000007 VOL: 0
	.EQU __sm_standby=0x0C
;PCODE: $00000008 VOL: 0
	.SET power_ctrl_reg=smcr
;PCODE: $00000009 VOL: 0
	#endif
;PCODE: $0000000A VOL: 0
;PCODE: $0000000B VOL: 0
;
;// Declare your global variables here
; char d=0;
;// Timer1 output compare A interrupt service routine
;interrupt [TIM1_COMPA] void timer1_compa_isr(void)
; 0000 0007 {

	.CSEG
;PCODE: $0000000C VOL: 0
;PCODE: $0000000D VOL: 0
; 0000 0008 // Place your code here
; 0000 0009  d++;
;PCODE: $0000000E VOL: 0
; 0000 000A }
;PCODE: $0000000F VOL: 0
;PCODE: $00000010 VOL: 0
;PCODE: $00000011 VOL: 0
;interrupt [WDT] void wdt_timeout_isr(void)
; 0000 000C {
;PCODE: $00000012 VOL: 0
;PCODE: $00000013 VOL: 0
; 0000 000D // Place your code here
; 0000 000E   PORTC.2=!PORTC.2;
;PCODE: $00000014 VOL: 0
;PCODE: $00000015 VOL: 0
;PCODE: $00000016 VOL: 0
;PCODE: $00000017 VOL: 0
;PCODE: $00000018 VOL: 0
;PCODE: $00000019 VOL: 0
;PCODE: $0000001A VOL: 0
;PCODE: $0000001B VOL: 0
;PCODE: $0000001C VOL: 0
;PCODE: $0000001D VOL: 0
; 0000 000F }
;PCODE: $0000001E VOL: 0
;PCODE: $0000001F VOL: 0
;PCODE: $00000020 VOL: 0
;void main(void)
; 0000 0011 {
;PCODE: $00000021 VOL: 0
; 0000 0012 // Declare your local variables here
; 0000 0013 
; 0000 0014 // Crystal Oscillator division factor: 1
; 0000 0015 #pragma optsize-
; 0000 0016 CLKPR=(1<<CLKPCE);
;PCODE: $00000022 VOL: 0
;PCODE: $00000023 VOL: 0
; 0000 0017 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
;PCODE: $00000024 VOL: 0
;PCODE: $00000025 VOL: 0
; 0000 0018 #ifdef _OPTIMIZE_SIZE_
; 0000 0019 #pragma optsize+
; 0000 001A #endif
; 0000 001B 
; 0000 001C // Input/Output Ports initialization
; 0000 001D // Port B initialization
; 0000 001E // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=Out Bit1=Out Bit0=In
; 0000 001F DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (1<<DDB2) | (1<<DDB1) | (0<<DDB0);
;PCODE: $00000026 VOL: 0
;PCODE: $00000027 VOL: 0
; 0000 0020 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=0 Bit1=0 Bit0=T
; 0000 0021 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
;PCODE: $00000028 VOL: 0
;PCODE: $00000029 VOL: 0
; 0000 0022 
; 0000 0023 // Port C initialization
; 0000 0024 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
; 0000 0025 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (1<<DDC2) | (0<<DDC1) | (0<<DDC0);
;PCODE: $0000002A VOL: 0
;PCODE: $0000002B VOL: 0
; 0000 0026 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
; 0000 0027 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
;PCODE: $0000002C VOL: 0
;PCODE: $0000002D VOL: 0
; 0000 0028 
; 0000 0029 // Port D initialization
; 0000 002A // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
; 0000 002B DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
;PCODE: $0000002E VOL: 0
;PCODE: $0000002F VOL: 0
; 0000 002C // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
; 0000 002D PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
;PCODE: $00000030 VOL: 0
;PCODE: $00000031 VOL: 0
; 0000 002E 
; 0000 002F // Timer/Counter 0 initialization
; 0000 0030 // Clock source: System Clock
; 0000 0031 // Clock value: Timer 0 Stopped
; 0000 0032 // Mode: Normal top=0xFF
; 0000 0033 // OC0A output: Disconnected
; 0000 0034 // OC0B output: Disconnected
; 0000 0035 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
;PCODE: $00000032 VOL: 0
;PCODE: $00000033 VOL: 0
; 0000 0036 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
;PCODE: $00000034 VOL: 0
;PCODE: $00000035 VOL: 0
; 0000 0037 TCNT0=0x00;
;PCODE: $00000036 VOL: 0
;PCODE: $00000037 VOL: 0
; 0000 0038 OCR0A=0x00;
;PCODE: $00000038 VOL: 0
;PCODE: $00000039 VOL: 0
; 0000 0039 OCR0B=0x00;
;PCODE: $0000003A VOL: 0
;PCODE: $0000003B VOL: 0
; 0000 003A 
; 0000 003B // Timer/Counter 1 initialization
; 0000 003C // Clock source: System Clock
; 0000 003D // Clock value: 8000,000 kHz
; 0000 003E // Mode: Ph. correct PWM top=0x00FF
; 0000 003F // OC1A output: Non-Inverted PWM
; 0000 0040 // OC1B output: Inverted PWM
; 0000 0041 // Noise Canceler: Off
; 0000 0042 // Input Capture on Falling Edge
; 0000 0043 // Timer Period: 0,06375 ms
; 0000 0044 // Output Pulse(s):
; 0000 0045 // OC1A Period: 0,06375 ms Width: 3,75 us
; 0000 0046 // OC1B Period: 0,06375 ms Width: 0,06375 ms
; 0000 0047 // Timer1 Overflow Interrupt: Off
; 0000 0048 // Input Capture Interrupt: Off
; 0000 0049 // Compare A Match Interrupt: On
; 0000 004A // Compare B Match Interrupt: Off
; 0000 004B TCCR1A=(1<<COM1A1) | (0<<COM1A0) | (1<<COM1B1) | (1<<COM1B0) | (0<<WGM11) | (1<<WGM10);
;PCODE: $0000003C VOL: 0
;PCODE: $0000003D VOL: 0
; 0000 004C TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10);
;PCODE: $0000003E VOL: 0
;PCODE: $0000003F VOL: 0
; 0000 004D TCNT1H=0x00;
;PCODE: $00000040 VOL: 0
;PCODE: $00000041 VOL: 0
; 0000 004E TCNT1L=0x00;
;PCODE: $00000042 VOL: 0
;PCODE: $00000043 VOL: 0
; 0000 004F ICR1H=0x00;
;PCODE: $00000044 VOL: 0
;PCODE: $00000045 VOL: 0
; 0000 0050 ICR1L=0x00;
;PCODE: $00000046 VOL: 0
;PCODE: $00000047 VOL: 0
; 0000 0051 OCR1AH=0x00;
;PCODE: $00000048 VOL: 0
;PCODE: $00000049 VOL: 0
; 0000 0052 OCR1AL=100;
;PCODE: $0000004A VOL: 0
;PCODE: $0000004B VOL: 0
; 0000 0053 OCR1BH=0x00;
;PCODE: $0000004C VOL: 0
;PCODE: $0000004D VOL: 0
; 0000 0054 OCR1BL=150;
;PCODE: $0000004E VOL: 0
;PCODE: $0000004F VOL: 0
; 0000 0055 
; 0000 0056 // Timer/Counter 2 initialization
; 0000 0057 // Clock source: System Clock
; 0000 0058 // Clock value: 8000,000 kHz
; 0000 0059 // Mode: Phase correct PWM top=0xFF
; 0000 005A // OC2A output: Non-Inverted PWM
; 0000 005B // OC2B output: Inverted PWM
; 0000 005C // Timer Period: 0,06375 ms
; 0000 005D // Output Pulse(s):
; 0000 005E // OC2A Period: 0,06375 ms Width: 0 us
; 0000 005F // OC2B Period: 0,06375 ms Width: 0,06375 ms
; 0000 0060 ASSR=(0<<EXCLK) | (0<<AS2);
;PCODE: $00000050 VOL: 0
;PCODE: $00000051 VOL: 0
; 0000 0061 TCCR2A=(1<<COM2A1) | (0<<COM2A0) | (1<<COM2B1) | (1<<COM2B0) | (0<<WGM21) | (1<<WGM20);
;PCODE: $00000052 VOL: 0
;PCODE: $00000053 VOL: 0
; 0000 0062 TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (1<<CS20);
;PCODE: $00000054 VOL: 0
;PCODE: $00000055 VOL: 0
; 0000 0063 TCNT2=0x00;
;PCODE: $00000056 VOL: 0
;PCODE: $00000057 VOL: 0
; 0000 0064 OCR2A=0x00;
;PCODE: $00000058 VOL: 0
;PCODE: $00000059 VOL: 0
; 0000 0065 OCR2B=0x00;
;PCODE: $0000005A VOL: 0
;PCODE: $0000005B VOL: 0
; 0000 0066 
; 0000 0067 // Timer/Counter 0 Interrupt(s) initialization
; 0000 0068 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
;PCODE: $0000005C VOL: 0
;PCODE: $0000005D VOL: 0
; 0000 0069 
; 0000 006A // Timer/Counter 1 Interrupt(s) initialization
; 0000 006B TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (1<<OCIE1A) | (0<<TOIE1);
;PCODE: $0000005E VOL: 0
;PCODE: $0000005F VOL: 0
; 0000 006C 
; 0000 006D // Timer/Counter 2 Interrupt(s) initialization
; 0000 006E TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
;PCODE: $00000060 VOL: 0
;PCODE: $00000061 VOL: 0
; 0000 006F 
; 0000 0070 // External Interrupt(s) initialization
; 0000 0071 // INT0: Off
; 0000 0072 // INT1: Off
; 0000 0073 // Interrupt on any change on pins PCINT0-7: Off
; 0000 0074 // Interrupt on any change on pins PCINT8-14: Off
; 0000 0075 // Interrupt on any change on pins PCINT16-23: Off
; 0000 0076 EICRA=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
;PCODE: $00000062 VOL: 0
;PCODE: $00000063 VOL: 0
; 0000 0077 EIMSK=(0<<INT1) | (0<<INT0);
;PCODE: $00000064 VOL: 0
;PCODE: $00000065 VOL: 0
; 0000 0078 PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
;PCODE: $00000066 VOL: 0
;PCODE: $00000067 VOL: 0
; 0000 0079 
; 0000 007A // USART initialization
; 0000 007B // USART disabled
; 0000 007C UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
;PCODE: $00000068 VOL: 0
;PCODE: $00000069 VOL: 0
; 0000 007D 
; 0000 007E // Analog Comparator initialization
; 0000 007F // Analog Comparator: Off
; 0000 0080 // The Analog Comparator's positive input is
; 0000 0081 // connected to the AIN0 pin
; 0000 0082 // The Analog Comparator's negative input is
; 0000 0083 // connected to the AIN1 pin
; 0000 0084 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
;PCODE: $0000006A VOL: 0
;PCODE: $0000006B VOL: 0
; 0000 0085 ADCSRB=(0<<ACME);
;PCODE: $0000006C VOL: 0
;PCODE: $0000006D VOL: 0
; 0000 0086 // Digital input buffer on AIN0: On
; 0000 0087 // Digital input buffer on AIN1: On
; 0000 0088 DIDR1=(0<<AIN0D) | (0<<AIN1D);
;PCODE: $0000006E VOL: 0
;PCODE: $0000006F VOL: 0
; 0000 0089 
; 0000 008A // ADC initialization
; 0000 008B // ADC disabled
; 0000 008C ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
;PCODE: $00000070 VOL: 0
;PCODE: $00000071 VOL: 0
; 0000 008D 
; 0000 008E // SPI initialization
; 0000 008F // SPI disabled
; 0000 0090 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
;PCODE: $00000072 VOL: 0
;PCODE: $00000073 VOL: 0
; 0000 0091 
; 0000 0092 // TWI initialization
; 0000 0093 // TWI disabled
; 0000 0094 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
;PCODE: $00000074 VOL: 0
;PCODE: $00000075 VOL: 0
; 0000 0095 
; 0000 0096 // Watchdog Timer initialization
; 0000 0097 // Watchdog Timer Prescaler: OSC/2k
; 0000 0098 // Watchdog timeout action: Interrupt
; 0000 0099 #pragma optsize-
; 0000 009A WDTCSR=(0<<WDIF) | (0<<WDIE) | (0<<WDP3) | (1<<WDCE) | (0<<WDE) | (0<<WDP2) | (0<<WDP1) | (0<<WDP0);
;PCODE: $00000076 VOL: 0
;PCODE: $00000077 VOL: 0
; 0000 009B WDTCSR=(1<<WDIF) | (1<<WDIE) | (0<<WDP3) | (0<<WDCE) | (0<<WDE) | (0<<WDP2) | (0<<WDP1) | (0<<WDP0);
;PCODE: $00000078 VOL: 0
;PCODE: $00000079 VOL: 0
; 0000 009C #ifdef _OPTIMIZE_SIZE_
; 0000 009D #pragma optsize+
; 0000 009E #endif
; 0000 009F 
; 0000 00A0 // Global enable interrupts
; 0000 00A1 #asm("sei")
;PCODE: $0000007A VOL: 0
	sei
;PCODE: $0000007B VOL: 0
; 0000 00A2 
; 0000 00A3 while (1)
;PCODE: $0000007C VOL: 0
; 0000 00A4       {
; 0000 00A5       // Place your code here
; 0000 00A6 
; 0000 00A7       }
;PCODE: $0000007D VOL: 0
;PCODE: $0000007E VOL: 0
; 0000 00A8 }
;PCODE: $0000007F VOL: 0
;PCODE: $00000080 VOL: 0
;PCODE: $00000081 VOL: 0
