0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX/BCD_7_Seg/BCD_7_Seg.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX/BCD_7_Seg/BCD_7_Seg.srcs/sim_1/new/BCD_7_Seg_Tb.v,1690877129,verilog,,,,BCD_7_Seg_Tb,,,,,,,,
E:/FYP/FPGA_XILINX/BCD_7_Seg/BCD_7_Seg.srcs/sources_1/new/BCD_7_Seg.v,1690878779,verilog,,E:/FYP/FPGA_XILINX/BCD_7_Seg/BCD_7_Seg.srcs/sim_1/new/BCD_7_Seg_Tb.v,,BCD_7_Seg,,,,,,,,
