\doxysection{divisor\+\_\+top Entity Reference}
\hypertarget{classdivisor__top}{}\label{classdivisor__top}\index{divisor\_top@{divisor\_top}}
Inheritance diagram for divisor\+\_\+top\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4.000000cm]{de/d36/classdivisor__top}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__top_1_1structural}{divisor\+\_\+top.\+structural}} architecture
\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__top_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__top_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classdivisor__top_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__top_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Clock signal. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__top_a108f6801ba4104063b9d5f9286194302}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Reset signal. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__top_ab0d9464755fcd2cecd3faaf470fd5a7c}{valid}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input validation signal. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__top_a3ebc9855ae39cd9921a8b9fcddeb8e19}{ready}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output ready signal. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__top_ae4a678fe56f94dbe65485d5e6c7ffcd7}{dividend}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input dividend. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__top_a0ecf702b55cddd4aa8fdb032a18db5c8}{divisor}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input divisor. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__top_ad2e7820cc2108834b2a0e446a254f47c}{quotient}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output quotient. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__top_a4af316f013b2f9dc27a515acf3068d9f}{remainder}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output remainder. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Top-\/level entity for the divisor module. This entity interfaces with the system and handles data inputs and outputs, along with system and handshake signals. 

\doxysubsection{Member Data Documentation}
\Hypertarget{classdivisor__top_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classdivisor__top_ac7d2714e799fc3b1af36d5ebbc3c3564} 
\index{divisor\_top@{divisor\_top}!clock@{clock}}
\index{clock@{clock}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Clock signal. 

\Hypertarget{classdivisor__top_ae4a678fe56f94dbe65485d5e6c7ffcd7}\label{classdivisor__top_ae4a678fe56f94dbe65485d5e6c7ffcd7} 
\index{divisor\_top@{divisor\_top}!dividend@{dividend}}
\index{dividend@{dividend}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{dividend}{dividend}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_ae4a678fe56f94dbe65485d5e6c7ffcd7}{dividend}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input dividend. 

\Hypertarget{classdivisor__top_a0ecf702b55cddd4aa8fdb032a18db5c8}\label{classdivisor__top_a0ecf702b55cddd4aa8fdb032a18db5c8} 
\index{divisor\_top@{divisor\_top}!divisor@{divisor}}
\index{divisor@{divisor}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{divisor}{divisor}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_a0ecf702b55cddd4aa8fdb032a18db5c8}{divisor}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input divisor. 

\Hypertarget{classdivisor__top_ae4f03c286607f3181e16b9aa12d0c6d4}\label{classdivisor__top_ae4f03c286607f3181e16b9aa12d0c6d4} 
\index{divisor\_top@{divisor\_top}!IEEE@{IEEE}}
\index{IEEE@{IEEE}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{IEEE}{IEEE}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classdivisor__top_a2edc34402b573437d5f25fa90ba4013e}\label{classdivisor__top_a2edc34402b573437d5f25fa90ba4013e} 
\index{divisor\_top@{divisor\_top}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classdivisor__top_ad2e7820cc2108834b2a0e446a254f47c}\label{classdivisor__top_ad2e7820cc2108834b2a0e446a254f47c} 
\index{divisor\_top@{divisor\_top}!quotient@{quotient}}
\index{quotient@{quotient}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{quotient}{quotient}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_ad2e7820cc2108834b2a0e446a254f47c}{quotient}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output quotient. 

\Hypertarget{classdivisor__top_a3ebc9855ae39cd9921a8b9fcddeb8e19}\label{classdivisor__top_a3ebc9855ae39cd9921a8b9fcddeb8e19} 
\index{divisor\_top@{divisor\_top}!ready@{ready}}
\index{ready@{ready}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{ready}{ready}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_a3ebc9855ae39cd9921a8b9fcddeb8e19}{ready}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output ready signal. 

\Hypertarget{classdivisor__top_a4af316f013b2f9dc27a515acf3068d9f}\label{classdivisor__top_a4af316f013b2f9dc27a515acf3068d9f} 
\index{divisor\_top@{divisor\_top}!remainder@{remainder}}
\index{remainder@{remainder}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{remainder}{remainder}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_a4af316f013b2f9dc27a515acf3068d9f}{remainder}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output remainder. 

\Hypertarget{classdivisor__top_a108f6801ba4104063b9d5f9286194302}\label{classdivisor__top_a108f6801ba4104063b9d5f9286194302} 
\index{divisor\_top@{divisor\_top}!reset@{reset}}
\index{reset@{reset}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_a108f6801ba4104063b9d5f9286194302}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Reset signal. 

\Hypertarget{classdivisor__top_acd03516902501cd1c7296a98e22c6fcb}\label{classdivisor__top_acd03516902501cd1c7296a98e22c6fcb} 
\index{divisor\_top@{divisor\_top}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classdivisor__top_ab0d9464755fcd2cecd3faaf470fd5a7c}\label{classdivisor__top_ab0d9464755fcd2cecd3faaf470fd5a7c} 
\index{divisor\_top@{divisor\_top}!valid@{valid}}
\index{valid@{valid}!divisor\_top@{divisor\_top}}
\doxysubsubsection{\texorpdfstring{valid}{valid}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__top_ab0d9464755fcd2cecd3faaf470fd5a7c}{valid}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input validation signal. 



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/arithmetic/\mbox{\hyperlink{divisor__top_8vhdl}{divisor\+\_\+top.\+vhdl}}\end{DoxyCompactItemize}
