
---------- Begin Simulation Statistics ----------
host_inst_rate                                 112287                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333800                       # Number of bytes of host memory used
host_seconds                                   178.11                       # Real time elapsed on the host
host_tick_rate                             1717765938                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.305959                       # Number of seconds simulated
sim_ticks                                305959363000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5606717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 112609.609804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 109371.814239                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2081234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   397003265000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 385100236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.628000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521019                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 128299.183879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 126623.397355                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    1007533491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    622353998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4915                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23399.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 117273.654917                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.671727                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             539                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       233998                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     63210500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5900018                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 112644.480596                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 109395.862202                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2366682                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    398010798491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598869                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533336                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 385722589998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597614                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.612417                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            627.114752                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5900018                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 112644.480596                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 109395.862202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2366682                       # number of overall hits
system.cpu.dcache.overall_miss_latency   398010798491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598869                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533336                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7402                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 385722589998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525934                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524218                       # number of replacements
system.cpu.dcache.sampled_refs                3525069                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                627.114752                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2367883                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4507                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13508380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 72262.128459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 67804.974835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13502526                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      423022500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000433                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5854                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    350280500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5166                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2613.223534                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13508380                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 72262.128459                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 67804.974835                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13502526                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       423022500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000433                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5854                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                687                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    350280500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5166                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.366154                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            187.470815                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13508380                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 72262.128459                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 67804.974835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13502526                       # number of overall hits
system.cpu.icache.overall_miss_latency      423022500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000433                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5854                       # number of overall misses
system.cpu.icache.overall_mshr_hits               687                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    350280500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5167                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                187.470815                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13502526                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 84029.852290                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    748050971204                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               8902205                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     128528.026619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 113977.091377                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          144                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            502159000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.964453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3907                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                      22                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       442801000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.959022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3885                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       108075.774347                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  113464.554065                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                           2929                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           380778728500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.999169                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      3523257                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    853105                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      302967492500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.757235                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 2670151                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    118837.912088                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 103743.406593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           108142500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       910                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       94406500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  910                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4507                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4507                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.000431                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530237                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        108098.429078                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   113465.298710                       # average overall mshr miss latency
system.l2.demand_hits                            3073                       # number of demand (read+write) hits
system.l2.demand_miss_latency            381280887500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.999130                       # miss rate for demand accesses
system.l2.demand_misses                       3527164                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     853127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       303410293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.757466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  2674036                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.935531                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000251                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  15327.733445                       # Average occupied blocks per context
system.l2.occ_blocks::1                      4.106498                       # Average occupied blocks per context
system.l2.overall_accesses                    3530237                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       108098.429078                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  90829.248001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                           3073                       # number of overall hits
system.l2.overall_miss_latency           381280887500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.999130                       # miss rate for overall accesses
system.l2.overall_misses                      3527164                       # number of overall misses
system.l2.overall_mshr_hits                    853127                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      1051461264704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             3.279168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                11576241                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.000360                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          3204                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      3316562                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted          212709                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     13346120                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          8909697                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       907068                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                       11558392                       # number of replacements
system.l2.sampled_refs                       11574776                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      15331.839943                       # Cycle average of tags in use
system.l2.total_refs                             4992                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   677132850000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4504                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                332697031                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4732365                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4922609                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        19964                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5240270                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5386667                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53482                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        50663                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     51619450                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.199804                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.637955                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     44900652     86.98%     86.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      4286294      8.30%     95.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      2007010      3.89%     99.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       137181      0.27%     99.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91017      0.18%     99.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        78646      0.15%     99.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        36620      0.07%     99.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31367      0.06%     99.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        50663      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     51619450                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        19646                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21821988                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    27.922169                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              27.922169                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     36772878                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        90603                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33911064                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7714632                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6454173                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2934683                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       677766                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3995535                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3404198                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591337                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3827849                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3237144                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590705                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167686                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167054                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             632                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5386667                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3234588                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10660364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35341676                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        317559                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.019292                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3234588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4785847                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.126572                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     54554133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.647828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.835756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       47128433     86.39%     86.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         935985      1.72%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74265      0.14%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          64473      0.12%     88.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4093866      7.50%     95.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56322      0.10%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          81895      0.15%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35854      0.07%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2083040      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     54554133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles             224667561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2327254                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              362460                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.051079                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4001952                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167686                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12083425                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13646459                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.655126                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7916167                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.048873                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14238343                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        22826                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      25939486                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8755559                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        21344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184823                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32610003                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3834266                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18171                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14262226                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       380824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          836                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2934683                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1061963                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         8344                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        31653                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          581                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6244626                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        40727                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          581                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         6704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        16122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.035814                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.035814                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10266493     71.89%     71.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         3725      0.03%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3838564     26.88%     98.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169211      1.18%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14280397                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8782                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000615                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           73      0.83%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         4800     54.66%     55.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3909     44.51%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     54554133                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.261766                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.644179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     44264490     81.14%     81.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7835066     14.36%     95.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1292562      2.37%     97.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       909292      1.67%     99.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       151557      0.28%     99.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        85784      0.16%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10717      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4439      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          226      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     54554133                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.051144                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32247542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14280397                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22227997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          495                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31592512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3234664                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3234588                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              76                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        67726                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2634                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8755559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              279221694                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     32769063                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4209431                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8287346                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        23799                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          700                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53302675                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33080233                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27528619                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6595176                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2934683                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3967853                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19272674                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7712025                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1812090                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
