

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s'
================================================================
* Date:           Wed Nov 13 10:38:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.570 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 3 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 4 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 5 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 6 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i16 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 7 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln74_1 = sext i16 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 8 'sext' 'sext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.57ns)   --->   "%mul_ln78 = mul i26 %sext_ln74_1, i26 67108419" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 9 'mul' 'mul_ln78' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln78, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.57ns)   --->   "%mul_ln78_1 = mul i25 %sext_ln74, i25 211" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 11 'mul' 'mul_ln78_1' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln78_1, i32 10, i32 24" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 12 'partselect' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.57ns)   --->   "%mul_ln78_2 = mul i26 %sext_ln74_1, i26 457" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 13 'mul' 'mul_ln78_2' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln78_2, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 14 'partselect' 'trunc_ln63_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.57ns)   --->   "%mul_ln78_3 = mul i26 %sext_ln74_1, i26 67108415" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 15 'mul' 'mul_ln78_3' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln63_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln78_3, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 16 'partselect' 'trunc_ln63_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln74_2 = sext i16 %data_1_val_read" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 17 'sext' 'sext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %data_1_val_read, i7 0" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i23 %shl_ln" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 19 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln78 = sub i24 0, i24 %sext_ln78" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 20 'sub' 'sub_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln78_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_1_val_read, i1 0" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 21 'bitconcatenate' 'shl_ln78_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln78_598 = sext i17 %shl_ln78_1" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 22 'sext' 'sext_ln78_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.03ns) (root node of TernaryAdder)   --->   "%sub_ln78_1 = sub i24 %sub_ln78, i24 %sext_ln78_598" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 23 'sub' 'sub_ln78_1' <Predicate = true> <Delay = 1.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln63_4 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %sub_ln78_1, i32 10, i32 23" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 24 'partselect' 'trunc_ln63_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.57ns)   --->   "%mul_ln78_4 = mul i26 %sext_ln74_2, i26 340" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 25 'mul' 'mul_ln78_4' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln63_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln78_4, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 26 'partselect' 'trunc_ln63_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.57ns)   --->   "%mul_ln63 = mul i26 %sext_ln74_2, i26 67108210" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 27 'mul' 'mul_ln63' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln63_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 28 'partselect' 'trunc_ln63_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.57ns)   --->   "%mul_ln63_1 = mul i26 %sext_ln74_2, i26 67108303" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 29 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln63_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_1, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 30 'partselect' 'trunc_ln63_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln74_3 = sext i16 %data_2_val_read" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 31 'sext' 'sext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln74_4 = sext i16 %data_2_val_read" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 32 'sext' 'sext_ln74_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.57ns)   --->   "%mul_ln63_2 = mul i26 %sext_ln74_3, i26 67108314" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 33 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln63_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_2, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 34 'partselect' 'trunc_ln63_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.57ns)   --->   "%mul_ln78_5 = mul i25 %sext_ln74_4, i25 158" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 35 'mul' 'mul_ln78_5' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln63_9 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln78_5, i32 10, i32 24" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 36 'partselect' 'trunc_ln63_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.57ns)   --->   "%mul_ln78_6 = mul i26 %sext_ln74_3, i26 363" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 37 'mul' 'mul_ln78_6' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln63_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln78_6, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 38 'partselect' 'trunc_ln63_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.57ns)   --->   "%mul_ln63_3 = mul i26 %sext_ln74_3, i26 67108251" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 39 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln63_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_3, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 40 'partselect' 'trunc_ln63_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln63_3 = sext i16 %data_3_val_read" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 41 'sext' 'sext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln74_5 = sext i16 %data_3_val_read" [firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 42 'sext' 'sext_ln74_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.57ns)   --->   "%mul_ln78_7 = mul i25 %sext_ln74_5, i25 139" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 43 'mul' 'mul_ln78_7' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln63_11 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln78_7, i32 10, i32 24" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 44 'partselect' 'trunc_ln63_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.57ns)   --->   "%mul_ln78_8 = mul i26 %sext_ln63_3, i26 67108407" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 45 'mul' 'mul_ln78_8' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln63_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln78_8, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 46 'partselect' 'trunc_ln63_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.57ns)   --->   "%mul_ln63_4 = mul i26 %sext_ln63_3, i26 539" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 47 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln63_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln63_4, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 48 'partselect' 'trunc_ln63_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.57ns)   --->   "%mul_ln78_9 = mul i25 %sext_ln74_5, i25 213" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 49 'mul' 'mul_ln78_9' <Predicate = true> <Delay = 3.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln63_14 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln78_9, i32 10, i32 24" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 50 'partselect' 'trunc_ln63_14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i15 %trunc_ln63_1" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 52 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i14 %trunc_ln63_4" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 53 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i15 %trunc_ln63_9" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 54 'sext' 'sext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln63_4 = sext i15 %trunc_ln63_11" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 55 'sext' 'sext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln63_5 = sext i15 %trunc_ln63_14" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 56 'sext' 'sext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76 = add i16 %trunc_ln63_8, i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 57 'add' 'add_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (1.40ns)   --->   "%add_ln76_1 = add i16 %sext_ln63_4, i16 %sext_ln63_1" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 58 'add' 'add_ln76_1' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln76_2 = add i16 %add_ln76_1, i16 %add_ln76" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 59 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76_3 = add i16 %trunc_ln63_5, i16 %trunc_ln63_12" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 60 'add' 'add_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (1.40ns)   --->   "%add_ln76_4 = add i16 %sext_ln63, i16 %sext_ln63_2" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 61 'add' 'add_ln76_4' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln76_5 = add i16 %add_ln76_4, i16 %add_ln76_3" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 62 'add' 'add_ln76_5' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76_6 = add i16 %trunc_ln63_6, i16 %trunc_ln63_2" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 63 'add' 'add_ln76_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.41ns)   --->   "%add_ln76_7 = add i16 %trunc_ln63_s, i16 %trunc_ln63_13" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 64 'add' 'add_ln76_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln76_8 = add i16 %add_ln76_7, i16 %add_ln76_6" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 65 'add' 'add_ln76_8' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76_9 = add i16 %trunc_ln63_7, i16 %trunc_ln63_3" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 66 'add' 'add_ln76_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (1.41ns)   --->   "%add_ln76_10 = add i16 %trunc_ln63_10, i16 %sext_ln63_5" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 67 'add' 'add_ln76_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln76_11 = add i16 %add_ln76_10, i16 %add_ln76_9" [firmware/nnet_utils/nnet_dense_latency.h:76]   --->   Operation 68 'add' 'add_ln76_11' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i16 %add_ln76_2" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 69 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i16 %add_ln76_5" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 70 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i16 %add_ln76_8" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 71 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i16 %add_ln76_11" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 72 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln85 = ret i64 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 73 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.570ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63) on port 'data_0_val' (firmware/nnet_utils/nnet_mult.h:74->firmware/nnet_utils/nnet_dense_latency.h:63) [9]  (0.000 ns)
	'mul' operation 26 bit ('mul_ln78', firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63) [12]  (3.570 ns)

 <State 2>: 2.418ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln76_7', firmware/nnet_utils/nnet_dense_latency.h:76) [66]  (1.419 ns)
	'add' operation 16 bit ('add_ln76_8', firmware/nnet_utils/nnet_dense_latency.h:76) [67]  (0.999 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
