// Seed: 578088833
module module_1 #(
    parameter id_39 = 32'd24,
    parameter id_40 = 32'd19
) (
    output tri1 id_0,
    output wor id_1,
    output wor id_2,
    output tri id_3,
    input tri id_4,
    output supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    input wor id_10,
    output supply0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    output tri1 id_14,
    input wor id_15,
    output tri1 id_16,
    input uwire id_17,
    input supply1 id_18,
    input wor id_19,
    input tri1 id_20,
    input uwire id_21,
    output tri id_22,
    input supply1 id_23,
    input supply0 id_24,
    output uwire id_25,
    input tri id_26,
    output supply0 id_27,
    input supply1 id_28,
    output tri0 id_29,
    output wand id_30,
    input tri id_31
    , id_36,
    input tri1 id_32,
    input uwire id_33,
    input wire sample
);
  wire id_37;
  wire module_0;
  wire id_38;
  defparam id_39.id_40 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri0 id_5,
    input wand id_6,
    output wor id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri id_10,
    input uwire id_11,
    input wand id_12,
    input wand id_13,
    output supply1 id_14,
    input supply0 id_15
);
  wor id_17 = 1;
  module_0(
      id_14,
      id_14,
      id_10,
      id_7,
      id_1,
      id_14,
      id_8,
      id_12,
      id_2,
      id_15,
      id_9,
      id_14,
      id_3,
      id_0,
      id_14,
      id_12,
      id_10,
      id_2,
      id_5,
      id_4,
      id_12,
      id_15,
      id_14,
      id_6,
      id_0,
      id_10,
      id_11,
      id_10,
      id_0,
      id_10,
      id_14,
      id_4,
      id_15,
      id_11,
      id_4
  );
endmodule
