<html><head><title>UVMC Connection Example - Native SV to SV</title><link rel="stylesheet" type="text/css" href="../../../styles/main.css"><script language=JavaScript src="../../../javascript/main.js"></script></head><body class="FramedContentPage" onLoad="NDOnLoad()"><script language=JavaScript><!--
if (browserType) {document.write("<div class=" + browserType + ">");if (browserVer) {document.write("<div class=" + browserVer + ">"); }}// --></script>

<!--  Generated by Natural Docs, version Development Release 01-12-2008 (1.35 base) -->
<!--  http://www.naturaldocs.org  -->

<!-- saved from url=(0026)http://www.naturaldocs.org --> 








 <!--TOP - START OF CONTENT-->
<div id=Content>


 <!--CONTENT index=0 -->
<div class="CSection"><div class=CTopic id=MainTopic><h1 class=CTitle><a name="UVMC_Connection_Example-Native_SV_to_SV" href="../../../uvmc/examples/connections/sv2sv_native.sv">UVMC Connection Example - Native SV to SV</a></h1><div class=CBody><p>This example reviews how to make a local, native TLM connections between two UVM components in pure SystemVerilog testbench.&nbsp; UVMC is not used.&nbsp; The <a href="sv2sv_uvmc-sv.html#UVMC_Connection_Example-UVMC-based_SV_to_SV" class=LSection id=link1 onMouseOver="ShowTip(event, 'tt1', 'link1')" onMouseOut="HideTip('tt1')">UVMC Connection Example - UVMC-based SV to SV</a> uses UVMC to make the same local SV connection.</p><img src="../../../images/UVMC_Connections_SV2SV-native.png" width="397" height="109"><p>The <i>sv_main</i> top-level module below creates and starts the SV portion of this example.&nbsp; It does the following:</p><ul><li>Creates an instance of a <i>producer</i> component</li><li>Connects the producer&rsquo;s <i>out</i> port to the consumer&rsquo;s <i>in</i> port using the native UVM TLM connection.</li><li>Calls <i>run_test</i> to start UVM simulation</li></ul><p>TLM connections are normally made in the <i>connect_phase</i> callback of a UVM component.&nbsp; This example does not show that for sake of highlighting the connect functionality.</p><blockquote><pre>import uvm_pkg::*;

`include &quot;producer.sv&quot;
`include &quot;consumer.sv&quot;

module sv_main;

  producer prod = new(&quot;prod&quot;);
  consumer cons = new(&quot;cons&quot;);

  initial begin
    prod.out.connect(cons.in);
    run_test();
  end

endmodule</pre></blockquote>

<!--START_ND_SUMMARY index=0-->
<div class=Summary><div class=STitle>Summary</div><div class=SBorder><table border=0 cellspacing=0 cellpadding=0 class=STable>
  <!-- index=0 -->

<tr class="SMain"><td colspan=2 class=SEntry><a href="#UVMC_Connection_Example-Native_SV_to_SV" >UVMC Connection Example - Native SV to SV</a></td></tr>
<tr class=SMain><td colspan=2 class=SWideDescription>This example reviews how to make a local, native TLM connections between two UVM components in pure SystemVerilog testbench. </td></tr></table></div></div><!--END_ND_SUMMARY-->
</div></div></div>

</div><!--Content-->



<!--START_ND_TOOLTIPS-->
<div class=CToolTip id="tt1"><div class=CSection>This example shows that you can use UVMC to establish TLM connections between any two compatible components, even if they both reside in SV. </div></div><!--END_ND_TOOLTIPS-->

<script language=JavaScript><!--
if (browserType) {if (browserVer) {document.write("</div>"); }document.write("</div>");}// --></script></body></html>