#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 15 10:06:27 2025
# Process ID         : 9996
# Current directory  : D:/coding/computer_organization/exp/exp12_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent20776 D:\coding\computer_organization\exp\exp12_1\exp12_1.xpr
# Log file           : D:/coding/computer_organization/exp/exp12_1/vivado.log
# Journal file       : D:/coding/computer_organization/exp/exp12_1\vivado.jou
# Running On         : Celore
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735H with Radeon Graphics
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16368 MB
# Swap memory        : 18253 MB
# Total Virtual      : 34622 MB
# Available Virtual  : 25048 MB
#-----------------------------------------------------------
start_gui
open_project D:/coding/computer_organization/exp/exp12_1/exp12_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/coding/computer_organization/exp/exp12_1/exp12_1.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/coding/computer_organization/exp/ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/coding/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1318.391 ; gain = 191.410
update_compile_order -fileset sources_1
open_bd_design {D:/coding/computer_organization/exp/exp12_1/exp12_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/coding/computer_organization/exp/exp12_1/exp12_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:ram_dp1_1Kx4:1.0 - ram_dp1_1Kx4_0
Adding component instance block -- xilinx.com:module_ref:ram_dp1_1Kx4:1.0 - ram_dp1_1Kx4_1
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Successfully read diagram <design_1> from block design file <D:/coding/computer_organization/exp/exp12_1/exp12_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1461.102 ; gain = 114.051
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 15 10:14:21 2025...
