module regB (entrada, clk, rst, load, enable, saida);

input [7:0] entrada;
input clk, rst, load, enable;

output reg [8:0] saida;

always @( posedge clk or posedge rst)
begin
	if (rst == 1'b1)
		saida <= 8'b0000_0000;
	else
		begin
			if(enable == 1'b1)
				if(load == 1'b1)
					saida <= {1'b0, entrada[7:0]};
		end
end
endmodule
		