/*-------------------------------------------------------------------------
* Copyright (c) 2025 Ainekko, Co.
* SPDX-License-Identifier: Apache-2.0
*-------------------------------------------------------------------------*/

#include <cstdio>       // for snprintf()
#include <unordered_map>
#include <utility>

#include "emu_defines.h"
#include "emu_gio.h"
#include "insn.h"
#include "insn_func.h"
#include "insn_util.h"
#include "log.h"
#include "processor.h"
#include "system.h"
#include "tensor.h"
#include "traps.h"
#include "utility.h"
#ifdef SYS_EMU
#include "sys_emu.h"
#endif


// vendor, arch, imp, ISA values
#if EMU_ERBIUM
// TODO: Erbium values for mvendorid, marchid, mimpid are yet to be defined
#define CSR_VENDOR_ID 0
#define CSR_ARCH_ID   0
#define CSR_IMP_ID    0
#else
#define CSR_VENDOR_ID ((11<<7) |        /* bank 11 */ \
                       (0xe5 & 0x7f))   /* 0xE5 (0x65 without parity) */
#define CSR_ARCH_ID 0x8000000000000001ull
#define CSR_IMP_ID  0x0
#endif
#define CSR_ISA_MAX ((1ull << 2)  | /* "C" Compressed extension */                      \
                     (1ull << 5)  | /* "F" Single-precision floating-point extension */ \
                     (1ull << 8)  | /* "I" RV32I/64I/128I base ISA */                   \
                     (1ull << 12) | /* "M" Integer Multiply/Divide extension */         \
                     (1ull << 18) | /* "S" Supervisor mode implemented */               \
                     (1ull << 20) | /* "U" User mode implemented */                     \
                     (1ull << 23) | /* "X": Non-standard extensions present */          \
                     (2ull << 62))  /* XLEN = 64-bit */

#ifdef SYS_EMU
#define SYS_EMU_PTR cpu.chip->emu()
#endif


namespace bemu {


// Fast local barrier
uint64_t write_flb(const Hart&, uint64_t);

// Message ports
uint32_t read_port_control(const Hart&, unsigned);
int64_t read_port_head(Hart&, unsigned, bool);
uint32_t legalize_portctrl(uint32_t);
void configure_port(Hart&, unsigned, uint32_t);
uint64_t read_port_base_address(const Hart&, unsigned);

// Cache management
void dcache_change_mode(Hart&, uint8_t);
void dcache_evict_flush_set_way(Hart&, bool, uint64_t);
void dcache_evict_flush_vaddr(Hart&, bool, uint64_t);
void dcache_prefetch_vaddr(Hart&, uint64_t);
void dcache_lock_vaddr(Hart&, uint64_t);
void dcache_unlock_vaddr(Hart&, uint64_t);
void dcache_lock_paddr(Hart&, uint64_t);
void dcache_unlock_set_way(Hart&, uint64_t);

// Tensor extension
void tensor_fma_start(Hart&, uint64_t);
#if EMU_HAS_L2
void tensor_load_l2_start(Hart&, uint64_t);
#endif
void tensor_load_start(Hart&, uint64_t);
void tensor_mask_update(Hart&);
void tensor_quant_start(Hart&, uint64_t);
void tensor_reduce_start(Hart&, uint64_t);
void tensor_store_start(Hart&, uint64_t);
void tensor_wait_start(Hart&, uint64_t);


static const char* csr_name(uint16_t num)
{
    static thread_local char unknown_name[6] = {'\0'};
    switch (num) {
#define CSRDEF(num, lower, upper)       case num: return #lower;
#include "csrs.h"
#undef CSRDEF
    default:
        snprintf(unknown_name, sizeof(unknown_name), "0x%03x", unsigned(num & 0xfff));
        return unknown_name;
    }
}


static inline void check_csr_privilege(const Hart& cpu, uint16_t csr)
{
    Privilege curprv = PRV;
    Privilege csrprv = Privilege((csr >> 8) & 3);

    if (csrprv > curprv)
        throw trap_illegal_instruction(cpu.inst.bits);

    if ((csr == CSR_SATP) && (curprv == Privilege::S) && ((cpu.mstatus >> 20) & 1))
        throw trap_illegal_instruction(cpu.inst.bits);
}


static void check_counter_is_enabled(const Hart& cpu, int n)
{
    uint64_t enabled = (cpu.mcounteren & (1 << n));

    switch (PRV) {
    case Privilege::U:
        if ((cpu.scounteren & enabled) == 0)
            throw trap_illegal_instruction(cpu.inst.bits);
        break;
    case Privilege::S:
        if (enabled == 0)
            throw trap_illegal_instruction(cpu.inst.bits);
        break;
    default:
        break;
    }
}


#ifdef SYS_EMU
static std::pair<int,int> counter_matches_event(const Hart& cpu, size_t counter, uint64_t event)
{
    int this_count = 0;
    int other_count = 0;

    const auto& events = cpu.chip->neigh_pmu_events[neigh_index(cpu)][counter];
    for (auto index = cpu.mhartid % EMU_THREADS_PER_MINION;
         index < EMU_THREADS_PER_NEIGH;
         index += EMU_THREADS_PER_MINION)
    {
        if (events[index] == event) {
            ++this_count;
        } else if (events[index] != PMU_MINION_EVENT_NONE) {
            ++other_count;
        }
    }

    return { this_count, other_count };
}
#endif


static uint64_t csrget(Hart& cpu, uint16_t csr)
{
    uint64_t val;

    switch (csr) {
    case CSR_FFLAGS:
        require_fp_enabled();
        val = cpu.fcsr & 0x8000001f;
        break;
    case CSR_FRM:
        require_fp_enabled();
        val = (cpu.fcsr >> 5) & 0x7;
        break;
    case CSR_FCSR:
        require_fp_enabled();
        val = cpu.fcsr;
        break;
    case CSR_SSTATUS:
        // Hide sxl, tsr, tw, tvm, mprv, mpp, mpie, mie
        val = cpu.mstatus & 0x80000003000DE133ULL;
        break;
    case CSR_SIE:
        val = cpu.mie & cpu.mideleg;
        break;
    case CSR_STVEC:
        val = cpu.stvec;
        break;
    case CSR_SCOUNTEREN:
        val = cpu.scounteren;
        break;
    case CSR_SSCRATCH:
        val = cpu.sscratch;
        break;
    case CSR_SEPC:
        val = cpu.sepc;
        break;
    case CSR_SCAUSE:
        val = cpu.scause;
        break;
    case CSR_STVAL:
        val = cpu.stval;
        break;
    case CSR_SIP:
        val = cpu.mip & cpu.mideleg;
        break;
    case CSR_SATP:
        val = cpu.core->satp;
        break;
    case CSR_MSTATUS:
        val = cpu.mstatus;
        break;
    case CSR_MISA:
        val = CSR_ISA_MAX;
        break;
    case CSR_MEDELEG:
        val = cpu.medeleg;
        break;
    case CSR_MIDELEG:
        val = cpu.mideleg;
        break;
    case CSR_MIE:
        val = cpu.mie;
        break;
    case CSR_MTVEC:
        val = cpu.mtvec;
        break;
    case CSR_MCOUNTEREN:
        val = cpu.mcounteren;
        break;
    case CSR_MHPMEVENT3:
    case CSR_MHPMEVENT4:
    case CSR_MHPMEVENT5:
    case CSR_MHPMEVENT6:
    case CSR_MHPMEVENT7:
    case CSR_MHPMEVENT8:
        val = cpu.chip->neigh_pmu_events[neigh_index(cpu)][csr - CSR_MHPMEVENT3][cpu.mhartid % EMU_THREADS_PER_NEIGH];
        break;
    case CSR_MHPMEVENT9:
    case CSR_MHPMEVENT10:
    case CSR_MHPMEVENT11:
    case CSR_MHPMEVENT12:
    case CSR_MHPMEVENT13:
    case CSR_MHPMEVENT14:
    case CSR_MHPMEVENT15:
    case CSR_MHPMEVENT16:
    case CSR_MHPMEVENT17:
    case CSR_MHPMEVENT18:
    case CSR_MHPMEVENT19:
    case CSR_MHPMEVENT20:
    case CSR_MHPMEVENT21:
    case CSR_MHPMEVENT22:
    case CSR_MHPMEVENT23:
    case CSR_MHPMEVENT24:
    case CSR_MHPMEVENT25:
    case CSR_MHPMEVENT26:
    case CSR_MHPMEVENT27:
    case CSR_MHPMEVENT28:
    case CSR_MHPMEVENT29:
    case CSR_MHPMEVENT30:
    case CSR_MHPMEVENT31:
        val = 0;
        break;
    case CSR_MSCRATCH:
        val = cpu.mscratch;
        break;
    case CSR_MEPC:
        val = cpu.mepc;
        break;
    case CSR_MCAUSE:
        val = cpu.mcause;
        break;
    case CSR_MTVAL:
        val = cpu.mtval;
        break;
    case CSR_MIP:
        val = cpu.mip;
        break;
    case CSR_TSELECT:
        val = 0;
        break;
    case CSR_TDATA1:
        val = cpu.tdata1;
        break;
    case CSR_TDATA2:
        val = cpu.tdata2;
        break;
        // unimplemented: TDATA3
    case CSR_DCSR:
        if (!cpu.debug_mode) {
            throw trap_illegal_instruction(cpu.inst.bits);
        }
        val = cpu.dcsr;
        break;
    case CSR_DPC:
        if (!cpu.debug_mode) {
            throw trap_illegal_instruction(cpu.inst.bits);
        }
        val = cpu.dpc;
        break;
    case CSR_DDATA0:
        if (!cpu.debug_mode) {
            throw trap_illegal_instruction(cpu.inst.bits);
        }
        val = cpu.ddata0;
        break;
        // unimplemented: DSCRATCH0
        // unimplemented: DSCRATCH1
    case CSR_MCYCLE:
    case CSR_MINSTRET:
        val = 0;
        break;
    case CSR_MHPMCOUNTER3:
    case CSR_MHPMCOUNTER4:
    case CSR_MHPMCOUNTER5:
    case CSR_MHPMCOUNTER6:
    case CSR_MHPMCOUNTER7:
    case CSR_MHPMCOUNTER8:
        val = cpu.chip->neigh_pmu_counters[neigh_index(cpu)][csr - CSR_MHPMCOUNTER3][cpu.mhartid % EMU_THREADS_PER_MINION];
#ifdef SYS_EMU
        {
            auto match = counter_matches_event(cpu, csr - CSR_MHPMCOUNTER3, PMU_MINION_EVENT_CYCLES);
            if (match.first) {
                // Special case for PMU_MINION_EVENT_CYCLES, use simulator cycle as baseline
                val = match.first * (SYS_EMU_PTR->get_emu_cycle() - val);
            }
        }
#endif
        break;
    case CSR_MHPMCOUNTER9:
    case CSR_MHPMCOUNTER10:
    case CSR_MHPMCOUNTER11:
    case CSR_MHPMCOUNTER12:
    case CSR_MHPMCOUNTER13:
    case CSR_MHPMCOUNTER14:
    case CSR_MHPMCOUNTER15:
    case CSR_MHPMCOUNTER16:
    case CSR_MHPMCOUNTER17:
    case CSR_MHPMCOUNTER18:
    case CSR_MHPMCOUNTER19:
    case CSR_MHPMCOUNTER20:
    case CSR_MHPMCOUNTER21:
    case CSR_MHPMCOUNTER22:
    case CSR_MHPMCOUNTER23:
    case CSR_MHPMCOUNTER24:
    case CSR_MHPMCOUNTER25:
    case CSR_MHPMCOUNTER26:
    case CSR_MHPMCOUNTER27:
    case CSR_MHPMCOUNTER28:
    case CSR_MHPMCOUNTER29:
    case CSR_MHPMCOUNTER30:
    case CSR_MHPMCOUNTER31:
        val = 0;
        break;
    case CSR_CYCLE:
    case CSR_INSTRET:
        check_counter_is_enabled(cpu, csr - CSR_CYCLE);
        val = 0;
        break;
    case CSR_HPMCOUNTER3:
    case CSR_HPMCOUNTER4:
    case CSR_HPMCOUNTER5:
    case CSR_HPMCOUNTER6:
    case CSR_HPMCOUNTER7:
    case CSR_HPMCOUNTER8:
        check_counter_is_enabled(cpu, csr - CSR_CYCLE);
        val = cpu.chip->neigh_pmu_counters[neigh_index(cpu)][csr - CSR_HPMCOUNTER3][cpu.mhartid % EMU_THREADS_PER_MINION];
#ifdef SYS_EMU
        {
            auto match = counter_matches_event(cpu, csr - CSR_HPMCOUNTER3, PMU_MINION_EVENT_CYCLES);
            if (match.first) {
                // Special case for PMU_MINION_EVENT_CYCLES, use simulator cycle as baseline
                val = match.first * (SYS_EMU_PTR->get_emu_cycle() - val);
            }
        }
#endif
        break;
    case CSR_HPMCOUNTER9:
    case CSR_HPMCOUNTER10:
    case CSR_HPMCOUNTER11:
    case CSR_HPMCOUNTER12:
    case CSR_HPMCOUNTER13:
    case CSR_HPMCOUNTER14:
    case CSR_HPMCOUNTER15:
    case CSR_HPMCOUNTER16:
    case CSR_HPMCOUNTER17:
    case CSR_HPMCOUNTER18:
    case CSR_HPMCOUNTER19:
    case CSR_HPMCOUNTER20:
    case CSR_HPMCOUNTER21:
    case CSR_HPMCOUNTER22:
    case CSR_HPMCOUNTER23:
    case CSR_HPMCOUNTER24:
    case CSR_HPMCOUNTER25:
    case CSR_HPMCOUNTER26:
    case CSR_HPMCOUNTER27:
    case CSR_HPMCOUNTER28:
    case CSR_HPMCOUNTER29:
    case CSR_HPMCOUNTER30:
    case CSR_HPMCOUNTER31:
        throw trap_illegal_instruction(cpu.inst.bits);
    case CSR_MVENDORID:
        val = CSR_VENDOR_ID;
        break;
    case CSR_MARCHID:
        val = CSR_ARCH_ID;
        break;
    case CSR_MIMPID:
        val = CSR_IMP_ID;
        break;
    case CSR_MHARTID:
        val = cpu.mhartid;
        break;
        // ----- Esperanto registers -------------------------------------
    case CSR_MATP:
        val = cpu.core->matp;
        break;
    case CSR_MINSTMASK:
        val = cpu.minstmask;
        break;
    case CSR_MINSTMATCH:
        val = cpu.minstmatch;
        break;
    case CSR_CACHE_INVALIDATE:
        val = 0;
        break;
    case CSR_MENABLE_SHADOWS:
        val = cpu.core->menable_shadows;
        break;
    case CSR_EXCL_MODE:
        val = cpu.core->excl_mode & 1;
        break;
    case CSR_MBUSADDR:
        val = cpu.mbusaddr;
        break;
    case CSR_MCACHE_CONTROL:
        val = cpu.core->mcache_control;
        break;
    case CSR_EVICT_SW:
    case CSR_FLUSH_SW:
    case CSR_LOCK_SW:
    case CSR_UNLOCK_SW:
        val = 0;
        break;
    case CSR_TENSOR_REDUCE:
    case CSR_TENSOR_FMA:
        require_feature_ml_on_thread0();
        val = 0;
        break;
    case CSR_TENSOR_CONV_SIZE:
    case CSR_TENSOR_CONV_CTRL:
        require_feature_ml();
        val = 0;
        break;
    case CSR_TENSOR_COOP:
        require_feature_ml_on_thread0();
        val = 0;
        break;
    case CSR_TENSOR_MASK:
        require_feature_ml();
        val = cpu.tensor_mask.to_ulong();
        break;
    case CSR_TENSOR_QUANT:
        require_feature_ml_on_thread0();
        val = 0;
        break;
    case CSR_TEX_SEND:
        require_feature_gfx();
        val = 0;
        break;
    case CSR_TENSOR_ERROR:
        val = cpu.tensor_error;
        break;
    case CSR_UCACHE_CONTROL:
        require_feature_u_scratchpad();
        val = cpu.core->ucache_control;
        break;
    case CSR_PREFETCH_VA:
        require_feature_u_cacheops();
        val = 0;
        break;
    case CSR_FLB:
    case CSR_FCC:
    case CSR_STALL:
        require_feature_ml();
        val = 0;
        break;
    case CSR_TENSOR_WAIT:
        val = 0;
        break;
    case CSR_TENSOR_LOAD:
        require_feature_ml_on_thread0();
        val = 0;
        break;
    case CSR_GSC_PROGRESS:
        val = cpu.gsc_progress;
        break;
#if EMU_HAS_L2
    case CSR_TENSOR_LOAD_L2:
        require_feature_ml();
        val = 0;
        break;
#endif
    case CSR_TENSOR_STORE:
        require_feature_ml_on_thread0();
        val = 0;
        break;
    case CSR_EVICT_VA:
    case CSR_FLUSH_VA:
        require_feature_u_cacheops();
        val = 0;
        break;
        // LCOV_EXCL_START
    case CSR_VALIDATION0:
        val = cpu.validation0;
        break;
    case CSR_VALIDATION1:
#ifdef SYS_EMU
        val = (cpu.validation1 == ET_DIAG_CYCLE) ? SYS_EMU_PTR->get_emu_cycle() : 0;
#else
        val = 0;
#endif
        break;
    case CSR_VALIDATION2:
        val = cpu.validation2;
        break;
    case CSR_VALIDATION3:
        val = cpu.validation3;
        break;
        // LCOV_EXCL_STOP
    case CSR_LOCK_VA:
    case CSR_UNLOCK_VA:
        require_feature_u_cacheops();
        val = 0;
        break;
    case CSR_PORTCTRL0:
    case CSR_PORTCTRL1:
    case CSR_PORTCTRL2:
    case CSR_PORTCTRL3:
        val = read_port_control(cpu, csr - CSR_PORTCTRL0);
        break;
    case CSR_FCCNB:
        require_feature_ml();
        val = (uint64_t(cpu.fcc[1]) << 16) + uint64_t(cpu.fcc[0]);
        break;
    case CSR_PORTHEAD0:
    case CSR_PORTHEAD1:
    case CSR_PORTHEAD2:
    case CSR_PORTHEAD3:
        val = read_port_head(cpu, csr - CSR_PORTHEAD0, true);
        break;
    case CSR_PORTHEADNB0:
    case CSR_PORTHEADNB1:
    case CSR_PORTHEADNB2:
    case CSR_PORTHEADNB3:
        val = read_port_head(cpu, csr - CSR_PORTHEADNB0, false);
        break;
    case CSR_HARTID:
        if (PRV != Privilege::M && (cpu.core->menable_shadows & 1) == 0) {
            throw trap_illegal_instruction(cpu.inst.bits);
        }
        val = cpu.mhartid;
        break;
    case CSR_DCACHE_DEBUG:
        val = 0;
        break;
        // ----- All other registers -------------------------------------
    default:
        throw trap_illegal_instruction(cpu.inst.bits);
    }
    return val;
}


static uint64_t csrset(Hart& cpu, uint16_t csr, uint64_t val)
{
    uint64_t msk = 0;
    uint64_t tmpval = 0;

    switch (csr) {
    case CSR_FFLAGS:
        require_fp_enabled();
        val = (cpu.fcsr & 0x000000E0) | (val & 0x8000001F);
        cpu.fcsr = val;
        dirty_fp_state();
        // Return 'fflags' view of 'fcsr'
        val &= 0x8000001f;
        break;
    case CSR_FRM:
        require_fp_enabled();
        val = (cpu.fcsr & 0x8000001F) | ((val & 0x7) << 5);
        cpu.fcsr = val;
        dirty_fp_state();
        // Return 'frm' view of 'fcsr'
        val = (val >> 5) & 0x7;
        break;
    case CSR_FCSR:
        require_fp_enabled();
        val &= 0x800000FF;
        cpu.fcsr = val;
        dirty_fp_state();
        break;
    case CSR_SSTATUS:
        // Preserve sd, sxl, uxl, tsr, tw, tvm, mprv, xs, mpp, mpie, mie
        // Modify mxr, sum, fs, spp, spie, (upie=0), sie, (uie=0)
        val = (val & 0x00000000000C6122ULL) | (cpu.mstatus & 0x0000000F00739888ULL);
        // Setting fs=1 or fs=2 will set fs=3
        if (val & 0x6000ULL) {
            val |= 0x6000ULL;
        }
        // Set sd if fs==3 or xs==3
        if ((((val >> 13) & 0x3) == 0x3) || (((val >> 15) & 0x3) == 0x3)) {
            val |= 0x8000000000000000ULL;
        }
        // Invalidate the fetch buffer when changing VM mode or permissions
        if ((cpu.mstatus & 0xE0000) != (val & 0xE0000)) {
            cpu.fetch_pc = -1;
        }
        cpu.mstatus = val;
        // Return 'sstatus' view of 'mstatus'
        val &= 0x80000003000DE133ULL;
        break;
    case CSR_SIE:
        // Only ssie, stie, and seie are writeable, and only if they are delegated
        // if mideleg[sei,sti,ssi]==1 then seie, stie, ssie is writeable, otherwise they are reserved
        msk = cpu.mideleg & 0x0000000000000222ULL;
        val = (cpu.mie & ~msk) | (val & msk);
        cpu.mie = val;
        // Return 'sie' view of 'mie'
        val &= cpu.mideleg;
        break;
    case CSR_STVEC:
        val = sextVA(val & ~0xFFEULL);
        cpu.stvec = val;
        break;
    case CSR_SCOUNTEREN:
        val &= 0x1FF;
        cpu.scounteren = uint16_t(val);
        break;
    case CSR_SSCRATCH:
        cpu.sscratch = val;
        break;
    case CSR_SEPC:
        // sepc[0] = 0 always
        val = sextVA(val & ~1ULL);
        cpu.sepc = val;
        break;
    case CSR_SCAUSE:
        // Maks all bits excepts the ones we implement
        val &= 0x800000000000001FULL;
        cpu.scause = val;
        break;
    case CSR_STVAL:
        val = sextVA(val);
        cpu.stval = val;
        break;
    case CSR_SIP:
        // Only ssip is writeable, and only if it is delegated
        msk = cpu.mideleg & 0x0000000000000002ULL;
        val = (cpu.mip & ~msk) | (val & msk);
        cpu.mip = val;
        // Return 'sip' view of 'mip'
        val &= cpu.mideleg;
        break;
    case CSR_SATP: // Shared register
        // MODE is 4 bits, ASID is 0bits, PPN is PPN_M bits
        val &= 0xF000000000000000ULL | PPN_M;
        switch (val >> 60) {
        case SATP_MODE_BARE:
        case SATP_MODE_SV39:
        case SATP_MODE_SV48:
            cpu.core->satp = val;
            break;
        default: // reserved
            // do not write the register if attempting to set an unsupported mode
            break;
        }
        break;
    case CSR_MSTATUS:
        // Preserve sd, sxl, uxl, xs
        // Write all others (except upie=0, uie=0)
        val = (val & 0x00000000007E79AAULL) | (cpu.mstatus & 0x0000000F00018000ULL);
        // Setting fs=1 or fs=2 will set fs=3
        if (val & 0x6000ULL) {
            val |= 0x6000ULL;
        }
        // Set sd if fs==3 or xs==3
        if ((((val >> 13) & 0x3) == 0x3) || (((val >> 15) & 0x3) == 0x3)) {
            val |= 0x8000000000000000ULL;
        }
        // Attempting to set mpp to 2 will set it to 0 instead
        if (((val >> 11) & 0x3) == 0x2)
            val &= ~(0x3ULL << 11);
        // Invalidate the fetch buffer when changing VM mode or permissions
        if ((cpu.mstatus & 0xE0000) != (val & 0xE0000)) {
            cpu.fetch_pc = -1;
        }
        cpu.mstatus = val;
        break;
    case CSR_MISA:
        // Writeable but hardwired
        val = CSR_ISA_MAX;
        break;
    case CSR_MEDELEG:
        // Not all exceptions can be delegated
        val &= 0x0000000000000B108ULL;
        cpu.medeleg = val;
        break;
    case CSR_MIDELEG:
        // Not all interrupts can be delegated
        val &= 0x0000000000000222ULL;
        cpu.mideleg = val;
        break;
    case CSR_MIE:
        // Hard-wire ueie, utie, usie
        val &= 0x0000000000890AAAULL;
        cpu.mie = val;
        break;
    case CSR_MTVEC:
        val = sextVA(val & ~0xFFEULL);
        cpu.mtvec = val;
        break;
    case CSR_MCOUNTEREN:
        val &= 0x1FF;
        cpu.mcounteren = uint16_t(val);
        break;
    case CSR_MHPMEVENT3:
    case CSR_MHPMEVENT4:
    case CSR_MHPMEVENT5:
    case CSR_MHPMEVENT6:
    case CSR_MHPMEVENT7:
    case CSR_MHPMEVENT8:
        val &= 0x1F;
#ifdef SYS_EMU
        tmpval = cpu.chip->neigh_pmu_events[neigh_index(cpu)][csr - CSR_MHPMEVENT3][cpu.mhartid % EMU_THREADS_PER_NEIGH];
        // Special case for PMU_MINION_EVENT_CYCLES, use simulator cycle as baseline
        // When an event switches from EVENT_CYCLES to non-EVENT_CYCLES or vice versa, we may need to change the baseline
        if (val != tmpval) {
            auto match = counter_matches_event(cpu, csr - CSR_MHPMEVENT3, PMU_MINION_EVENT_CYCLES);
            if (((val == PMU_MINION_EVENT_CYCLES) && (match.first == 1)) ||
                ((tmpval == PMU_MINION_EVENT_CYCLES) && (match.first == 0)))
            {
                uint64_t& counter = cpu.chip->neigh_pmu_counters[neigh_index(cpu)][csr - CSR_MHPMEVENT3][cpu.mhartid % EMU_THREADS_PER_MINION];
                counter = SYS_EMU_PTR->get_emu_cycle() - counter;
            }
        }
#endif
        cpu.chip->neigh_pmu_events[neigh_index(cpu)][csr - CSR_MHPMEVENT3][cpu.mhartid % EMU_THREADS_PER_NEIGH] = val;
        break;
    case CSR_MHPMEVENT9:
    case CSR_MHPMEVENT10:
    case CSR_MHPMEVENT11:
    case CSR_MHPMEVENT12:
    case CSR_MHPMEVENT13:
    case CSR_MHPMEVENT14:
    case CSR_MHPMEVENT15:
    case CSR_MHPMEVENT16:
    case CSR_MHPMEVENT17:
    case CSR_MHPMEVENT18:
    case CSR_MHPMEVENT19:
    case CSR_MHPMEVENT20:
    case CSR_MHPMEVENT21:
    case CSR_MHPMEVENT22:
    case CSR_MHPMEVENT23:
    case CSR_MHPMEVENT24:
    case CSR_MHPMEVENT25:
    case CSR_MHPMEVENT26:
    case CSR_MHPMEVENT27:
    case CSR_MHPMEVENT28:
    case CSR_MHPMEVENT29:
    case CSR_MHPMEVENT30:
    case CSR_MHPMEVENT31:
        val = 0;
        break;
    case CSR_MSCRATCH:
        cpu.mscratch = val;
        break;
    case CSR_MEPC:
        // mepc[0] = 0 always
        val = sextVA(val & ~1ULL);
        cpu.mepc = val;
        break;
    case CSR_MCAUSE:
        // Maks all bits excepts the ones we implement
        val &= 0x800000000000001FULL;
        cpu.mcause = val;
        break;
    case CSR_MTVAL:
        val = sextVA(val);
        cpu.mtval = val;
        break;
    case CSR_MIP:
        // Only bus_error, mbad_red, seip, stip, ssip are writeable
        val &= 0x0000000000810222ULL;
        cpu.mip = val;
        break;
    case CSR_TSELECT:
        val = 0;
        break;
    case CSR_TDATA1:
        if (cpu.debug_mode) {
            // Preserve type, maskmax, timing; clearing dmode clears action too
            val = (val & 0x08000000000010DFULL) | (cpu.tdata1 & 0xF7E0000000040000ULL);
            if (~val & 0x0800000000000000ULL)
            {
                val &= ~0x000000000000F000ULL;
            }
            cpu.set_tdata1(val);
        }
        else if (~cpu.tdata1 & 0x0800000000000000ULL) {
            // Preserve type, dmode, maskmax, timing, action
            val = (val & 0x00000000000000DFULL) | (cpu.tdata1 & 0xFFE000000004F000ULL);
            cpu.set_tdata1(val);
        }
        else {
            // Ignore writes to the register
            val = cpu.tdata1;
        }
        break;
    case CSR_TDATA2:
        // keep only valid virtual or pysical addresses
        if ((~cpu.tdata1 & 0x0800000000000000ULL) || cpu.debug_mode) {
            val &= VA_M;
            cpu.tdata2 = val;
        } else {
            val = cpu.tdata2;
        }
        break;
        // unimplemented: TDATA3
    case CSR_DCSR:
        if (!cpu.debug_mode) {
            throw trap_illegal_instruction(cpu.inst.bits);
        }
        // TODO: Implement single-step
        cpu.dcsr = val & 0x0FFFF037;
        break;
    case CSR_DPC:
        if (!cpu.debug_mode) {
            throw trap_illegal_instruction(cpu.inst.bits);
        }
        cpu.dpc = val;
        break;
    case CSR_DDATA0:
        if (!cpu.debug_mode) {
            throw trap_illegal_instruction(cpu.inst.bits);
        }
        cpu.ddata0 = val;
        break;
        // unimplemented: DSCRATCH0
        // unimplemented: DSCRATCH1
    case CSR_MCYCLE:
    case CSR_MINSTRET:
        val = 0;
        break;
    case CSR_MHPMCOUNTER3:
    case CSR_MHPMCOUNTER4:
    case CSR_MHPMCOUNTER5:
    case CSR_MHPMCOUNTER6:
    case CSR_MHPMCOUNTER7:
    case CSR_MHPMCOUNTER8:
        tmpval = val;
#ifdef SYS_EMU
        {
            auto match = counter_matches_event(cpu, csr - CSR_MHPMCOUNTER3, PMU_MINION_EVENT_CYCLES);
            if (match.first) {
                // Special case for PMU_MINION_EVENT_CYCLES, use simulator cycle as baseline
                tmpval = SYS_EMU_PTR->get_emu_cycle() - val;
            }
        }
#endif
        cpu.chip->neigh_pmu_counters[neigh_index(cpu)][csr - CSR_MHPMCOUNTER3][cpu.mhartid % EMU_THREADS_PER_MINION] = tmpval;
        break;
    case CSR_MHPMCOUNTER9:
    case CSR_MHPMCOUNTER10:
    case CSR_MHPMCOUNTER11:
    case CSR_MHPMCOUNTER12:
    case CSR_MHPMCOUNTER13:
    case CSR_MHPMCOUNTER14:
    case CSR_MHPMCOUNTER15:
    case CSR_MHPMCOUNTER16:
    case CSR_MHPMCOUNTER17:
    case CSR_MHPMCOUNTER18:
    case CSR_MHPMCOUNTER19:
    case CSR_MHPMCOUNTER20:
    case CSR_MHPMCOUNTER21:
    case CSR_MHPMCOUNTER22:
    case CSR_MHPMCOUNTER23:
    case CSR_MHPMCOUNTER24:
    case CSR_MHPMCOUNTER25:
    case CSR_MHPMCOUNTER26:
    case CSR_MHPMCOUNTER27:
    case CSR_MHPMCOUNTER28:
    case CSR_MHPMCOUNTER29:
    case CSR_MHPMCOUNTER30:
    case CSR_MHPMCOUNTER31:
        val = 0;
        break;
    case CSR_CYCLE:
    case CSR_INSTRET:
    case CSR_HPMCOUNTER3:
    case CSR_HPMCOUNTER4:
    case CSR_HPMCOUNTER5:
    case CSR_HPMCOUNTER6:
    case CSR_HPMCOUNTER7:
    case CSR_HPMCOUNTER8:
    case CSR_HPMCOUNTER9:
    case CSR_HPMCOUNTER10:
    case CSR_HPMCOUNTER11:
    case CSR_HPMCOUNTER12:
    case CSR_HPMCOUNTER13:
    case CSR_HPMCOUNTER14:
    case CSR_HPMCOUNTER15:
    case CSR_HPMCOUNTER16:
    case CSR_HPMCOUNTER17:
    case CSR_HPMCOUNTER18:
    case CSR_HPMCOUNTER19:
    case CSR_HPMCOUNTER20:
    case CSR_HPMCOUNTER21:
    case CSR_HPMCOUNTER22:
    case CSR_HPMCOUNTER23:
    case CSR_HPMCOUNTER24:
    case CSR_HPMCOUNTER25:
    case CSR_HPMCOUNTER26:
    case CSR_HPMCOUNTER27:
    case CSR_HPMCOUNTER28:
    case CSR_HPMCOUNTER29:
    case CSR_HPMCOUNTER30:
    case CSR_HPMCOUNTER31:
    case CSR_MVENDORID:
    case CSR_MARCHID:
    case CSR_MIMPID:
    case CSR_MHARTID:
        throw trap_illegal_instruction(cpu.inst.bits);
        // ----- Esperanto registers -------------------------------------
    case CSR_MATP: // Shared register
        // do not write the register if it is locked (L==1)
        if (~cpu.core->matp & 0x800000000000000ULL) {
            // MODE is 4 bits, L is 1 bits, ASID is 0bits, PPN is PPN_M bits
            val &= 0xF800000000000000ULL | PPN_M;
            switch (val >> 60) {
            case MATP_MODE_BARE:
            case MATP_MODE_MV39:
            case MATP_MODE_MV48:
                cpu.core->matp = val;
                break;
            default: // reserved
                // do not write the register if attempting to set an unsupported mode
                break;
            }
        }
        break;
    case CSR_MINSTMASK:
        val &= 0x1ffffffffULL;
        cpu.minstmask = val;
        break;
    case CSR_MINSTMATCH:
        val &= 0xffffffff;
        cpu.minstmatch = val;
        break;
        // TODO: CSR_AMOFENCE_CTRL
    case CSR_CACHE_INVALIDATE:
        val &= 0x3;
        if (val & 1) {
            // invalidate the fetch buffers of all harts in the neighborhood
            int first_hart = EMU_THREADS_PER_NEIGH * neigh_index(cpu);
            int last_hart = std::min(first_hart + EMU_THREADS_PER_NEIGH, EMU_NUM_THREADS);
            for (int i = first_hart; i < last_hart; ++i) {
                cpu.chip->cpu[i].fetch_pc = -1;
            }
        }
        break;
    case CSR_MENABLE_SHADOWS:
        val &= 1;
        cpu.core->menable_shadows = val;
        break;
    case CSR_EXCL_MODE:
        val &= 1;
        if (val) {
            cpu.core->excl_mode = 1 + ((cpu.mhartid & 1) << 1);
        } else {
            cpu.core->excl_mode = 0;
        }
        break;
    case CSR_MBUSADDR:
        val = zextPA(val);
        cpu.mbusaddr = val;
        break;
    case CSR_MCACHE_CONTROL:
#ifdef SYS_EMU
        tmpval = cpu.core->mcache_control & 0x3;
#endif
        switch (cpu.core->mcache_control) {
        case  0: msk = ((val & 3) == 1) ? 3 : 0; break;
        case  1: msk = ((val & 3) != 2) ? 3 : 0; break;
        case  3: msk = ((val & 3) != 2) ? 3 : 0; break;
        default: assert(0); break;
        }
        val = (val & msk) | (cpu.core->ucache_control & ~msk);
        if (msk) {
            dcache_change_mode(cpu, val);
            cpu.core->ucache_control = val;
            cpu.core->mcache_control = val & 3;
            if (~val & 2) {
                if (cpu.core->tload_a[0].state == TLoad::State::waiting_coop
                    || cpu.core->tload_a[1].state == TLoad::State::waiting_coop
                    || cpu.core->tload_b.state == TLoad::State::waiting_coop)
                {
                    throw std::runtime_error("csrset() disables L1SCP while "
                                             "coop tensor loads are active");
                }
                cpu.core->tload_a[0].state = TLoad::State::idle;
                cpu.core->tload_a[1].state = TLoad::State::idle;
                cpu.core->tload_b.state = TLoad::State::idle;
            }
        }
        val &= 3;
#ifdef SYS_EMU
        if (SYS_EMU_PTR->get_mem_check() && (tmpval != (cpu.core->mcache_control & 0x3))) {
            SYS_EMU_PTR->get_mem_checker().mcache_control_up(
                (cpu.mhartid / EMU_THREADS_PER_MINION) / EMU_MINIONS_PER_SHIRE,
                (cpu.mhartid / EMU_THREADS_PER_MINION) % EMU_MINIONS_PER_SHIRE,
                cpu.core->mcache_control);
        }
#endif
        break;
    case CSR_EVICT_SW:
        dcache_evict_flush_set_way(cpu, true, val);
        break;
    case CSR_FLUSH_SW:
        dcache_evict_flush_set_way(cpu, false, val);
        break;
    case CSR_LOCK_SW:
        dcache_lock_paddr(cpu, val);
        break;
    case CSR_UNLOCK_SW:
        dcache_unlock_set_way(cpu, val);
        break;
    case CSR_TENSOR_REDUCE:
        require_feature_ml_on_thread0();
        tensor_reduce_start(cpu, val);
        break;
    case CSR_TENSOR_FMA:
        require_feature_ml_on_thread0();
        tensor_fma_start(cpu, val);
        break;
    case CSR_TENSOR_CONV_SIZE:
        require_feature_ml();
        val &= 0xFF00FFFFFF00FFFFULL;
        cpu.tensor_conv_size = val;
        tensor_mask_update(cpu);
        break;
    case CSR_TENSOR_CONV_CTRL:
        require_feature_ml();
        val &= 0x0000FFFF0000FFFFULL;
        cpu.tensor_conv_ctrl = val;
        tensor_mask_update(cpu);
        break;
    case CSR_TENSOR_COOP:
        require_feature_ml_on_thread0();
        // group [4:0], minions [15:8], neighs [19:16] (width depends on EMU_NEIGH_PER_SHIRE)
        val &= 0xff1f | (((1 << EMU_NEIGH_PER_SHIRE) - 1) << 16);
        cpu.tensor_coop = val;
        break;
    case CSR_TENSOR_MASK:
        require_feature_ml();
        val &= 0xffff;
        cpu.tensor_mask = val;
        break;
    case CSR_TENSOR_QUANT:
        require_feature_ml_on_thread0();
        tensor_quant_start(cpu, val);
        break;
    case CSR_TEX_SEND:
        require_feature_gfx();
        //val &= 0xff;
        // Notify to TBOX that a Sample Request is ready
        // new_sample_request(hart_index(cpu),
        //                    val & 0xf,           // port_id
        //                    (val >> 4) & 0xf,    // num_packets
        //                    read_port_base_address(cpu, val & 0xf /* port id */));
        break;
    case CSR_TENSOR_ERROR:
        val &= 0x3ff;
        cpu.tensor_error = val;
        notify_tensor_error_value(cpu, val);
        break;
    case CSR_UCACHE_CONTROL:
#ifdef SYS_EMU
        tmpval = cpu.core->mcache_control & 0x3;
#endif
        require_feature_u_scratchpad();
        msk = (!(cpu.mhartid % EMU_THREADS_PER_MINION)
               && (cpu.core->mcache_control & 1)) ? 1 : 3;
        val = (cpu.core->mcache_control & msk) | (val & ~msk & 0x07df);
        assert((val & 3) != 2);
        dcache_change_mode(cpu, val);
        cpu.core->ucache_control = val;
        cpu.core->mcache_control = val & 3;
#ifdef SYS_EMU
        if (SYS_EMU_PTR->get_mem_check() && (tmpval != (cpu.core->mcache_control & 0x3))) {
            SYS_EMU_PTR->get_mem_checker().mcache_control_up(
                (cpu.mhartid / EMU_THREADS_PER_MINION) / EMU_MINIONS_PER_SHIRE,
                (cpu.mhartid / EMU_THREADS_PER_MINION) % EMU_MINIONS_PER_SHIRE,
                cpu.core->mcache_control);
        }
#endif
        break;
    case CSR_PREFETCH_VA:
        require_feature_u_cacheops();
        dcache_prefetch_vaddr(cpu, val);
        break;
        // CSR_FLB is modelled outside this fuction!
    case CSR_FCC:
        require_feature_ml();
        // Block if no credits, else decrement
        val &= 1;
        LOG_HART(DEBUG, cpu, "\tfcc%" PRIu64 " : %" PRIu16, val, cpu.fcc[val]);
        if (cpu.fcc[val] == 0) {
            cpu.npc = cpu.pc;
            if (val == 0) {
                cpu.start_waiting(Hart::Waiting::credit0);
            } else {
                cpu.start_waiting(Hart::Waiting::credit1);
            }
            throw instruction_restart();
        } else {
            --cpu.fcc[val];
        }
        LOG_HART(DEBUG, cpu, "\tfcc%" PRIu64 " = %" PRIu16, val, cpu.fcc[val]);
        break;
    case CSR_STALL:
        require_feature_ml();
        // Writing 'stall' will not put the hart to sleep in exclusive mode or
        // when there are pending interrupts, even when they are globally
        // disabled (but pending interrupts will be ignored if they are
        // locally disabled).
        if (!cpu.core->excl_mode) {
            if (((cpu.mip | cpu.ext_seip) & cpu.mie) == 0) {
                cpu.start_waiting(Hart::Waiting::interrupt);
            }
        }
        break;
    case CSR_TENSOR_WAIT:
        tensor_wait_start(cpu, val);
        break;
    case CSR_TENSOR_LOAD:
        require_feature_ml_on_thread0();
        tensor_load_start(cpu, val);
        break;
    case CSR_GSC_PROGRESS:
        val &= (VLENW-1);
        cpu.gsc_progress = val;
        break;
#if EMU_HAS_L2
    case CSR_TENSOR_LOAD_L2:
        require_feature_ml();
        tensor_load_l2_start(cpu, val);
        break;
#endif
    case CSR_TENSOR_STORE:
        require_feature_ml_on_thread0();
        tensor_store_start(cpu, val);
        break;
    case CSR_EVICT_VA:
        require_feature_u_cacheops();
        dcache_evict_flush_vaddr(cpu, true, val);
        break;
    case CSR_FLUSH_VA:
        require_feature_u_cacheops();
        dcache_evict_flush_vaddr(cpu, false, val);
        break;
    case CSR_VALIDATION0:
        cpu.validation0 = val;
#ifdef SYS_EMU
        switch (val) {
        case 0x1FEED000:
            LOG_AGENT(INFO, cpu, "%s", "Signal end test with PASS");
            cpu.become_unavailable();
            break;
        case 0x50BAD000:
            LOG_AGENT(INFO, cpu, "%s", "Signal end test with FAIL");
            cpu.chip->set_emu_done(true, true);
            break;
        }
#endif
        break;
    case CSR_VALIDATION1:
        switch ((val >> 56) & 0xFF) {
        case ET_DIAG_PUTCHAR:
            val = val & 0xFF;
            // EOT signals end of test
            if (val == 4) {
                LOG_HART(INFO, cpu, "%s", "Validation1 CSR received End Of Transmission.");
                cpu.chip->set_emu_done(true);
                break;
            }
            if (char(val) != '\n') {
                cpu.uart_stream << char(val);
            } else {
                std::cout << cpu.uart_stream.str() << std::endl;
                cpu.uart_stream.str("");
                cpu.uart_stream.clear();
            }
            break;
#ifdef SYS_EMU
        case ET_DIAG_IRQ_INJ:
            SYS_EMU_PTR->evl_dv_handle_irq_inj((val >> 55) & 1, (val >> 53) & 3, val & 0x3FFFFFFFFULL);
            break;
        case ET_DIAG_CYCLE:
            cpu.validation1 = (val >> 56) & 0xFF;
            break;
#endif
        default:
            break;
        }
        break;
    case CSR_VALIDATION2:
        cpu.validation2 = val;
        break;
    case CSR_VALIDATION3:
        cpu.validation3 = val;
        break;
    case CSR_LOCK_VA:
        require_lock_unlock_enabled();
        dcache_lock_vaddr(cpu, val);
        break;
    case CSR_UNLOCK_VA:
        require_lock_unlock_enabled();
        val &= 0xC000FFFFFFFFFFCFULL;
        dcache_unlock_vaddr(cpu, val);
        break;
    case CSR_PORTCTRL0:
    case CSR_PORTCTRL1:
    case CSR_PORTCTRL2:
    case CSR_PORTCTRL3:
        val = legalize_portctrl(val);
        configure_port(cpu, csr - CSR_PORTCTRL0, val);
        break;
    case CSR_FCCNB:
    case CSR_PORTHEAD0:
    case CSR_PORTHEAD1:
    case CSR_PORTHEAD2:
    case CSR_PORTHEAD3:
    case CSR_PORTHEADNB0:
    case CSR_PORTHEADNB1:
    case CSR_PORTHEADNB2:
    case CSR_PORTHEADNB3:
    case CSR_HARTID:
        throw trap_illegal_instruction(cpu.inst.bits);
        // ----- All other registers -------------------------------------
    default:
        throw trap_illegal_instruction(cpu.inst.bits);
    }

    return val;
}


static inline void csrswap(Hart& cpu, uint16_t csr, uint64_t& oldval, uint64_t& newval)
{
    if (csr == CSR_FLB) {
        require_feature_ml();
        oldval = write_flb(cpu, newval);
    } else {
        newval = csrset(cpu, csr, newval);
    }
}


static inline uint64_t external_supervisor_software_interrupt(const Hart& cpu, uint16_t csr)
{
    switch (csr) {
    case CSR_SIP:
        return cpu.ext_seip & cpu.mideleg;
    case CSR_MIP:
        return cpu.ext_seip;
    default:
        return 0;
    }
}


void insn_csrrc(Hart& cpu)
{
    DISASM_RD_CSR_RS1("csrrc");

    uint16_t csr = cpu.inst.csrimm();
    xreg     rd  = cpu.inst.rd();
    xreg     rs1 = cpu.inst.rs1();

    check_csr_privilege(cpu, csr);

    uint64_t oldval = csrget(cpu, csr);
    if (rs1 != x0) {
        uint64_t newval = oldval & (~RS1);
        csrswap(cpu, csr, oldval, newval);
        LOG_CSR(":", csr, oldval);
        LOG_CSR("=", csr, newval);
    } else {
        LOG_CSR(":", csr, oldval);
    }
    oldval |= external_supervisor_software_interrupt(cpu, csr);
    WRITE_REG(rd, oldval, csr == CSR_FLB);
}



void insn_csrrci(Hart& cpu)
{
    DISASM_RD_CSR_UIMM5("csrrci");

    uint16_t csr = cpu.inst.csrimm();
    xreg     rd  = cpu.inst.rd();
    uint64_t imm = cpu.inst.uimm5();

    check_csr_privilege(cpu, csr);

    uint64_t oldval = csrget(cpu, csr);
    if (imm != 0) {
        uint64_t newval = oldval & (~imm);
        csrswap(cpu, csr, oldval, newval);
        LOG_CSR(":", csr, oldval);
        LOG_CSR("=", csr, newval);
    } else {
        LOG_CSR(":", csr, oldval);
    }
    oldval |= external_supervisor_software_interrupt(cpu, csr);
    WRITE_REG(rd, oldval, csr == CSR_FLB);
}


void insn_csrrs(Hart& cpu)
{
    DISASM_RD_CSR_RS1("csrrs");

    uint16_t csr = cpu.inst.csrimm();
    xreg     rd  = cpu.inst.rd();
    xreg     rs1 = cpu.inst.rs1();

    check_csr_privilege(cpu, csr);

    uint64_t oldval = csrget(cpu, csr);
    if (rs1 != x0) {
        uint64_t newval = oldval | RS1;
        csrswap(cpu, csr, oldval, newval);
        LOG_CSR(":", csr, oldval);
        LOG_CSR("=", csr, newval);
    } else {
        LOG_CSR(":", csr, oldval);
    }
    oldval |= external_supervisor_software_interrupt(cpu, csr);
    WRITE_REG(rd, oldval, csr == CSR_FLB);
}


void insn_csrrsi(Hart& cpu)
{
    DISASM_RD_CSR_UIMM5("csrrsi");

    uint16_t csr = cpu.inst.csrimm();
    xreg     rd  = cpu.inst.rd();
    uint64_t imm = cpu.inst.uimm5();

    check_csr_privilege(cpu, csr);

    uint64_t oldval = csrget(cpu, csr);
    if (imm != 0) {
        uint64_t newval = oldval | imm;
        csrswap(cpu, csr, oldval, newval);
        LOG_CSR(":", csr, oldval);
        LOG_CSR("=", csr, newval);
    } else {
        LOG_CSR(":", csr, oldval);
    }
    oldval |= external_supervisor_software_interrupt(cpu, csr);
    WRITE_REG(rd, oldval, csr == CSR_FLB);
}


void insn_csrrw(Hart& cpu)
{
    DISASM_RD_CSR_RS1("csrrw");

    uint16_t csr    = cpu.inst.csrimm();
    xreg     rd     = cpu.inst.rd();
    uint64_t newval = RS1;

    check_csr_privilege(cpu, csr);

    uint64_t oldval = 0;
    if (rd != x0) {
        oldval = csrget(cpu, csr);
        csrswap(cpu, csr, oldval, newval);
        LOG_CSR(":", csr, oldval);
        LOG_CSR("=", csr, newval);
        oldval |= external_supervisor_software_interrupt(cpu, csr);
    } else {
        csrswap(cpu, csr, oldval, newval);
        LOG_CSR("=", csr, newval);
    }
    WRITE_REG(rd, oldval, csr == CSR_FLB);
}


void insn_csrrwi(Hart& cpu)
{
    DISASM_RD_CSR_UIMM5("csrrwi");

    uint16_t csr    = cpu.inst.csrimm();
    xreg     rd     = cpu.inst.rd();
    uint64_t newval = cpu.inst.uimm5();

    check_csr_privilege(cpu, csr);

    uint64_t oldval = 0;
    if (rd != x0) {
        oldval = csrget(cpu, csr);
        csrswap(cpu, csr, oldval, newval);
        LOG_CSR(":", csr, oldval);
        LOG_CSR("=", csr, newval);
        oldval |= external_supervisor_software_interrupt(cpu, csr);
    } else {
        csrswap(cpu, csr, oldval, newval);
        LOG_CSR("=", csr, newval);
    }
    WRITE_REG(rd, oldval, csr == CSR_FLB);
}


uint64_t System::get_csr(unsigned thread, uint16_t csr)
{
    uint64_t retval = 0;
    try {
        retval = csrget(cpu[thread], csr);
    } catch (const Trap&) {
        /* do nothing */
    }
    return retval;
}


void System::set_csr(unsigned thread, uint16_t csr, uint64_t value)
{
    try {
        csrset(cpu[thread], csr, value);
    } catch (const Trap&) {
        /* do nothing */
    }
}


} // namespace bemu
