# system info c5g_housekeeping on 2022.11.21.11:40:02
system_info:
name,value
DEVICE,5CGXFC5C6F27C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1669027182
#
#
# Files generated for c5g_housekeeping on 2022.11.21.11:40:02
files:
filepath,kind,attributes,module,is_top
simulation/c5g_housekeeping.v,VERILOG,,c5g_housekeeping,true
simulation/submodules/c5g_housekeeping_cpu_sync_in.v,VERILOG,,c5g_housekeeping_cpu_sync_in,false
simulation/submodules/c5g_housekeeping_hw_info_in.v,VERILOG,,c5g_housekeeping_hw_info_in,false
simulation/submodules/c5g_housekeeping_i2c_device_select.v,VERILOG,,c5g_housekeeping_i2c_device_select,false
simulation/submodules/i2c_opencores.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_top.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_defines.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_byte_ctrl.v,VERILOG,,i2c_opencores,false
simulation/submodules/i2c_master_bit_ctrl.v,VERILOG,,i2c_opencores,false
simulation/submodules/timescale.v,VERILOG,,i2c_opencores,false
simulation/submodules/c5g_housekeeping_jtag_uart_0.v,VERILOG,,c5g_housekeeping_jtag_uart_0,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0.v,VERILOG,,c5g_housekeeping_nios2_gen2_0,false
simulation/submodules/bitswap_qsys.v,VERILOG,,bitswap_qsys,false
simulation/submodules/c5g_housekeeping_onchip_memory2_0.v,VERILOG,,c5g_housekeeping_onchip_memory2_0,false
simulation/submodules/altera_customins_master_translator.v,VERILOG,,altera_customins_master_translator,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv,SYSTEM_VERILOG,,c5g_housekeeping_nios2_gen2_0_custom_instruction_master_comb_xconnect,false
simulation/submodules/altera_customins_slave_translator.sv,SYSTEM_VERILOG,,altera_customins_slave_translator,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0.v,VERILOG,,c5g_housekeeping_mm_interconnect_0,false
simulation/submodules/c5g_housekeeping_irq_mapper.sv,SYSTEM_VERILOG,,c5g_housekeeping_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu.sdc,SDC,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu.v,VERILOG,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/c5g_housekeeping_nios2_gen2_0_cpu_test_bench.v,VERILOG,,c5g_housekeeping_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_router,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_router_001,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_router_002,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_router_004,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_cmd_demux,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_cmd_mux,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_rsp_demux,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_rsp_mux,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
c5g_housekeeping.cpu_sync_in,c5g_housekeeping_cpu_sync_in
c5g_housekeeping.ext_int_n,c5g_housekeeping_cpu_sync_in
c5g_housekeeping.hw_info_in,c5g_housekeeping_hw_info_in
c5g_housekeeping.i2c_device_select,c5g_housekeeping_i2c_device_select
c5g_housekeeping.i2c_master,i2c_opencores
c5g_housekeeping.jtag_uart_0,c5g_housekeeping_jtag_uart_0
c5g_housekeeping.nios2_gen2_0,c5g_housekeeping_nios2_gen2_0
c5g_housekeeping.nios2_gen2_0.cpu,c5g_housekeeping_nios2_gen2_0_cpu
c5g_housekeeping.nios_custom_instr_bitswap_0,bitswap_qsys
c5g_housekeeping.onchip_memory2_0,c5g_housekeeping_onchip_memory2_0
c5g_housekeeping.nios2_gen2_0_custom_instruction_master_translator,altera_customins_master_translator
c5g_housekeeping.nios2_gen2_0_custom_instruction_master_comb_xconnect,c5g_housekeeping_nios2_gen2_0_custom_instruction_master_comb_xconnect
c5g_housekeeping.nios2_gen2_0_custom_instruction_master_comb_slave_translator0,altera_customins_slave_translator
c5g_housekeeping.mm_interconnect_0,c5g_housekeeping_mm_interconnect_0
c5g_housekeeping.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
c5g_housekeeping.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
c5g_housekeeping.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
c5g_housekeeping.mm_interconnect_0.i2c_master_avalon_slave_0_translator,altera_merlin_slave_translator
c5g_housekeeping.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
c5g_housekeeping.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
c5g_housekeeping.mm_interconnect_0.hw_info_in_s1_translator,altera_merlin_slave_translator
c5g_housekeeping.mm_interconnect_0.ext_int_n_s1_translator,altera_merlin_slave_translator
c5g_housekeeping.mm_interconnect_0.cpu_sync_in_s1_translator,altera_merlin_slave_translator
c5g_housekeeping.mm_interconnect_0.i2c_device_select_s1_translator,altera_merlin_slave_translator
c5g_housekeeping.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
c5g_housekeeping.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
c5g_housekeeping.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
c5g_housekeeping.mm_interconnect_0.i2c_master_avalon_slave_0_agent,altera_merlin_slave_agent
c5g_housekeeping.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
c5g_housekeeping.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
c5g_housekeeping.mm_interconnect_0.hw_info_in_s1_agent,altera_merlin_slave_agent
c5g_housekeeping.mm_interconnect_0.ext_int_n_s1_agent,altera_merlin_slave_agent
c5g_housekeeping.mm_interconnect_0.cpu_sync_in_s1_agent,altera_merlin_slave_agent
c5g_housekeeping.mm_interconnect_0.i2c_device_select_s1_agent,altera_merlin_slave_agent
c5g_housekeeping.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
c5g_housekeeping.mm_interconnect_0.i2c_master_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
c5g_housekeeping.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
c5g_housekeeping.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
c5g_housekeeping.mm_interconnect_0.hw_info_in_s1_agent_rsp_fifo,altera_avalon_sc_fifo
c5g_housekeeping.mm_interconnect_0.ext_int_n_s1_agent_rsp_fifo,altera_avalon_sc_fifo
c5g_housekeeping.mm_interconnect_0.cpu_sync_in_s1_agent_rsp_fifo,altera_avalon_sc_fifo
c5g_housekeeping.mm_interconnect_0.i2c_device_select_s1_agent_rsp_fifo,altera_avalon_sc_fifo
c5g_housekeeping.mm_interconnect_0.router,c5g_housekeeping_mm_interconnect_0_router
c5g_housekeeping.mm_interconnect_0.router_001,c5g_housekeeping_mm_interconnect_0_router_001
c5g_housekeeping.mm_interconnect_0.router_002,c5g_housekeeping_mm_interconnect_0_router_002
c5g_housekeeping.mm_interconnect_0.router_003,c5g_housekeeping_mm_interconnect_0_router_002
c5g_housekeeping.mm_interconnect_0.router_006,c5g_housekeeping_mm_interconnect_0_router_002
c5g_housekeeping.mm_interconnect_0.router_007,c5g_housekeeping_mm_interconnect_0_router_002
c5g_housekeeping.mm_interconnect_0.router_008,c5g_housekeeping_mm_interconnect_0_router_002
c5g_housekeeping.mm_interconnect_0.router_009,c5g_housekeeping_mm_interconnect_0_router_002
c5g_housekeeping.mm_interconnect_0.router_004,c5g_housekeeping_mm_interconnect_0_router_004
c5g_housekeeping.mm_interconnect_0.router_005,c5g_housekeeping_mm_interconnect_0_router_004
c5g_housekeeping.mm_interconnect_0.cmd_demux,c5g_housekeeping_mm_interconnect_0_cmd_demux
c5g_housekeeping.mm_interconnect_0.cmd_demux_001,c5g_housekeeping_mm_interconnect_0_cmd_demux_001
c5g_housekeeping.mm_interconnect_0.rsp_demux_002,c5g_housekeeping_mm_interconnect_0_cmd_demux_001
c5g_housekeeping.mm_interconnect_0.rsp_demux_003,c5g_housekeeping_mm_interconnect_0_cmd_demux_001
c5g_housekeeping.mm_interconnect_0.cmd_mux,c5g_housekeeping_mm_interconnect_0_cmd_mux
c5g_housekeeping.mm_interconnect_0.cmd_mux_001,c5g_housekeeping_mm_interconnect_0_cmd_mux
c5g_housekeeping.mm_interconnect_0.cmd_mux_004,c5g_housekeeping_mm_interconnect_0_cmd_mux
c5g_housekeeping.mm_interconnect_0.cmd_mux_005,c5g_housekeeping_mm_interconnect_0_cmd_mux
c5g_housekeeping.mm_interconnect_0.cmd_mux_006,c5g_housekeeping_mm_interconnect_0_cmd_mux
c5g_housekeeping.mm_interconnect_0.cmd_mux_007,c5g_housekeeping_mm_interconnect_0_cmd_mux
c5g_housekeeping.mm_interconnect_0.cmd_mux_002,c5g_housekeeping_mm_interconnect_0_cmd_mux_002
c5g_housekeeping.mm_interconnect_0.cmd_mux_003,c5g_housekeeping_mm_interconnect_0_cmd_mux_002
c5g_housekeeping.mm_interconnect_0.rsp_demux,c5g_housekeeping_mm_interconnect_0_rsp_demux
c5g_housekeeping.mm_interconnect_0.rsp_demux_001,c5g_housekeeping_mm_interconnect_0_rsp_demux
c5g_housekeeping.mm_interconnect_0.rsp_demux_004,c5g_housekeeping_mm_interconnect_0_rsp_demux
c5g_housekeeping.mm_interconnect_0.rsp_demux_005,c5g_housekeeping_mm_interconnect_0_rsp_demux
c5g_housekeeping.mm_interconnect_0.rsp_demux_006,c5g_housekeeping_mm_interconnect_0_rsp_demux
c5g_housekeeping.mm_interconnect_0.rsp_demux_007,c5g_housekeeping_mm_interconnect_0_rsp_demux
c5g_housekeeping.mm_interconnect_0.rsp_mux,c5g_housekeeping_mm_interconnect_0_rsp_mux
c5g_housekeeping.mm_interconnect_0.rsp_mux_001,c5g_housekeeping_mm_interconnect_0_rsp_mux_001
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter.error_adapter_0,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_001,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_002,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_003,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_004,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_005,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_006,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_007,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter
c5g_housekeeping.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,c5g_housekeeping_mm_interconnect_0_avalon_st_adapter_error_adapter_0
c5g_housekeeping.irq_mapper,c5g_housekeeping_irq_mapper
c5g_housekeeping.rst_controller,altera_reset_controller
c5g_housekeeping.rst_controller_001,altera_reset_controller
