Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 23 17:13:23 2018
| Host         : tao-linux-vmware running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file lab9_2_1_timing_summary_routed.rpt -pb lab9_2_1_timing_summary_routed.pb -rpx lab9_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9_2_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line13/Clk1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.688        0.000                      0                    2        0.226        0.000                      0                    2        3.000        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Clk100MHz               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        195.688        0.000                      0                    2        0.544        0.000                      0                    2       13.360        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      195.716        0.000                      0                    2        0.544        0.000                      0                    2       13.360        0.000                       0                     4  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        195.688        0.000                      0                    2        0.226        0.000                      0                    2  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      195.688        0.000                      0                    2        0.226        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.688ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.310ns (37.746%)  route 2.161ns (62.254%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.726    -0.814    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    -0.380 f  nolabel_line13/cnt_reg/P[20]
                         net (fo=1, routed)           1.345     0.964    nolabel_line13/cnt_reg_n_85
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.088 r  nolabel_line13/cnt_reg_i_10/O
                         net (fo=1, routed)           0.000     1.088    nolabel_line13/cnt_reg_i_10_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.601 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.601    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.840 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.816     2.656    nolabel_line13/RSTP
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.607   198.586    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
                         clock pessimism              0.599   199.186    
                         clock uncertainty           -0.318   198.868    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.524   198.344    nolabel_line13/cnt_reg
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                195.688    

Slack (MET) :             195.971ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 1.611ns (44.594%)  route 2.002ns (55.406%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.726    -0.814    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    -0.380 f  nolabel_line13/cnt_reg/P[20]
                         net (fo=1, routed)           1.345     0.964    nolabel_line13/cnt_reg_n_85
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.088 r  nolabel_line13/cnt_reg_i_10/O
                         net (fo=1, routed)           0.000     1.088    nolabel_line13/cnt_reg_i_10_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.601 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.601    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.840 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.657     2.497    nolabel_line13/RSTP
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.301     2.798 r  nolabel_line13/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     2.798    nolabel_line13/Clk1Hz_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.519   198.499    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
                         clock pessimism              0.559   199.058    
                         clock uncertainty           -0.318   198.741    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.029   198.770    nolabel_line13/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                        198.770    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                195.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 nolabel_line13/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.300%)  route 0.449ns (70.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line13/Clk1Hz_reg/Q
                         net (fo=3, routed)           0.449    -0.003    nolabel_line13/Clk1Hz
    SLICE_X13Y86         LUT2 (Prop_lut2_I1_O)        0.045     0.042 r  nolabel_line13/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.042    nolabel_line13/Clk1Hz_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
                         clock pessimism              0.239    -0.593    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.091    -0.502    nolabel_line13/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.365ns (37.282%)  route 0.614ns (62.718%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.657    -0.507    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126    -0.381 f  nolabel_line13/cnt_reg/P[17]
                         net (fo=2, routed)           0.222    -0.159    nolabel_line13/cnt_reg_n_88
    SLICE_X12Y83         LUT1 (Prop_lut1_I0_O)        0.049    -0.110 r  nolabel_line13/cnt_reg_i_13/O
                         net (fo=1, routed)           0.000    -0.110    nolabel_line13/cnt_reg_i_13_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.026 r  nolabel_line13/cnt_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.026    nolabel_line13/cnt_reg_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.014 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.014    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.080 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.392     0.472    nolabel_line13/RSTP
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.926    -0.747    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
                         clock pessimism              0.240    -0.507    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_RSTP)
                                                     -0.069    -0.576    nolabel_line13/cnt_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  1.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line12/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line12/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y32      nolabel_line13/cnt_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line12/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.716ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.310ns (37.746%)  route 2.161ns (62.254%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.726    -0.814    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    -0.380 f  nolabel_line13/cnt_reg/P[20]
                         net (fo=1, routed)           1.345     0.964    nolabel_line13/cnt_reg_n_85
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.088 r  nolabel_line13/cnt_reg_i_10/O
                         net (fo=1, routed)           0.000     1.088    nolabel_line13/cnt_reg_i_10_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.601 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.601    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.840 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.816     2.656    nolabel_line13/RSTP
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.607   198.586    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
                         clock pessimism              0.599   199.186    
                         clock uncertainty           -0.289   198.896    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.524   198.372    nolabel_line13/cnt_reg
  -------------------------------------------------------------------
                         required time                        198.372    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                195.716    

Slack (MET) :             195.999ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 1.611ns (44.594%)  route 2.002ns (55.406%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.726    -0.814    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    -0.380 f  nolabel_line13/cnt_reg/P[20]
                         net (fo=1, routed)           1.345     0.964    nolabel_line13/cnt_reg_n_85
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.088 r  nolabel_line13/cnt_reg_i_10/O
                         net (fo=1, routed)           0.000     1.088    nolabel_line13/cnt_reg_i_10_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.601 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.601    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.840 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.657     2.497    nolabel_line13/RSTP
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.301     2.798 r  nolabel_line13/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     2.798    nolabel_line13/Clk1Hz_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.519   198.499    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
                         clock pessimism              0.559   199.058    
                         clock uncertainty           -0.289   198.769    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.029   198.798    nolabel_line13/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                        198.798    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                195.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 nolabel_line13/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.300%)  route 0.449ns (70.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line13/Clk1Hz_reg/Q
                         net (fo=3, routed)           0.449    -0.003    nolabel_line13/Clk1Hz
    SLICE_X13Y86         LUT2 (Prop_lut2_I1_O)        0.045     0.042 r  nolabel_line13/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.042    nolabel_line13/Clk1Hz_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
                         clock pessimism              0.239    -0.593    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.091    -0.502    nolabel_line13/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.365ns (37.282%)  route 0.614ns (62.718%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.657    -0.507    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126    -0.381 f  nolabel_line13/cnt_reg/P[17]
                         net (fo=2, routed)           0.222    -0.159    nolabel_line13/cnt_reg_n_88
    SLICE_X12Y83         LUT1 (Prop_lut1_I0_O)        0.049    -0.110 r  nolabel_line13/cnt_reg_i_13/O
                         net (fo=1, routed)           0.000    -0.110    nolabel_line13/cnt_reg_i_13_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.026 r  nolabel_line13/cnt_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.026    nolabel_line13/cnt_reg_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.014 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.014    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.080 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.392     0.472    nolabel_line13/RSTP
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.926    -0.747    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
                         clock pessimism              0.240    -0.507    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_RSTP)
                                                     -0.069    -0.576    nolabel_line13/cnt_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  1.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line12/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line12/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y32      nolabel_line13/cnt_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y86     nolabel_line13/Clk1Hz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line12/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.688ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.310ns (37.746%)  route 2.161ns (62.254%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.726    -0.814    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    -0.380 f  nolabel_line13/cnt_reg/P[20]
                         net (fo=1, routed)           1.345     0.964    nolabel_line13/cnt_reg_n_85
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.088 r  nolabel_line13/cnt_reg_i_10/O
                         net (fo=1, routed)           0.000     1.088    nolabel_line13/cnt_reg_i_10_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.601 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.601    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.840 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.816     2.656    nolabel_line13/RSTP
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.607   198.586    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
                         clock pessimism              0.599   199.186    
                         clock uncertainty           -0.318   198.868    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.524   198.344    nolabel_line13/cnt_reg
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                195.688    

Slack (MET) :             195.971ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 1.611ns (44.594%)  route 2.002ns (55.406%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.726    -0.814    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    -0.380 f  nolabel_line13/cnt_reg/P[20]
                         net (fo=1, routed)           1.345     0.964    nolabel_line13/cnt_reg_n_85
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.088 r  nolabel_line13/cnt_reg_i_10/O
                         net (fo=1, routed)           0.000     1.088    nolabel_line13/cnt_reg_i_10_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.601 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.601    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.840 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.657     2.497    nolabel_line13/RSTP
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.301     2.798 r  nolabel_line13/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     2.798    nolabel_line13/Clk1Hz_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.519   198.499    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
                         clock pessimism              0.559   199.058    
                         clock uncertainty           -0.318   198.741    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.029   198.770    nolabel_line13/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                        198.770    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                195.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line13/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.300%)  route 0.449ns (70.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line13/Clk1Hz_reg/Q
                         net (fo=3, routed)           0.449    -0.003    nolabel_line13/Clk1Hz
    SLICE_X13Y86         LUT2 (Prop_lut2_I1_O)        0.045     0.042 r  nolabel_line13/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.042    nolabel_line13/Clk1Hz_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.091    -0.185    nolabel_line13/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.365ns (37.282%)  route 0.614ns (62.718%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.657    -0.507    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126    -0.381 f  nolabel_line13/cnt_reg/P[17]
                         net (fo=2, routed)           0.222    -0.159    nolabel_line13/cnt_reg_n_88
    SLICE_X12Y83         LUT1 (Prop_lut1_I0_O)        0.049    -0.110 r  nolabel_line13/cnt_reg_i_13/O
                         net (fo=1, routed)           0.000    -0.110    nolabel_line13/cnt_reg_i_13_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.026 r  nolabel_line13/cnt_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.026    nolabel_line13/cnt_reg_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.014 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.014    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.080 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.392     0.472    nolabel_line13/RSTP
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.926    -0.747    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
                         clock pessimism              0.240    -0.507    
                         clock uncertainty            0.318    -0.189    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_RSTP)
                                                     -0.069    -0.258    nolabel_line13/cnt_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.730    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.688ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.310ns (37.746%)  route 2.161ns (62.254%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.726    -0.814    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    -0.380 f  nolabel_line13/cnt_reg/P[20]
                         net (fo=1, routed)           1.345     0.964    nolabel_line13/cnt_reg_n_85
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.088 r  nolabel_line13/cnt_reg_i_10/O
                         net (fo=1, routed)           0.000     1.088    nolabel_line13/cnt_reg_i_10_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.601 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.601    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.840 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.816     2.656    nolabel_line13/RSTP
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.607   198.586    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
                         clock pessimism              0.599   199.186    
                         clock uncertainty           -0.318   198.868    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.524   198.344    nolabel_line13/cnt_reg
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                195.688    

Slack (MET) :             195.971ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 1.611ns (44.594%)  route 2.002ns (55.406%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.726    -0.814    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    -0.380 f  nolabel_line13/cnt_reg/P[20]
                         net (fo=1, routed)           1.345     0.964    nolabel_line13/cnt_reg_n_85
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.088 r  nolabel_line13/cnt_reg_i_10/O
                         net (fo=1, routed)           0.000     1.088    nolabel_line13/cnt_reg_i_10_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.601 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.601    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.840 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.657     2.497    nolabel_line13/RSTP
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.301     2.798 r  nolabel_line13/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     2.798    nolabel_line13/Clk1Hz_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           1.519   198.499    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
                         clock pessimism              0.559   199.058    
                         clock uncertainty           -0.318   198.741    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.029   198.770    nolabel_line13/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                        198.770    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                195.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line13/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.300%)  route 0.449ns (70.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line13/Clk1Hz_reg/Q
                         net (fo=3, routed)           0.449    -0.003    nolabel_line13/Clk1Hz
    SLICE_X13Y86         LUT2 (Prop_lut2_I1_O)        0.045     0.042 r  nolabel_line13/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.042    nolabel_line13/Clk1Hz_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X13Y86         FDRE                                         r  nolabel_line13/Clk1Hz_reg/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.091    -0.185    nolabel_line13/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.365ns (37.282%)  route 0.614ns (62.718%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.657    -0.507    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126    -0.381 f  nolabel_line13/cnt_reg/P[17]
                         net (fo=2, routed)           0.222    -0.159    nolabel_line13/cnt_reg_n_88
    SLICE_X12Y83         LUT1 (Prop_lut1_I0_O)        0.049    -0.110 r  nolabel_line13/cnt_reg_i_13/O
                         net (fo=1, routed)           0.000    -0.110    nolabel_line13/cnt_reg_i_13_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.026 r  nolabel_line13/cnt_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.026    nolabel_line13/cnt_reg_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.014 r  nolabel_line13/cnt_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.014    nolabel_line13/cnt_reg_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.080 r  nolabel_line13/cnt_reg_i_1/O[2]
                         net (fo=2, routed)           0.392     0.472    nolabel_line13/RSTP
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=2, routed)           0.926    -0.747    nolabel_line13/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  nolabel_line13/cnt_reg/CLK
                         clock pessimism              0.240    -0.507    
                         clock uncertainty            0.318    -0.189    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_RSTP)
                                                     -0.069    -0.258    nolabel_line13/cnt_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.730    





