
STM32_ADCRef.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042b4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08004370  08004370  00014370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004468  08004468  00014468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800446c  0800446c  0001446c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08004470  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000148  20000010  0800447c  00020010  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20000158  0800447c  00020158  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d53b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001d97  00000000  00000000  0002d56f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000780  00000000  00000000  0002f308  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006a8  00000000  00000000  0002fa88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003fea  00000000  00000000  00030130  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000027a8  00000000  00000000  0003411a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000368c2  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000019b4  00000000  00000000  00036940  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004358 	.word	0x08004358

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	08004358 	.word	0x08004358

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_ddiv>:
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	4657      	mov	r7, sl
 8000220:	4645      	mov	r5, r8
 8000222:	46de      	mov	lr, fp
 8000224:	464e      	mov	r6, r9
 8000226:	b5e0      	push	{r5, r6, r7, lr}
 8000228:	004c      	lsls	r4, r1, #1
 800022a:	030e      	lsls	r6, r1, #12
 800022c:	b087      	sub	sp, #28
 800022e:	4683      	mov	fp, r0
 8000230:	4692      	mov	sl, r2
 8000232:	001d      	movs	r5, r3
 8000234:	4680      	mov	r8, r0
 8000236:	0b36      	lsrs	r6, r6, #12
 8000238:	0d64      	lsrs	r4, r4, #21
 800023a:	0fcf      	lsrs	r7, r1, #31
 800023c:	2c00      	cmp	r4, #0
 800023e:	d04f      	beq.n	80002e0 <__aeabi_ddiv+0xc4>
 8000240:	4b6f      	ldr	r3, [pc, #444]	; (8000400 <__aeabi_ddiv+0x1e4>)
 8000242:	429c      	cmp	r4, r3
 8000244:	d035      	beq.n	80002b2 <__aeabi_ddiv+0x96>
 8000246:	2380      	movs	r3, #128	; 0x80
 8000248:	0f42      	lsrs	r2, r0, #29
 800024a:	041b      	lsls	r3, r3, #16
 800024c:	00f6      	lsls	r6, r6, #3
 800024e:	4313      	orrs	r3, r2
 8000250:	4333      	orrs	r3, r6
 8000252:	4699      	mov	r9, r3
 8000254:	00c3      	lsls	r3, r0, #3
 8000256:	4698      	mov	r8, r3
 8000258:	4b6a      	ldr	r3, [pc, #424]	; (8000404 <__aeabi_ddiv+0x1e8>)
 800025a:	2600      	movs	r6, #0
 800025c:	469c      	mov	ip, r3
 800025e:	2300      	movs	r3, #0
 8000260:	4464      	add	r4, ip
 8000262:	9303      	str	r3, [sp, #12]
 8000264:	032b      	lsls	r3, r5, #12
 8000266:	0b1b      	lsrs	r3, r3, #12
 8000268:	469b      	mov	fp, r3
 800026a:	006b      	lsls	r3, r5, #1
 800026c:	0fed      	lsrs	r5, r5, #31
 800026e:	4650      	mov	r0, sl
 8000270:	0d5b      	lsrs	r3, r3, #21
 8000272:	9501      	str	r5, [sp, #4]
 8000274:	d05e      	beq.n	8000334 <__aeabi_ddiv+0x118>
 8000276:	4a62      	ldr	r2, [pc, #392]	; (8000400 <__aeabi_ddiv+0x1e4>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d053      	beq.n	8000324 <__aeabi_ddiv+0x108>
 800027c:	465a      	mov	r2, fp
 800027e:	00d1      	lsls	r1, r2, #3
 8000280:	2280      	movs	r2, #128	; 0x80
 8000282:	0f40      	lsrs	r0, r0, #29
 8000284:	0412      	lsls	r2, r2, #16
 8000286:	4302      	orrs	r2, r0
 8000288:	430a      	orrs	r2, r1
 800028a:	4693      	mov	fp, r2
 800028c:	4652      	mov	r2, sl
 800028e:	00d1      	lsls	r1, r2, #3
 8000290:	4a5c      	ldr	r2, [pc, #368]	; (8000404 <__aeabi_ddiv+0x1e8>)
 8000292:	4694      	mov	ip, r2
 8000294:	2200      	movs	r2, #0
 8000296:	4463      	add	r3, ip
 8000298:	0038      	movs	r0, r7
 800029a:	4068      	eors	r0, r5
 800029c:	4684      	mov	ip, r0
 800029e:	9002      	str	r0, [sp, #8]
 80002a0:	1ae4      	subs	r4, r4, r3
 80002a2:	4316      	orrs	r6, r2
 80002a4:	2e0f      	cmp	r6, #15
 80002a6:	d900      	bls.n	80002aa <__aeabi_ddiv+0x8e>
 80002a8:	e0b4      	b.n	8000414 <__aeabi_ddiv+0x1f8>
 80002aa:	4b57      	ldr	r3, [pc, #348]	; (8000408 <__aeabi_ddiv+0x1ec>)
 80002ac:	00b6      	lsls	r6, r6, #2
 80002ae:	599b      	ldr	r3, [r3, r6]
 80002b0:	469f      	mov	pc, r3
 80002b2:	0003      	movs	r3, r0
 80002b4:	4333      	orrs	r3, r6
 80002b6:	4699      	mov	r9, r3
 80002b8:	d16c      	bne.n	8000394 <__aeabi_ddiv+0x178>
 80002ba:	2300      	movs	r3, #0
 80002bc:	4698      	mov	r8, r3
 80002be:	3302      	adds	r3, #2
 80002c0:	2608      	movs	r6, #8
 80002c2:	9303      	str	r3, [sp, #12]
 80002c4:	e7ce      	b.n	8000264 <__aeabi_ddiv+0x48>
 80002c6:	46cb      	mov	fp, r9
 80002c8:	4641      	mov	r1, r8
 80002ca:	9a03      	ldr	r2, [sp, #12]
 80002cc:	9701      	str	r7, [sp, #4]
 80002ce:	2a02      	cmp	r2, #2
 80002d0:	d165      	bne.n	800039e <__aeabi_ddiv+0x182>
 80002d2:	9b01      	ldr	r3, [sp, #4]
 80002d4:	4c4a      	ldr	r4, [pc, #296]	; (8000400 <__aeabi_ddiv+0x1e4>)
 80002d6:	469c      	mov	ip, r3
 80002d8:	2300      	movs	r3, #0
 80002da:	2200      	movs	r2, #0
 80002dc:	4698      	mov	r8, r3
 80002de:	e06b      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 80002e0:	0003      	movs	r3, r0
 80002e2:	4333      	orrs	r3, r6
 80002e4:	4699      	mov	r9, r3
 80002e6:	d04e      	beq.n	8000386 <__aeabi_ddiv+0x16a>
 80002e8:	2e00      	cmp	r6, #0
 80002ea:	d100      	bne.n	80002ee <__aeabi_ddiv+0xd2>
 80002ec:	e1bc      	b.n	8000668 <__aeabi_ddiv+0x44c>
 80002ee:	0030      	movs	r0, r6
 80002f0:	f000 fd80 	bl	8000df4 <__clzsi2>
 80002f4:	0003      	movs	r3, r0
 80002f6:	3b0b      	subs	r3, #11
 80002f8:	2b1c      	cmp	r3, #28
 80002fa:	dd00      	ble.n	80002fe <__aeabi_ddiv+0xe2>
 80002fc:	e1ac      	b.n	8000658 <__aeabi_ddiv+0x43c>
 80002fe:	221d      	movs	r2, #29
 8000300:	1ad3      	subs	r3, r2, r3
 8000302:	465a      	mov	r2, fp
 8000304:	0001      	movs	r1, r0
 8000306:	40da      	lsrs	r2, r3
 8000308:	3908      	subs	r1, #8
 800030a:	408e      	lsls	r6, r1
 800030c:	0013      	movs	r3, r2
 800030e:	4333      	orrs	r3, r6
 8000310:	4699      	mov	r9, r3
 8000312:	465b      	mov	r3, fp
 8000314:	408b      	lsls	r3, r1
 8000316:	4698      	mov	r8, r3
 8000318:	2300      	movs	r3, #0
 800031a:	4c3c      	ldr	r4, [pc, #240]	; (800040c <__aeabi_ddiv+0x1f0>)
 800031c:	2600      	movs	r6, #0
 800031e:	1a24      	subs	r4, r4, r0
 8000320:	9303      	str	r3, [sp, #12]
 8000322:	e79f      	b.n	8000264 <__aeabi_ddiv+0x48>
 8000324:	4651      	mov	r1, sl
 8000326:	465a      	mov	r2, fp
 8000328:	4311      	orrs	r1, r2
 800032a:	d129      	bne.n	8000380 <__aeabi_ddiv+0x164>
 800032c:	2200      	movs	r2, #0
 800032e:	4693      	mov	fp, r2
 8000330:	3202      	adds	r2, #2
 8000332:	e7b1      	b.n	8000298 <__aeabi_ddiv+0x7c>
 8000334:	4659      	mov	r1, fp
 8000336:	4301      	orrs	r1, r0
 8000338:	d01e      	beq.n	8000378 <__aeabi_ddiv+0x15c>
 800033a:	465b      	mov	r3, fp
 800033c:	2b00      	cmp	r3, #0
 800033e:	d100      	bne.n	8000342 <__aeabi_ddiv+0x126>
 8000340:	e19e      	b.n	8000680 <__aeabi_ddiv+0x464>
 8000342:	4658      	mov	r0, fp
 8000344:	f000 fd56 	bl	8000df4 <__clzsi2>
 8000348:	0003      	movs	r3, r0
 800034a:	3b0b      	subs	r3, #11
 800034c:	2b1c      	cmp	r3, #28
 800034e:	dd00      	ble.n	8000352 <__aeabi_ddiv+0x136>
 8000350:	e18f      	b.n	8000672 <__aeabi_ddiv+0x456>
 8000352:	0002      	movs	r2, r0
 8000354:	4659      	mov	r1, fp
 8000356:	3a08      	subs	r2, #8
 8000358:	4091      	lsls	r1, r2
 800035a:	468b      	mov	fp, r1
 800035c:	211d      	movs	r1, #29
 800035e:	1acb      	subs	r3, r1, r3
 8000360:	4651      	mov	r1, sl
 8000362:	40d9      	lsrs	r1, r3
 8000364:	000b      	movs	r3, r1
 8000366:	4659      	mov	r1, fp
 8000368:	430b      	orrs	r3, r1
 800036a:	4651      	mov	r1, sl
 800036c:	469b      	mov	fp, r3
 800036e:	4091      	lsls	r1, r2
 8000370:	4b26      	ldr	r3, [pc, #152]	; (800040c <__aeabi_ddiv+0x1f0>)
 8000372:	2200      	movs	r2, #0
 8000374:	1a1b      	subs	r3, r3, r0
 8000376:	e78f      	b.n	8000298 <__aeabi_ddiv+0x7c>
 8000378:	2300      	movs	r3, #0
 800037a:	2201      	movs	r2, #1
 800037c:	469b      	mov	fp, r3
 800037e:	e78b      	b.n	8000298 <__aeabi_ddiv+0x7c>
 8000380:	4651      	mov	r1, sl
 8000382:	2203      	movs	r2, #3
 8000384:	e788      	b.n	8000298 <__aeabi_ddiv+0x7c>
 8000386:	2300      	movs	r3, #0
 8000388:	4698      	mov	r8, r3
 800038a:	3301      	adds	r3, #1
 800038c:	2604      	movs	r6, #4
 800038e:	2400      	movs	r4, #0
 8000390:	9303      	str	r3, [sp, #12]
 8000392:	e767      	b.n	8000264 <__aeabi_ddiv+0x48>
 8000394:	2303      	movs	r3, #3
 8000396:	46b1      	mov	r9, r6
 8000398:	9303      	str	r3, [sp, #12]
 800039a:	260c      	movs	r6, #12
 800039c:	e762      	b.n	8000264 <__aeabi_ddiv+0x48>
 800039e:	2a03      	cmp	r2, #3
 80003a0:	d100      	bne.n	80003a4 <__aeabi_ddiv+0x188>
 80003a2:	e25c      	b.n	800085e <__aeabi_ddiv+0x642>
 80003a4:	9b01      	ldr	r3, [sp, #4]
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	d000      	beq.n	80003ac <__aeabi_ddiv+0x190>
 80003aa:	e1e4      	b.n	8000776 <__aeabi_ddiv+0x55a>
 80003ac:	4013      	ands	r3, r2
 80003ae:	469c      	mov	ip, r3
 80003b0:	2300      	movs	r3, #0
 80003b2:	2400      	movs	r4, #0
 80003b4:	2200      	movs	r2, #0
 80003b6:	4698      	mov	r8, r3
 80003b8:	2100      	movs	r1, #0
 80003ba:	0312      	lsls	r2, r2, #12
 80003bc:	0b13      	lsrs	r3, r2, #12
 80003be:	0d0a      	lsrs	r2, r1, #20
 80003c0:	0512      	lsls	r2, r2, #20
 80003c2:	431a      	orrs	r2, r3
 80003c4:	0523      	lsls	r3, r4, #20
 80003c6:	4c12      	ldr	r4, [pc, #72]	; (8000410 <__aeabi_ddiv+0x1f4>)
 80003c8:	4640      	mov	r0, r8
 80003ca:	4022      	ands	r2, r4
 80003cc:	4313      	orrs	r3, r2
 80003ce:	4662      	mov	r2, ip
 80003d0:	005b      	lsls	r3, r3, #1
 80003d2:	07d2      	lsls	r2, r2, #31
 80003d4:	085b      	lsrs	r3, r3, #1
 80003d6:	4313      	orrs	r3, r2
 80003d8:	0019      	movs	r1, r3
 80003da:	b007      	add	sp, #28
 80003dc:	bc3c      	pop	{r2, r3, r4, r5}
 80003de:	4690      	mov	r8, r2
 80003e0:	4699      	mov	r9, r3
 80003e2:	46a2      	mov	sl, r4
 80003e4:	46ab      	mov	fp, r5
 80003e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003e8:	2300      	movs	r3, #0
 80003ea:	2280      	movs	r2, #128	; 0x80
 80003ec:	469c      	mov	ip, r3
 80003ee:	0312      	lsls	r2, r2, #12
 80003f0:	4698      	mov	r8, r3
 80003f2:	4c03      	ldr	r4, [pc, #12]	; (8000400 <__aeabi_ddiv+0x1e4>)
 80003f4:	e7e0      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 80003f6:	2300      	movs	r3, #0
 80003f8:	4c01      	ldr	r4, [pc, #4]	; (8000400 <__aeabi_ddiv+0x1e4>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	4698      	mov	r8, r3
 80003fe:	e7db      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 8000400:	000007ff 	.word	0x000007ff
 8000404:	fffffc01 	.word	0xfffffc01
 8000408:	08004390 	.word	0x08004390
 800040c:	fffffc0d 	.word	0xfffffc0d
 8000410:	800fffff 	.word	0x800fffff
 8000414:	45d9      	cmp	r9, fp
 8000416:	d900      	bls.n	800041a <__aeabi_ddiv+0x1fe>
 8000418:	e139      	b.n	800068e <__aeabi_ddiv+0x472>
 800041a:	d100      	bne.n	800041e <__aeabi_ddiv+0x202>
 800041c:	e134      	b.n	8000688 <__aeabi_ddiv+0x46c>
 800041e:	2300      	movs	r3, #0
 8000420:	4646      	mov	r6, r8
 8000422:	464d      	mov	r5, r9
 8000424:	469a      	mov	sl, r3
 8000426:	3c01      	subs	r4, #1
 8000428:	465b      	mov	r3, fp
 800042a:	0e0a      	lsrs	r2, r1, #24
 800042c:	021b      	lsls	r3, r3, #8
 800042e:	431a      	orrs	r2, r3
 8000430:	020b      	lsls	r3, r1, #8
 8000432:	0c17      	lsrs	r7, r2, #16
 8000434:	9303      	str	r3, [sp, #12]
 8000436:	0413      	lsls	r3, r2, #16
 8000438:	0c1b      	lsrs	r3, r3, #16
 800043a:	0039      	movs	r1, r7
 800043c:	0028      	movs	r0, r5
 800043e:	4690      	mov	r8, r2
 8000440:	9301      	str	r3, [sp, #4]
 8000442:	f7ff fe5f 	bl	8000104 <__udivsi3>
 8000446:	0002      	movs	r2, r0
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	4683      	mov	fp, r0
 800044c:	435a      	muls	r2, r3
 800044e:	0028      	movs	r0, r5
 8000450:	0039      	movs	r1, r7
 8000452:	4691      	mov	r9, r2
 8000454:	f7ff fedc 	bl	8000210 <__aeabi_uidivmod>
 8000458:	0c35      	lsrs	r5, r6, #16
 800045a:	0409      	lsls	r1, r1, #16
 800045c:	430d      	orrs	r5, r1
 800045e:	45a9      	cmp	r9, r5
 8000460:	d90d      	bls.n	800047e <__aeabi_ddiv+0x262>
 8000462:	465b      	mov	r3, fp
 8000464:	4445      	add	r5, r8
 8000466:	3b01      	subs	r3, #1
 8000468:	45a8      	cmp	r8, r5
 800046a:	d900      	bls.n	800046e <__aeabi_ddiv+0x252>
 800046c:	e13a      	b.n	80006e4 <__aeabi_ddiv+0x4c8>
 800046e:	45a9      	cmp	r9, r5
 8000470:	d800      	bhi.n	8000474 <__aeabi_ddiv+0x258>
 8000472:	e137      	b.n	80006e4 <__aeabi_ddiv+0x4c8>
 8000474:	2302      	movs	r3, #2
 8000476:	425b      	negs	r3, r3
 8000478:	469c      	mov	ip, r3
 800047a:	4445      	add	r5, r8
 800047c:	44e3      	add	fp, ip
 800047e:	464b      	mov	r3, r9
 8000480:	1aeb      	subs	r3, r5, r3
 8000482:	0039      	movs	r1, r7
 8000484:	0018      	movs	r0, r3
 8000486:	9304      	str	r3, [sp, #16]
 8000488:	f7ff fe3c 	bl	8000104 <__udivsi3>
 800048c:	9b01      	ldr	r3, [sp, #4]
 800048e:	0005      	movs	r5, r0
 8000490:	4343      	muls	r3, r0
 8000492:	0039      	movs	r1, r7
 8000494:	9804      	ldr	r0, [sp, #16]
 8000496:	4699      	mov	r9, r3
 8000498:	f7ff feba 	bl	8000210 <__aeabi_uidivmod>
 800049c:	0433      	lsls	r3, r6, #16
 800049e:	0409      	lsls	r1, r1, #16
 80004a0:	0c1b      	lsrs	r3, r3, #16
 80004a2:	430b      	orrs	r3, r1
 80004a4:	4599      	cmp	r9, r3
 80004a6:	d909      	bls.n	80004bc <__aeabi_ddiv+0x2a0>
 80004a8:	4443      	add	r3, r8
 80004aa:	1e6a      	subs	r2, r5, #1
 80004ac:	4598      	cmp	r8, r3
 80004ae:	d900      	bls.n	80004b2 <__aeabi_ddiv+0x296>
 80004b0:	e11a      	b.n	80006e8 <__aeabi_ddiv+0x4cc>
 80004b2:	4599      	cmp	r9, r3
 80004b4:	d800      	bhi.n	80004b8 <__aeabi_ddiv+0x29c>
 80004b6:	e117      	b.n	80006e8 <__aeabi_ddiv+0x4cc>
 80004b8:	3d02      	subs	r5, #2
 80004ba:	4443      	add	r3, r8
 80004bc:	464a      	mov	r2, r9
 80004be:	1a9b      	subs	r3, r3, r2
 80004c0:	465a      	mov	r2, fp
 80004c2:	0412      	lsls	r2, r2, #16
 80004c4:	432a      	orrs	r2, r5
 80004c6:	9903      	ldr	r1, [sp, #12]
 80004c8:	4693      	mov	fp, r2
 80004ca:	0c10      	lsrs	r0, r2, #16
 80004cc:	0c0a      	lsrs	r2, r1, #16
 80004ce:	4691      	mov	r9, r2
 80004d0:	0409      	lsls	r1, r1, #16
 80004d2:	465a      	mov	r2, fp
 80004d4:	0c09      	lsrs	r1, r1, #16
 80004d6:	464e      	mov	r6, r9
 80004d8:	000d      	movs	r5, r1
 80004da:	0412      	lsls	r2, r2, #16
 80004dc:	0c12      	lsrs	r2, r2, #16
 80004de:	4345      	muls	r5, r0
 80004e0:	9105      	str	r1, [sp, #20]
 80004e2:	4351      	muls	r1, r2
 80004e4:	4372      	muls	r2, r6
 80004e6:	4370      	muls	r0, r6
 80004e8:	1952      	adds	r2, r2, r5
 80004ea:	0c0e      	lsrs	r6, r1, #16
 80004ec:	18b2      	adds	r2, r6, r2
 80004ee:	4295      	cmp	r5, r2
 80004f0:	d903      	bls.n	80004fa <__aeabi_ddiv+0x2de>
 80004f2:	2580      	movs	r5, #128	; 0x80
 80004f4:	026d      	lsls	r5, r5, #9
 80004f6:	46ac      	mov	ip, r5
 80004f8:	4460      	add	r0, ip
 80004fa:	0c15      	lsrs	r5, r2, #16
 80004fc:	0409      	lsls	r1, r1, #16
 80004fe:	0412      	lsls	r2, r2, #16
 8000500:	0c09      	lsrs	r1, r1, #16
 8000502:	1828      	adds	r0, r5, r0
 8000504:	1852      	adds	r2, r2, r1
 8000506:	4283      	cmp	r3, r0
 8000508:	d200      	bcs.n	800050c <__aeabi_ddiv+0x2f0>
 800050a:	e0ce      	b.n	80006aa <__aeabi_ddiv+0x48e>
 800050c:	d100      	bne.n	8000510 <__aeabi_ddiv+0x2f4>
 800050e:	e0c8      	b.n	80006a2 <__aeabi_ddiv+0x486>
 8000510:	1a1d      	subs	r5, r3, r0
 8000512:	4653      	mov	r3, sl
 8000514:	1a9e      	subs	r6, r3, r2
 8000516:	45b2      	cmp	sl, r6
 8000518:	4192      	sbcs	r2, r2
 800051a:	4252      	negs	r2, r2
 800051c:	1aab      	subs	r3, r5, r2
 800051e:	469a      	mov	sl, r3
 8000520:	4598      	cmp	r8, r3
 8000522:	d100      	bne.n	8000526 <__aeabi_ddiv+0x30a>
 8000524:	e117      	b.n	8000756 <__aeabi_ddiv+0x53a>
 8000526:	0039      	movs	r1, r7
 8000528:	0018      	movs	r0, r3
 800052a:	f7ff fdeb 	bl	8000104 <__udivsi3>
 800052e:	9b01      	ldr	r3, [sp, #4]
 8000530:	0005      	movs	r5, r0
 8000532:	4343      	muls	r3, r0
 8000534:	0039      	movs	r1, r7
 8000536:	4650      	mov	r0, sl
 8000538:	9304      	str	r3, [sp, #16]
 800053a:	f7ff fe69 	bl	8000210 <__aeabi_uidivmod>
 800053e:	9804      	ldr	r0, [sp, #16]
 8000540:	040b      	lsls	r3, r1, #16
 8000542:	0c31      	lsrs	r1, r6, #16
 8000544:	4319      	orrs	r1, r3
 8000546:	4288      	cmp	r0, r1
 8000548:	d909      	bls.n	800055e <__aeabi_ddiv+0x342>
 800054a:	4441      	add	r1, r8
 800054c:	1e6b      	subs	r3, r5, #1
 800054e:	4588      	cmp	r8, r1
 8000550:	d900      	bls.n	8000554 <__aeabi_ddiv+0x338>
 8000552:	e107      	b.n	8000764 <__aeabi_ddiv+0x548>
 8000554:	4288      	cmp	r0, r1
 8000556:	d800      	bhi.n	800055a <__aeabi_ddiv+0x33e>
 8000558:	e104      	b.n	8000764 <__aeabi_ddiv+0x548>
 800055a:	3d02      	subs	r5, #2
 800055c:	4441      	add	r1, r8
 800055e:	9b04      	ldr	r3, [sp, #16]
 8000560:	1acb      	subs	r3, r1, r3
 8000562:	0018      	movs	r0, r3
 8000564:	0039      	movs	r1, r7
 8000566:	9304      	str	r3, [sp, #16]
 8000568:	f7ff fdcc 	bl	8000104 <__udivsi3>
 800056c:	9b01      	ldr	r3, [sp, #4]
 800056e:	4682      	mov	sl, r0
 8000570:	4343      	muls	r3, r0
 8000572:	0039      	movs	r1, r7
 8000574:	9804      	ldr	r0, [sp, #16]
 8000576:	9301      	str	r3, [sp, #4]
 8000578:	f7ff fe4a 	bl	8000210 <__aeabi_uidivmod>
 800057c:	9801      	ldr	r0, [sp, #4]
 800057e:	040b      	lsls	r3, r1, #16
 8000580:	0431      	lsls	r1, r6, #16
 8000582:	0c09      	lsrs	r1, r1, #16
 8000584:	4319      	orrs	r1, r3
 8000586:	4288      	cmp	r0, r1
 8000588:	d90d      	bls.n	80005a6 <__aeabi_ddiv+0x38a>
 800058a:	4653      	mov	r3, sl
 800058c:	4441      	add	r1, r8
 800058e:	3b01      	subs	r3, #1
 8000590:	4588      	cmp	r8, r1
 8000592:	d900      	bls.n	8000596 <__aeabi_ddiv+0x37a>
 8000594:	e0e8      	b.n	8000768 <__aeabi_ddiv+0x54c>
 8000596:	4288      	cmp	r0, r1
 8000598:	d800      	bhi.n	800059c <__aeabi_ddiv+0x380>
 800059a:	e0e5      	b.n	8000768 <__aeabi_ddiv+0x54c>
 800059c:	2302      	movs	r3, #2
 800059e:	425b      	negs	r3, r3
 80005a0:	469c      	mov	ip, r3
 80005a2:	4441      	add	r1, r8
 80005a4:	44e2      	add	sl, ip
 80005a6:	9b01      	ldr	r3, [sp, #4]
 80005a8:	042d      	lsls	r5, r5, #16
 80005aa:	1ace      	subs	r6, r1, r3
 80005ac:	4651      	mov	r1, sl
 80005ae:	4329      	orrs	r1, r5
 80005b0:	9d05      	ldr	r5, [sp, #20]
 80005b2:	464f      	mov	r7, r9
 80005b4:	002a      	movs	r2, r5
 80005b6:	040b      	lsls	r3, r1, #16
 80005b8:	0c08      	lsrs	r0, r1, #16
 80005ba:	0c1b      	lsrs	r3, r3, #16
 80005bc:	435a      	muls	r2, r3
 80005be:	4345      	muls	r5, r0
 80005c0:	437b      	muls	r3, r7
 80005c2:	4378      	muls	r0, r7
 80005c4:	195b      	adds	r3, r3, r5
 80005c6:	0c17      	lsrs	r7, r2, #16
 80005c8:	18fb      	adds	r3, r7, r3
 80005ca:	429d      	cmp	r5, r3
 80005cc:	d903      	bls.n	80005d6 <__aeabi_ddiv+0x3ba>
 80005ce:	2580      	movs	r5, #128	; 0x80
 80005d0:	026d      	lsls	r5, r5, #9
 80005d2:	46ac      	mov	ip, r5
 80005d4:	4460      	add	r0, ip
 80005d6:	0c1d      	lsrs	r5, r3, #16
 80005d8:	0412      	lsls	r2, r2, #16
 80005da:	041b      	lsls	r3, r3, #16
 80005dc:	0c12      	lsrs	r2, r2, #16
 80005de:	1828      	adds	r0, r5, r0
 80005e0:	189b      	adds	r3, r3, r2
 80005e2:	4286      	cmp	r6, r0
 80005e4:	d200      	bcs.n	80005e8 <__aeabi_ddiv+0x3cc>
 80005e6:	e093      	b.n	8000710 <__aeabi_ddiv+0x4f4>
 80005e8:	d100      	bne.n	80005ec <__aeabi_ddiv+0x3d0>
 80005ea:	e08e      	b.n	800070a <__aeabi_ddiv+0x4ee>
 80005ec:	2301      	movs	r3, #1
 80005ee:	4319      	orrs	r1, r3
 80005f0:	4ba0      	ldr	r3, [pc, #640]	; (8000874 <__aeabi_ddiv+0x658>)
 80005f2:	18e3      	adds	r3, r4, r3
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	dc00      	bgt.n	80005fa <__aeabi_ddiv+0x3de>
 80005f8:	e099      	b.n	800072e <__aeabi_ddiv+0x512>
 80005fa:	074a      	lsls	r2, r1, #29
 80005fc:	d000      	beq.n	8000600 <__aeabi_ddiv+0x3e4>
 80005fe:	e09e      	b.n	800073e <__aeabi_ddiv+0x522>
 8000600:	465a      	mov	r2, fp
 8000602:	01d2      	lsls	r2, r2, #7
 8000604:	d506      	bpl.n	8000614 <__aeabi_ddiv+0x3f8>
 8000606:	465a      	mov	r2, fp
 8000608:	4b9b      	ldr	r3, [pc, #620]	; (8000878 <__aeabi_ddiv+0x65c>)
 800060a:	401a      	ands	r2, r3
 800060c:	2380      	movs	r3, #128	; 0x80
 800060e:	4693      	mov	fp, r2
 8000610:	00db      	lsls	r3, r3, #3
 8000612:	18e3      	adds	r3, r4, r3
 8000614:	4a99      	ldr	r2, [pc, #612]	; (800087c <__aeabi_ddiv+0x660>)
 8000616:	4293      	cmp	r3, r2
 8000618:	dd68      	ble.n	80006ec <__aeabi_ddiv+0x4d0>
 800061a:	2301      	movs	r3, #1
 800061c:	9a02      	ldr	r2, [sp, #8]
 800061e:	4c98      	ldr	r4, [pc, #608]	; (8000880 <__aeabi_ddiv+0x664>)
 8000620:	401a      	ands	r2, r3
 8000622:	2300      	movs	r3, #0
 8000624:	4694      	mov	ip, r2
 8000626:	4698      	mov	r8, r3
 8000628:	2200      	movs	r2, #0
 800062a:	e6c5      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 800062c:	2280      	movs	r2, #128	; 0x80
 800062e:	464b      	mov	r3, r9
 8000630:	0312      	lsls	r2, r2, #12
 8000632:	4213      	tst	r3, r2
 8000634:	d00a      	beq.n	800064c <__aeabi_ddiv+0x430>
 8000636:	465b      	mov	r3, fp
 8000638:	4213      	tst	r3, r2
 800063a:	d106      	bne.n	800064a <__aeabi_ddiv+0x42e>
 800063c:	431a      	orrs	r2, r3
 800063e:	0312      	lsls	r2, r2, #12
 8000640:	0b12      	lsrs	r2, r2, #12
 8000642:	46ac      	mov	ip, r5
 8000644:	4688      	mov	r8, r1
 8000646:	4c8e      	ldr	r4, [pc, #568]	; (8000880 <__aeabi_ddiv+0x664>)
 8000648:	e6b6      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 800064a:	464b      	mov	r3, r9
 800064c:	431a      	orrs	r2, r3
 800064e:	0312      	lsls	r2, r2, #12
 8000650:	0b12      	lsrs	r2, r2, #12
 8000652:	46bc      	mov	ip, r7
 8000654:	4c8a      	ldr	r4, [pc, #552]	; (8000880 <__aeabi_ddiv+0x664>)
 8000656:	e6af      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 8000658:	0003      	movs	r3, r0
 800065a:	465a      	mov	r2, fp
 800065c:	3b28      	subs	r3, #40	; 0x28
 800065e:	409a      	lsls	r2, r3
 8000660:	2300      	movs	r3, #0
 8000662:	4691      	mov	r9, r2
 8000664:	4698      	mov	r8, r3
 8000666:	e657      	b.n	8000318 <__aeabi_ddiv+0xfc>
 8000668:	4658      	mov	r0, fp
 800066a:	f000 fbc3 	bl	8000df4 <__clzsi2>
 800066e:	3020      	adds	r0, #32
 8000670:	e640      	b.n	80002f4 <__aeabi_ddiv+0xd8>
 8000672:	0003      	movs	r3, r0
 8000674:	4652      	mov	r2, sl
 8000676:	3b28      	subs	r3, #40	; 0x28
 8000678:	409a      	lsls	r2, r3
 800067a:	2100      	movs	r1, #0
 800067c:	4693      	mov	fp, r2
 800067e:	e677      	b.n	8000370 <__aeabi_ddiv+0x154>
 8000680:	f000 fbb8 	bl	8000df4 <__clzsi2>
 8000684:	3020      	adds	r0, #32
 8000686:	e65f      	b.n	8000348 <__aeabi_ddiv+0x12c>
 8000688:	4588      	cmp	r8, r1
 800068a:	d200      	bcs.n	800068e <__aeabi_ddiv+0x472>
 800068c:	e6c7      	b.n	800041e <__aeabi_ddiv+0x202>
 800068e:	464b      	mov	r3, r9
 8000690:	07de      	lsls	r6, r3, #31
 8000692:	085d      	lsrs	r5, r3, #1
 8000694:	4643      	mov	r3, r8
 8000696:	085b      	lsrs	r3, r3, #1
 8000698:	431e      	orrs	r6, r3
 800069a:	4643      	mov	r3, r8
 800069c:	07db      	lsls	r3, r3, #31
 800069e:	469a      	mov	sl, r3
 80006a0:	e6c2      	b.n	8000428 <__aeabi_ddiv+0x20c>
 80006a2:	2500      	movs	r5, #0
 80006a4:	4592      	cmp	sl, r2
 80006a6:	d300      	bcc.n	80006aa <__aeabi_ddiv+0x48e>
 80006a8:	e733      	b.n	8000512 <__aeabi_ddiv+0x2f6>
 80006aa:	9e03      	ldr	r6, [sp, #12]
 80006ac:	4659      	mov	r1, fp
 80006ae:	46b4      	mov	ip, r6
 80006b0:	44e2      	add	sl, ip
 80006b2:	45b2      	cmp	sl, r6
 80006b4:	41ad      	sbcs	r5, r5
 80006b6:	426d      	negs	r5, r5
 80006b8:	4445      	add	r5, r8
 80006ba:	18eb      	adds	r3, r5, r3
 80006bc:	3901      	subs	r1, #1
 80006be:	4598      	cmp	r8, r3
 80006c0:	d207      	bcs.n	80006d2 <__aeabi_ddiv+0x4b6>
 80006c2:	4298      	cmp	r0, r3
 80006c4:	d900      	bls.n	80006c8 <__aeabi_ddiv+0x4ac>
 80006c6:	e07f      	b.n	80007c8 <__aeabi_ddiv+0x5ac>
 80006c8:	d100      	bne.n	80006cc <__aeabi_ddiv+0x4b0>
 80006ca:	e0bc      	b.n	8000846 <__aeabi_ddiv+0x62a>
 80006cc:	1a1d      	subs	r5, r3, r0
 80006ce:	468b      	mov	fp, r1
 80006d0:	e71f      	b.n	8000512 <__aeabi_ddiv+0x2f6>
 80006d2:	4598      	cmp	r8, r3
 80006d4:	d1fa      	bne.n	80006cc <__aeabi_ddiv+0x4b0>
 80006d6:	9d03      	ldr	r5, [sp, #12]
 80006d8:	4555      	cmp	r5, sl
 80006da:	d9f2      	bls.n	80006c2 <__aeabi_ddiv+0x4a6>
 80006dc:	4643      	mov	r3, r8
 80006de:	468b      	mov	fp, r1
 80006e0:	1a1d      	subs	r5, r3, r0
 80006e2:	e716      	b.n	8000512 <__aeabi_ddiv+0x2f6>
 80006e4:	469b      	mov	fp, r3
 80006e6:	e6ca      	b.n	800047e <__aeabi_ddiv+0x262>
 80006e8:	0015      	movs	r5, r2
 80006ea:	e6e7      	b.n	80004bc <__aeabi_ddiv+0x2a0>
 80006ec:	465a      	mov	r2, fp
 80006ee:	08c9      	lsrs	r1, r1, #3
 80006f0:	0752      	lsls	r2, r2, #29
 80006f2:	430a      	orrs	r2, r1
 80006f4:	055b      	lsls	r3, r3, #21
 80006f6:	4690      	mov	r8, r2
 80006f8:	0d5c      	lsrs	r4, r3, #21
 80006fa:	465a      	mov	r2, fp
 80006fc:	2301      	movs	r3, #1
 80006fe:	9902      	ldr	r1, [sp, #8]
 8000700:	0252      	lsls	r2, r2, #9
 8000702:	4019      	ands	r1, r3
 8000704:	0b12      	lsrs	r2, r2, #12
 8000706:	468c      	mov	ip, r1
 8000708:	e656      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 800070a:	2b00      	cmp	r3, #0
 800070c:	d100      	bne.n	8000710 <__aeabi_ddiv+0x4f4>
 800070e:	e76f      	b.n	80005f0 <__aeabi_ddiv+0x3d4>
 8000710:	4446      	add	r6, r8
 8000712:	1e4a      	subs	r2, r1, #1
 8000714:	45b0      	cmp	r8, r6
 8000716:	d929      	bls.n	800076c <__aeabi_ddiv+0x550>
 8000718:	0011      	movs	r1, r2
 800071a:	4286      	cmp	r6, r0
 800071c:	d000      	beq.n	8000720 <__aeabi_ddiv+0x504>
 800071e:	e765      	b.n	80005ec <__aeabi_ddiv+0x3d0>
 8000720:	9a03      	ldr	r2, [sp, #12]
 8000722:	4293      	cmp	r3, r2
 8000724:	d000      	beq.n	8000728 <__aeabi_ddiv+0x50c>
 8000726:	e761      	b.n	80005ec <__aeabi_ddiv+0x3d0>
 8000728:	e762      	b.n	80005f0 <__aeabi_ddiv+0x3d4>
 800072a:	2101      	movs	r1, #1
 800072c:	4249      	negs	r1, r1
 800072e:	2001      	movs	r0, #1
 8000730:	1ac2      	subs	r2, r0, r3
 8000732:	2a38      	cmp	r2, #56	; 0x38
 8000734:	dd21      	ble.n	800077a <__aeabi_ddiv+0x55e>
 8000736:	9b02      	ldr	r3, [sp, #8]
 8000738:	4003      	ands	r3, r0
 800073a:	469c      	mov	ip, r3
 800073c:	e638      	b.n	80003b0 <__aeabi_ddiv+0x194>
 800073e:	220f      	movs	r2, #15
 8000740:	400a      	ands	r2, r1
 8000742:	2a04      	cmp	r2, #4
 8000744:	d100      	bne.n	8000748 <__aeabi_ddiv+0x52c>
 8000746:	e75b      	b.n	8000600 <__aeabi_ddiv+0x3e4>
 8000748:	000a      	movs	r2, r1
 800074a:	1d11      	adds	r1, r2, #4
 800074c:	4291      	cmp	r1, r2
 800074e:	4192      	sbcs	r2, r2
 8000750:	4252      	negs	r2, r2
 8000752:	4493      	add	fp, r2
 8000754:	e754      	b.n	8000600 <__aeabi_ddiv+0x3e4>
 8000756:	4b47      	ldr	r3, [pc, #284]	; (8000874 <__aeabi_ddiv+0x658>)
 8000758:	18e3      	adds	r3, r4, r3
 800075a:	2b00      	cmp	r3, #0
 800075c:	dde5      	ble.n	800072a <__aeabi_ddiv+0x50e>
 800075e:	2201      	movs	r2, #1
 8000760:	4252      	negs	r2, r2
 8000762:	e7f2      	b.n	800074a <__aeabi_ddiv+0x52e>
 8000764:	001d      	movs	r5, r3
 8000766:	e6fa      	b.n	800055e <__aeabi_ddiv+0x342>
 8000768:	469a      	mov	sl, r3
 800076a:	e71c      	b.n	80005a6 <__aeabi_ddiv+0x38a>
 800076c:	42b0      	cmp	r0, r6
 800076e:	d839      	bhi.n	80007e4 <__aeabi_ddiv+0x5c8>
 8000770:	d06e      	beq.n	8000850 <__aeabi_ddiv+0x634>
 8000772:	0011      	movs	r1, r2
 8000774:	e73a      	b.n	80005ec <__aeabi_ddiv+0x3d0>
 8000776:	9302      	str	r3, [sp, #8]
 8000778:	e73a      	b.n	80005f0 <__aeabi_ddiv+0x3d4>
 800077a:	2a1f      	cmp	r2, #31
 800077c:	dc3c      	bgt.n	80007f8 <__aeabi_ddiv+0x5dc>
 800077e:	2320      	movs	r3, #32
 8000780:	1a9b      	subs	r3, r3, r2
 8000782:	000c      	movs	r4, r1
 8000784:	4658      	mov	r0, fp
 8000786:	4099      	lsls	r1, r3
 8000788:	4098      	lsls	r0, r3
 800078a:	1e4b      	subs	r3, r1, #1
 800078c:	4199      	sbcs	r1, r3
 800078e:	465b      	mov	r3, fp
 8000790:	40d4      	lsrs	r4, r2
 8000792:	40d3      	lsrs	r3, r2
 8000794:	4320      	orrs	r0, r4
 8000796:	4308      	orrs	r0, r1
 8000798:	001a      	movs	r2, r3
 800079a:	0743      	lsls	r3, r0, #29
 800079c:	d009      	beq.n	80007b2 <__aeabi_ddiv+0x596>
 800079e:	230f      	movs	r3, #15
 80007a0:	4003      	ands	r3, r0
 80007a2:	2b04      	cmp	r3, #4
 80007a4:	d005      	beq.n	80007b2 <__aeabi_ddiv+0x596>
 80007a6:	0001      	movs	r1, r0
 80007a8:	1d08      	adds	r0, r1, #4
 80007aa:	4288      	cmp	r0, r1
 80007ac:	419b      	sbcs	r3, r3
 80007ae:	425b      	negs	r3, r3
 80007b0:	18d2      	adds	r2, r2, r3
 80007b2:	0213      	lsls	r3, r2, #8
 80007b4:	d53a      	bpl.n	800082c <__aeabi_ddiv+0x610>
 80007b6:	2301      	movs	r3, #1
 80007b8:	9a02      	ldr	r2, [sp, #8]
 80007ba:	2401      	movs	r4, #1
 80007bc:	401a      	ands	r2, r3
 80007be:	2300      	movs	r3, #0
 80007c0:	4694      	mov	ip, r2
 80007c2:	4698      	mov	r8, r3
 80007c4:	2200      	movs	r2, #0
 80007c6:	e5f7      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 80007c8:	2102      	movs	r1, #2
 80007ca:	4249      	negs	r1, r1
 80007cc:	468c      	mov	ip, r1
 80007ce:	9d03      	ldr	r5, [sp, #12]
 80007d0:	44e3      	add	fp, ip
 80007d2:	46ac      	mov	ip, r5
 80007d4:	44e2      	add	sl, ip
 80007d6:	45aa      	cmp	sl, r5
 80007d8:	41ad      	sbcs	r5, r5
 80007da:	426d      	negs	r5, r5
 80007dc:	4445      	add	r5, r8
 80007de:	18ed      	adds	r5, r5, r3
 80007e0:	1a2d      	subs	r5, r5, r0
 80007e2:	e696      	b.n	8000512 <__aeabi_ddiv+0x2f6>
 80007e4:	1e8a      	subs	r2, r1, #2
 80007e6:	9903      	ldr	r1, [sp, #12]
 80007e8:	004d      	lsls	r5, r1, #1
 80007ea:	428d      	cmp	r5, r1
 80007ec:	4189      	sbcs	r1, r1
 80007ee:	4249      	negs	r1, r1
 80007f0:	4441      	add	r1, r8
 80007f2:	1876      	adds	r6, r6, r1
 80007f4:	9503      	str	r5, [sp, #12]
 80007f6:	e78f      	b.n	8000718 <__aeabi_ddiv+0x4fc>
 80007f8:	201f      	movs	r0, #31
 80007fa:	4240      	negs	r0, r0
 80007fc:	1ac3      	subs	r3, r0, r3
 80007fe:	4658      	mov	r0, fp
 8000800:	40d8      	lsrs	r0, r3
 8000802:	0003      	movs	r3, r0
 8000804:	2a20      	cmp	r2, #32
 8000806:	d028      	beq.n	800085a <__aeabi_ddiv+0x63e>
 8000808:	2040      	movs	r0, #64	; 0x40
 800080a:	465d      	mov	r5, fp
 800080c:	1a82      	subs	r2, r0, r2
 800080e:	4095      	lsls	r5, r2
 8000810:	4329      	orrs	r1, r5
 8000812:	1e4a      	subs	r2, r1, #1
 8000814:	4191      	sbcs	r1, r2
 8000816:	4319      	orrs	r1, r3
 8000818:	2307      	movs	r3, #7
 800081a:	2200      	movs	r2, #0
 800081c:	400b      	ands	r3, r1
 800081e:	d009      	beq.n	8000834 <__aeabi_ddiv+0x618>
 8000820:	230f      	movs	r3, #15
 8000822:	2200      	movs	r2, #0
 8000824:	400b      	ands	r3, r1
 8000826:	0008      	movs	r0, r1
 8000828:	2b04      	cmp	r3, #4
 800082a:	d1bd      	bne.n	80007a8 <__aeabi_ddiv+0x58c>
 800082c:	0001      	movs	r1, r0
 800082e:	0753      	lsls	r3, r2, #29
 8000830:	0252      	lsls	r2, r2, #9
 8000832:	0b12      	lsrs	r2, r2, #12
 8000834:	08c9      	lsrs	r1, r1, #3
 8000836:	4319      	orrs	r1, r3
 8000838:	2301      	movs	r3, #1
 800083a:	4688      	mov	r8, r1
 800083c:	9902      	ldr	r1, [sp, #8]
 800083e:	2400      	movs	r4, #0
 8000840:	4019      	ands	r1, r3
 8000842:	468c      	mov	ip, r1
 8000844:	e5b8      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 8000846:	4552      	cmp	r2, sl
 8000848:	d8be      	bhi.n	80007c8 <__aeabi_ddiv+0x5ac>
 800084a:	468b      	mov	fp, r1
 800084c:	2500      	movs	r5, #0
 800084e:	e660      	b.n	8000512 <__aeabi_ddiv+0x2f6>
 8000850:	9d03      	ldr	r5, [sp, #12]
 8000852:	429d      	cmp	r5, r3
 8000854:	d3c6      	bcc.n	80007e4 <__aeabi_ddiv+0x5c8>
 8000856:	0011      	movs	r1, r2
 8000858:	e762      	b.n	8000720 <__aeabi_ddiv+0x504>
 800085a:	2500      	movs	r5, #0
 800085c:	e7d8      	b.n	8000810 <__aeabi_ddiv+0x5f4>
 800085e:	2280      	movs	r2, #128	; 0x80
 8000860:	465b      	mov	r3, fp
 8000862:	0312      	lsls	r2, r2, #12
 8000864:	431a      	orrs	r2, r3
 8000866:	9b01      	ldr	r3, [sp, #4]
 8000868:	0312      	lsls	r2, r2, #12
 800086a:	0b12      	lsrs	r2, r2, #12
 800086c:	469c      	mov	ip, r3
 800086e:	4688      	mov	r8, r1
 8000870:	4c03      	ldr	r4, [pc, #12]	; (8000880 <__aeabi_ddiv+0x664>)
 8000872:	e5a1      	b.n	80003b8 <__aeabi_ddiv+0x19c>
 8000874:	000003ff 	.word	0x000003ff
 8000878:	feffffff 	.word	0xfeffffff
 800087c:	000007fe 	.word	0x000007fe
 8000880:	000007ff 	.word	0x000007ff

08000884 <__aeabi_dmul>:
 8000884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000886:	4657      	mov	r7, sl
 8000888:	4645      	mov	r5, r8
 800088a:	46de      	mov	lr, fp
 800088c:	464e      	mov	r6, r9
 800088e:	b5e0      	push	{r5, r6, r7, lr}
 8000890:	030c      	lsls	r4, r1, #12
 8000892:	4698      	mov	r8, r3
 8000894:	004e      	lsls	r6, r1, #1
 8000896:	0b23      	lsrs	r3, r4, #12
 8000898:	b087      	sub	sp, #28
 800089a:	0007      	movs	r7, r0
 800089c:	4692      	mov	sl, r2
 800089e:	469b      	mov	fp, r3
 80008a0:	0d76      	lsrs	r6, r6, #21
 80008a2:	0fcd      	lsrs	r5, r1, #31
 80008a4:	2e00      	cmp	r6, #0
 80008a6:	d06b      	beq.n	8000980 <__aeabi_dmul+0xfc>
 80008a8:	4b6d      	ldr	r3, [pc, #436]	; (8000a60 <__aeabi_dmul+0x1dc>)
 80008aa:	429e      	cmp	r6, r3
 80008ac:	d035      	beq.n	800091a <__aeabi_dmul+0x96>
 80008ae:	2480      	movs	r4, #128	; 0x80
 80008b0:	465b      	mov	r3, fp
 80008b2:	0f42      	lsrs	r2, r0, #29
 80008b4:	0424      	lsls	r4, r4, #16
 80008b6:	00db      	lsls	r3, r3, #3
 80008b8:	4314      	orrs	r4, r2
 80008ba:	431c      	orrs	r4, r3
 80008bc:	00c3      	lsls	r3, r0, #3
 80008be:	4699      	mov	r9, r3
 80008c0:	4b68      	ldr	r3, [pc, #416]	; (8000a64 <__aeabi_dmul+0x1e0>)
 80008c2:	46a3      	mov	fp, r4
 80008c4:	469c      	mov	ip, r3
 80008c6:	2300      	movs	r3, #0
 80008c8:	2700      	movs	r7, #0
 80008ca:	4466      	add	r6, ip
 80008cc:	9302      	str	r3, [sp, #8]
 80008ce:	4643      	mov	r3, r8
 80008d0:	031c      	lsls	r4, r3, #12
 80008d2:	005a      	lsls	r2, r3, #1
 80008d4:	0fdb      	lsrs	r3, r3, #31
 80008d6:	4650      	mov	r0, sl
 80008d8:	0b24      	lsrs	r4, r4, #12
 80008da:	0d52      	lsrs	r2, r2, #21
 80008dc:	4698      	mov	r8, r3
 80008de:	d100      	bne.n	80008e2 <__aeabi_dmul+0x5e>
 80008e0:	e076      	b.n	80009d0 <__aeabi_dmul+0x14c>
 80008e2:	4b5f      	ldr	r3, [pc, #380]	; (8000a60 <__aeabi_dmul+0x1dc>)
 80008e4:	429a      	cmp	r2, r3
 80008e6:	d06d      	beq.n	80009c4 <__aeabi_dmul+0x140>
 80008e8:	2380      	movs	r3, #128	; 0x80
 80008ea:	0f41      	lsrs	r1, r0, #29
 80008ec:	041b      	lsls	r3, r3, #16
 80008ee:	430b      	orrs	r3, r1
 80008f0:	495c      	ldr	r1, [pc, #368]	; (8000a64 <__aeabi_dmul+0x1e0>)
 80008f2:	00e4      	lsls	r4, r4, #3
 80008f4:	468c      	mov	ip, r1
 80008f6:	431c      	orrs	r4, r3
 80008f8:	00c3      	lsls	r3, r0, #3
 80008fa:	2000      	movs	r0, #0
 80008fc:	4462      	add	r2, ip
 80008fe:	4641      	mov	r1, r8
 8000900:	18b6      	adds	r6, r6, r2
 8000902:	4069      	eors	r1, r5
 8000904:	1c72      	adds	r2, r6, #1
 8000906:	9101      	str	r1, [sp, #4]
 8000908:	4694      	mov	ip, r2
 800090a:	4307      	orrs	r7, r0
 800090c:	2f0f      	cmp	r7, #15
 800090e:	d900      	bls.n	8000912 <__aeabi_dmul+0x8e>
 8000910:	e0b0      	b.n	8000a74 <__aeabi_dmul+0x1f0>
 8000912:	4a55      	ldr	r2, [pc, #340]	; (8000a68 <__aeabi_dmul+0x1e4>)
 8000914:	00bf      	lsls	r7, r7, #2
 8000916:	59d2      	ldr	r2, [r2, r7]
 8000918:	4697      	mov	pc, r2
 800091a:	465b      	mov	r3, fp
 800091c:	4303      	orrs	r3, r0
 800091e:	4699      	mov	r9, r3
 8000920:	d000      	beq.n	8000924 <__aeabi_dmul+0xa0>
 8000922:	e087      	b.n	8000a34 <__aeabi_dmul+0x1b0>
 8000924:	2300      	movs	r3, #0
 8000926:	469b      	mov	fp, r3
 8000928:	3302      	adds	r3, #2
 800092a:	2708      	movs	r7, #8
 800092c:	9302      	str	r3, [sp, #8]
 800092e:	e7ce      	b.n	80008ce <__aeabi_dmul+0x4a>
 8000930:	4642      	mov	r2, r8
 8000932:	9201      	str	r2, [sp, #4]
 8000934:	2802      	cmp	r0, #2
 8000936:	d067      	beq.n	8000a08 <__aeabi_dmul+0x184>
 8000938:	2803      	cmp	r0, #3
 800093a:	d100      	bne.n	800093e <__aeabi_dmul+0xba>
 800093c:	e20e      	b.n	8000d5c <__aeabi_dmul+0x4d8>
 800093e:	2801      	cmp	r0, #1
 8000940:	d000      	beq.n	8000944 <__aeabi_dmul+0xc0>
 8000942:	e162      	b.n	8000c0a <__aeabi_dmul+0x386>
 8000944:	2300      	movs	r3, #0
 8000946:	2400      	movs	r4, #0
 8000948:	2200      	movs	r2, #0
 800094a:	4699      	mov	r9, r3
 800094c:	9901      	ldr	r1, [sp, #4]
 800094e:	4001      	ands	r1, r0
 8000950:	b2cd      	uxtb	r5, r1
 8000952:	2100      	movs	r1, #0
 8000954:	0312      	lsls	r2, r2, #12
 8000956:	0d0b      	lsrs	r3, r1, #20
 8000958:	0b12      	lsrs	r2, r2, #12
 800095a:	051b      	lsls	r3, r3, #20
 800095c:	4313      	orrs	r3, r2
 800095e:	4a43      	ldr	r2, [pc, #268]	; (8000a6c <__aeabi_dmul+0x1e8>)
 8000960:	0524      	lsls	r4, r4, #20
 8000962:	4013      	ands	r3, r2
 8000964:	431c      	orrs	r4, r3
 8000966:	0064      	lsls	r4, r4, #1
 8000968:	07ed      	lsls	r5, r5, #31
 800096a:	0864      	lsrs	r4, r4, #1
 800096c:	432c      	orrs	r4, r5
 800096e:	4648      	mov	r0, r9
 8000970:	0021      	movs	r1, r4
 8000972:	b007      	add	sp, #28
 8000974:	bc3c      	pop	{r2, r3, r4, r5}
 8000976:	4690      	mov	r8, r2
 8000978:	4699      	mov	r9, r3
 800097a:	46a2      	mov	sl, r4
 800097c:	46ab      	mov	fp, r5
 800097e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000980:	4303      	orrs	r3, r0
 8000982:	4699      	mov	r9, r3
 8000984:	d04f      	beq.n	8000a26 <__aeabi_dmul+0x1a2>
 8000986:	465b      	mov	r3, fp
 8000988:	2b00      	cmp	r3, #0
 800098a:	d100      	bne.n	800098e <__aeabi_dmul+0x10a>
 800098c:	e189      	b.n	8000ca2 <__aeabi_dmul+0x41e>
 800098e:	4658      	mov	r0, fp
 8000990:	f000 fa30 	bl	8000df4 <__clzsi2>
 8000994:	0003      	movs	r3, r0
 8000996:	3b0b      	subs	r3, #11
 8000998:	2b1c      	cmp	r3, #28
 800099a:	dd00      	ble.n	800099e <__aeabi_dmul+0x11a>
 800099c:	e17a      	b.n	8000c94 <__aeabi_dmul+0x410>
 800099e:	221d      	movs	r2, #29
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	003a      	movs	r2, r7
 80009a4:	0001      	movs	r1, r0
 80009a6:	465c      	mov	r4, fp
 80009a8:	40da      	lsrs	r2, r3
 80009aa:	3908      	subs	r1, #8
 80009ac:	408c      	lsls	r4, r1
 80009ae:	0013      	movs	r3, r2
 80009b0:	408f      	lsls	r7, r1
 80009b2:	4323      	orrs	r3, r4
 80009b4:	469b      	mov	fp, r3
 80009b6:	46b9      	mov	r9, r7
 80009b8:	2300      	movs	r3, #0
 80009ba:	4e2d      	ldr	r6, [pc, #180]	; (8000a70 <__aeabi_dmul+0x1ec>)
 80009bc:	2700      	movs	r7, #0
 80009be:	1a36      	subs	r6, r6, r0
 80009c0:	9302      	str	r3, [sp, #8]
 80009c2:	e784      	b.n	80008ce <__aeabi_dmul+0x4a>
 80009c4:	4653      	mov	r3, sl
 80009c6:	4323      	orrs	r3, r4
 80009c8:	d12a      	bne.n	8000a20 <__aeabi_dmul+0x19c>
 80009ca:	2400      	movs	r4, #0
 80009cc:	2002      	movs	r0, #2
 80009ce:	e796      	b.n	80008fe <__aeabi_dmul+0x7a>
 80009d0:	4653      	mov	r3, sl
 80009d2:	4323      	orrs	r3, r4
 80009d4:	d020      	beq.n	8000a18 <__aeabi_dmul+0x194>
 80009d6:	2c00      	cmp	r4, #0
 80009d8:	d100      	bne.n	80009dc <__aeabi_dmul+0x158>
 80009da:	e157      	b.n	8000c8c <__aeabi_dmul+0x408>
 80009dc:	0020      	movs	r0, r4
 80009de:	f000 fa09 	bl	8000df4 <__clzsi2>
 80009e2:	0003      	movs	r3, r0
 80009e4:	3b0b      	subs	r3, #11
 80009e6:	2b1c      	cmp	r3, #28
 80009e8:	dd00      	ble.n	80009ec <__aeabi_dmul+0x168>
 80009ea:	e149      	b.n	8000c80 <__aeabi_dmul+0x3fc>
 80009ec:	211d      	movs	r1, #29
 80009ee:	1acb      	subs	r3, r1, r3
 80009f0:	4651      	mov	r1, sl
 80009f2:	0002      	movs	r2, r0
 80009f4:	40d9      	lsrs	r1, r3
 80009f6:	4653      	mov	r3, sl
 80009f8:	3a08      	subs	r2, #8
 80009fa:	4094      	lsls	r4, r2
 80009fc:	4093      	lsls	r3, r2
 80009fe:	430c      	orrs	r4, r1
 8000a00:	4a1b      	ldr	r2, [pc, #108]	; (8000a70 <__aeabi_dmul+0x1ec>)
 8000a02:	1a12      	subs	r2, r2, r0
 8000a04:	2000      	movs	r0, #0
 8000a06:	e77a      	b.n	80008fe <__aeabi_dmul+0x7a>
 8000a08:	2501      	movs	r5, #1
 8000a0a:	9b01      	ldr	r3, [sp, #4]
 8000a0c:	4c14      	ldr	r4, [pc, #80]	; (8000a60 <__aeabi_dmul+0x1dc>)
 8000a0e:	401d      	ands	r5, r3
 8000a10:	2300      	movs	r3, #0
 8000a12:	2200      	movs	r2, #0
 8000a14:	4699      	mov	r9, r3
 8000a16:	e79c      	b.n	8000952 <__aeabi_dmul+0xce>
 8000a18:	2400      	movs	r4, #0
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	e76e      	b.n	80008fe <__aeabi_dmul+0x7a>
 8000a20:	4653      	mov	r3, sl
 8000a22:	2003      	movs	r0, #3
 8000a24:	e76b      	b.n	80008fe <__aeabi_dmul+0x7a>
 8000a26:	2300      	movs	r3, #0
 8000a28:	469b      	mov	fp, r3
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	2704      	movs	r7, #4
 8000a2e:	2600      	movs	r6, #0
 8000a30:	9302      	str	r3, [sp, #8]
 8000a32:	e74c      	b.n	80008ce <__aeabi_dmul+0x4a>
 8000a34:	2303      	movs	r3, #3
 8000a36:	4681      	mov	r9, r0
 8000a38:	270c      	movs	r7, #12
 8000a3a:	9302      	str	r3, [sp, #8]
 8000a3c:	e747      	b.n	80008ce <__aeabi_dmul+0x4a>
 8000a3e:	2280      	movs	r2, #128	; 0x80
 8000a40:	2300      	movs	r3, #0
 8000a42:	2500      	movs	r5, #0
 8000a44:	0312      	lsls	r2, r2, #12
 8000a46:	4699      	mov	r9, r3
 8000a48:	4c05      	ldr	r4, [pc, #20]	; (8000a60 <__aeabi_dmul+0x1dc>)
 8000a4a:	e782      	b.n	8000952 <__aeabi_dmul+0xce>
 8000a4c:	465c      	mov	r4, fp
 8000a4e:	464b      	mov	r3, r9
 8000a50:	9802      	ldr	r0, [sp, #8]
 8000a52:	e76f      	b.n	8000934 <__aeabi_dmul+0xb0>
 8000a54:	465c      	mov	r4, fp
 8000a56:	464b      	mov	r3, r9
 8000a58:	9501      	str	r5, [sp, #4]
 8000a5a:	9802      	ldr	r0, [sp, #8]
 8000a5c:	e76a      	b.n	8000934 <__aeabi_dmul+0xb0>
 8000a5e:	46c0      	nop			; (mov r8, r8)
 8000a60:	000007ff 	.word	0x000007ff
 8000a64:	fffffc01 	.word	0xfffffc01
 8000a68:	080043d0 	.word	0x080043d0
 8000a6c:	800fffff 	.word	0x800fffff
 8000a70:	fffffc0d 	.word	0xfffffc0d
 8000a74:	464a      	mov	r2, r9
 8000a76:	4649      	mov	r1, r9
 8000a78:	0c17      	lsrs	r7, r2, #16
 8000a7a:	0c1a      	lsrs	r2, r3, #16
 8000a7c:	041b      	lsls	r3, r3, #16
 8000a7e:	0c1b      	lsrs	r3, r3, #16
 8000a80:	0408      	lsls	r0, r1, #16
 8000a82:	0019      	movs	r1, r3
 8000a84:	0c00      	lsrs	r0, r0, #16
 8000a86:	4341      	muls	r1, r0
 8000a88:	0015      	movs	r5, r2
 8000a8a:	4688      	mov	r8, r1
 8000a8c:	0019      	movs	r1, r3
 8000a8e:	437d      	muls	r5, r7
 8000a90:	4379      	muls	r1, r7
 8000a92:	9503      	str	r5, [sp, #12]
 8000a94:	4689      	mov	r9, r1
 8000a96:	0029      	movs	r1, r5
 8000a98:	0015      	movs	r5, r2
 8000a9a:	4345      	muls	r5, r0
 8000a9c:	444d      	add	r5, r9
 8000a9e:	9502      	str	r5, [sp, #8]
 8000aa0:	4645      	mov	r5, r8
 8000aa2:	0c2d      	lsrs	r5, r5, #16
 8000aa4:	46aa      	mov	sl, r5
 8000aa6:	9d02      	ldr	r5, [sp, #8]
 8000aa8:	4455      	add	r5, sl
 8000aaa:	45a9      	cmp	r9, r5
 8000aac:	d906      	bls.n	8000abc <__aeabi_dmul+0x238>
 8000aae:	468a      	mov	sl, r1
 8000ab0:	2180      	movs	r1, #128	; 0x80
 8000ab2:	0249      	lsls	r1, r1, #9
 8000ab4:	4689      	mov	r9, r1
 8000ab6:	44ca      	add	sl, r9
 8000ab8:	4651      	mov	r1, sl
 8000aba:	9103      	str	r1, [sp, #12]
 8000abc:	0c29      	lsrs	r1, r5, #16
 8000abe:	9104      	str	r1, [sp, #16]
 8000ac0:	4641      	mov	r1, r8
 8000ac2:	0409      	lsls	r1, r1, #16
 8000ac4:	042d      	lsls	r5, r5, #16
 8000ac6:	0c09      	lsrs	r1, r1, #16
 8000ac8:	4688      	mov	r8, r1
 8000aca:	0029      	movs	r1, r5
 8000acc:	0c25      	lsrs	r5, r4, #16
 8000ace:	0424      	lsls	r4, r4, #16
 8000ad0:	4441      	add	r1, r8
 8000ad2:	0c24      	lsrs	r4, r4, #16
 8000ad4:	9105      	str	r1, [sp, #20]
 8000ad6:	0021      	movs	r1, r4
 8000ad8:	4341      	muls	r1, r0
 8000ada:	4688      	mov	r8, r1
 8000adc:	0021      	movs	r1, r4
 8000ade:	4379      	muls	r1, r7
 8000ae0:	468a      	mov	sl, r1
 8000ae2:	4368      	muls	r0, r5
 8000ae4:	4641      	mov	r1, r8
 8000ae6:	4450      	add	r0, sl
 8000ae8:	4681      	mov	r9, r0
 8000aea:	0c08      	lsrs	r0, r1, #16
 8000aec:	4448      	add	r0, r9
 8000aee:	436f      	muls	r7, r5
 8000af0:	4582      	cmp	sl, r0
 8000af2:	d903      	bls.n	8000afc <__aeabi_dmul+0x278>
 8000af4:	2180      	movs	r1, #128	; 0x80
 8000af6:	0249      	lsls	r1, r1, #9
 8000af8:	4689      	mov	r9, r1
 8000afa:	444f      	add	r7, r9
 8000afc:	0c01      	lsrs	r1, r0, #16
 8000afe:	4689      	mov	r9, r1
 8000b00:	0039      	movs	r1, r7
 8000b02:	4449      	add	r1, r9
 8000b04:	9102      	str	r1, [sp, #8]
 8000b06:	4641      	mov	r1, r8
 8000b08:	040f      	lsls	r7, r1, #16
 8000b0a:	9904      	ldr	r1, [sp, #16]
 8000b0c:	0c3f      	lsrs	r7, r7, #16
 8000b0e:	4688      	mov	r8, r1
 8000b10:	0400      	lsls	r0, r0, #16
 8000b12:	19c0      	adds	r0, r0, r7
 8000b14:	4480      	add	r8, r0
 8000b16:	4641      	mov	r1, r8
 8000b18:	9104      	str	r1, [sp, #16]
 8000b1a:	4659      	mov	r1, fp
 8000b1c:	0c0f      	lsrs	r7, r1, #16
 8000b1e:	0409      	lsls	r1, r1, #16
 8000b20:	0c09      	lsrs	r1, r1, #16
 8000b22:	4688      	mov	r8, r1
 8000b24:	4359      	muls	r1, r3
 8000b26:	468a      	mov	sl, r1
 8000b28:	0039      	movs	r1, r7
 8000b2a:	4351      	muls	r1, r2
 8000b2c:	4689      	mov	r9, r1
 8000b2e:	4641      	mov	r1, r8
 8000b30:	434a      	muls	r2, r1
 8000b32:	4651      	mov	r1, sl
 8000b34:	0c09      	lsrs	r1, r1, #16
 8000b36:	468b      	mov	fp, r1
 8000b38:	437b      	muls	r3, r7
 8000b3a:	18d2      	adds	r2, r2, r3
 8000b3c:	445a      	add	r2, fp
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d903      	bls.n	8000b4a <__aeabi_dmul+0x2c6>
 8000b42:	2380      	movs	r3, #128	; 0x80
 8000b44:	025b      	lsls	r3, r3, #9
 8000b46:	469b      	mov	fp, r3
 8000b48:	44d9      	add	r9, fp
 8000b4a:	4651      	mov	r1, sl
 8000b4c:	0409      	lsls	r1, r1, #16
 8000b4e:	0c09      	lsrs	r1, r1, #16
 8000b50:	468a      	mov	sl, r1
 8000b52:	4641      	mov	r1, r8
 8000b54:	4361      	muls	r1, r4
 8000b56:	437c      	muls	r4, r7
 8000b58:	0c13      	lsrs	r3, r2, #16
 8000b5a:	0412      	lsls	r2, r2, #16
 8000b5c:	444b      	add	r3, r9
 8000b5e:	4452      	add	r2, sl
 8000b60:	46a1      	mov	r9, r4
 8000b62:	468a      	mov	sl, r1
 8000b64:	003c      	movs	r4, r7
 8000b66:	4641      	mov	r1, r8
 8000b68:	436c      	muls	r4, r5
 8000b6a:	434d      	muls	r5, r1
 8000b6c:	4651      	mov	r1, sl
 8000b6e:	444d      	add	r5, r9
 8000b70:	0c0f      	lsrs	r7, r1, #16
 8000b72:	197d      	adds	r5, r7, r5
 8000b74:	45a9      	cmp	r9, r5
 8000b76:	d903      	bls.n	8000b80 <__aeabi_dmul+0x2fc>
 8000b78:	2180      	movs	r1, #128	; 0x80
 8000b7a:	0249      	lsls	r1, r1, #9
 8000b7c:	4688      	mov	r8, r1
 8000b7e:	4444      	add	r4, r8
 8000b80:	9f04      	ldr	r7, [sp, #16]
 8000b82:	9903      	ldr	r1, [sp, #12]
 8000b84:	46b8      	mov	r8, r7
 8000b86:	4441      	add	r1, r8
 8000b88:	468b      	mov	fp, r1
 8000b8a:	4583      	cmp	fp, r0
 8000b8c:	4180      	sbcs	r0, r0
 8000b8e:	4241      	negs	r1, r0
 8000b90:	4688      	mov	r8, r1
 8000b92:	4651      	mov	r1, sl
 8000b94:	0408      	lsls	r0, r1, #16
 8000b96:	042f      	lsls	r7, r5, #16
 8000b98:	0c00      	lsrs	r0, r0, #16
 8000b9a:	183f      	adds	r7, r7, r0
 8000b9c:	4658      	mov	r0, fp
 8000b9e:	9902      	ldr	r1, [sp, #8]
 8000ba0:	1810      	adds	r0, r2, r0
 8000ba2:	4689      	mov	r9, r1
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	4192      	sbcs	r2, r2
 8000ba8:	444f      	add	r7, r9
 8000baa:	46ba      	mov	sl, r7
 8000bac:	4252      	negs	r2, r2
 8000bae:	4699      	mov	r9, r3
 8000bb0:	4693      	mov	fp, r2
 8000bb2:	44c2      	add	sl, r8
 8000bb4:	44d1      	add	r9, sl
 8000bb6:	44cb      	add	fp, r9
 8000bb8:	428f      	cmp	r7, r1
 8000bba:	41bf      	sbcs	r7, r7
 8000bbc:	45c2      	cmp	sl, r8
 8000bbe:	4189      	sbcs	r1, r1
 8000bc0:	4599      	cmp	r9, r3
 8000bc2:	419b      	sbcs	r3, r3
 8000bc4:	4593      	cmp	fp, r2
 8000bc6:	4192      	sbcs	r2, r2
 8000bc8:	427f      	negs	r7, r7
 8000bca:	4249      	negs	r1, r1
 8000bcc:	0c2d      	lsrs	r5, r5, #16
 8000bce:	4252      	negs	r2, r2
 8000bd0:	430f      	orrs	r7, r1
 8000bd2:	425b      	negs	r3, r3
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	197f      	adds	r7, r7, r5
 8000bd8:	18ff      	adds	r7, r7, r3
 8000bda:	465b      	mov	r3, fp
 8000bdc:	193c      	adds	r4, r7, r4
 8000bde:	0ddb      	lsrs	r3, r3, #23
 8000be0:	9a05      	ldr	r2, [sp, #20]
 8000be2:	0264      	lsls	r4, r4, #9
 8000be4:	431c      	orrs	r4, r3
 8000be6:	0243      	lsls	r3, r0, #9
 8000be8:	4313      	orrs	r3, r2
 8000bea:	1e5d      	subs	r5, r3, #1
 8000bec:	41ab      	sbcs	r3, r5
 8000bee:	465a      	mov	r2, fp
 8000bf0:	0dc0      	lsrs	r0, r0, #23
 8000bf2:	4303      	orrs	r3, r0
 8000bf4:	0252      	lsls	r2, r2, #9
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	01e2      	lsls	r2, r4, #7
 8000bfa:	d556      	bpl.n	8000caa <__aeabi_dmul+0x426>
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	085a      	lsrs	r2, r3, #1
 8000c00:	4003      	ands	r3, r0
 8000c02:	4313      	orrs	r3, r2
 8000c04:	07e2      	lsls	r2, r4, #31
 8000c06:	4313      	orrs	r3, r2
 8000c08:	0864      	lsrs	r4, r4, #1
 8000c0a:	485a      	ldr	r0, [pc, #360]	; (8000d74 <__aeabi_dmul+0x4f0>)
 8000c0c:	4460      	add	r0, ip
 8000c0e:	2800      	cmp	r0, #0
 8000c10:	dd4d      	ble.n	8000cae <__aeabi_dmul+0x42a>
 8000c12:	075a      	lsls	r2, r3, #29
 8000c14:	d009      	beq.n	8000c2a <__aeabi_dmul+0x3a6>
 8000c16:	220f      	movs	r2, #15
 8000c18:	401a      	ands	r2, r3
 8000c1a:	2a04      	cmp	r2, #4
 8000c1c:	d005      	beq.n	8000c2a <__aeabi_dmul+0x3a6>
 8000c1e:	1d1a      	adds	r2, r3, #4
 8000c20:	429a      	cmp	r2, r3
 8000c22:	419b      	sbcs	r3, r3
 8000c24:	425b      	negs	r3, r3
 8000c26:	18e4      	adds	r4, r4, r3
 8000c28:	0013      	movs	r3, r2
 8000c2a:	01e2      	lsls	r2, r4, #7
 8000c2c:	d504      	bpl.n	8000c38 <__aeabi_dmul+0x3b4>
 8000c2e:	2080      	movs	r0, #128	; 0x80
 8000c30:	4a51      	ldr	r2, [pc, #324]	; (8000d78 <__aeabi_dmul+0x4f4>)
 8000c32:	00c0      	lsls	r0, r0, #3
 8000c34:	4014      	ands	r4, r2
 8000c36:	4460      	add	r0, ip
 8000c38:	4a50      	ldr	r2, [pc, #320]	; (8000d7c <__aeabi_dmul+0x4f8>)
 8000c3a:	4290      	cmp	r0, r2
 8000c3c:	dd00      	ble.n	8000c40 <__aeabi_dmul+0x3bc>
 8000c3e:	e6e3      	b.n	8000a08 <__aeabi_dmul+0x184>
 8000c40:	2501      	movs	r5, #1
 8000c42:	08db      	lsrs	r3, r3, #3
 8000c44:	0762      	lsls	r2, r4, #29
 8000c46:	431a      	orrs	r2, r3
 8000c48:	0264      	lsls	r4, r4, #9
 8000c4a:	9b01      	ldr	r3, [sp, #4]
 8000c4c:	4691      	mov	r9, r2
 8000c4e:	0b22      	lsrs	r2, r4, #12
 8000c50:	0544      	lsls	r4, r0, #21
 8000c52:	0d64      	lsrs	r4, r4, #21
 8000c54:	401d      	ands	r5, r3
 8000c56:	e67c      	b.n	8000952 <__aeabi_dmul+0xce>
 8000c58:	2280      	movs	r2, #128	; 0x80
 8000c5a:	4659      	mov	r1, fp
 8000c5c:	0312      	lsls	r2, r2, #12
 8000c5e:	4211      	tst	r1, r2
 8000c60:	d008      	beq.n	8000c74 <__aeabi_dmul+0x3f0>
 8000c62:	4214      	tst	r4, r2
 8000c64:	d106      	bne.n	8000c74 <__aeabi_dmul+0x3f0>
 8000c66:	4322      	orrs	r2, r4
 8000c68:	0312      	lsls	r2, r2, #12
 8000c6a:	0b12      	lsrs	r2, r2, #12
 8000c6c:	4645      	mov	r5, r8
 8000c6e:	4699      	mov	r9, r3
 8000c70:	4c43      	ldr	r4, [pc, #268]	; (8000d80 <__aeabi_dmul+0x4fc>)
 8000c72:	e66e      	b.n	8000952 <__aeabi_dmul+0xce>
 8000c74:	465b      	mov	r3, fp
 8000c76:	431a      	orrs	r2, r3
 8000c78:	0312      	lsls	r2, r2, #12
 8000c7a:	0b12      	lsrs	r2, r2, #12
 8000c7c:	4c40      	ldr	r4, [pc, #256]	; (8000d80 <__aeabi_dmul+0x4fc>)
 8000c7e:	e668      	b.n	8000952 <__aeabi_dmul+0xce>
 8000c80:	0003      	movs	r3, r0
 8000c82:	4654      	mov	r4, sl
 8000c84:	3b28      	subs	r3, #40	; 0x28
 8000c86:	409c      	lsls	r4, r3
 8000c88:	2300      	movs	r3, #0
 8000c8a:	e6b9      	b.n	8000a00 <__aeabi_dmul+0x17c>
 8000c8c:	f000 f8b2 	bl	8000df4 <__clzsi2>
 8000c90:	3020      	adds	r0, #32
 8000c92:	e6a6      	b.n	80009e2 <__aeabi_dmul+0x15e>
 8000c94:	0003      	movs	r3, r0
 8000c96:	3b28      	subs	r3, #40	; 0x28
 8000c98:	409f      	lsls	r7, r3
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	46bb      	mov	fp, r7
 8000c9e:	4699      	mov	r9, r3
 8000ca0:	e68a      	b.n	80009b8 <__aeabi_dmul+0x134>
 8000ca2:	f000 f8a7 	bl	8000df4 <__clzsi2>
 8000ca6:	3020      	adds	r0, #32
 8000ca8:	e674      	b.n	8000994 <__aeabi_dmul+0x110>
 8000caa:	46b4      	mov	ip, r6
 8000cac:	e7ad      	b.n	8000c0a <__aeabi_dmul+0x386>
 8000cae:	2501      	movs	r5, #1
 8000cb0:	1a2a      	subs	r2, r5, r0
 8000cb2:	2a38      	cmp	r2, #56	; 0x38
 8000cb4:	dd06      	ble.n	8000cc4 <__aeabi_dmul+0x440>
 8000cb6:	9b01      	ldr	r3, [sp, #4]
 8000cb8:	2400      	movs	r4, #0
 8000cba:	401d      	ands	r5, r3
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	4699      	mov	r9, r3
 8000cc2:	e646      	b.n	8000952 <__aeabi_dmul+0xce>
 8000cc4:	2a1f      	cmp	r2, #31
 8000cc6:	dc21      	bgt.n	8000d0c <__aeabi_dmul+0x488>
 8000cc8:	2520      	movs	r5, #32
 8000cca:	0020      	movs	r0, r4
 8000ccc:	1aad      	subs	r5, r5, r2
 8000cce:	001e      	movs	r6, r3
 8000cd0:	40ab      	lsls	r3, r5
 8000cd2:	40a8      	lsls	r0, r5
 8000cd4:	40d6      	lsrs	r6, r2
 8000cd6:	1e5d      	subs	r5, r3, #1
 8000cd8:	41ab      	sbcs	r3, r5
 8000cda:	4330      	orrs	r0, r6
 8000cdc:	4318      	orrs	r0, r3
 8000cde:	40d4      	lsrs	r4, r2
 8000ce0:	0743      	lsls	r3, r0, #29
 8000ce2:	d009      	beq.n	8000cf8 <__aeabi_dmul+0x474>
 8000ce4:	230f      	movs	r3, #15
 8000ce6:	4003      	ands	r3, r0
 8000ce8:	2b04      	cmp	r3, #4
 8000cea:	d005      	beq.n	8000cf8 <__aeabi_dmul+0x474>
 8000cec:	0003      	movs	r3, r0
 8000cee:	1d18      	adds	r0, r3, #4
 8000cf0:	4298      	cmp	r0, r3
 8000cf2:	419b      	sbcs	r3, r3
 8000cf4:	425b      	negs	r3, r3
 8000cf6:	18e4      	adds	r4, r4, r3
 8000cf8:	0223      	lsls	r3, r4, #8
 8000cfa:	d521      	bpl.n	8000d40 <__aeabi_dmul+0x4bc>
 8000cfc:	2501      	movs	r5, #1
 8000cfe:	9b01      	ldr	r3, [sp, #4]
 8000d00:	2401      	movs	r4, #1
 8000d02:	401d      	ands	r5, r3
 8000d04:	2300      	movs	r3, #0
 8000d06:	2200      	movs	r2, #0
 8000d08:	4699      	mov	r9, r3
 8000d0a:	e622      	b.n	8000952 <__aeabi_dmul+0xce>
 8000d0c:	251f      	movs	r5, #31
 8000d0e:	0021      	movs	r1, r4
 8000d10:	426d      	negs	r5, r5
 8000d12:	1a28      	subs	r0, r5, r0
 8000d14:	40c1      	lsrs	r1, r0
 8000d16:	0008      	movs	r0, r1
 8000d18:	2a20      	cmp	r2, #32
 8000d1a:	d01d      	beq.n	8000d58 <__aeabi_dmul+0x4d4>
 8000d1c:	355f      	adds	r5, #95	; 0x5f
 8000d1e:	1aaa      	subs	r2, r5, r2
 8000d20:	4094      	lsls	r4, r2
 8000d22:	4323      	orrs	r3, r4
 8000d24:	1e5c      	subs	r4, r3, #1
 8000d26:	41a3      	sbcs	r3, r4
 8000d28:	2507      	movs	r5, #7
 8000d2a:	4303      	orrs	r3, r0
 8000d2c:	401d      	ands	r5, r3
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2d00      	cmp	r5, #0
 8000d32:	d009      	beq.n	8000d48 <__aeabi_dmul+0x4c4>
 8000d34:	220f      	movs	r2, #15
 8000d36:	2400      	movs	r4, #0
 8000d38:	401a      	ands	r2, r3
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	2a04      	cmp	r2, #4
 8000d3e:	d1d6      	bne.n	8000cee <__aeabi_dmul+0x46a>
 8000d40:	0003      	movs	r3, r0
 8000d42:	0765      	lsls	r5, r4, #29
 8000d44:	0264      	lsls	r4, r4, #9
 8000d46:	0b22      	lsrs	r2, r4, #12
 8000d48:	08db      	lsrs	r3, r3, #3
 8000d4a:	432b      	orrs	r3, r5
 8000d4c:	2501      	movs	r5, #1
 8000d4e:	4699      	mov	r9, r3
 8000d50:	9b01      	ldr	r3, [sp, #4]
 8000d52:	2400      	movs	r4, #0
 8000d54:	401d      	ands	r5, r3
 8000d56:	e5fc      	b.n	8000952 <__aeabi_dmul+0xce>
 8000d58:	2400      	movs	r4, #0
 8000d5a:	e7e2      	b.n	8000d22 <__aeabi_dmul+0x49e>
 8000d5c:	2280      	movs	r2, #128	; 0x80
 8000d5e:	2501      	movs	r5, #1
 8000d60:	0312      	lsls	r2, r2, #12
 8000d62:	4322      	orrs	r2, r4
 8000d64:	9901      	ldr	r1, [sp, #4]
 8000d66:	0312      	lsls	r2, r2, #12
 8000d68:	0b12      	lsrs	r2, r2, #12
 8000d6a:	400d      	ands	r5, r1
 8000d6c:	4699      	mov	r9, r3
 8000d6e:	4c04      	ldr	r4, [pc, #16]	; (8000d80 <__aeabi_dmul+0x4fc>)
 8000d70:	e5ef      	b.n	8000952 <__aeabi_dmul+0xce>
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	000003ff 	.word	0x000003ff
 8000d78:	feffffff 	.word	0xfeffffff
 8000d7c:	000007fe 	.word	0x000007fe
 8000d80:	000007ff 	.word	0x000007ff

08000d84 <__aeabi_ui2d>:
 8000d84:	b510      	push	{r4, lr}
 8000d86:	1e04      	subs	r4, r0, #0
 8000d88:	d028      	beq.n	8000ddc <__aeabi_ui2d+0x58>
 8000d8a:	f000 f833 	bl	8000df4 <__clzsi2>
 8000d8e:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <__aeabi_ui2d+0x60>)
 8000d90:	4a15      	ldr	r2, [pc, #84]	; (8000de8 <__aeabi_ui2d+0x64>)
 8000d92:	1a1b      	subs	r3, r3, r0
 8000d94:	1ad2      	subs	r2, r2, r3
 8000d96:	2a1f      	cmp	r2, #31
 8000d98:	dd15      	ble.n	8000dc6 <__aeabi_ui2d+0x42>
 8000d9a:	4a14      	ldr	r2, [pc, #80]	; (8000dec <__aeabi_ui2d+0x68>)
 8000d9c:	1ad2      	subs	r2, r2, r3
 8000d9e:	4094      	lsls	r4, r2
 8000da0:	2200      	movs	r2, #0
 8000da2:	0324      	lsls	r4, r4, #12
 8000da4:	055b      	lsls	r3, r3, #21
 8000da6:	0b24      	lsrs	r4, r4, #12
 8000da8:	0d5b      	lsrs	r3, r3, #21
 8000daa:	2100      	movs	r1, #0
 8000dac:	0010      	movs	r0, r2
 8000dae:	0324      	lsls	r4, r4, #12
 8000db0:	0d0a      	lsrs	r2, r1, #20
 8000db2:	0b24      	lsrs	r4, r4, #12
 8000db4:	0512      	lsls	r2, r2, #20
 8000db6:	4322      	orrs	r2, r4
 8000db8:	4c0d      	ldr	r4, [pc, #52]	; (8000df0 <__aeabi_ui2d+0x6c>)
 8000dba:	051b      	lsls	r3, r3, #20
 8000dbc:	4022      	ands	r2, r4
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	0859      	lsrs	r1, r3, #1
 8000dc4:	bd10      	pop	{r4, pc}
 8000dc6:	0021      	movs	r1, r4
 8000dc8:	4091      	lsls	r1, r2
 8000dca:	000a      	movs	r2, r1
 8000dcc:	210b      	movs	r1, #11
 8000dce:	1a08      	subs	r0, r1, r0
 8000dd0:	40c4      	lsrs	r4, r0
 8000dd2:	055b      	lsls	r3, r3, #21
 8000dd4:	0324      	lsls	r4, r4, #12
 8000dd6:	0b24      	lsrs	r4, r4, #12
 8000dd8:	0d5b      	lsrs	r3, r3, #21
 8000dda:	e7e6      	b.n	8000daa <__aeabi_ui2d+0x26>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	2400      	movs	r4, #0
 8000de0:	2200      	movs	r2, #0
 8000de2:	e7e2      	b.n	8000daa <__aeabi_ui2d+0x26>
 8000de4:	0000041e 	.word	0x0000041e
 8000de8:	00000433 	.word	0x00000433
 8000dec:	00000413 	.word	0x00000413
 8000df0:	800fffff 	.word	0x800fffff

08000df4 <__clzsi2>:
 8000df4:	211c      	movs	r1, #28
 8000df6:	2301      	movs	r3, #1
 8000df8:	041b      	lsls	r3, r3, #16
 8000dfa:	4298      	cmp	r0, r3
 8000dfc:	d301      	bcc.n	8000e02 <__clzsi2+0xe>
 8000dfe:	0c00      	lsrs	r0, r0, #16
 8000e00:	3910      	subs	r1, #16
 8000e02:	0a1b      	lsrs	r3, r3, #8
 8000e04:	4298      	cmp	r0, r3
 8000e06:	d301      	bcc.n	8000e0c <__clzsi2+0x18>
 8000e08:	0a00      	lsrs	r0, r0, #8
 8000e0a:	3908      	subs	r1, #8
 8000e0c:	091b      	lsrs	r3, r3, #4
 8000e0e:	4298      	cmp	r0, r3
 8000e10:	d301      	bcc.n	8000e16 <__clzsi2+0x22>
 8000e12:	0900      	lsrs	r0, r0, #4
 8000e14:	3904      	subs	r1, #4
 8000e16:	a202      	add	r2, pc, #8	; (adr r2, 8000e20 <__clzsi2+0x2c>)
 8000e18:	5c10      	ldrb	r0, [r2, r0]
 8000e1a:	1840      	adds	r0, r0, r1
 8000e1c:	4770      	bx	lr
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	02020304 	.word	0x02020304
 8000e24:	01010101 	.word	0x01010101
	...

08000e30 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e34:	4b07      	ldr	r3, [pc, #28]	; (8000e54 <HAL_Init+0x24>)
 8000e36:	4a07      	ldr	r2, [pc, #28]	; (8000e54 <HAL_Init+0x24>)
 8000e38:	6812      	ldr	r2, [r2, #0]
 8000e3a:	2110      	movs	r1, #16
 8000e3c:	430a      	orrs	r2, r1
 8000e3e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e40:	2000      	movs	r0, #0
 8000e42:	f000 f809 	bl	8000e58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e46:	f003 f86d 	bl	8003f24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	40022000 	.word	0x40022000

08000e58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000e60:	f001 ffb4 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8000e64:	0002      	movs	r2, r0
 8000e66:	23fa      	movs	r3, #250	; 0xfa
 8000e68:	0099      	lsls	r1, r3, #2
 8000e6a:	0010      	movs	r0, r2
 8000e6c:	f7ff f94a 	bl	8000104 <__udivsi3>
 8000e70:	0003      	movs	r3, r0
 8000e72:	0018      	movs	r0, r3
 8000e74:	f000 ff1e 	bl	8001cb4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000e78:	6879      	ldr	r1, [r7, #4]
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	425b      	negs	r3, r3
 8000e7e:	2200      	movs	r2, #0
 8000e80:	0018      	movs	r0, r3
 8000e82:	f000 fef1 	bl	8001c68 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000e86:	2300      	movs	r3, #0
}
 8000e88:	0018      	movs	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	b002      	add	sp, #8
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  uwTick++;
 8000e94:	4b03      	ldr	r3, [pc, #12]	; (8000ea4 <HAL_IncTick+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	1c5a      	adds	r2, r3, #1
 8000e9a:	4b02      	ldr	r3, [pc, #8]	; (8000ea4 <HAL_IncTick+0x14>)
 8000e9c:	601a      	str	r2, [r3, #0]
}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000070 	.word	0x20000070

08000ea8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  return uwTick;
 8000eac:	4b02      	ldr	r3, [pc, #8]	; (8000eb8 <HAL_GetTick+0x10>)
 8000eae:	681b      	ldr	r3, [r3, #0]
}
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	20000070 	.word	0x20000070

08000ebc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ec4:	230f      	movs	r3, #15
 8000ec6:	18fb      	adds	r3, r7, r3
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d101      	bne.n	8000eda <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e124      	b.n	8001124 <HAL_ADC_Init+0x268>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d10a      	bne.n	8000ef8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2240      	movs	r2, #64	; 0x40
 8000eec:	2100      	movs	r1, #0
 8000eee:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f003 f83a 	bl	8003f6c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000efc:	2210      	movs	r2, #16
 8000efe:	4013      	ands	r3, r2
 8000f00:	d000      	beq.n	8000f04 <HAL_ADC_Init+0x48>
 8000f02:	e102      	b.n	800110a <HAL_ADC_Init+0x24e>
 8000f04:	230f      	movs	r3, #15
 8000f06:	18fb      	adds	r3, r7, r3
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d000      	beq.n	8000f10 <HAL_ADC_Init+0x54>
 8000f0e:	e0fc      	b.n	800110a <HAL_ADC_Init+0x24e>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	689b      	ldr	r3, [r3, #8]
 8000f16:	2204      	movs	r2, #4
 8000f18:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000f1a:	d000      	beq.n	8000f1e <HAL_ADC_Init+0x62>
 8000f1c:	e0f5      	b.n	800110a <HAL_ADC_Init+0x24e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f22:	4a82      	ldr	r2, [pc, #520]	; (800112c <HAL_ADC_Init+0x270>)
 8000f24:	4013      	ands	r3, r2
 8000f26:	2202      	movs	r2, #2
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	2203      	movs	r2, #3
 8000f36:	4013      	ands	r3, r2
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d112      	bne.n	8000f62 <HAL_ADC_Init+0xa6>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2201      	movs	r2, #1
 8000f44:	4013      	ands	r3, r2
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d009      	beq.n	8000f5e <HAL_ADC_Init+0xa2>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	68da      	ldr	r2, [r3, #12]
 8000f50:	2380      	movs	r3, #128	; 0x80
 8000f52:	021b      	lsls	r3, r3, #8
 8000f54:	401a      	ands	r2, r3
 8000f56:	2380      	movs	r3, #128	; 0x80
 8000f58:	021b      	lsls	r3, r3, #8
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d101      	bne.n	8000f62 <HAL_ADC_Init+0xa6>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e000      	b.n	8000f64 <HAL_ADC_Init+0xa8>
 8000f62:	2300      	movs	r3, #0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d116      	bne.n	8000f96 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	6812      	ldr	r2, [r2, #0]
 8000f70:	68d2      	ldr	r2, [r2, #12]
 8000f72:	2118      	movs	r1, #24
 8000f74:	438a      	bics	r2, r1
 8000f76:	0011      	movs	r1, r2
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	6892      	ldr	r2, [r2, #8]
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	6812      	ldr	r2, [r2, #0]
 8000f88:	6912      	ldr	r2, [r2, #16]
 8000f8a:	0092      	lsls	r2, r2, #2
 8000f8c:	0891      	lsrs	r1, r2, #2
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	6852      	ldr	r2, [r2, #4]
 8000f92:	430a      	orrs	r2, r1
 8000f94:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	6812      	ldr	r2, [r2, #0]
 8000f9e:	68d2      	ldr	r2, [r2, #12]
 8000fa0:	4963      	ldr	r1, [pc, #396]	; (8001130 <HAL_ADC_Init+0x274>)
 8000fa2:	400a      	ands	r2, r1
 8000fa4:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	69db      	ldr	r3, [r3, #28]
 8000fb0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000fb2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a1b      	ldr	r3, [r3, #32]
 8000fb8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8000fba:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d002      	beq.n	8000fca <HAL_ADC_Init+0x10e>
 8000fc4:	2380      	movs	r3, #128	; 0x80
 8000fc6:	015b      	lsls	r3, r3, #5
 8000fc8:	e000      	b.n	8000fcc <HAL_ADC_Init+0x110>
 8000fca:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8000fcc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                   |
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000fd2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d101      	bne.n	8000fe0 <HAL_ADC_Init+0x124>
 8000fdc:	2304      	movs	r3, #4
 8000fde:	e000      	b.n	8000fe2 <HAL_ADC_Init+0x126>
 8000fe0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                   |
 8000fe2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe8:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000fea:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000fec:	68ba      	ldr	r2, [r7, #8]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d115      	bne.n	8001026 <HAL_ADC_Init+0x16a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6a1b      	ldr	r3, [r3, #32]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d105      	bne.n	800100e <HAL_ADC_Init+0x152>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	2280      	movs	r2, #128	; 0x80
 8001006:	0252      	lsls	r2, r2, #9
 8001008:	4313      	orrs	r3, r2
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	e00b      	b.n	8001026 <HAL_ADC_Init+0x16a>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001012:	2220      	movs	r2, #32
 8001014:	431a      	orrs	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800101e:	2201      	movs	r2, #1
 8001020:	431a      	orrs	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800102a:	23c2      	movs	r3, #194	; 0xc2
 800102c:	33ff      	adds	r3, #255	; 0xff
 800102e:	429a      	cmp	r2, r3
 8001030:	d007      	beq.n	8001042 <HAL_ADC_Init+0x186>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                    hadc->Init.ExternalTrigConvEdge );
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800103a:	4313      	orrs	r3, r2
 800103c:	68ba      	ldr	r2, [r7, #8]
 800103e:	4313      	orrs	r3, r2
 8001040:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	6812      	ldr	r2, [r2, #0]
 800104a:	68d1      	ldr	r1, [r2, #12]
 800104c:	68ba      	ldr	r2, [r7, #8]
 800104e:	430a      	orrs	r2, r1
 8001050:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001056:	2380      	movs	r3, #128	; 0x80
 8001058:	055b      	lsls	r3, r3, #21
 800105a:	429a      	cmp	r2, r3
 800105c:	d01b      	beq.n	8001096 <HAL_ADC_Init+0x1da>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001062:	2b01      	cmp	r3, #1
 8001064:	d017      	beq.n	8001096 <HAL_ADC_Init+0x1da>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800106a:	2b02      	cmp	r3, #2
 800106c:	d013      	beq.n	8001096 <HAL_ADC_Init+0x1da>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001072:	2b03      	cmp	r3, #3
 8001074:	d00f      	beq.n	8001096 <HAL_ADC_Init+0x1da>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800107a:	2b04      	cmp	r3, #4
 800107c:	d00b      	beq.n	8001096 <HAL_ADC_Init+0x1da>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001082:	2b05      	cmp	r3, #5
 8001084:	d007      	beq.n	8001096 <HAL_ADC_Init+0x1da>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800108a:	2b06      	cmp	r3, #6
 800108c:	d003      	beq.n	8001096 <HAL_ADC_Init+0x1da>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001092:	2b07      	cmp	r3, #7
 8001094:	d112      	bne.n	80010bc <HAL_ADC_Init+0x200>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	6812      	ldr	r2, [r2, #0]
 800109e:	6952      	ldr	r2, [r2, #20]
 80010a0:	2107      	movs	r1, #7
 80010a2:	438a      	bics	r2, r1
 80010a4:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	6812      	ldr	r2, [r2, #0]
 80010ae:	6951      	ldr	r1, [r2, #20]
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80010b4:	2007      	movs	r0, #7
 80010b6:	4002      	ands	r2, r0
 80010b8:	430a      	orrs	r2, r1
 80010ba:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	4a1c      	ldr	r2, [pc, #112]	; (8001134 <HAL_ADC_Init+0x278>)
 80010c4:	401a      	ands	r2, r3
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d10b      	bne.n	80010e4 <HAL_ADC_Init+0x228>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2200      	movs	r2, #0
 80010d0:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d6:	2203      	movs	r2, #3
 80010d8:	4393      	bics	r3, r2
 80010da:	2201      	movs	r2, #1
 80010dc:	431a      	orrs	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	645a      	str	r2, [r3, #68]	; 0x44
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80010e2:	e01c      	b.n	800111e <HAL_ADC_Init+0x262>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e8:	2212      	movs	r2, #18
 80010ea:	4393      	bics	r3, r2
 80010ec:	2210      	movs	r2, #16
 80010ee:	431a      	orrs	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010f8:	2201      	movs	r2, #1
 80010fa:	431a      	orrs	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8001100:	230f      	movs	r3, #15
 8001102:	18fb      	adds	r3, r7, r3
 8001104:	2201      	movs	r2, #1
 8001106:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001108:	e009      	b.n	800111e <HAL_ADC_Init+0x262>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110e:	2210      	movs	r2, #16
 8001110:	431a      	orrs	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	645a      	str	r2, [r3, #68]	; 0x44
        
    tmp_hal_status = HAL_ERROR;
 8001116:	230f      	movs	r3, #15
 8001118:	18fb      	adds	r3, r7, r3
 800111a:	2201      	movs	r2, #1
 800111c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800111e:	230f      	movs	r3, #15
 8001120:	18fb      	adds	r3, r7, r3
 8001122:	781b      	ldrb	r3, [r3, #0]
}
 8001124:	0018      	movs	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	b004      	add	sp, #16
 800112a:	bd80      	pop	{r7, pc}
 800112c:	fffffefd 	.word	0xfffffefd
 8001130:	fffe0219 	.word	0xfffe0219
 8001134:	833fffe7 	.word	0x833fffe7

08001138 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001140:	230f      	movs	r3, #15
 8001142:	18fb      	adds	r3, r7, r3
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	2204      	movs	r2, #4
 8001150:	4013      	ands	r3, r2
 8001152:	d138      	bne.n	80011c6 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2240      	movs	r2, #64	; 0x40
 8001158:	5c9b      	ldrb	r3, [r3, r2]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d101      	bne.n	8001162 <HAL_ADC_Start+0x2a>
 800115e:	2302      	movs	r3, #2
 8001160:	e038      	b.n	80011d4 <HAL_ADC_Start+0x9c>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2240      	movs	r2, #64	; 0x40
 8001166:	2101      	movs	r1, #1
 8001168:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d007      	beq.n	8001182 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001172:	230f      	movs	r3, #15
 8001174:	18fc      	adds	r4, r7, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	0018      	movs	r0, r3
 800117a:	f000 fb33 	bl	80017e4 <ADC_Enable>
 800117e:	0003      	movs	r3, r0
 8001180:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001182:	230f      	movs	r3, #15
 8001184:	18fb      	adds	r3, r7, r3
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d120      	bne.n	80011ce <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001190:	4a12      	ldr	r2, [pc, #72]	; (80011dc <HAL_ADC_Start+0xa4>)
 8001192:	4013      	ands	r3, r2
 8001194:	2280      	movs	r2, #128	; 0x80
 8001196:	0052      	lsls	r2, r2, #1
 8001198:	431a      	orrs	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2200      	movs	r2, #0
 80011a2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2240      	movs	r2, #64	; 0x40
 80011a8:	2100      	movs	r1, #0
 80011aa:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	221c      	movs	r2, #28
 80011b2:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	6812      	ldr	r2, [r2, #0]
 80011bc:	6892      	ldr	r2, [r2, #8]
 80011be:	2104      	movs	r1, #4
 80011c0:	430a      	orrs	r2, r1
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	e003      	b.n	80011ce <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80011c6:	230f      	movs	r3, #15
 80011c8:	18fb      	adds	r3, r7, r3
 80011ca:	2202      	movs	r2, #2
 80011cc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011ce:	230f      	movs	r3, #15
 80011d0:	18fb      	adds	r3, r7, r3
 80011d2:	781b      	ldrb	r3, [r3, #0]
}
 80011d4:	0018      	movs	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	b005      	add	sp, #20
 80011da:	bd90      	pop	{r4, r7, pc}
 80011dc:	fffff0fe 	.word	0xfffff0fe

080011e0 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	2b08      	cmp	r3, #8
 80011f0:	d102      	bne.n	80011f8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80011f2:	2308      	movs	r3, #8
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	e013      	b.n	8001220 <HAL_ADC_PollForConversion+0x40>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	2201      	movs	r2, #1
 8001200:	4013      	ands	r3, r2
 8001202:	d00b      	beq.n	800121c <HAL_ADC_PollForConversion+0x3c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001208:	2220      	movs	r2, #32
 800120a:	431a      	orrs	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2240      	movs	r2, #64	; 0x40
 8001214:	2100      	movs	r1, #0
 8001216:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e06b      	b.n	80012f4 <HAL_ADC_PollForConversion+0x114>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800121c:	230c      	movs	r3, #12
 800121e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001220:	f7ff fe42 	bl	8000ea8 <HAL_GetTick>
 8001224:	0003      	movs	r3, r0
 8001226:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001228:	e019      	b.n	800125e <HAL_ADC_PollForConversion+0x7e>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	3301      	adds	r3, #1
 800122e:	d016      	beq.n	800125e <HAL_ADC_PollForConversion+0x7e>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d007      	beq.n	8001246 <HAL_ADC_PollForConversion+0x66>
 8001236:	f7ff fe37 	bl	8000ea8 <HAL_GetTick>
 800123a:	0002      	movs	r2, r0
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	1ad2      	subs	r2, r2, r3
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	429a      	cmp	r2, r3
 8001244:	d90b      	bls.n	800125e <HAL_ADC_PollForConversion+0x7e>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124a:	2204      	movs	r2, #4
 800124c:	431a      	orrs	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2240      	movs	r2, #64	; 0x40
 8001256:	2100      	movs	r1, #0
 8001258:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e04a      	b.n	80012f4 <HAL_ADC_PollForConversion+0x114>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	68fa      	ldr	r2, [r7, #12]
 8001266:	4013      	ands	r3, r2
 8001268:	d0df      	beq.n	800122a <HAL_ADC_PollForConversion+0x4a>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126e:	2280      	movs	r2, #128	; 0x80
 8001270:	0092      	lsls	r2, r2, #2
 8001272:	431a      	orrs	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	68da      	ldr	r2, [r3, #12]
 800127e:	23c0      	movs	r3, #192	; 0xc0
 8001280:	011b      	lsls	r3, r3, #4
 8001282:	4013      	ands	r3, r2
 8001284:	d12d      	bne.n	80012e2 <HAL_ADC_PollForConversion+0x102>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6a1b      	ldr	r3, [r3, #32]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800128a:	2b00      	cmp	r3, #0
 800128c:	d129      	bne.n	80012e2 <HAL_ADC_PollForConversion+0x102>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2208      	movs	r2, #8
 8001296:	4013      	ands	r3, r2
 8001298:	2b08      	cmp	r3, #8
 800129a:	d122      	bne.n	80012e2 <HAL_ADC_PollForConversion+0x102>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	2204      	movs	r2, #4
 80012a4:	4013      	ands	r3, r2
 80012a6:	d110      	bne.n	80012ca <HAL_ADC_PollForConversion+0xea>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	6812      	ldr	r2, [r2, #0]
 80012b0:	6852      	ldr	r2, [r2, #4]
 80012b2:	210c      	movs	r1, #12
 80012b4:	438a      	bics	r2, r1
 80012b6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012bc:	4a0f      	ldr	r2, [pc, #60]	; (80012fc <HAL_ADC_PollForConversion+0x11c>)
 80012be:	4013      	ands	r3, r2
 80012c0:	2201      	movs	r2, #1
 80012c2:	431a      	orrs	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	645a      	str	r2, [r3, #68]	; 0x44
 80012c8:	e00b      	b.n	80012e2 <HAL_ADC_PollForConversion+0x102>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ce:	2220      	movs	r2, #32
 80012d0:	431a      	orrs	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012da:	2201      	movs	r2, #1
 80012dc:	431a      	orrs	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	649a      	str	r2, [r3, #72]	; 0x48
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d103      	bne.n	80012f2 <HAL_ADC_PollForConversion+0x112>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	220c      	movs	r2, #12
 80012f0:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
}
 80012f4:	0018      	movs	r0, r3
 80012f6:	46bd      	mov	sp, r7
 80012f8:	b004      	add	sp, #16
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	fffffefe 	.word	0xfffffefe

08001300 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b087      	sub	sp, #28
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800130c:	2317      	movs	r3, #23
 800130e:	18fb      	adds	r3, r7, r3
 8001310:	2200      	movs	r2, #0
 8001312:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	2204      	movs	r2, #4
 800131c:	4013      	ands	r3, r2
 800131e:	d15e      	bne.n	80013de <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2240      	movs	r2, #64	; 0x40
 8001324:	5c9b      	ldrb	r3, [r3, r2]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d101      	bne.n	800132e <HAL_ADC_Start_DMA+0x2e>
 800132a:	2302      	movs	r3, #2
 800132c:	e05e      	b.n	80013ec <HAL_ADC_Start_DMA+0xec>
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2240      	movs	r2, #64	; 0x40
 8001332:	2101      	movs	r1, #1
 8001334:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	69db      	ldr	r3, [r3, #28]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d007      	beq.n	800134e <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800133e:	2317      	movs	r3, #23
 8001340:	18fc      	adds	r4, r7, r3
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	0018      	movs	r0, r3
 8001346:	f000 fa4d 	bl	80017e4 <ADC_Enable>
 800134a:	0003      	movs	r3, r0
 800134c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800134e:	2317      	movs	r3, #23
 8001350:	18fb      	adds	r3, r7, r3
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d146      	bne.n	80013e6 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135c:	4a25      	ldr	r2, [pc, #148]	; (80013f4 <HAL_ADC_Start_DMA+0xf4>)
 800135e:	4013      	ands	r3, r2
 8001360:	2280      	movs	r2, #128	; 0x80
 8001362:	0052      	lsls	r2, r2, #1
 8001364:	431a      	orrs	r2, r3
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	2200      	movs	r2, #0
 800136e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	2240      	movs	r2, #64	; 0x40
 8001374:	2100      	movs	r1, #0
 8001376:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800137c:	4a1e      	ldr	r2, [pc, #120]	; (80013f8 <HAL_ADC_Start_DMA+0xf8>)
 800137e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001384:	4a1d      	ldr	r2, [pc, #116]	; (80013fc <HAL_ADC_Start_DMA+0xfc>)
 8001386:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800138c:	4a1c      	ldr	r2, [pc, #112]	; (8001400 <HAL_ADC_Start_DMA+0x100>)
 800138e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	221c      	movs	r2, #28
 8001396:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	6812      	ldr	r2, [r2, #0]
 80013a0:	6852      	ldr	r2, [r2, #4]
 80013a2:	2110      	movs	r1, #16
 80013a4:	430a      	orrs	r2, r1
 80013a6:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	6812      	ldr	r2, [r2, #0]
 80013b0:	68d2      	ldr	r2, [r2, #12]
 80013b2:	2101      	movs	r1, #1
 80013b4:	430a      	orrs	r2, r1
 80013b6:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	3340      	adds	r3, #64	; 0x40
 80013c2:	0019      	movs	r1, r3
 80013c4:	68ba      	ldr	r2, [r7, #8]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f000 fd13 	bl	8001df2 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	6812      	ldr	r2, [r2, #0]
 80013d4:	6892      	ldr	r2, [r2, #8]
 80013d6:	2104      	movs	r1, #4
 80013d8:	430a      	orrs	r2, r1
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	e003      	b.n	80013e6 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80013de:	2317      	movs	r3, #23
 80013e0:	18fb      	adds	r3, r7, r3
 80013e2:	2202      	movs	r2, #2
 80013e4:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80013e6:	2317      	movs	r3, #23
 80013e8:	18fb      	adds	r3, r7, r3
 80013ea:	781b      	ldrb	r3, [r3, #0]
}
 80013ec:	0018      	movs	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	b007      	add	sp, #28
 80013f2:	bd90      	pop	{r4, r7, pc}
 80013f4:	fffff0fe 	.word	0xfffff0fe
 80013f8:	080018dd 	.word	0x080018dd
 80013fc:	08001991 	.word	0x08001991
 8001400:	080019af 	.word	0x080019af

08001404 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001412:	0018      	movs	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	b002      	add	sp, #8
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2204      	movs	r2, #4
 800142c:	4013      	ands	r3, r2
 800142e:	2b04      	cmp	r3, #4
 8001430:	d106      	bne.n	8001440 <HAL_ADC_IRQHandler+0x24>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2204      	movs	r2, #4
 800143a:	4013      	ands	r3, r2
 800143c:	2b04      	cmp	r3, #4
 800143e:	d00d      	beq.n	800145c <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2208      	movs	r2, #8
 8001448:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800144a:	2b08      	cmp	r3, #8
 800144c:	d14f      	bne.n	80014ee <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	2208      	movs	r2, #8
 8001456:	4013      	ands	r3, r2
 8001458:	2b08      	cmp	r3, #8
 800145a:	d148      	bne.n	80014ee <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001460:	2210      	movs	r2, #16
 8001462:	4013      	ands	r3, r2
 8001464:	d106      	bne.n	8001474 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800146a:	2280      	movs	r2, #128	; 0x80
 800146c:	0092      	lsls	r2, r2, #2
 800146e:	431a      	orrs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	68da      	ldr	r2, [r3, #12]
 800147a:	23c0      	movs	r3, #192	; 0xc0
 800147c:	011b      	lsls	r3, r3, #4
 800147e:	4013      	ands	r3, r2
 8001480:	d12d      	bne.n	80014de <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a1b      	ldr	r3, [r3, #32]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001486:	2b00      	cmp	r3, #0
 8001488:	d129      	bne.n	80014de <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2208      	movs	r2, #8
 8001492:	4013      	ands	r3, r2
 8001494:	2b08      	cmp	r3, #8
 8001496:	d122      	bne.n	80014de <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	2204      	movs	r2, #4
 80014a0:	4013      	ands	r3, r2
 80014a2:	d110      	bne.n	80014c6 <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	6812      	ldr	r2, [r2, #0]
 80014ac:	6852      	ldr	r2, [r2, #4]
 80014ae:	210c      	movs	r1, #12
 80014b0:	438a      	bics	r2, r1
 80014b2:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b8:	4a32      	ldr	r2, [pc, #200]	; (8001584 <HAL_ADC_IRQHandler+0x168>)
 80014ba:	4013      	ands	r3, r2
 80014bc:	2201      	movs	r2, #1
 80014be:	431a      	orrs	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	645a      	str	r2, [r3, #68]	; 0x44
 80014c4:	e00b      	b.n	80014de <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ca:	2220      	movs	r2, #32
 80014cc:	431a      	orrs	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014d6:	2201      	movs	r2, #1
 80014d8:	431a      	orrs	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Conversion complete callback */
    /* Note: into callback, to determine if conversion has been triggered     */
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
      HAL_ADC_ConvCpltCallback(hadc);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	0018      	movs	r0, r3
 80014e2:	f000 f851 	bl	8001588 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	220c      	movs	r2, #12
 80014ec:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2280      	movs	r2, #128	; 0x80
 80014f6:	4013      	ands	r3, r2
 80014f8:	2b80      	cmp	r3, #128	; 0x80
 80014fa:	d115      	bne.n	8001528 <HAL_ADC_IRQHandler+0x10c>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2280      	movs	r2, #128	; 0x80
 8001504:	4013      	ands	r3, r2
 8001506:	2b80      	cmp	r3, #128	; 0x80
 8001508:	d10e      	bne.n	8001528 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150e:	2280      	movs	r2, #128	; 0x80
 8001510:	0252      	lsls	r2, r2, #9
 8001512:	431a      	orrs	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	645a      	str	r2, [r3, #68]	; 0x44

    /* Level out of window callback */ 
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	0018      	movs	r0, r3
 800151c:	f000 f844 	bl	80015a8 <HAL_ADC_LevelOutOfWindowCallback>
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2280      	movs	r2, #128	; 0x80
 8001526:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2210      	movs	r2, #16
 8001530:	4013      	ands	r3, r2
 8001532:	2b10      	cmp	r3, #16
 8001534:	d122      	bne.n	800157c <HAL_ADC_IRQHandler+0x160>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	2210      	movs	r2, #16
 800153e:	4013      	ands	r3, r2
 8001540:	2b10      	cmp	r3, #16
 8001542:	d11b      	bne.n	800157c <HAL_ADC_IRQHandler+0x160>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001548:	2b01      	cmp	r3, #1
 800154a:	d005      	beq.n	8001558 <HAL_ADC_IRQHandler+0x13c>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	2201      	movs	r2, #1
 8001554:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001556:	d00d      	beq.n	8001574 <HAL_ADC_IRQHandler+0x158>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800155c:	2202      	movs	r2, #2
 800155e:	431a      	orrs	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2210      	movs	r2, #16
 800156a:	601a      	str	r2, [r3, #0]
      
      /* Error callback */ 
      HAL_ADC_ErrorCallback(hadc);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	0018      	movs	r0, r3
 8001570:	f000 f822 	bl	80015b8 <HAL_ADC_ErrorCallback>
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2210      	movs	r2, #16
 800157a:	601a      	str	r2, [r3, #0]
  }

}
 800157c:	46c0      	nop			; (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	b002      	add	sp, #8
 8001582:	bd80      	pop	{r7, pc}
 8001584:	fffffefe 	.word	0xfffffefe

08001588 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001590:	46c0      	nop			; (mov r8, r8)
 8001592:	46bd      	mov	sp, r7
 8001594:	b002      	add	sp, #8
 8001596:	bd80      	pop	{r7, pc}

08001598 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80015a0:	46c0      	nop			; (mov r8, r8)
 80015a2:	46bd      	mov	sp, r7
 80015a4:	b002      	add	sp, #8
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80015b0:	46c0      	nop			; (mov r8, r8)
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b002      	add	sp, #8
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80015c0:	46c0      	nop			; (mov r8, r8)
 80015c2:	46bd      	mov	sp, r7
 80015c4:	b002      	add	sp, #8
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015d2:	230f      	movs	r3, #15
 80015d4:	18fb      	adds	r3, r7, r3
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015e2:	2380      	movs	r3, #128	; 0x80
 80015e4:	055b      	lsls	r3, r3, #21
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d011      	beq.n	800160e <HAL_ADC_ConfigChannel+0x46>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d00d      	beq.n	800160e <HAL_ADC_ConfigChannel+0x46>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d009      	beq.n	800160e <HAL_ADC_ConfigChannel+0x46>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015fe:	2b03      	cmp	r3, #3
 8001600:	d005      	beq.n	800160e <HAL_ADC_ConfigChannel+0x46>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001606:	2b04      	cmp	r3, #4
 8001608:	d001      	beq.n	800160e <HAL_ADC_ConfigChannel+0x46>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2240      	movs	r2, #64	; 0x40
 8001612:	5c9b      	ldrb	r3, [r3, r2]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d101      	bne.n	800161c <HAL_ADC_ConfigChannel+0x54>
 8001618:	2302      	movs	r3, #2
 800161a:	e0d1      	b.n	80017c0 <HAL_ADC_ConfigChannel+0x1f8>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2240      	movs	r2, #64	; 0x40
 8001620:	2101      	movs	r1, #1
 8001622:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	2204      	movs	r2, #4
 800162c:	4013      	ands	r3, r2
 800162e:	d000      	beq.n	8001632 <HAL_ADC_ConfigChannel+0x6a>
 8001630:	e0b5      	b.n	800179e <HAL_ADC_ConfigChannel+0x1d6>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4a64      	ldr	r2, [pc, #400]	; (80017c8 <HAL_ADC_ConfigChannel+0x200>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d100      	bne.n	800163e <HAL_ADC_ConfigChannel+0x76>
 800163c:	e083      	b.n	8001746 <HAL_ADC_ConfigChannel+0x17e>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6812      	ldr	r2, [r2, #0]
 8001646:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	6812      	ldr	r2, [r2, #0]
 800164c:	2001      	movs	r0, #1
 800164e:	4090      	lsls	r0, r2
 8001650:	0002      	movs	r2, r0
 8001652:	430a      	orrs	r2, r1
 8001654:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800165a:	2380      	movs	r3, #128	; 0x80
 800165c:	055b      	lsls	r3, r3, #21
 800165e:	429a      	cmp	r2, r3
 8001660:	d037      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x10a>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001666:	2b01      	cmp	r3, #1
 8001668:	d033      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x10a>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800166e:	2b02      	cmp	r3, #2
 8001670:	d02f      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x10a>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001676:	2b03      	cmp	r3, #3
 8001678:	d02b      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x10a>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800167e:	2b04      	cmp	r3, #4
 8001680:	d027      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x10a>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001686:	2b05      	cmp	r3, #5
 8001688:	d023      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x10a>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800168e:	2b06      	cmp	r3, #6
 8001690:	d01f      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x10a>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001696:	2b07      	cmp	r3, #7
 8001698:	d01b      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x10a>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	689a      	ldr	r2, [r3, #8]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	2107      	movs	r1, #7
 80016a6:	400b      	ands	r3, r1
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d012      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x10a>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6812      	ldr	r2, [r2, #0]
 80016b4:	6952      	ldr	r2, [r2, #20]
 80016b6:	2107      	movs	r1, #7
 80016b8:	438a      	bics	r2, r1
 80016ba:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	6812      	ldr	r2, [r2, #0]
 80016c4:	6951      	ldr	r1, [r2, #20]
 80016c6:	683a      	ldr	r2, [r7, #0]
 80016c8:	6892      	ldr	r2, [r2, #8]
 80016ca:	2007      	movs	r0, #7
 80016cc:	4002      	ands	r2, r0
 80016ce:	430a      	orrs	r2, r1
 80016d0:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2b10      	cmp	r3, #16
 80016d8:	d007      	beq.n	80016ea <HAL_ADC_ConfigChannel+0x122>
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2b11      	cmp	r3, #17
 80016e0:	d003      	beq.n	80016ea <HAL_ADC_ConfigChannel+0x122>
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2b12      	cmp	r3, #18
 80016e8:	d163      	bne.n	80017b2 <HAL_ADC_ConfigChannel+0x1ea>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80016ea:	4a38      	ldr	r2, [pc, #224]	; (80017cc <HAL_ADC_ConfigChannel+0x204>)
 80016ec:	4b37      	ldr	r3, [pc, #220]	; (80017cc <HAL_ADC_ConfigChannel+0x204>)
 80016ee:	6819      	ldr	r1, [r3, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b10      	cmp	r3, #16
 80016f6:	d009      	beq.n	800170c <HAL_ADC_ConfigChannel+0x144>
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b11      	cmp	r3, #17
 80016fe:	d102      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x13e>
 8001700:	2380      	movs	r3, #128	; 0x80
 8001702:	03db      	lsls	r3, r3, #15
 8001704:	e004      	b.n	8001710 <HAL_ADC_ConfigChannel+0x148>
 8001706:	2380      	movs	r3, #128	; 0x80
 8001708:	045b      	lsls	r3, r3, #17
 800170a:	e001      	b.n	8001710 <HAL_ADC_ConfigChannel+0x148>
 800170c:	2380      	movs	r3, #128	; 0x80
 800170e:	041b      	lsls	r3, r3, #16
 8001710:	430b      	orrs	r3, r1
 8001712:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b10      	cmp	r3, #16
 800171a:	d14a      	bne.n	80017b2 <HAL_ADC_ConfigChannel+0x1ea>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800171c:	4b2c      	ldr	r3, [pc, #176]	; (80017d0 <HAL_ADC_ConfigChannel+0x208>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	492c      	ldr	r1, [pc, #176]	; (80017d4 <HAL_ADC_ConfigChannel+0x20c>)
 8001722:	0018      	movs	r0, r3
 8001724:	f7fe fcee 	bl	8000104 <__udivsi3>
 8001728:	0003      	movs	r3, r0
 800172a:	001a      	movs	r2, r3
 800172c:	0013      	movs	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	189b      	adds	r3, r3, r2
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001736:	e002      	b.n	800173e <HAL_ADC_ConfigChannel+0x176>
          {
            wait_loop_index--;
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	3b01      	subs	r3, #1
 800173c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d1f9      	bne.n	8001738 <HAL_ADC_ConfigChannel+0x170>
 8001744:	e035      	b.n	80017b2 <HAL_ADC_ConfigChannel+0x1ea>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	6812      	ldr	r2, [r2, #0]
 8001754:	2001      	movs	r0, #1
 8001756:	4090      	lsls	r0, r2
 8001758:	0002      	movs	r2, r0
 800175a:	43d2      	mvns	r2, r2
 800175c:	400a      	ands	r2, r1
 800175e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2b10      	cmp	r3, #16
 8001766:	d007      	beq.n	8001778 <HAL_ADC_ConfigChannel+0x1b0>
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b11      	cmp	r3, #17
 800176e:	d003      	beq.n	8001778 <HAL_ADC_ConfigChannel+0x1b0>
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b12      	cmp	r3, #18
 8001776:	d11c      	bne.n	80017b2 <HAL_ADC_ConfigChannel+0x1ea>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001778:	4a14      	ldr	r2, [pc, #80]	; (80017cc <HAL_ADC_ConfigChannel+0x204>)
 800177a:	4b14      	ldr	r3, [pc, #80]	; (80017cc <HAL_ADC_ConfigChannel+0x204>)
 800177c:	6819      	ldr	r1, [r3, #0]
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2b10      	cmp	r3, #16
 8001784:	d007      	beq.n	8001796 <HAL_ADC_ConfigChannel+0x1ce>
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2b11      	cmp	r3, #17
 800178c:	d101      	bne.n	8001792 <HAL_ADC_ConfigChannel+0x1ca>
 800178e:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_ADC_ConfigChannel+0x210>)
 8001790:	e002      	b.n	8001798 <HAL_ADC_ConfigChannel+0x1d0>
 8001792:	4b12      	ldr	r3, [pc, #72]	; (80017dc <HAL_ADC_ConfigChannel+0x214>)
 8001794:	e000      	b.n	8001798 <HAL_ADC_ConfigChannel+0x1d0>
 8001796:	4b12      	ldr	r3, [pc, #72]	; (80017e0 <HAL_ADC_ConfigChannel+0x218>)
 8001798:	400b      	ands	r3, r1
 800179a:	6013      	str	r3, [r2, #0]
 800179c:	e009      	b.n	80017b2 <HAL_ADC_ConfigChannel+0x1ea>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a2:	2220      	movs	r2, #32
 80017a4:	431a      	orrs	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 80017aa:	230f      	movs	r3, #15
 80017ac:	18fb      	adds	r3, r7, r3
 80017ae:	2201      	movs	r2, #1
 80017b0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2240      	movs	r2, #64	; 0x40
 80017b6:	2100      	movs	r1, #0
 80017b8:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80017ba:	230f      	movs	r3, #15
 80017bc:	18fb      	adds	r3, r7, r3
 80017be:	781b      	ldrb	r3, [r3, #0]
}
 80017c0:	0018      	movs	r0, r3
 80017c2:	46bd      	mov	sp, r7
 80017c4:	b004      	add	sp, #16
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	00001001 	.word	0x00001001
 80017cc:	40012708 	.word	0x40012708
 80017d0:	20000008 	.word	0x20000008
 80017d4:	000f4240 	.word	0x000f4240
 80017d8:	ffbfffff 	.word	0xffbfffff
 80017dc:	feffffff 	.word	0xfeffffff
 80017e0:	ff7fffff 	.word	0xff7fffff

080017e4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	2203      	movs	r2, #3
 80017fc:	4013      	ands	r3, r2
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d112      	bne.n	8001828 <ADC_Enable+0x44>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2201      	movs	r2, #1
 800180a:	4013      	ands	r3, r2
 800180c:	2b01      	cmp	r3, #1
 800180e:	d009      	beq.n	8001824 <ADC_Enable+0x40>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	68da      	ldr	r2, [r3, #12]
 8001816:	2380      	movs	r3, #128	; 0x80
 8001818:	021b      	lsls	r3, r3, #8
 800181a:	401a      	ands	r2, r3
 800181c:	2380      	movs	r3, #128	; 0x80
 800181e:	021b      	lsls	r3, r3, #8
 8001820:	429a      	cmp	r2, r3
 8001822:	d101      	bne.n	8001828 <ADC_Enable+0x44>
 8001824:	2301      	movs	r3, #1
 8001826:	e000      	b.n	800182a <ADC_Enable+0x46>
 8001828:	2300      	movs	r3, #0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d14b      	bne.n	80018c6 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	4a26      	ldr	r2, [pc, #152]	; (80018d0 <ADC_Enable+0xec>)
 8001836:	4013      	ands	r3, r2
 8001838:	d00d      	beq.n	8001856 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183e:	2210      	movs	r2, #16
 8001840:	431a      	orrs	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	645a      	str	r2, [r3, #68]	; 0x44
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800184a:	2201      	movs	r2, #1
 800184c:	431a      	orrs	r2, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e038      	b.n	80018c8 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	6812      	ldr	r2, [r2, #0]
 800185e:	6892      	ldr	r2, [r2, #8]
 8001860:	2101      	movs	r1, #1
 8001862:	430a      	orrs	r2, r1
 8001864:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001866:	4b1b      	ldr	r3, [pc, #108]	; (80018d4 <ADC_Enable+0xf0>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	491b      	ldr	r1, [pc, #108]	; (80018d8 <ADC_Enable+0xf4>)
 800186c:	0018      	movs	r0, r3
 800186e:	f7fe fc49 	bl	8000104 <__udivsi3>
 8001872:	0003      	movs	r3, r0
 8001874:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001876:	e002      	b.n	800187e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	3b01      	subs	r3, #1
 800187c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1f9      	bne.n	8001878 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001884:	f7ff fb10 	bl	8000ea8 <HAL_GetTick>
 8001888:	0003      	movs	r3, r0
 800188a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800188c:	e014      	b.n	80018b8 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800188e:	f7ff fb0b 	bl	8000ea8 <HAL_GetTick>
 8001892:	0002      	movs	r2, r0
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d90d      	bls.n	80018b8 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a0:	2210      	movs	r2, #16
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018ac:	2201      	movs	r2, #1
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e007      	b.n	80018c8 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2201      	movs	r2, #1
 80018c0:	4013      	ands	r3, r2
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d1e3      	bne.n	800188e <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80018c6:	2300      	movs	r3, #0
}
 80018c8:	0018      	movs	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	b004      	add	sp, #16
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	80000017 	.word	0x80000017
 80018d4:	20000008 	.word	0x20000008
 80018d8:	000f4240 	.word	0x000f4240

080018dc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	2250      	movs	r2, #80	; 0x50
 80018f0:	4013      	ands	r3, r2
 80018f2:	d140      	bne.n	8001976 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f8:	2280      	movs	r2, #128	; 0x80
 80018fa:	0092      	lsls	r2, r2, #2
 80018fc:	431a      	orrs	r2, r3
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68da      	ldr	r2, [r3, #12]
 8001908:	23c0      	movs	r3, #192	; 0xc0
 800190a:	011b      	lsls	r3, r3, #4
 800190c:	4013      	ands	r3, r2
 800190e:	d12d      	bne.n	800196c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	6a1b      	ldr	r3, [r3, #32]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001914:	2b00      	cmp	r3, #0
 8001916:	d129      	bne.n	800196c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2208      	movs	r2, #8
 8001920:	4013      	ands	r3, r2
 8001922:	2b08      	cmp	r3, #8
 8001924:	d122      	bne.n	800196c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	2204      	movs	r2, #4
 800192e:	4013      	ands	r3, r2
 8001930:	d110      	bne.n	8001954 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	6852      	ldr	r2, [r2, #4]
 800193c:	210c      	movs	r1, #12
 800193e:	438a      	bics	r2, r1
 8001940:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001946:	4a11      	ldr	r2, [pc, #68]	; (800198c <ADC_DMAConvCplt+0xb0>)
 8001948:	4013      	ands	r3, r2
 800194a:	2201      	movs	r2, #1
 800194c:	431a      	orrs	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	645a      	str	r2, [r3, #68]	; 0x44
 8001952:	e00b      	b.n	800196c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001958:	2220      	movs	r2, #32
 800195a:	431a      	orrs	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001964:	2201      	movs	r2, #1
 8001966:	431a      	orrs	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	649a      	str	r2, [r3, #72]	; 0x48
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	0018      	movs	r0, r3
 8001970:	f7ff fe0a 	bl	8001588 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001974:	e005      	b.n	8001982 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800197a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	0010      	movs	r0, r2
 8001980:	4798      	blx	r3
}
 8001982:	46c0      	nop			; (mov r8, r8)
 8001984:	46bd      	mov	sp, r7
 8001986:	b004      	add	sp, #16
 8001988:	bd80      	pop	{r7, pc}
 800198a:	46c0      	nop			; (mov r8, r8)
 800198c:	fffffefe 	.word	0xfffffefe

08001990 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	0018      	movs	r0, r3
 80019a2:	f7ff fdf9 	bl	8001598 <HAL_ADC_ConvHalfCpltCallback>
}
 80019a6:	46c0      	nop			; (mov r8, r8)
 80019a8:	46bd      	mov	sp, r7
 80019aa:	b004      	add	sp, #16
 80019ac:	bd80      	pop	{r7, pc}

080019ae <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b084      	sub	sp, #16
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ba:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c0:	2240      	movs	r2, #64	; 0x40
 80019c2:	431a      	orrs	r2, r3
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019cc:	2204      	movs	r2, #4
 80019ce:	431a      	orrs	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	0018      	movs	r0, r3
 80019d8:	f7ff fdee 	bl	80015b8 <HAL_ADC_ErrorCallback>
}
 80019dc:	46c0      	nop			; (mov r8, r8)
 80019de:	46bd      	mov	sp, r7
 80019e0:	b004      	add	sp, #16
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019ec:	2317      	movs	r3, #23
 80019ee:	18fb      	adds	r3, r7, r3
 80019f0:	2200      	movs	r2, #0
 80019f2:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80019f4:	2300      	movs	r3, #0
 80019f6:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80019f8:	2300      	movs	r3, #0
 80019fa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2240      	movs	r2, #64	; 0x40
 8001a00:	5c9b      	ldrb	r3, [r3, r2]
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d101      	bne.n	8001a0a <HAL_ADCEx_Calibration_Start+0x26>
 8001a06:	2302      	movs	r3, #2
 8001a08:	e080      	b.n	8001b0c <HAL_ADCEx_Calibration_Start+0x128>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2240      	movs	r2, #64	; 0x40
 8001a0e:	2101      	movs	r1, #1
 8001a10:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	2203      	movs	r2, #3
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d112      	bne.n	8001a46 <HAL_ADCEx_Calibration_Start+0x62>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2201      	movs	r2, #1
 8001a28:	4013      	ands	r3, r2
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d009      	beq.n	8001a42 <HAL_ADCEx_Calibration_Start+0x5e>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	68da      	ldr	r2, [r3, #12]
 8001a34:	2380      	movs	r3, #128	; 0x80
 8001a36:	021b      	lsls	r3, r3, #8
 8001a38:	401a      	ands	r2, r3
 8001a3a:	2380      	movs	r3, #128	; 0x80
 8001a3c:	021b      	lsls	r3, r3, #8
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d101      	bne.n	8001a46 <HAL_ADCEx_Calibration_Start+0x62>
 8001a42:	2301      	movs	r3, #1
 8001a44:	e000      	b.n	8001a48 <HAL_ADCEx_Calibration_Start+0x64>
 8001a46:	2300      	movs	r3, #0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d14e      	bne.n	8001aea <HAL_ADCEx_Calibration_Start+0x106>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a50:	4a30      	ldr	r2, [pc, #192]	; (8001b14 <HAL_ADCEx_Calibration_Start+0x130>)
 8001a52:	4013      	ands	r3, r2
 8001a54:	2202      	movs	r2, #2
 8001a56:	431a      	orrs	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	2203      	movs	r2, #3
 8001a64:	4013      	ands	r3, r2
 8001a66:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	68d2      	ldr	r2, [r2, #12]
 8001a72:	2103      	movs	r1, #3
 8001a74:	438a      	bics	r2, r1
 8001a76:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	6812      	ldr	r2, [r2, #0]
 8001a80:	6892      	ldr	r2, [r2, #8]
 8001a82:	2180      	movs	r1, #128	; 0x80
 8001a84:	0609      	lsls	r1, r1, #24
 8001a86:	430a      	orrs	r2, r1
 8001a88:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001a8a:	f7ff fa0d 	bl	8000ea8 <HAL_GetTick>
 8001a8e:	0003      	movs	r3, r0
 8001a90:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001a92:	e014      	b.n	8001abe <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001a94:	f7ff fa08 	bl	8000ea8 <HAL_GetTick>
 8001a98:	0002      	movs	r2, r0
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d90d      	bls.n	8001abe <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	2212      	movs	r2, #18
 8001aa8:	4393      	bics	r3, r2
 8001aaa:	2210      	movs	r2, #16
 8001aac:	431a      	orrs	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2240      	movs	r2, #64	; 0x40
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e026      	b.n	8001b0c <HAL_ADCEx_Calibration_Start+0x128>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	dbe5      	blt.n	8001a94 <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	6812      	ldr	r2, [r2, #0]
 8001ad0:	68d1      	ldr	r1, [r2, #12]
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001adc:	2203      	movs	r2, #3
 8001ade:	4393      	bics	r3, r2
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	645a      	str	r2, [r3, #68]	; 0x44
 8001ae8:	e009      	b.n	8001afe <HAL_ADCEx_Calibration_Start+0x11a>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aee:	2220      	movs	r2, #32
 8001af0:	431a      	orrs	r2, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8001af6:	2317      	movs	r3, #23
 8001af8:	18fb      	adds	r3, r7, r3
 8001afa:	2201      	movs	r2, #1
 8001afc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2240      	movs	r2, #64	; 0x40
 8001b02:	2100      	movs	r1, #0
 8001b04:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001b06:	2317      	movs	r3, #23
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	781b      	ldrb	r3, [r3, #0]
}
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	b006      	add	sp, #24
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	fffffefd 	.word	0xfffffefd

08001b18 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	0002      	movs	r2, r0
 8001b20:	1dfb      	adds	r3, r7, #7
 8001b22:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001b24:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <NVIC_EnableIRQ+0x28>)
 8001b26:	1dfa      	adds	r2, r7, #7
 8001b28:	7812      	ldrb	r2, [r2, #0]
 8001b2a:	0011      	movs	r1, r2
 8001b2c:	221f      	movs	r2, #31
 8001b2e:	400a      	ands	r2, r1
 8001b30:	2101      	movs	r1, #1
 8001b32:	4091      	lsls	r1, r2
 8001b34:	000a      	movs	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]
}
 8001b38:	46c0      	nop			; (mov r8, r8)
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	b002      	add	sp, #8
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	e000e100 	.word	0xe000e100

08001b44 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b44:	b5b0      	push	{r4, r5, r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	0002      	movs	r2, r0
 8001b4c:	6039      	str	r1, [r7, #0]
 8001b4e:	1dfb      	adds	r3, r7, #7
 8001b50:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8001b52:	1dfb      	adds	r3, r7, #7
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b7f      	cmp	r3, #127	; 0x7f
 8001b58:	d932      	bls.n	8001bc0 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b5a:	4c2f      	ldr	r4, [pc, #188]	; (8001c18 <NVIC_SetPriority+0xd4>)
 8001b5c:	1dfb      	adds	r3, r7, #7
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	001a      	movs	r2, r3
 8001b62:	230f      	movs	r3, #15
 8001b64:	4013      	ands	r3, r2
 8001b66:	3b08      	subs	r3, #8
 8001b68:	0899      	lsrs	r1, r3, #2
 8001b6a:	4a2b      	ldr	r2, [pc, #172]	; (8001c18 <NVIC_SetPriority+0xd4>)
 8001b6c:	1dfb      	adds	r3, r7, #7
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	0018      	movs	r0, r3
 8001b72:	230f      	movs	r3, #15
 8001b74:	4003      	ands	r3, r0
 8001b76:	3b08      	subs	r3, #8
 8001b78:	089b      	lsrs	r3, r3, #2
 8001b7a:	3306      	adds	r3, #6
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	18d3      	adds	r3, r2, r3
 8001b80:	3304      	adds	r3, #4
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	1dfa      	adds	r2, r7, #7
 8001b86:	7812      	ldrb	r2, [r2, #0]
 8001b88:	0010      	movs	r0, r2
 8001b8a:	2203      	movs	r2, #3
 8001b8c:	4002      	ands	r2, r0
 8001b8e:	00d2      	lsls	r2, r2, #3
 8001b90:	20ff      	movs	r0, #255	; 0xff
 8001b92:	4090      	lsls	r0, r2
 8001b94:	0002      	movs	r2, r0
 8001b96:	43d2      	mvns	r2, r2
 8001b98:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	019b      	lsls	r3, r3, #6
 8001b9e:	20ff      	movs	r0, #255	; 0xff
 8001ba0:	4018      	ands	r0, r3
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	001d      	movs	r5, r3
 8001ba8:	2303      	movs	r3, #3
 8001baa:	402b      	ands	r3, r5
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	4098      	lsls	r0, r3
 8001bb0:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	1d8b      	adds	r3, r1, #6
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	18e3      	adds	r3, r4, r3
 8001bba:	3304      	adds	r3, #4
 8001bbc:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001bbe:	e027      	b.n	8001c10 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bc0:	4c16      	ldr	r4, [pc, #88]	; (8001c1c <NVIC_SetPriority+0xd8>)
 8001bc2:	1dfb      	adds	r3, r7, #7
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	b25b      	sxtb	r3, r3
 8001bc8:	089b      	lsrs	r3, r3, #2
 8001bca:	4914      	ldr	r1, [pc, #80]	; (8001c1c <NVIC_SetPriority+0xd8>)
 8001bcc:	1dfa      	adds	r2, r7, #7
 8001bce:	7812      	ldrb	r2, [r2, #0]
 8001bd0:	b252      	sxtb	r2, r2
 8001bd2:	0892      	lsrs	r2, r2, #2
 8001bd4:	32c0      	adds	r2, #192	; 0xc0
 8001bd6:	0092      	lsls	r2, r2, #2
 8001bd8:	5852      	ldr	r2, [r2, r1]
 8001bda:	1df9      	adds	r1, r7, #7
 8001bdc:	7809      	ldrb	r1, [r1, #0]
 8001bde:	0008      	movs	r0, r1
 8001be0:	2103      	movs	r1, #3
 8001be2:	4001      	ands	r1, r0
 8001be4:	00c9      	lsls	r1, r1, #3
 8001be6:	20ff      	movs	r0, #255	; 0xff
 8001be8:	4088      	lsls	r0, r1
 8001bea:	0001      	movs	r1, r0
 8001bec:	43c9      	mvns	r1, r1
 8001bee:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	0192      	lsls	r2, r2, #6
 8001bf4:	20ff      	movs	r0, #255	; 0xff
 8001bf6:	4010      	ands	r0, r2
 8001bf8:	1dfa      	adds	r2, r7, #7
 8001bfa:	7812      	ldrb	r2, [r2, #0]
 8001bfc:	0015      	movs	r5, r2
 8001bfe:	2203      	movs	r2, #3
 8001c00:	402a      	ands	r2, r5
 8001c02:	00d2      	lsls	r2, r2, #3
 8001c04:	4090      	lsls	r0, r2
 8001c06:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	33c0      	adds	r3, #192	; 0xc0
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	511a      	str	r2, [r3, r4]
}
 8001c10:	46c0      	nop			; (mov r8, r8)
 8001c12:	46bd      	mov	sp, r7
 8001c14:	b002      	add	sp, #8
 8001c16:	bdb0      	pop	{r4, r5, r7, pc}
 8001c18:	e000ed00 	.word	0xe000ed00
 8001c1c:	e000e100 	.word	0xe000e100

08001c20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	4a0c      	ldr	r2, [pc, #48]	; (8001c60 <SysTick_Config+0x40>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d901      	bls.n	8001c36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c32:	2301      	movs	r3, #1
 8001c34:	e010      	b.n	8001c58 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c36:	4b0b      	ldr	r3, [pc, #44]	; (8001c64 <SysTick_Config+0x44>)
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	3a01      	subs	r2, #1
 8001c3c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c3e:	2301      	movs	r3, #1
 8001c40:	425b      	negs	r3, r3
 8001c42:	2103      	movs	r1, #3
 8001c44:	0018      	movs	r0, r3
 8001c46:	f7ff ff7d 	bl	8001b44 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c4a:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <SysTick_Config+0x44>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c50:	4b04      	ldr	r3, [pc, #16]	; (8001c64 <SysTick_Config+0x44>)
 8001c52:	2207      	movs	r2, #7
 8001c54:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	0018      	movs	r0, r3
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	b002      	add	sp, #8
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	00ffffff 	.word	0x00ffffff
 8001c64:	e000e010 	.word	0xe000e010

08001c68 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60b9      	str	r1, [r7, #8]
 8001c70:	607a      	str	r2, [r7, #4]
 8001c72:	230f      	movs	r3, #15
 8001c74:	18fb      	adds	r3, r7, r3
 8001c76:	1c02      	adds	r2, r0, #0
 8001c78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001c7a:	68ba      	ldr	r2, [r7, #8]
 8001c7c:	230f      	movs	r3, #15
 8001c7e:	18fb      	adds	r3, r7, r3
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	b25b      	sxtb	r3, r3
 8001c84:	0011      	movs	r1, r2
 8001c86:	0018      	movs	r0, r3
 8001c88:	f7ff ff5c 	bl	8001b44 <NVIC_SetPriority>
}
 8001c8c:	46c0      	nop			; (mov r8, r8)
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	b004      	add	sp, #16
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	1dfb      	adds	r3, r7, #7
 8001c9e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca0:	1dfb      	adds	r3, r7, #7
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	b25b      	sxtb	r3, r3
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	f7ff ff36 	bl	8001b18 <NVIC_EnableIRQ>
}
 8001cac:	46c0      	nop			; (mov r8, r8)
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	b002      	add	sp, #8
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	0018      	movs	r0, r3
 8001cc0:	f7ff ffae 	bl	8001c20 <SysTick_Config>
 8001cc4:	0003      	movs	r3, r0
}
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	b002      	add	sp, #8
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e042      	b.n	8001d6c <HAL_DMA_Init+0x9c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2221      	movs	r2, #33	; 0x21
 8001cea:	2102      	movs	r1, #2
 8001cec:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	4a1e      	ldr	r2, [pc, #120]	; (8001d74 <HAL_DMA_Init+0xa4>)
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001d06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	695b      	ldr	r3, [r3, #20]
 8001d18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	0018      	movs	r0, r3
 8001d38:	f000 f990 	bl	800205c <DMA_CalcBaseAndBitshift>
  
  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2221      	movs	r2, #33	; 0x21
 8001d5e:	2101      	movs	r1, #1
 8001d60:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2220      	movs	r2, #32
 8001d66:	2100      	movs	r1, #0
 8001d68:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001d6a:	2300      	movs	r3, #0
}  
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	b004      	add	sp, #16
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	ffffc00f 	.word	0xffffc00f

08001d78 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d101      	bne.n	8001d8a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e02f      	b.n	8001dea <HAL_DMA_DeInit+0x72>
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	6812      	ldr	r2, [r2, #0]
 8001d92:	6812      	ldr	r2, [r2, #0]
 8001d94:	2101      	movs	r1, #1
 8001d96:	438a      	bics	r2, r1
 8001d98:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2200      	movs	r2, #0
 8001da8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  
  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2200      	movs	r2, #0
 8001db8:	60da      	str	r2, [r3, #12]

/* Get DMA Base Address */  
  DMA_CalcBaseAndBitshift(hdma);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	f000 f94d 	bl	800205c <DMA_CalcBaseAndBitshift>

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001dca:	2101      	movs	r1, #1
 8001dcc:	4091      	lsls	r1, r2
 8001dce:	000a      	movs	r2, r1
 8001dd0:	605a      	str	r2, [r3, #4]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2221      	movs	r2, #33	; 0x21
 8001ddc:	2100      	movs	r1, #0
 8001dde:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2220      	movs	r2, #32
 8001de4:	2100      	movs	r1, #0
 8001de6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	0018      	movs	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b002      	add	sp, #8
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b086      	sub	sp, #24
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
 8001dfe:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001e00:	2317      	movs	r3, #23
 8001e02:	18fb      	adds	r3, r7, r3
 8001e04:	2200      	movs	r2, #0
 8001e06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	5c9b      	ldrb	r3, [r3, r2]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d101      	bne.n	8001e16 <HAL_DMA_Start_IT+0x24>
 8001e12:	2302      	movs	r3, #2
 8001e14:	e04f      	b.n	8001eb6 <HAL_DMA_Start_IT+0xc4>
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2220      	movs	r2, #32
 8001e1a:	2101      	movs	r1, #1
 8001e1c:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2221      	movs	r2, #33	; 0x21
 8001e22:	5c9b      	ldrb	r3, [r3, r2]
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d13a      	bne.n	8001ea0 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2221      	movs	r2, #33	; 0x21
 8001e2e:	2102      	movs	r1, #2
 8001e30:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2200      	movs	r2, #0
 8001e36:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	6812      	ldr	r2, [r2, #0]
 8001e40:	6812      	ldr	r2, [r2, #0]
 8001e42:	2101      	movs	r1, #1
 8001e44:	438a      	bics	r2, r1
 8001e46:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	68b9      	ldr	r1, [r7, #8]
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 f8d7 	bl	8002002 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d008      	beq.n	8001e6e <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	6812      	ldr	r2, [r2, #0]
 8001e64:	6812      	ldr	r2, [r2, #0]
 8001e66:	210e      	movs	r1, #14
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	e00f      	b.n	8001e8e <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	6812      	ldr	r2, [r2, #0]
 8001e76:	6812      	ldr	r2, [r2, #0]
 8001e78:	210a      	movs	r1, #10
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	6812      	ldr	r2, [r2, #0]
 8001e86:	6812      	ldr	r2, [r2, #0]
 8001e88:	2104      	movs	r1, #4
 8001e8a:	438a      	bics	r2, r1
 8001e8c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	6812      	ldr	r2, [r2, #0]
 8001e96:	6812      	ldr	r2, [r2, #0]
 8001e98:	2101      	movs	r1, #1
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	e007      	b.n	8001eb0 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001ea8:	2317      	movs	r3, #23
 8001eaa:	18fb      	adds	r3, r7, r3
 8001eac:	2202      	movs	r2, #2
 8001eae:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001eb0:	2317      	movs	r3, #23
 8001eb2:	18fb      	adds	r3, r7, r3
 8001eb4:	781b      	ldrb	r3, [r3, #0]
} 
 8001eb6:	0018      	movs	r0, r3
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	b006      	add	sp, #24
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b084      	sub	sp, #16
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	2204      	movs	r2, #4
 8001edc:	409a      	lsls	r2, r3
 8001ede:	0013      	movs	r3, r2
 8001ee0:	68fa      	ldr	r2, [r7, #12]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d024      	beq.n	8001f30 <HAL_DMA_IRQHandler+0x72>
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	2204      	movs	r2, #4
 8001eea:	4013      	ands	r3, r2
 8001eec:	d020      	beq.n	8001f30 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2220      	movs	r2, #32
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d107      	bne.n	8001f0a <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	6812      	ldr	r2, [r2, #0]
 8001f02:	6812      	ldr	r2, [r2, #0]
 8001f04:	2104      	movs	r1, #4
 8001f06:	438a      	bics	r2, r1
 8001f08:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f12:	2104      	movs	r1, #4
 8001f14:	4091      	lsls	r1, r2
 8001f16:	000a      	movs	r2, r1
 8001f18:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d100      	bne.n	8001f24 <HAL_DMA_IRQHandler+0x66>
 8001f22:	e06a      	b.n	8001ffa <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	0010      	movs	r0, r2
 8001f2c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001f2e:	e064      	b.n	8001ffa <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f34:	2202      	movs	r2, #2
 8001f36:	409a      	lsls	r2, r3
 8001f38:	0013      	movs	r3, r2
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d02b      	beq.n	8001f98 <HAL_DMA_IRQHandler+0xda>
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	2202      	movs	r2, #2
 8001f44:	4013      	ands	r3, r2
 8001f46:	d027      	beq.n	8001f98 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2220      	movs	r2, #32
 8001f50:	4013      	ands	r3, r2
 8001f52:	d10b      	bne.n	8001f6c <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	6812      	ldr	r2, [r2, #0]
 8001f5c:	6812      	ldr	r2, [r2, #0]
 8001f5e:	210a      	movs	r1, #10
 8001f60:	438a      	bics	r2, r1
 8001f62:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2221      	movs	r2, #33	; 0x21
 8001f68:	2101      	movs	r1, #1
 8001f6a:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f74:	2102      	movs	r1, #2
 8001f76:	4091      	lsls	r1, r2
 8001f78:	000a      	movs	r2, r1
 8001f7a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2220      	movs	r2, #32
 8001f80:	2100      	movs	r1, #0
 8001f82:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d036      	beq.n	8001ffa <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	0010      	movs	r0, r2
 8001f94:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001f96:	e030      	b.n	8001ffa <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9c:	2208      	movs	r2, #8
 8001f9e:	409a      	lsls	r2, r3
 8001fa0:	0013      	movs	r3, r2
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	d028      	beq.n	8001ffa <HAL_DMA_IRQHandler+0x13c>
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	2208      	movs	r2, #8
 8001fac:	4013      	ands	r3, r2
 8001fae:	d024      	beq.n	8001ffa <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	6812      	ldr	r2, [r2, #0]
 8001fba:	210e      	movs	r1, #14
 8001fbc:	438a      	bics	r2, r1
 8001fbe:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001fc8:	2101      	movs	r1, #1
 8001fca:	4091      	lsls	r1, r2
 8001fcc:	000a      	movs	r2, r1
 8001fce:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2221      	movs	r2, #33	; 0x21
 8001fda:	2101      	movs	r1, #1
 8001fdc:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d005      	beq.n	8001ffa <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	0010      	movs	r0, r2
 8001ff6:	4798      	blx	r3
    }
   }
}  
 8001ff8:	e7ff      	b.n	8001ffa <HAL_DMA_IRQHandler+0x13c>
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	b004      	add	sp, #16
 8002000:	bd80      	pop	{r7, pc}

08002002 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b084      	sub	sp, #16
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002018:	2101      	movs	r1, #1
 800201a:	4091      	lsls	r1, r2
 800201c:	000a      	movs	r2, r1
 800201e:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	2b10      	cmp	r3, #16
 800202e:	d108      	bne.n	8002042 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68ba      	ldr	r2, [r7, #8]
 800203e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002040:	e007      	b.n	8002052 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	60da      	str	r2, [r3, #12]
}
 8002052:	46c0      	nop			; (mov r8, r8)
 8002054:	46bd      	mov	sp, r7
 8002056:	b004      	add	sp, #16
 8002058:	bd80      	pop	{r7, pc}
	...

0800205c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	001a      	movs	r2, r3
 800206a:	4b14      	ldr	r3, [pc, #80]	; (80020bc <DMA_CalcBaseAndBitshift+0x60>)
 800206c:	429a      	cmp	r2, r3
 800206e:	d810      	bhi.n	8002092 <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a12      	ldr	r2, [pc, #72]	; (80020c0 <DMA_CalcBaseAndBitshift+0x64>)
 8002076:	4694      	mov	ip, r2
 8002078:	4463      	add	r3, ip
 800207a:	2114      	movs	r1, #20
 800207c:	0018      	movs	r0, r3
 800207e:	f7fe f841 	bl	8000104 <__udivsi3>
 8002082:	0003      	movs	r3, r0
 8002084:	009a      	lsls	r2, r3, #2
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a0d      	ldr	r2, [pc, #52]	; (80020c4 <DMA_CalcBaseAndBitshift+0x68>)
 800208e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8002090:	e00f      	b.n	80020b2 <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a0c      	ldr	r2, [pc, #48]	; (80020c8 <DMA_CalcBaseAndBitshift+0x6c>)
 8002098:	4694      	mov	ip, r2
 800209a:	4463      	add	r3, ip
 800209c:	2114      	movs	r1, #20
 800209e:	0018      	movs	r0, r3
 80020a0:	f7fe f830 	bl	8000104 <__udivsi3>
 80020a4:	0003      	movs	r3, r0
 80020a6:	009a      	lsls	r2, r3, #2
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a07      	ldr	r2, [pc, #28]	; (80020cc <DMA_CalcBaseAndBitshift+0x70>)
 80020b0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80020b2:	46c0      	nop			; (mov r8, r8)
 80020b4:	46bd      	mov	sp, r7
 80020b6:	b002      	add	sp, #8
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	40020407 	.word	0x40020407
 80020c0:	bffdfff8 	.word	0xbffdfff8
 80020c4:	40020000 	.word	0x40020000
 80020c8:	bffdfbf8 	.word	0xbffdfbf8
 80020cc:	40020400 	.word	0x40020400

080020d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020de:	2300      	movs	r3, #0
 80020e0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80020e6:	e155      	b.n	8002394 <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2101      	movs	r1, #1
 80020ee:	697a      	ldr	r2, [r7, #20]
 80020f0:	4091      	lsls	r1, r2
 80020f2:	000a      	movs	r2, r1
 80020f4:	4013      	ands	r3, r2
 80020f6:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d100      	bne.n	8002100 <HAL_GPIO_Init+0x30>
 80020fe:	e146      	b.n	800238e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b02      	cmp	r3, #2
 8002106:	d003      	beq.n	8002110 <HAL_GPIO_Init+0x40>
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b12      	cmp	r3, #18
 800210e:	d123      	bne.n	8002158 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	08da      	lsrs	r2, r3, #3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3208      	adds	r2, #8
 8002118:	0092      	lsls	r2, r2, #2
 800211a:	58d3      	ldr	r3, [r2, r3]
 800211c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	2207      	movs	r2, #7
 8002122:	4013      	ands	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	220f      	movs	r2, #15
 8002128:	409a      	lsls	r2, r3
 800212a:	0013      	movs	r3, r2
 800212c:	43da      	mvns	r2, r3
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	4013      	ands	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	691a      	ldr	r2, [r3, #16]
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	2107      	movs	r1, #7
 800213c:	400b      	ands	r3, r1
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	409a      	lsls	r2, r3
 8002142:	0013      	movs	r3, r2
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	4313      	orrs	r3, r2
 8002148:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	08da      	lsrs	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3208      	adds	r2, #8
 8002152:	0092      	lsls	r2, r2, #2
 8002154:	6939      	ldr	r1, [r7, #16]
 8002156:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	2203      	movs	r2, #3
 8002164:	409a      	lsls	r2, r3
 8002166:	0013      	movs	r3, r2
 8002168:	43da      	mvns	r2, r3
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	4013      	ands	r3, r2
 800216e:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	2203      	movs	r2, #3
 8002176:	401a      	ands	r2, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	409a      	lsls	r2, r3
 800217e:	0013      	movs	r3, r2
 8002180:	693a      	ldr	r2, [r7, #16]
 8002182:	4313      	orrs	r3, r2
 8002184:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d00b      	beq.n	80021ac <HAL_GPIO_Init+0xdc>
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	2b02      	cmp	r3, #2
 800219a:	d007      	beq.n	80021ac <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021a0:	2b11      	cmp	r3, #17
 80021a2:	d003      	beq.n	80021ac <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	2b12      	cmp	r3, #18
 80021aa:	d130      	bne.n	800220e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	2203      	movs	r2, #3
 80021b8:	409a      	lsls	r2, r3
 80021ba:	0013      	movs	r3, r2
 80021bc:	43da      	mvns	r2, r3
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	68da      	ldr	r2, [r3, #12]
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	409a      	lsls	r2, r3
 80021ce:	0013      	movs	r3, r2
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80021e2:	2201      	movs	r2, #1
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	409a      	lsls	r2, r3
 80021e8:	0013      	movs	r3, r2
 80021ea:	43da      	mvns	r2, r3
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	4013      	ands	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	091b      	lsrs	r3, r3, #4
 80021f8:	2201      	movs	r2, #1
 80021fa:	401a      	ands	r2, r3
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	409a      	lsls	r2, r3
 8002200:	0013      	movs	r3, r2
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	4313      	orrs	r3, r2
 8002206:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	2203      	movs	r2, #3
 800221a:	409a      	lsls	r2, r3
 800221c:	0013      	movs	r3, r2
 800221e:	43da      	mvns	r2, r3
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	4013      	ands	r3, r2
 8002224:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	409a      	lsls	r2, r3
 8002230:	0013      	movs	r3, r2
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	4313      	orrs	r3, r2
 8002236:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	2380      	movs	r3, #128	; 0x80
 8002244:	055b      	lsls	r3, r3, #21
 8002246:	4013      	ands	r3, r2
 8002248:	d100      	bne.n	800224c <HAL_GPIO_Init+0x17c>
 800224a:	e0a0      	b.n	800238e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800224c:	4b57      	ldr	r3, [pc, #348]	; (80023ac <HAL_GPIO_Init+0x2dc>)
 800224e:	4a57      	ldr	r2, [pc, #348]	; (80023ac <HAL_GPIO_Init+0x2dc>)
 8002250:	6992      	ldr	r2, [r2, #24]
 8002252:	2101      	movs	r1, #1
 8002254:	430a      	orrs	r2, r1
 8002256:	619a      	str	r2, [r3, #24]
 8002258:	4b54      	ldr	r3, [pc, #336]	; (80023ac <HAL_GPIO_Init+0x2dc>)
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	2201      	movs	r2, #1
 800225e:	4013      	ands	r3, r2
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8002264:	4a52      	ldr	r2, [pc, #328]	; (80023b0 <HAL_GPIO_Init+0x2e0>)
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	089b      	lsrs	r3, r3, #2
 800226a:	3302      	adds	r3, #2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	589b      	ldr	r3, [r3, r2]
 8002270:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	2203      	movs	r2, #3
 8002276:	4013      	ands	r3, r2
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	220f      	movs	r2, #15
 800227c:	409a      	lsls	r2, r3
 800227e:	0013      	movs	r3, r2
 8002280:	43da      	mvns	r2, r3
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	4013      	ands	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	2390      	movs	r3, #144	; 0x90
 800228c:	05db      	lsls	r3, r3, #23
 800228e:	429a      	cmp	r2, r3
 8002290:	d019      	beq.n	80022c6 <HAL_GPIO_Init+0x1f6>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a47      	ldr	r2, [pc, #284]	; (80023b4 <HAL_GPIO_Init+0x2e4>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d013      	beq.n	80022c2 <HAL_GPIO_Init+0x1f2>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a46      	ldr	r2, [pc, #280]	; (80023b8 <HAL_GPIO_Init+0x2e8>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d00d      	beq.n	80022be <HAL_GPIO_Init+0x1ee>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a45      	ldr	r2, [pc, #276]	; (80023bc <HAL_GPIO_Init+0x2ec>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d007      	beq.n	80022ba <HAL_GPIO_Init+0x1ea>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a44      	ldr	r2, [pc, #272]	; (80023c0 <HAL_GPIO_Init+0x2f0>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d101      	bne.n	80022b6 <HAL_GPIO_Init+0x1e6>
 80022b2:	2304      	movs	r3, #4
 80022b4:	e008      	b.n	80022c8 <HAL_GPIO_Init+0x1f8>
 80022b6:	2305      	movs	r3, #5
 80022b8:	e006      	b.n	80022c8 <HAL_GPIO_Init+0x1f8>
 80022ba:	2303      	movs	r3, #3
 80022bc:	e004      	b.n	80022c8 <HAL_GPIO_Init+0x1f8>
 80022be:	2302      	movs	r3, #2
 80022c0:	e002      	b.n	80022c8 <HAL_GPIO_Init+0x1f8>
 80022c2:	2301      	movs	r3, #1
 80022c4:	e000      	b.n	80022c8 <HAL_GPIO_Init+0x1f8>
 80022c6:	2300      	movs	r3, #0
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	2103      	movs	r1, #3
 80022cc:	400a      	ands	r2, r1
 80022ce:	0092      	lsls	r2, r2, #2
 80022d0:	4093      	lsls	r3, r2
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80022d8:	4935      	ldr	r1, [pc, #212]	; (80023b0 <HAL_GPIO_Init+0x2e0>)
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	089b      	lsrs	r3, r3, #2
 80022de:	3302      	adds	r3, #2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022e6:	4b37      	ldr	r3, [pc, #220]	; (80023c4 <HAL_GPIO_Init+0x2f4>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	43da      	mvns	r2, r3
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	4013      	ands	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	2380      	movs	r3, #128	; 0x80
 80022fc:	025b      	lsls	r3, r3, #9
 80022fe:	4013      	ands	r3, r2
 8002300:	d003      	beq.n	800230a <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800230a:	4b2e      	ldr	r3, [pc, #184]	; (80023c4 <HAL_GPIO_Init+0x2f4>)
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002310:	4b2c      	ldr	r3, [pc, #176]	; (80023c4 <HAL_GPIO_Init+0x2f4>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	43da      	mvns	r2, r3
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	4013      	ands	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685a      	ldr	r2, [r3, #4]
 8002324:	2380      	movs	r3, #128	; 0x80
 8002326:	029b      	lsls	r3, r3, #10
 8002328:	4013      	ands	r3, r2
 800232a:	d003      	beq.n	8002334 <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	4313      	orrs	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002334:	4b23      	ldr	r3, [pc, #140]	; (80023c4 <HAL_GPIO_Init+0x2f4>)
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800233a:	4b22      	ldr	r3, [pc, #136]	; (80023c4 <HAL_GPIO_Init+0x2f4>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	43da      	mvns	r2, r3
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	4013      	ands	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	2380      	movs	r3, #128	; 0x80
 8002350:	035b      	lsls	r3, r3, #13
 8002352:	4013      	ands	r3, r2
 8002354:	d003      	beq.n	800235e <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4313      	orrs	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800235e:	4b19      	ldr	r3, [pc, #100]	; (80023c4 <HAL_GPIO_Init+0x2f4>)
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002364:	4b17      	ldr	r3, [pc, #92]	; (80023c4 <HAL_GPIO_Init+0x2f4>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	43da      	mvns	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	4013      	ands	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	2380      	movs	r3, #128	; 0x80
 800237a:	039b      	lsls	r3, r3, #14
 800237c:	4013      	ands	r3, r2
 800237e:	d003      	beq.n	8002388 <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	4313      	orrs	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002388:	4b0e      	ldr	r3, [pc, #56]	; (80023c4 <HAL_GPIO_Init+0x2f4>)
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	3301      	adds	r3, #1
 8002392:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	40da      	lsrs	r2, r3
 800239c:	1e13      	subs	r3, r2, #0
 800239e:	d000      	beq.n	80023a2 <HAL_GPIO_Init+0x2d2>
 80023a0:	e6a2      	b.n	80020e8 <HAL_GPIO_Init+0x18>
  } 
}
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	46bd      	mov	sp, r7
 80023a6:	b006      	add	sp, #24
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	46c0      	nop			; (mov r8, r8)
 80023ac:	40021000 	.word	0x40021000
 80023b0:	40010000 	.word	0x40010000
 80023b4:	48000400 	.word	0x48000400
 80023b8:	48000800 	.word	0x48000800
 80023bc:	48000c00 	.word	0x48000c00
 80023c0:	48001000 	.word	0x48001000
 80023c4:	40010400 	.word	0x40010400

080023c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	0008      	movs	r0, r1
 80023d2:	0011      	movs	r1, r2
 80023d4:	1cbb      	adds	r3, r7, #2
 80023d6:	1c02      	adds	r2, r0, #0
 80023d8:	801a      	strh	r2, [r3, #0]
 80023da:	1c7b      	adds	r3, r7, #1
 80023dc:	1c0a      	adds	r2, r1, #0
 80023de:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023e0:	1c7b      	adds	r3, r7, #1
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d004      	beq.n	80023f2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023e8:	1cbb      	adds	r3, r7, #2
 80023ea:	881a      	ldrh	r2, [r3, #0]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023f0:	e003      	b.n	80023fa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023f2:	1cbb      	adds	r3, r7, #2
 80023f4:	881a      	ldrh	r2, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	46bd      	mov	sp, r7
 80023fe:	b002      	add	sp, #8
 8002400:	bd80      	pop	{r7, pc}
	...

08002404 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800240c:	2300      	movs	r3, #0
 800240e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2201      	movs	r2, #1
 8002416:	4013      	ands	r3, r2
 8002418:	d100      	bne.n	800241c <HAL_RCC_OscConfig+0x18>
 800241a:	e08d      	b.n	8002538 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800241c:	4bc5      	ldr	r3, [pc, #788]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	220c      	movs	r2, #12
 8002422:	4013      	ands	r3, r2
 8002424:	2b04      	cmp	r3, #4
 8002426:	d00e      	beq.n	8002446 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002428:	4bc2      	ldr	r3, [pc, #776]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	220c      	movs	r2, #12
 800242e:	4013      	ands	r3, r2
 8002430:	2b08      	cmp	r3, #8
 8002432:	d116      	bne.n	8002462 <HAL_RCC_OscConfig+0x5e>
 8002434:	4bbf      	ldr	r3, [pc, #764]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	23c0      	movs	r3, #192	; 0xc0
 800243a:	025b      	lsls	r3, r3, #9
 800243c:	401a      	ands	r2, r3
 800243e:	2380      	movs	r3, #128	; 0x80
 8002440:	025b      	lsls	r3, r3, #9
 8002442:	429a      	cmp	r2, r3
 8002444:	d10d      	bne.n	8002462 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002446:	4bbb      	ldr	r3, [pc, #748]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	2380      	movs	r3, #128	; 0x80
 800244c:	029b      	lsls	r3, r3, #10
 800244e:	4013      	ands	r3, r2
 8002450:	d100      	bne.n	8002454 <HAL_RCC_OscConfig+0x50>
 8002452:	e070      	b.n	8002536 <HAL_RCC_OscConfig+0x132>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d000      	beq.n	800245e <HAL_RCC_OscConfig+0x5a>
 800245c:	e06b      	b.n	8002536 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e327      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d107      	bne.n	800247a <HAL_RCC_OscConfig+0x76>
 800246a:	4bb2      	ldr	r3, [pc, #712]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 800246c:	4ab1      	ldr	r2, [pc, #708]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 800246e:	6812      	ldr	r2, [r2, #0]
 8002470:	2180      	movs	r1, #128	; 0x80
 8002472:	0249      	lsls	r1, r1, #9
 8002474:	430a      	orrs	r2, r1
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	e02f      	b.n	80024da <HAL_RCC_OscConfig+0xd6>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10c      	bne.n	800249c <HAL_RCC_OscConfig+0x98>
 8002482:	4bac      	ldr	r3, [pc, #688]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002484:	4aab      	ldr	r2, [pc, #684]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	49ab      	ldr	r1, [pc, #684]	; (8002738 <HAL_RCC_OscConfig+0x334>)
 800248a:	400a      	ands	r2, r1
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	4ba9      	ldr	r3, [pc, #676]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002490:	4aa8      	ldr	r2, [pc, #672]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002492:	6812      	ldr	r2, [r2, #0]
 8002494:	49a9      	ldr	r1, [pc, #676]	; (800273c <HAL_RCC_OscConfig+0x338>)
 8002496:	400a      	ands	r2, r1
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	e01e      	b.n	80024da <HAL_RCC_OscConfig+0xd6>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b05      	cmp	r3, #5
 80024a2:	d10e      	bne.n	80024c2 <HAL_RCC_OscConfig+0xbe>
 80024a4:	4ba3      	ldr	r3, [pc, #652]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80024a6:	4aa3      	ldr	r2, [pc, #652]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80024a8:	6812      	ldr	r2, [r2, #0]
 80024aa:	2180      	movs	r1, #128	; 0x80
 80024ac:	02c9      	lsls	r1, r1, #11
 80024ae:	430a      	orrs	r2, r1
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	4ba0      	ldr	r3, [pc, #640]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80024b4:	4a9f      	ldr	r2, [pc, #636]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80024b6:	6812      	ldr	r2, [r2, #0]
 80024b8:	2180      	movs	r1, #128	; 0x80
 80024ba:	0249      	lsls	r1, r1, #9
 80024bc:	430a      	orrs	r2, r1
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	e00b      	b.n	80024da <HAL_RCC_OscConfig+0xd6>
 80024c2:	4b9c      	ldr	r3, [pc, #624]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80024c4:	4a9b      	ldr	r2, [pc, #620]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80024c6:	6812      	ldr	r2, [r2, #0]
 80024c8:	499b      	ldr	r1, [pc, #620]	; (8002738 <HAL_RCC_OscConfig+0x334>)
 80024ca:	400a      	ands	r2, r1
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	4b99      	ldr	r3, [pc, #612]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80024d0:	4a98      	ldr	r2, [pc, #608]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80024d2:	6812      	ldr	r2, [r2, #0]
 80024d4:	4999      	ldr	r1, [pc, #612]	; (800273c <HAL_RCC_OscConfig+0x338>)
 80024d6:	400a      	ands	r2, r1
 80024d8:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d014      	beq.n	800250c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e2:	f7fe fce1 	bl	8000ea8 <HAL_GetTick>
 80024e6:	0003      	movs	r3, r0
 80024e8:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024ec:	f7fe fcdc 	bl	8000ea8 <HAL_GetTick>
 80024f0:	0002      	movs	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b64      	cmp	r3, #100	; 0x64
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e2d9      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024fe:	4b8d      	ldr	r3, [pc, #564]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	2380      	movs	r3, #128	; 0x80
 8002504:	029b      	lsls	r3, r3, #10
 8002506:	4013      	ands	r3, r2
 8002508:	d0f0      	beq.n	80024ec <HAL_RCC_OscConfig+0xe8>
 800250a:	e015      	b.n	8002538 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250c:	f7fe fccc 	bl	8000ea8 <HAL_GetTick>
 8002510:	0003      	movs	r3, r0
 8002512:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002514:	e008      	b.n	8002528 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002516:	f7fe fcc7 	bl	8000ea8 <HAL_GetTick>
 800251a:	0002      	movs	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b64      	cmp	r3, #100	; 0x64
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e2c4      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002528:	4b82      	ldr	r3, [pc, #520]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	2380      	movs	r3, #128	; 0x80
 800252e:	029b      	lsls	r3, r3, #10
 8002530:	4013      	ands	r3, r2
 8002532:	d1f0      	bne.n	8002516 <HAL_RCC_OscConfig+0x112>
 8002534:	e000      	b.n	8002538 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002536:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2202      	movs	r2, #2
 800253e:	4013      	ands	r3, r2
 8002540:	d100      	bne.n	8002544 <HAL_RCC_OscConfig+0x140>
 8002542:	e06c      	b.n	800261e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002544:	4b7b      	ldr	r3, [pc, #492]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	220c      	movs	r2, #12
 800254a:	4013      	ands	r3, r2
 800254c:	d00e      	beq.n	800256c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800254e:	4b79      	ldr	r3, [pc, #484]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	220c      	movs	r2, #12
 8002554:	4013      	ands	r3, r2
 8002556:	2b08      	cmp	r3, #8
 8002558:	d11f      	bne.n	800259a <HAL_RCC_OscConfig+0x196>
 800255a:	4b76      	ldr	r3, [pc, #472]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	23c0      	movs	r3, #192	; 0xc0
 8002560:	025b      	lsls	r3, r3, #9
 8002562:	401a      	ands	r2, r3
 8002564:	2380      	movs	r3, #128	; 0x80
 8002566:	021b      	lsls	r3, r3, #8
 8002568:	429a      	cmp	r2, r3
 800256a:	d116      	bne.n	800259a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800256c:	4b71      	ldr	r3, [pc, #452]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2202      	movs	r2, #2
 8002572:	4013      	ands	r3, r2
 8002574:	d005      	beq.n	8002582 <HAL_RCC_OscConfig+0x17e>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d001      	beq.n	8002582 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e297      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002582:	4a6c      	ldr	r2, [pc, #432]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002584:	4b6b      	ldr	r3, [pc, #428]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	21f8      	movs	r1, #248	; 0xf8
 800258a:	438b      	bics	r3, r1
 800258c:	0019      	movs	r1, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	430b      	orrs	r3, r1
 8002596:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002598:	e041      	b.n	800261e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d024      	beq.n	80025ec <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a2:	4b64      	ldr	r3, [pc, #400]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80025a4:	4a63      	ldr	r2, [pc, #396]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80025a6:	6812      	ldr	r2, [r2, #0]
 80025a8:	2101      	movs	r1, #1
 80025aa:	430a      	orrs	r2, r1
 80025ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ae:	f7fe fc7b 	bl	8000ea8 <HAL_GetTick>
 80025b2:	0003      	movs	r3, r0
 80025b4:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025b8:	f7fe fc76 	bl	8000ea8 <HAL_GetTick>
 80025bc:	0002      	movs	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e273      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ca:	4b5a      	ldr	r3, [pc, #360]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2202      	movs	r2, #2
 80025d0:	4013      	ands	r3, r2
 80025d2:	d0f1      	beq.n	80025b8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d4:	4a57      	ldr	r2, [pc, #348]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80025d6:	4b57      	ldr	r3, [pc, #348]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	21f8      	movs	r1, #248	; 0xf8
 80025dc:	438b      	bics	r3, r1
 80025de:	0019      	movs	r1, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	00db      	lsls	r3, r3, #3
 80025e6:	430b      	orrs	r3, r1
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	e018      	b.n	800261e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ec:	4b51      	ldr	r3, [pc, #324]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80025ee:	4a51      	ldr	r2, [pc, #324]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80025f0:	6812      	ldr	r2, [r2, #0]
 80025f2:	2101      	movs	r1, #1
 80025f4:	438a      	bics	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f8:	f7fe fc56 	bl	8000ea8 <HAL_GetTick>
 80025fc:	0003      	movs	r3, r0
 80025fe:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002602:	f7fe fc51 	bl	8000ea8 <HAL_GetTick>
 8002606:	0002      	movs	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e24e      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002614:	4b47      	ldr	r3, [pc, #284]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2202      	movs	r2, #2
 800261a:	4013      	ands	r3, r2
 800261c:	d1f1      	bne.n	8002602 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2208      	movs	r2, #8
 8002624:	4013      	ands	r3, r2
 8002626:	d036      	beq.n	8002696 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d019      	beq.n	8002664 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002630:	4b40      	ldr	r3, [pc, #256]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002632:	4a40      	ldr	r2, [pc, #256]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002634:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002636:	2101      	movs	r1, #1
 8002638:	430a      	orrs	r2, r1
 800263a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800263c:	f7fe fc34 	bl	8000ea8 <HAL_GetTick>
 8002640:	0003      	movs	r3, r0
 8002642:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002646:	f7fe fc2f 	bl	8000ea8 <HAL_GetTick>
 800264a:	0002      	movs	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e22c      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002658:	4b36      	ldr	r3, [pc, #216]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 800265a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265c:	2202      	movs	r2, #2
 800265e:	4013      	ands	r3, r2
 8002660:	d0f1      	beq.n	8002646 <HAL_RCC_OscConfig+0x242>
 8002662:	e018      	b.n	8002696 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002664:	4b33      	ldr	r3, [pc, #204]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002666:	4a33      	ldr	r2, [pc, #204]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002668:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800266a:	2101      	movs	r1, #1
 800266c:	438a      	bics	r2, r1
 800266e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002670:	f7fe fc1a 	bl	8000ea8 <HAL_GetTick>
 8002674:	0003      	movs	r3, r0
 8002676:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800267a:	f7fe fc15 	bl	8000ea8 <HAL_GetTick>
 800267e:	0002      	movs	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e212      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800268c:	4b29      	ldr	r3, [pc, #164]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 800268e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002690:	2202      	movs	r2, #2
 8002692:	4013      	ands	r3, r2
 8002694:	d1f1      	bne.n	800267a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2204      	movs	r2, #4
 800269c:	4013      	ands	r3, r2
 800269e:	d100      	bne.n	80026a2 <HAL_RCC_OscConfig+0x29e>
 80026a0:	e0b6      	b.n	8002810 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a2:	2317      	movs	r3, #23
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	2200      	movs	r2, #0
 80026a8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026aa:	4b22      	ldr	r3, [pc, #136]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80026ac:	69da      	ldr	r2, [r3, #28]
 80026ae:	2380      	movs	r3, #128	; 0x80
 80026b0:	055b      	lsls	r3, r3, #21
 80026b2:	4013      	ands	r3, r2
 80026b4:	d111      	bne.n	80026da <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b6:	4b1f      	ldr	r3, [pc, #124]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80026b8:	4a1e      	ldr	r2, [pc, #120]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80026ba:	69d2      	ldr	r2, [r2, #28]
 80026bc:	2180      	movs	r1, #128	; 0x80
 80026be:	0549      	lsls	r1, r1, #21
 80026c0:	430a      	orrs	r2, r1
 80026c2:	61da      	str	r2, [r3, #28]
 80026c4:	4b1b      	ldr	r3, [pc, #108]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 80026c6:	69da      	ldr	r2, [r3, #28]
 80026c8:	2380      	movs	r3, #128	; 0x80
 80026ca:	055b      	lsls	r3, r3, #21
 80026cc:	4013      	ands	r3, r2
 80026ce:	60fb      	str	r3, [r7, #12]
 80026d0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026d2:	2317      	movs	r3, #23
 80026d4:	18fb      	adds	r3, r7, r3
 80026d6:	2201      	movs	r2, #1
 80026d8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026da:	4b19      	ldr	r3, [pc, #100]	; (8002740 <HAL_RCC_OscConfig+0x33c>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	2380      	movs	r3, #128	; 0x80
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	4013      	ands	r3, r2
 80026e4:	d11a      	bne.n	800271c <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026e6:	4b16      	ldr	r3, [pc, #88]	; (8002740 <HAL_RCC_OscConfig+0x33c>)
 80026e8:	4a15      	ldr	r2, [pc, #84]	; (8002740 <HAL_RCC_OscConfig+0x33c>)
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	2180      	movs	r1, #128	; 0x80
 80026ee:	0049      	lsls	r1, r1, #1
 80026f0:	430a      	orrs	r2, r1
 80026f2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026f4:	f7fe fbd8 	bl	8000ea8 <HAL_GetTick>
 80026f8:	0003      	movs	r3, r0
 80026fa:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026fe:	f7fe fbd3 	bl	8000ea8 <HAL_GetTick>
 8002702:	0002      	movs	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b64      	cmp	r3, #100	; 0x64
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e1d0      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002710:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_RCC_OscConfig+0x33c>)
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	2380      	movs	r3, #128	; 0x80
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	4013      	ands	r3, r2
 800271a:	d0f0      	beq.n	80026fe <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d10f      	bne.n	8002744 <HAL_RCC_OscConfig+0x340>
 8002724:	4b03      	ldr	r3, [pc, #12]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002726:	4a03      	ldr	r2, [pc, #12]	; (8002734 <HAL_RCC_OscConfig+0x330>)
 8002728:	6a12      	ldr	r2, [r2, #32]
 800272a:	2101      	movs	r1, #1
 800272c:	430a      	orrs	r2, r1
 800272e:	621a      	str	r2, [r3, #32]
 8002730:	e036      	b.n	80027a0 <HAL_RCC_OscConfig+0x39c>
 8002732:	46c0      	nop			; (mov r8, r8)
 8002734:	40021000 	.word	0x40021000
 8002738:	fffeffff 	.word	0xfffeffff
 800273c:	fffbffff 	.word	0xfffbffff
 8002740:	40007000 	.word	0x40007000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10c      	bne.n	8002766 <HAL_RCC_OscConfig+0x362>
 800274c:	4bc9      	ldr	r3, [pc, #804]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 800274e:	4ac9      	ldr	r2, [pc, #804]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002750:	6a12      	ldr	r2, [r2, #32]
 8002752:	2101      	movs	r1, #1
 8002754:	438a      	bics	r2, r1
 8002756:	621a      	str	r2, [r3, #32]
 8002758:	4bc6      	ldr	r3, [pc, #792]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 800275a:	4ac6      	ldr	r2, [pc, #792]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 800275c:	6a12      	ldr	r2, [r2, #32]
 800275e:	2104      	movs	r1, #4
 8002760:	438a      	bics	r2, r1
 8002762:	621a      	str	r2, [r3, #32]
 8002764:	e01c      	b.n	80027a0 <HAL_RCC_OscConfig+0x39c>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	2b05      	cmp	r3, #5
 800276c:	d10c      	bne.n	8002788 <HAL_RCC_OscConfig+0x384>
 800276e:	4bc1      	ldr	r3, [pc, #772]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002770:	4ac0      	ldr	r2, [pc, #768]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002772:	6a12      	ldr	r2, [r2, #32]
 8002774:	2104      	movs	r1, #4
 8002776:	430a      	orrs	r2, r1
 8002778:	621a      	str	r2, [r3, #32]
 800277a:	4bbe      	ldr	r3, [pc, #760]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 800277c:	4abd      	ldr	r2, [pc, #756]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 800277e:	6a12      	ldr	r2, [r2, #32]
 8002780:	2101      	movs	r1, #1
 8002782:	430a      	orrs	r2, r1
 8002784:	621a      	str	r2, [r3, #32]
 8002786:	e00b      	b.n	80027a0 <HAL_RCC_OscConfig+0x39c>
 8002788:	4bba      	ldr	r3, [pc, #744]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 800278a:	4aba      	ldr	r2, [pc, #744]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 800278c:	6a12      	ldr	r2, [r2, #32]
 800278e:	2101      	movs	r1, #1
 8002790:	438a      	bics	r2, r1
 8002792:	621a      	str	r2, [r3, #32]
 8002794:	4bb7      	ldr	r3, [pc, #732]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002796:	4ab7      	ldr	r2, [pc, #732]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002798:	6a12      	ldr	r2, [r2, #32]
 800279a:	2104      	movs	r1, #4
 800279c:	438a      	bics	r2, r1
 800279e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d014      	beq.n	80027d2 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a8:	f7fe fb7e 	bl	8000ea8 <HAL_GetTick>
 80027ac:	0003      	movs	r3, r0
 80027ae:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027b0:	e009      	b.n	80027c6 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027b2:	f7fe fb79 	bl	8000ea8 <HAL_GetTick>
 80027b6:	0002      	movs	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	4aae      	ldr	r2, [pc, #696]	; (8002a78 <HAL_RCC_OscConfig+0x674>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e175      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c6:	4bab      	ldr	r3, [pc, #684]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	2202      	movs	r2, #2
 80027cc:	4013      	ands	r3, r2
 80027ce:	d0f0      	beq.n	80027b2 <HAL_RCC_OscConfig+0x3ae>
 80027d0:	e013      	b.n	80027fa <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d2:	f7fe fb69 	bl	8000ea8 <HAL_GetTick>
 80027d6:	0003      	movs	r3, r0
 80027d8:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027da:	e009      	b.n	80027f0 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027dc:	f7fe fb64 	bl	8000ea8 <HAL_GetTick>
 80027e0:	0002      	movs	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	4aa4      	ldr	r2, [pc, #656]	; (8002a78 <HAL_RCC_OscConfig+0x674>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d901      	bls.n	80027f0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e160      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f0:	4ba0      	ldr	r3, [pc, #640]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	2202      	movs	r2, #2
 80027f6:	4013      	ands	r3, r2
 80027f8:	d1f0      	bne.n	80027dc <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027fa:	2317      	movs	r3, #23
 80027fc:	18fb      	adds	r3, r7, r3
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d105      	bne.n	8002810 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002804:	4b9b      	ldr	r3, [pc, #620]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002806:	4a9b      	ldr	r2, [pc, #620]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002808:	69d2      	ldr	r2, [r2, #28]
 800280a:	499c      	ldr	r1, [pc, #624]	; (8002a7c <HAL_RCC_OscConfig+0x678>)
 800280c:	400a      	ands	r2, r1
 800280e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2210      	movs	r2, #16
 8002816:	4013      	ands	r3, r2
 8002818:	d063      	beq.n	80028e2 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d12a      	bne.n	8002878 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002822:	4b94      	ldr	r3, [pc, #592]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002824:	4a93      	ldr	r2, [pc, #588]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002826:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002828:	2104      	movs	r1, #4
 800282a:	430a      	orrs	r2, r1
 800282c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800282e:	4b91      	ldr	r3, [pc, #580]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002830:	4a90      	ldr	r2, [pc, #576]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002832:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002834:	2101      	movs	r1, #1
 8002836:	430a      	orrs	r2, r1
 8002838:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283a:	f7fe fb35 	bl	8000ea8 <HAL_GetTick>
 800283e:	0003      	movs	r3, r0
 8002840:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002844:	f7fe fb30 	bl	8000ea8 <HAL_GetTick>
 8002848:	0002      	movs	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e12d      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002856:	4b87      	ldr	r3, [pc, #540]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800285a:	2202      	movs	r2, #2
 800285c:	4013      	ands	r3, r2
 800285e:	d0f1      	beq.n	8002844 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002860:	4a84      	ldr	r2, [pc, #528]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002862:	4b84      	ldr	r3, [pc, #528]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002866:	21f8      	movs	r1, #248	; 0xf8
 8002868:	438b      	bics	r3, r1
 800286a:	0019      	movs	r1, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	00db      	lsls	r3, r3, #3
 8002872:	430b      	orrs	r3, r1
 8002874:	6353      	str	r3, [r2, #52]	; 0x34
 8002876:	e034      	b.n	80028e2 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	3305      	adds	r3, #5
 800287e:	d111      	bne.n	80028a4 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002880:	4b7c      	ldr	r3, [pc, #496]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002882:	4a7c      	ldr	r2, [pc, #496]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002884:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002886:	2104      	movs	r1, #4
 8002888:	438a      	bics	r2, r1
 800288a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800288c:	4a79      	ldr	r2, [pc, #484]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 800288e:	4b79      	ldr	r3, [pc, #484]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002892:	21f8      	movs	r1, #248	; 0xf8
 8002894:	438b      	bics	r3, r1
 8002896:	0019      	movs	r1, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	00db      	lsls	r3, r3, #3
 800289e:	430b      	orrs	r3, r1
 80028a0:	6353      	str	r3, [r2, #52]	; 0x34
 80028a2:	e01e      	b.n	80028e2 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028a4:	4b73      	ldr	r3, [pc, #460]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80028a6:	4a73      	ldr	r2, [pc, #460]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80028a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028aa:	2104      	movs	r1, #4
 80028ac:	430a      	orrs	r2, r1
 80028ae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80028b0:	4b70      	ldr	r3, [pc, #448]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80028b2:	4a70      	ldr	r2, [pc, #448]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80028b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028b6:	2101      	movs	r1, #1
 80028b8:	438a      	bics	r2, r1
 80028ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028bc:	f7fe faf4 	bl	8000ea8 <HAL_GetTick>
 80028c0:	0003      	movs	r3, r0
 80028c2:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028c4:	e008      	b.n	80028d8 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80028c6:	f7fe faef 	bl	8000ea8 <HAL_GetTick>
 80028ca:	0002      	movs	r2, r0
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e0ec      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028d8:	4b66      	ldr	r3, [pc, #408]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80028da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028dc:	2202      	movs	r2, #2
 80028de:	4013      	ands	r3, r2
 80028e0:	d1f1      	bne.n	80028c6 <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2220      	movs	r2, #32
 80028e8:	4013      	ands	r3, r2
 80028ea:	d05c      	beq.n	80029a6 <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80028ec:	4b61      	ldr	r3, [pc, #388]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	220c      	movs	r2, #12
 80028f2:	4013      	ands	r3, r2
 80028f4:	2b0c      	cmp	r3, #12
 80028f6:	d00e      	beq.n	8002916 <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80028f8:	4b5e      	ldr	r3, [pc, #376]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	220c      	movs	r2, #12
 80028fe:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002900:	2b08      	cmp	r3, #8
 8002902:	d114      	bne.n	800292e <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002904:	4b5b      	ldr	r3, [pc, #364]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	23c0      	movs	r3, #192	; 0xc0
 800290a:	025b      	lsls	r3, r3, #9
 800290c:	401a      	ands	r2, r3
 800290e:	23c0      	movs	r3, #192	; 0xc0
 8002910:	025b      	lsls	r3, r3, #9
 8002912:	429a      	cmp	r2, r3
 8002914:	d10b      	bne.n	800292e <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002916:	4b57      	ldr	r3, [pc, #348]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002918:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800291a:	2380      	movs	r3, #128	; 0x80
 800291c:	025b      	lsls	r3, r3, #9
 800291e:	4013      	ands	r3, r2
 8002920:	d040      	beq.n	80029a4 <HAL_RCC_OscConfig+0x5a0>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d03c      	beq.n	80029a4 <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e0c1      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d01b      	beq.n	800296e <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002936:	4b4f      	ldr	r3, [pc, #316]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002938:	4a4e      	ldr	r2, [pc, #312]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 800293a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800293c:	2180      	movs	r1, #128	; 0x80
 800293e:	0249      	lsls	r1, r1, #9
 8002940:	430a      	orrs	r2, r1
 8002942:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7fe fab0 	bl	8000ea8 <HAL_GetTick>
 8002948:	0003      	movs	r3, r0
 800294a:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800294c:	e008      	b.n	8002960 <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800294e:	f7fe faab 	bl	8000ea8 <HAL_GetTick>
 8002952:	0002      	movs	r2, r0
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e0a8      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002960:	4b44      	ldr	r3, [pc, #272]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002962:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002964:	2380      	movs	r3, #128	; 0x80
 8002966:	025b      	lsls	r3, r3, #9
 8002968:	4013      	ands	r3, r2
 800296a:	d0f0      	beq.n	800294e <HAL_RCC_OscConfig+0x54a>
 800296c:	e01b      	b.n	80029a6 <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800296e:	4b41      	ldr	r3, [pc, #260]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002970:	4a40      	ldr	r2, [pc, #256]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002972:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002974:	4942      	ldr	r1, [pc, #264]	; (8002a80 <HAL_RCC_OscConfig+0x67c>)
 8002976:	400a      	ands	r2, r1
 8002978:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800297a:	f7fe fa95 	bl	8000ea8 <HAL_GetTick>
 800297e:	0003      	movs	r3, r0
 8002980:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002982:	e008      	b.n	8002996 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002984:	f7fe fa90 	bl	8000ea8 <HAL_GetTick>
 8002988:	0002      	movs	r2, r0
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e08d      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002996:	4b37      	ldr	r3, [pc, #220]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002998:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800299a:	2380      	movs	r3, #128	; 0x80
 800299c:	025b      	lsls	r3, r3, #9
 800299e:	4013      	ands	r3, r2
 80029a0:	d1f0      	bne.n	8002984 <HAL_RCC_OscConfig+0x580>
 80029a2:	e000      	b.n	80029a6 <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80029a4:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d100      	bne.n	80029b0 <HAL_RCC_OscConfig+0x5ac>
 80029ae:	e07f      	b.n	8002ab0 <HAL_RCC_OscConfig+0x6ac>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029b0:	4b30      	ldr	r3, [pc, #192]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	220c      	movs	r2, #12
 80029b6:	4013      	ands	r3, r2
 80029b8:	2b08      	cmp	r3, #8
 80029ba:	d100      	bne.n	80029be <HAL_RCC_OscConfig+0x5ba>
 80029bc:	e076      	b.n	8002aac <HAL_RCC_OscConfig+0x6a8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d14b      	bne.n	8002a5e <HAL_RCC_OscConfig+0x65a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029c6:	4b2b      	ldr	r3, [pc, #172]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80029c8:	4a2a      	ldr	r2, [pc, #168]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80029ca:	6812      	ldr	r2, [r2, #0]
 80029cc:	492d      	ldr	r1, [pc, #180]	; (8002a84 <HAL_RCC_OscConfig+0x680>)
 80029ce:	400a      	ands	r2, r1
 80029d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d2:	f7fe fa69 	bl	8000ea8 <HAL_GetTick>
 80029d6:	0003      	movs	r3, r0
 80029d8:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029da:	e008      	b.n	80029ee <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029dc:	f7fe fa64 	bl	8000ea8 <HAL_GetTick>
 80029e0:	0002      	movs	r2, r0
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e061      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ee:	4b21      	ldr	r3, [pc, #132]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	2380      	movs	r3, #128	; 0x80
 80029f4:	049b      	lsls	r3, r3, #18
 80029f6:	4013      	ands	r3, r2
 80029f8:	d1f0      	bne.n	80029dc <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029fa:	4a1e      	ldr	r2, [pc, #120]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80029fc:	4b1d      	ldr	r3, [pc, #116]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 80029fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a00:	210f      	movs	r1, #15
 8002a02:	438b      	bics	r3, r1
 8002a04:	0019      	movs	r1, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0a:	430b      	orrs	r3, r1
 8002a0c:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002a0e:	4a19      	ldr	r2, [pc, #100]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002a10:	4b18      	ldr	r3, [pc, #96]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	491c      	ldr	r1, [pc, #112]	; (8002a88 <HAL_RCC_OscConfig+0x684>)
 8002a16:	4019      	ands	r1, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a20:	4303      	orrs	r3, r0
 8002a22:	430b      	orrs	r3, r1
 8002a24:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a26:	4b13      	ldr	r3, [pc, #76]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002a28:	4a12      	ldr	r2, [pc, #72]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002a2a:	6812      	ldr	r2, [r2, #0]
 8002a2c:	2180      	movs	r1, #128	; 0x80
 8002a2e:	0449      	lsls	r1, r1, #17
 8002a30:	430a      	orrs	r2, r1
 8002a32:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a34:	f7fe fa38 	bl	8000ea8 <HAL_GetTick>
 8002a38:	0003      	movs	r3, r0
 8002a3a:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a3c:	e008      	b.n	8002a50 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a3e:	f7fe fa33 	bl	8000ea8 <HAL_GetTick>
 8002a42:	0002      	movs	r2, r0
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e030      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a50:	4b08      	ldr	r3, [pc, #32]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	049b      	lsls	r3, r3, #18
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d0f0      	beq.n	8002a3e <HAL_RCC_OscConfig+0x63a>
 8002a5c:	e028      	b.n	8002ab0 <HAL_RCC_OscConfig+0x6ac>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a5e:	4b05      	ldr	r3, [pc, #20]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002a60:	4a04      	ldr	r2, [pc, #16]	; (8002a74 <HAL_RCC_OscConfig+0x670>)
 8002a62:	6812      	ldr	r2, [r2, #0]
 8002a64:	4907      	ldr	r1, [pc, #28]	; (8002a84 <HAL_RCC_OscConfig+0x680>)
 8002a66:	400a      	ands	r2, r1
 8002a68:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6a:	f7fe fa1d 	bl	8000ea8 <HAL_GetTick>
 8002a6e:	0003      	movs	r3, r0
 8002a70:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a72:	e014      	b.n	8002a9e <HAL_RCC_OscConfig+0x69a>
 8002a74:	40021000 	.word	0x40021000
 8002a78:	00001388 	.word	0x00001388
 8002a7c:	efffffff 	.word	0xefffffff
 8002a80:	fffeffff 	.word	0xfffeffff
 8002a84:	feffffff 	.word	0xfeffffff
 8002a88:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a8c:	f7fe fa0c 	bl	8000ea8 <HAL_GetTick>
 8002a90:	0002      	movs	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e009      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a9e:	4b07      	ldr	r3, [pc, #28]	; (8002abc <HAL_RCC_OscConfig+0x6b8>)
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	2380      	movs	r3, #128	; 0x80
 8002aa4:	049b      	lsls	r3, r3, #18
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	d1f0      	bne.n	8002a8c <HAL_RCC_OscConfig+0x688>
 8002aaa:	e001      	b.n	8002ab0 <HAL_RCC_OscConfig+0x6ac>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e000      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6ae>
    }
  }
  
  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	b006      	add	sp, #24
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	40021000 	.word	0x40021000

08002ac0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002ace:	4b7a      	ldr	r3, [pc, #488]	; (8002cb8 <HAL_RCC_ClockConfig+0x1f8>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	401a      	ands	r2, r3
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d211      	bcs.n	8002b00 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002adc:	4b76      	ldr	r3, [pc, #472]	; (8002cb8 <HAL_RCC_ClockConfig+0x1f8>)
 8002ade:	4a76      	ldr	r2, [pc, #472]	; (8002cb8 <HAL_RCC_ClockConfig+0x1f8>)
 8002ae0:	6812      	ldr	r2, [r2, #0]
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	438a      	bics	r2, r1
 8002ae6:	0011      	movs	r1, r2
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	430a      	orrs	r2, r1
 8002aec:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002aee:	4b72      	ldr	r3, [pc, #456]	; (8002cb8 <HAL_RCC_ClockConfig+0x1f8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2201      	movs	r2, #1
 8002af4:	401a      	ands	r2, r3
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d001      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0d7      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2202      	movs	r2, #2
 8002b06:	4013      	ands	r3, r2
 8002b08:	d009      	beq.n	8002b1e <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b0a:	4a6c      	ldr	r2, [pc, #432]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002b0c:	4b6b      	ldr	r3, [pc, #428]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	21f0      	movs	r1, #240	; 0xf0
 8002b12:	438b      	bics	r3, r1
 8002b14:	0019      	movs	r1, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	430b      	orrs	r3, r1
 8002b1c:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2201      	movs	r2, #1
 8002b24:	4013      	ands	r3, r2
 8002b26:	d100      	bne.n	8002b2a <HAL_RCC_ClockConfig+0x6a>
 8002b28:	e089      	b.n	8002c3e <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d107      	bne.n	8002b42 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b32:	4b62      	ldr	r3, [pc, #392]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	2380      	movs	r3, #128	; 0x80
 8002b38:	029b      	lsls	r3, r3, #10
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d120      	bne.n	8002b80 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e0b6      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d107      	bne.n	8002b5a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b4a:	4b5c      	ldr	r3, [pc, #368]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	2380      	movs	r3, #128	; 0x80
 8002b50:	049b      	lsls	r3, r3, #18
 8002b52:	4013      	ands	r3, r2
 8002b54:	d114      	bne.n	8002b80 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e0aa      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d107      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002b62:	4b56      	ldr	r3, [pc, #344]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002b64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b66:	2380      	movs	r3, #128	; 0x80
 8002b68:	025b      	lsls	r3, r3, #9
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	d108      	bne.n	8002b80 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e09e      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b72:	4b52      	ldr	r3, [pc, #328]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2202      	movs	r2, #2
 8002b78:	4013      	ands	r3, r2
 8002b7a:	d101      	bne.n	8002b80 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e097      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b80:	4a4e      	ldr	r2, [pc, #312]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002b82:	4b4e      	ldr	r3, [pc, #312]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2103      	movs	r1, #3
 8002b88:	438b      	bics	r3, r1
 8002b8a:	0019      	movs	r1, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	430b      	orrs	r3, r1
 8002b92:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b94:	f7fe f988 	bl	8000ea8 <HAL_GetTick>
 8002b98:	0003      	movs	r3, r0
 8002b9a:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d111      	bne.n	8002bc8 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ba4:	e009      	b.n	8002bba <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ba6:	f7fe f97f 	bl	8000ea8 <HAL_GetTick>
 8002baa:	0002      	movs	r2, r0
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	4a43      	ldr	r2, [pc, #268]	; (8002cc0 <HAL_RCC_ClockConfig+0x200>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e07a      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bba:	4b40      	ldr	r3, [pc, #256]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	220c      	movs	r2, #12
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	2b04      	cmp	r3, #4
 8002bc4:	d1ef      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0xe6>
 8002bc6:	e03a      	b.n	8002c3e <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d111      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bd0:	e009      	b.n	8002be6 <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bd2:	f7fe f969 	bl	8000ea8 <HAL_GetTick>
 8002bd6:	0002      	movs	r2, r0
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	4a38      	ldr	r2, [pc, #224]	; (8002cc0 <HAL_RCC_ClockConfig+0x200>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e064      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002be6:	4b35      	ldr	r3, [pc, #212]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	220c      	movs	r2, #12
 8002bec:	4013      	ands	r3, r2
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	d1ef      	bne.n	8002bd2 <HAL_RCC_ClockConfig+0x112>
 8002bf2:	e024      	b.n	8002c3e <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b03      	cmp	r3, #3
 8002bfa:	d11b      	bne.n	8002c34 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8002bfc:	e009      	b.n	8002c12 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bfe:	f7fe f953 	bl	8000ea8 <HAL_GetTick>
 8002c02:	0002      	movs	r2, r0
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	4a2d      	ldr	r2, [pc, #180]	; (8002cc0 <HAL_RCC_ClockConfig+0x200>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e04e      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8002c12:	4b2a      	ldr	r3, [pc, #168]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	220c      	movs	r2, #12
 8002c18:	4013      	ands	r3, r2
 8002c1a:	2b0c      	cmp	r3, #12
 8002c1c:	d1ef      	bne.n	8002bfe <HAL_RCC_ClockConfig+0x13e>
 8002c1e:	e00e      	b.n	8002c3e <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c20:	f7fe f942 	bl	8000ea8 <HAL_GetTick>
 8002c24:	0002      	movs	r2, r0
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	4a25      	ldr	r2, [pc, #148]	; (8002cc0 <HAL_RCC_ClockConfig+0x200>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d901      	bls.n	8002c34 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e03d      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c34:	4b21      	ldr	r3, [pc, #132]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	220c      	movs	r2, #12
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d1f0      	bne.n	8002c20 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002c3e:	4b1e      	ldr	r3, [pc, #120]	; (8002cb8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2201      	movs	r2, #1
 8002c44:	401a      	ands	r2, r3
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d911      	bls.n	8002c70 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c4c:	4b1a      	ldr	r3, [pc, #104]	; (8002cb8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c4e:	4a1a      	ldr	r2, [pc, #104]	; (8002cb8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c50:	6812      	ldr	r2, [r2, #0]
 8002c52:	2101      	movs	r1, #1
 8002c54:	438a      	bics	r2, r1
 8002c56:	0011      	movs	r1, r2
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c5e:	4b16      	ldr	r3, [pc, #88]	; (8002cb8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2201      	movs	r2, #1
 8002c64:	401a      	ands	r2, r3
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d001      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e01f      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1f0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2204      	movs	r2, #4
 8002c76:	4013      	ands	r3, r2
 8002c78:	d008      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002c7a:	4a10      	ldr	r2, [pc, #64]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002c7c:	4b0f      	ldr	r3, [pc, #60]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	4910      	ldr	r1, [pc, #64]	; (8002cc4 <HAL_RCC_ClockConfig+0x204>)
 8002c82:	4019      	ands	r1, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	430b      	orrs	r3, r1
 8002c8a:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c8c:	f000 f820 	bl	8002cd0 <HAL_RCC_GetSysClockFreq>
 8002c90:	0001      	movs	r1, r0
 8002c92:	4b0a      	ldr	r3, [pc, #40]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	091b      	lsrs	r3, r3, #4
 8002c98:	220f      	movs	r2, #15
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	4a0a      	ldr	r2, [pc, #40]	; (8002cc8 <HAL_RCC_ClockConfig+0x208>)
 8002c9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ca0:	000a      	movs	r2, r1
 8002ca2:	40da      	lsrs	r2, r3
 8002ca4:	4b09      	ldr	r3, [pc, #36]	; (8002ccc <HAL_RCC_ClockConfig+0x20c>)
 8002ca6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002ca8:	2000      	movs	r0, #0
 8002caa:	f7fe f8d5 	bl	8000e58 <HAL_InitTick>
  
  return HAL_OK;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	b004      	add	sp, #16
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40022000 	.word	0x40022000
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	00001388 	.word	0x00001388
 8002cc4:	fffff8ff 	.word	0xfffff8ff
 8002cc8:	08004450 	.word	0x08004450
 8002ccc:	20000008 	.word	0x20000008

08002cd0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cd0:	b590      	push	{r4, r7, lr}
 8002cd2:	b08f      	sub	sp, #60	; 0x3c
 8002cd4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002cd6:	2314      	movs	r3, #20
 8002cd8:	18fb      	adds	r3, r7, r3
 8002cda:	4a37      	ldr	r2, [pc, #220]	; (8002db8 <HAL_RCC_GetSysClockFreq+0xe8>)
 8002cdc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002cde:	c313      	stmia	r3!, {r0, r1, r4}
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002ce4:	1d3b      	adds	r3, r7, #4
 8002ce6:	4a35      	ldr	r2, [pc, #212]	; (8002dbc <HAL_RCC_GetSysClockFreq+0xec>)
 8002ce8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002cea:	c313      	stmia	r3!, {r0, r1, r4}
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	637b      	str	r3, [r7, #52]	; 0x34
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002d00:	2300      	movs	r3, #0
 8002d02:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002d04:	4b2e      	ldr	r3, [pc, #184]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d0c:	220c      	movs	r2, #12
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b08      	cmp	r3, #8
 8002d12:	d006      	beq.n	8002d22 <HAL_RCC_GetSysClockFreq+0x52>
 8002d14:	2b0c      	cmp	r3, #12
 8002d16:	d043      	beq.n	8002da0 <HAL_RCC_GetSysClockFreq+0xd0>
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	d144      	bne.n	8002da6 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d1c:	4b29      	ldr	r3, [pc, #164]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002d1e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d20:	e044      	b.n	8002dac <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d24:	0c9b      	lsrs	r3, r3, #18
 8002d26:	220f      	movs	r2, #15
 8002d28:	4013      	ands	r3, r2
 8002d2a:	2214      	movs	r2, #20
 8002d2c:	18ba      	adds	r2, r7, r2
 8002d2e:	5cd3      	ldrb	r3, [r2, r3]
 8002d30:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002d32:	4b23      	ldr	r3, [pc, #140]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d36:	220f      	movs	r2, #15
 8002d38:	4013      	ands	r3, r2
 8002d3a:	1d3a      	adds	r2, r7, #4
 8002d3c:	5cd3      	ldrb	r3, [r2, r3]
 8002d3e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002d40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d42:	23c0      	movs	r3, #192	; 0xc0
 8002d44:	025b      	lsls	r3, r3, #9
 8002d46:	401a      	ands	r2, r3
 8002d48:	2380      	movs	r3, #128	; 0x80
 8002d4a:	025b      	lsls	r3, r3, #9
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d109      	bne.n	8002d64 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002d50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d52:	481c      	ldr	r0, [pc, #112]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002d54:	f7fd f9d6 	bl	8000104 <__udivsi3>
 8002d58:	0003      	movs	r3, r0
 8002d5a:	001a      	movs	r2, r3
 8002d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5e:	4353      	muls	r3, r2
 8002d60:	637b      	str	r3, [r7, #52]	; 0x34
 8002d62:	e01a      	b.n	8002d9a <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002d64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d66:	23c0      	movs	r3, #192	; 0xc0
 8002d68:	025b      	lsls	r3, r3, #9
 8002d6a:	401a      	ands	r2, r3
 8002d6c:	23c0      	movs	r3, #192	; 0xc0
 8002d6e:	025b      	lsls	r3, r3, #9
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d109      	bne.n	8002d88 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8002d74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d76:	4814      	ldr	r0, [pc, #80]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d78:	f7fd f9c4 	bl	8000104 <__udivsi3>
 8002d7c:	0003      	movs	r3, r0
 8002d7e:	001a      	movs	r2, r3
 8002d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d82:	4353      	muls	r3, r2
 8002d84:	637b      	str	r3, [r7, #52]	; 0x34
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8002d88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d8a:	480e      	ldr	r0, [pc, #56]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002d8c:	f7fd f9ba 	bl	8000104 <__udivsi3>
 8002d90:	0003      	movs	r3, r0
 8002d92:	001a      	movs	r2, r3
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	4353      	muls	r3, r2
 8002d98:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 8002d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d9c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d9e:	e005      	b.n	8002dac <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002da0:	4b09      	ldr	r3, [pc, #36]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002da2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002da4:	e002      	b.n	8002dac <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002da6:	4b07      	ldr	r3, [pc, #28]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002da8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002daa:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002dae:	0018      	movs	r0, r3
 8002db0:	46bd      	mov	sp, r7
 8002db2:	b00f      	add	sp, #60	; 0x3c
 8002db4:	bd90      	pop	{r4, r7, pc}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	08004370 	.word	0x08004370
 8002dbc:	08004380 	.word	0x08004380
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	007a1200 	.word	0x007a1200
 8002dc8:	02dc6c00 	.word	0x02dc6c00

08002dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dd0:	4b02      	ldr	r3, [pc, #8]	; (8002ddc <HAL_RCC_GetHCLKFreq+0x10>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
}
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	20000008 	.word	0x20000008

08002de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002de4:	f7ff fff2 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8002de8:	0001      	movs	r1, r0
 8002dea:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	0a1b      	lsrs	r3, r3, #8
 8002df0:	2207      	movs	r2, #7
 8002df2:	4013      	ands	r3, r2
 8002df4:	4a04      	ldr	r2, [pc, #16]	; (8002e08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002df6:	5cd3      	ldrb	r3, [r2, r3]
 8002df8:	40d9      	lsrs	r1, r3
 8002dfa:	000b      	movs	r3, r1
}    
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	46c0      	nop			; (mov r8, r8)
 8002e04:	40021000 	.word	0x40021000
 8002e08:	08004460 	.word	0x08004460

08002e0c <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
  * will be configured.
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);

  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	221f      	movs	r2, #31
 8002e18:	601a      	str	r2, [r3, #0]
                  | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI14;
#if defined(RCC_HSI48_SUPPORT)
  RCC_OscInitStruct->OscillatorType |= RCC_OSCILLATORTYPE_HSI48;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2220      	movs	r2, #32
 8002e20:	431a      	orrs	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	601a      	str	r2, [r3, #0]
#endif /* RCC_HSI48_SUPPORT */


  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8002e26:	4b4e      	ldr	r3, [pc, #312]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	2380      	movs	r3, #128	; 0x80
 8002e2c:	02db      	lsls	r3, r3, #11
 8002e2e:	401a      	ands	r2, r3
 8002e30:	2380      	movs	r3, #128	; 0x80
 8002e32:	02db      	lsls	r3, r3, #11
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d103      	bne.n	8002e40 <HAL_RCC_GetOscConfig+0x34>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2205      	movs	r2, #5
 8002e3c:	605a      	str	r2, [r3, #4]
 8002e3e:	e00f      	b.n	8002e60 <HAL_RCC_GetOscConfig+0x54>
  }
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 8002e40:	4b47      	ldr	r3, [pc, #284]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	2380      	movs	r3, #128	; 0x80
 8002e46:	025b      	lsls	r3, r3, #9
 8002e48:	401a      	ands	r2, r3
 8002e4a:	2380      	movs	r3, #128	; 0x80
 8002e4c:	025b      	lsls	r3, r3, #9
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d103      	bne.n	8002e5a <HAL_RCC_GetOscConfig+0x4e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	605a      	str	r2, [r3, #4]
 8002e58:	e002      	b.n	8002e60 <HAL_RCC_GetOscConfig+0x54>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8002e60:	4b3f      	ldr	r3, [pc, #252]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2201      	movs	r2, #1
 8002e66:	4013      	ands	r3, r2
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d103      	bne.n	8002e74 <HAL_RCC_GetOscConfig+0x68>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	60da      	str	r2, [r3, #12]
 8002e72:	e002      	b.n	8002e7a <HAL_RCC_GetOscConfig+0x6e>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	60da      	str	r2, [r3, #12]
  }
  
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_BitNumber);
 8002e7a:	4b39      	ldr	r3, [pc, #228]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	08db      	lsrs	r3, r3, #3
 8002e80:	221f      	movs	r2, #31
 8002e82:	401a      	ands	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	611a      	str	r2, [r3, #16]
  
  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8002e88:	4b35      	ldr	r3, [pc, #212]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002e8a:	6a1b      	ldr	r3, [r3, #32]
 8002e8c:	2204      	movs	r2, #4
 8002e8e:	4013      	ands	r3, r2
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d103      	bne.n	8002e9c <HAL_RCC_GetOscConfig+0x90>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2205      	movs	r2, #5
 8002e98:	609a      	str	r2, [r3, #8]
 8002e9a:	e00c      	b.n	8002eb6 <HAL_RCC_GetOscConfig+0xaa>
  }
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8002e9c:	4b30      	ldr	r3, [pc, #192]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d103      	bne.n	8002eb0 <HAL_RCC_GetOscConfig+0xa4>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	609a      	str	r2, [r3, #8]
 8002eae:	e002      	b.n	8002eb6 <HAL_RCC_GetOscConfig+0xaa>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	609a      	str	r2, [r3, #8]
  }
  
  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8002eb6:	4b2a      	ldr	r3, [pc, #168]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eba:	2201      	movs	r2, #1
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d103      	bne.n	8002eca <HAL_RCC_GetOscConfig+0xbe>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	61da      	str	r2, [r3, #28]
 8002ec8:	e002      	b.n	8002ed0 <HAL_RCC_GetOscConfig+0xc4>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	61da      	str	r2, [r3, #28]
  }
  
  /* Get the HSI14 configuration -----------------------------------------------*/
  if((RCC->CR2 & RCC_CR2_HSI14ON) == RCC_CR2_HSI14ON)
 8002ed0:	4b23      	ldr	r3, [pc, #140]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d103      	bne.n	8002ee4 <HAL_RCC_GetOscConfig+0xd8>
  {
    RCC_OscInitStruct->HSI14State = RCC_HSI_ON;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	615a      	str	r2, [r3, #20]
 8002ee2:	e002      	b.n	8002eea <HAL_RCC_GetOscConfig+0xde>
  }
  else
  {
    RCC_OscInitStruct->HSI14State = RCC_HSI_OFF;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	615a      	str	r2, [r3, #20]
  }

  RCC_OscInitStruct->HSI14CalibrationValue = (uint32_t)((RCC->CR2 & RCC_CR2_HSI14TRIM) >> RCC_HSI14TRIM_BIT_NUMBER);
 8002eea:	4b1d      	ldr	r3, [pc, #116]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eee:	08db      	lsrs	r3, r3, #3
 8002ef0:	221f      	movs	r2, #31
 8002ef2:	401a      	ands	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	619a      	str	r2, [r3, #24]
  
#if defined(RCC_HSI48_SUPPORT)
  /* Get the HSI48 configuration if any-----------------------------------------*/
  RCC_OscInitStruct->HSI48State = __HAL_RCC_GET_HSI48_STATE();
 8002ef8:	4b19      	ldr	r3, [pc, #100]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002efa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002efc:	2380      	movs	r3, #128	; 0x80
 8002efe:	025b      	lsls	r3, r3, #9
 8002f00:	4013      	ands	r3, r2
 8002f02:	1e5a      	subs	r2, r3, #1
 8002f04:	4193      	sbcs	r3, r2
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	001a      	movs	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	621a      	str	r2, [r3, #32]
#endif /* RCC_HSI48_SUPPORT */

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8002f0e:	4b14      	ldr	r3, [pc, #80]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	2380      	movs	r3, #128	; 0x80
 8002f14:	045b      	lsls	r3, r3, #17
 8002f16:	401a      	ands	r2, r3
 8002f18:	2380      	movs	r3, #128	; 0x80
 8002f1a:	045b      	lsls	r3, r3, #17
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d103      	bne.n	8002f28 <HAL_RCC_GetOscConfig+0x11c>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2202      	movs	r2, #2
 8002f24:	625a      	str	r2, [r3, #36]	; 0x24
 8002f26:	e002      	b.n	8002f2e <HAL_RCC_GetOscConfig+0x122>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	625a      	str	r2, [r3, #36]	; 0x24
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 8002f2e:	4b0c      	ldr	r3, [pc, #48]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002f30:	685a      	ldr	r2, [r3, #4]
 8002f32:	23c0      	movs	r3, #192	; 0xc0
 8002f34:	025b      	lsls	r3, r3, #9
 8002f36:	401a      	ands	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 8002f3c:	4b08      	ldr	r3, [pc, #32]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	23f0      	movs	r3, #240	; 0xf0
 8002f42:	039b      	lsls	r3, r3, #14
 8002f44:	401a      	ands	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
 8002f4a:	4b05      	ldr	r3, [pc, #20]	; (8002f60 <HAL_RCC_GetOscConfig+0x154>)
 8002f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f4e:	220f      	movs	r2, #15
 8002f50:	401a      	ands	r2, r3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	b002      	add	sp, #8
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	40021000 	.word	0x40021000

08002f64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	2380      	movs	r3, #128	; 0x80
 8002f7a:	025b      	lsls	r3, r3, #9
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d100      	bne.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002f80:	e08e      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002f82:	2317      	movs	r3, #23
 8002f84:	18fb      	adds	r3, r7, r3
 8002f86:	2200      	movs	r2, #0
 8002f88:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f8a:	4b6d      	ldr	r3, [pc, #436]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002f8c:	69da      	ldr	r2, [r3, #28]
 8002f8e:	2380      	movs	r3, #128	; 0x80
 8002f90:	055b      	lsls	r3, r3, #21
 8002f92:	4013      	ands	r3, r2
 8002f94:	d111      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f96:	4b6a      	ldr	r3, [pc, #424]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002f98:	4a69      	ldr	r2, [pc, #420]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002f9a:	69d2      	ldr	r2, [r2, #28]
 8002f9c:	2180      	movs	r1, #128	; 0x80
 8002f9e:	0549      	lsls	r1, r1, #21
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	61da      	str	r2, [r3, #28]
 8002fa4:	4b66      	ldr	r3, [pc, #408]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002fa6:	69da      	ldr	r2, [r3, #28]
 8002fa8:	2380      	movs	r3, #128	; 0x80
 8002faa:	055b      	lsls	r3, r3, #21
 8002fac:	4013      	ands	r3, r2
 8002fae:	60bb      	str	r3, [r7, #8]
 8002fb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fb2:	2317      	movs	r3, #23
 8002fb4:	18fb      	adds	r3, r7, r3
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fba:	4b62      	ldr	r3, [pc, #392]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	2380      	movs	r3, #128	; 0x80
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d11a      	bne.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fc6:	4b5f      	ldr	r3, [pc, #380]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fc8:	4a5e      	ldr	r2, [pc, #376]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fca:	6812      	ldr	r2, [r2, #0]
 8002fcc:	2180      	movs	r1, #128	; 0x80
 8002fce:	0049      	lsls	r1, r1, #1
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fd4:	f7fd ff68 	bl	8000ea8 <HAL_GetTick>
 8002fd8:	0003      	movs	r3, r0
 8002fda:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fdc:	e008      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fde:	f7fd ff63 	bl	8000ea8 <HAL_GetTick>
 8002fe2:	0002      	movs	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b64      	cmp	r3, #100	; 0x64
 8002fea:	d901      	bls.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e0a3      	b.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ff0:	4b54      	ldr	r3, [pc, #336]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	2380      	movs	r3, #128	; 0x80
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	d0f0      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ffc:	4b50      	ldr	r3, [pc, #320]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002ffe:	6a1a      	ldr	r2, [r3, #32]
 8003000:	23c0      	movs	r3, #192	; 0xc0
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4013      	ands	r3, r2
 8003006:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d034      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	23c0      	movs	r3, #192	; 0xc0
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	401a      	ands	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	429a      	cmp	r2, r3
 800301c:	d02c      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800301e:	4b48      	ldr	r3, [pc, #288]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003020:	6a1b      	ldr	r3, [r3, #32]
 8003022:	4a49      	ldr	r2, [pc, #292]	; (8003148 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003024:	4013      	ands	r3, r2
 8003026:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003028:	4b45      	ldr	r3, [pc, #276]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800302a:	4a45      	ldr	r2, [pc, #276]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800302c:	6a12      	ldr	r2, [r2, #32]
 800302e:	2180      	movs	r1, #128	; 0x80
 8003030:	0249      	lsls	r1, r1, #9
 8003032:	430a      	orrs	r2, r1
 8003034:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003036:	4b42      	ldr	r3, [pc, #264]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003038:	4a41      	ldr	r2, [pc, #260]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800303a:	6a12      	ldr	r2, [r2, #32]
 800303c:	4943      	ldr	r1, [pc, #268]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800303e:	400a      	ands	r2, r1
 8003040:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003042:	4b3f      	ldr	r3, [pc, #252]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	4013      	ands	r3, r2
 800304e:	d013      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003050:	f7fd ff2a 	bl	8000ea8 <HAL_GetTick>
 8003054:	0003      	movs	r3, r0
 8003056:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003058:	e009      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800305a:	f7fd ff25 	bl	8000ea8 <HAL_GetTick>
 800305e:	0002      	movs	r2, r0
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	4a3a      	ldr	r2, [pc, #232]	; (8003150 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d901      	bls.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e064      	b.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800306e:	4b34      	ldr	r3, [pc, #208]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	2202      	movs	r2, #2
 8003074:	4013      	ands	r3, r2
 8003076:	d0f0      	beq.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003078:	4a31      	ldr	r2, [pc, #196]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800307a:	4b31      	ldr	r3, [pc, #196]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	4932      	ldr	r1, [pc, #200]	; (8003148 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003080:	4019      	ands	r1, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	430b      	orrs	r3, r1
 8003088:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800308a:	2317      	movs	r3, #23
 800308c:	18fb      	adds	r3, r7, r3
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d105      	bne.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003094:	4b2a      	ldr	r3, [pc, #168]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003096:	4a2a      	ldr	r2, [pc, #168]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003098:	69d2      	ldr	r2, [r2, #28]
 800309a:	492e      	ldr	r1, [pc, #184]	; (8003154 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800309c:	400a      	ands	r2, r1
 800309e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2201      	movs	r2, #1
 80030a6:	4013      	ands	r3, r2
 80030a8:	d009      	beq.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030aa:	4a25      	ldr	r2, [pc, #148]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80030ac:	4b24      	ldr	r3, [pc, #144]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80030ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b0:	2103      	movs	r1, #3
 80030b2:	438b      	bics	r3, r1
 80030b4:	0019      	movs	r1, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	430b      	orrs	r3, r1
 80030bc:	6313      	str	r3, [r2, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2202      	movs	r2, #2
 80030c4:	4013      	ands	r3, r2
 80030c6:	d008      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030c8:	4a1d      	ldr	r2, [pc, #116]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80030ca:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	4922      	ldr	r1, [pc, #136]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80030d0:	4019      	ands	r1, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	430b      	orrs	r3, r1
 80030d8:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	2380      	movs	r3, #128	; 0x80
 80030e0:	02db      	lsls	r3, r3, #11
 80030e2:	4013      	ands	r3, r2
 80030e4:	d008      	beq.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030e6:	4a16      	ldr	r2, [pc, #88]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80030e8:	4b15      	ldr	r3, [pc, #84]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80030ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ec:	491b      	ldr	r1, [pc, #108]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030ee:	4019      	ands	r1, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	430b      	orrs	r3, r1
 80030f6:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2220      	movs	r2, #32
 80030fe:	4013      	ands	r3, r2
 8003100:	d009      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003102:	4a0f      	ldr	r2, [pc, #60]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003104:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003108:	2110      	movs	r1, #16
 800310a:	438b      	bics	r3, r1
 800310c:	0019      	movs	r1, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	430b      	orrs	r3, r1
 8003114:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	2380      	movs	r3, #128	; 0x80
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	4013      	ands	r3, r2
 8003120:	d009      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003122:	4a07      	ldr	r2, [pc, #28]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003128:	2140      	movs	r1, #64	; 0x40
 800312a:	438b      	bics	r3, r1
 800312c:	0019      	movs	r1, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	430b      	orrs	r3, r1
 8003134:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	0018      	movs	r0, r3
 800313a:	46bd      	mov	sp, r7
 800313c:	b006      	add	sp, #24
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40021000 	.word	0x40021000
 8003144:	40007000 	.word	0x40007000
 8003148:	fffffcff 	.word	0xfffffcff
 800314c:	fffeffff 	.word	0xfffeffff
 8003150:	00001388 	.word	0x00001388
 8003154:	efffffff 	.word	0xefffffff
 8003158:	fffcffff 	.word	0xfffcffff
 800315c:	fff3ffff 	.word	0xfff3ffff

08003160 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e047      	b.n	8003202 <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2269      	movs	r2, #105	; 0x69
 8003176:	5c9b      	ldrb	r3, [r3, r2]
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d107      	bne.n	800318e <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2268      	movs	r2, #104	; 0x68
 8003182:	2100      	movs	r1, #0
 8003184:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	0018      	movs	r0, r3
 800318a:	f000 ffc5 	bl	8004118 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2269      	movs	r2, #105	; 0x69
 8003192:	2124      	movs	r1, #36	; 0x24
 8003194:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6812      	ldr	r2, [r2, #0]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	2101      	movs	r1, #1
 80031a2:	438a      	bics	r2, r1
 80031a4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	0018      	movs	r0, r3
 80031aa:	f000 f831 	bl	8003210 <UART_SetConfig>
 80031ae:	0003      	movs	r3, r0
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d101      	bne.n	80031b8 <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e024      	b.n	8003202 <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d003      	beq.n	80031c8 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	0018      	movs	r0, r3
 80031c4:	f000 fa40 	bl	8003648 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	6812      	ldr	r2, [r2, #0]
 80031d0:	6852      	ldr	r2, [r2, #4]
 80031d2:	490e      	ldr	r1, [pc, #56]	; (800320c <HAL_UART_Init+0xac>)
 80031d4:	400a      	ands	r2, r1
 80031d6:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	6812      	ldr	r2, [r2, #0]
 80031e0:	6892      	ldr	r2, [r2, #8]
 80031e2:	212a      	movs	r1, #42	; 0x2a
 80031e4:	438a      	bics	r2, r1
 80031e6:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6812      	ldr	r2, [r2, #0]
 80031f0:	6812      	ldr	r2, [r2, #0]
 80031f2:	2101      	movs	r1, #1
 80031f4:	430a      	orrs	r2, r1
 80031f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	0018      	movs	r0, r3
 80031fc:	f000 fad0 	bl	80037a0 <UART_CheckIdleState>
 8003200:	0003      	movs	r3, r0
}
 8003202:	0018      	movs	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	b002      	add	sp, #8
 8003208:	bd80      	pop	{r7, pc}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	ffffb7ff 	.word	0xffffb7ff

08003210 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003210:	b590      	push	{r4, r7, lr}
 8003212:	b087      	sub	sp, #28
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8003218:	2300      	movs	r3, #0
 800321a:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800321c:	2317      	movs	r3, #23
 800321e:	18fb      	adds	r3, r7, r3
 8003220:	2210      	movs	r2, #16
 8003222:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8003224:	230a      	movs	r3, #10
 8003226:	18fb      	adds	r3, r7, r3
 8003228:	2200      	movs	r2, #0
 800322a:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 800322c:	2314      	movs	r3, #20
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2200      	movs	r2, #0
 8003232:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003234:	2313      	movs	r3, #19
 8003236:	18fb      	adds	r3, r7, r3
 8003238:	2200      	movs	r2, #0
 800323a:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	691b      	ldr	r3, [r3, #16]
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	431a      	orrs	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	69db      	ldr	r3, [r3, #28]
 8003250:	4313      	orrs	r3, r2
 8003252:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6812      	ldr	r2, [r2, #0]
 800325c:	6812      	ldr	r2, [r2, #0]
 800325e:	49c1      	ldr	r1, [pc, #772]	; (8003564 <UART_SetConfig+0x354>)
 8003260:	4011      	ands	r1, r2
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	430a      	orrs	r2, r1
 8003266:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	6852      	ldr	r2, [r2, #4]
 8003272:	49bd      	ldr	r1, [pc, #756]	; (8003568 <UART_SetConfig+0x358>)
 8003274:	4011      	ands	r1, r2
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	68d2      	ldr	r2, [r2, #12]
 800327a:	430a      	orrs	r2, r1
 800327c:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699a      	ldr	r2, [r3, #24]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a1b      	ldr	r3, [r3, #32]
 8003286:	4313      	orrs	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6812      	ldr	r2, [r2, #0]
 8003292:	6892      	ldr	r2, [r2, #8]
 8003294:	49b5      	ldr	r1, [pc, #724]	; (800356c <UART_SetConfig+0x35c>)
 8003296:	4011      	ands	r1, r2
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	430a      	orrs	r2, r1
 800329c:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4ab3      	ldr	r2, [pc, #716]	; (8003570 <UART_SetConfig+0x360>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d125      	bne.n	80032f4 <UART_SetConfig+0xe4>
 80032a8:	4bb2      	ldr	r3, [pc, #712]	; (8003574 <UART_SetConfig+0x364>)
 80032aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ac:	2203      	movs	r2, #3
 80032ae:	4013      	ands	r3, r2
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d00f      	beq.n	80032d4 <UART_SetConfig+0xc4>
 80032b4:	d304      	bcc.n	80032c0 <UART_SetConfig+0xb0>
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d011      	beq.n	80032de <UART_SetConfig+0xce>
 80032ba:	2b03      	cmp	r3, #3
 80032bc:	d005      	beq.n	80032ca <UART_SetConfig+0xba>
 80032be:	e013      	b.n	80032e8 <UART_SetConfig+0xd8>
 80032c0:	2317      	movs	r3, #23
 80032c2:	18fb      	adds	r3, r7, r3
 80032c4:	2200      	movs	r2, #0
 80032c6:	701a      	strb	r2, [r3, #0]
 80032c8:	e0ba      	b.n	8003440 <UART_SetConfig+0x230>
 80032ca:	2317      	movs	r3, #23
 80032cc:	18fb      	adds	r3, r7, r3
 80032ce:	2202      	movs	r2, #2
 80032d0:	701a      	strb	r2, [r3, #0]
 80032d2:	e0b5      	b.n	8003440 <UART_SetConfig+0x230>
 80032d4:	2317      	movs	r3, #23
 80032d6:	18fb      	adds	r3, r7, r3
 80032d8:	2204      	movs	r2, #4
 80032da:	701a      	strb	r2, [r3, #0]
 80032dc:	e0b0      	b.n	8003440 <UART_SetConfig+0x230>
 80032de:	2317      	movs	r3, #23
 80032e0:	18fb      	adds	r3, r7, r3
 80032e2:	2208      	movs	r2, #8
 80032e4:	701a      	strb	r2, [r3, #0]
 80032e6:	e0ab      	b.n	8003440 <UART_SetConfig+0x230>
 80032e8:	2317      	movs	r3, #23
 80032ea:	18fb      	adds	r3, r7, r3
 80032ec:	2210      	movs	r2, #16
 80032ee:	701a      	strb	r2, [r3, #0]
 80032f0:	46c0      	nop			; (mov r8, r8)
 80032f2:	e0a5      	b.n	8003440 <UART_SetConfig+0x230>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a9f      	ldr	r2, [pc, #636]	; (8003578 <UART_SetConfig+0x368>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d132      	bne.n	8003364 <UART_SetConfig+0x154>
 80032fe:	4b9d      	ldr	r3, [pc, #628]	; (8003574 <UART_SetConfig+0x364>)
 8003300:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003302:	23c0      	movs	r3, #192	; 0xc0
 8003304:	029b      	lsls	r3, r3, #10
 8003306:	4013      	ands	r3, r2
 8003308:	2280      	movs	r2, #128	; 0x80
 800330a:	0252      	lsls	r2, r2, #9
 800330c:	4293      	cmp	r3, r2
 800330e:	d019      	beq.n	8003344 <UART_SetConfig+0x134>
 8003310:	2280      	movs	r2, #128	; 0x80
 8003312:	0252      	lsls	r2, r2, #9
 8003314:	4293      	cmp	r3, r2
 8003316:	d802      	bhi.n	800331e <UART_SetConfig+0x10e>
 8003318:	2b00      	cmp	r3, #0
 800331a:	d009      	beq.n	8003330 <UART_SetConfig+0x120>
 800331c:	e01c      	b.n	8003358 <UART_SetConfig+0x148>
 800331e:	2280      	movs	r2, #128	; 0x80
 8003320:	0292      	lsls	r2, r2, #10
 8003322:	4293      	cmp	r3, r2
 8003324:	d013      	beq.n	800334e <UART_SetConfig+0x13e>
 8003326:	22c0      	movs	r2, #192	; 0xc0
 8003328:	0292      	lsls	r2, r2, #10
 800332a:	4293      	cmp	r3, r2
 800332c:	d005      	beq.n	800333a <UART_SetConfig+0x12a>
 800332e:	e013      	b.n	8003358 <UART_SetConfig+0x148>
 8003330:	2317      	movs	r3, #23
 8003332:	18fb      	adds	r3, r7, r3
 8003334:	2200      	movs	r2, #0
 8003336:	701a      	strb	r2, [r3, #0]
 8003338:	e082      	b.n	8003440 <UART_SetConfig+0x230>
 800333a:	2317      	movs	r3, #23
 800333c:	18fb      	adds	r3, r7, r3
 800333e:	2202      	movs	r2, #2
 8003340:	701a      	strb	r2, [r3, #0]
 8003342:	e07d      	b.n	8003440 <UART_SetConfig+0x230>
 8003344:	2317      	movs	r3, #23
 8003346:	18fb      	adds	r3, r7, r3
 8003348:	2204      	movs	r2, #4
 800334a:	701a      	strb	r2, [r3, #0]
 800334c:	e078      	b.n	8003440 <UART_SetConfig+0x230>
 800334e:	2317      	movs	r3, #23
 8003350:	18fb      	adds	r3, r7, r3
 8003352:	2208      	movs	r2, #8
 8003354:	701a      	strb	r2, [r3, #0]
 8003356:	e073      	b.n	8003440 <UART_SetConfig+0x230>
 8003358:	2317      	movs	r3, #23
 800335a:	18fb      	adds	r3, r7, r3
 800335c:	2210      	movs	r2, #16
 800335e:	701a      	strb	r2, [r3, #0]
 8003360:	46c0      	nop			; (mov r8, r8)
 8003362:	e06d      	b.n	8003440 <UART_SetConfig+0x230>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a84      	ldr	r2, [pc, #528]	; (800357c <UART_SetConfig+0x36c>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d132      	bne.n	80033d4 <UART_SetConfig+0x1c4>
 800336e:	4b81      	ldr	r3, [pc, #516]	; (8003574 <UART_SetConfig+0x364>)
 8003370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003372:	23c0      	movs	r3, #192	; 0xc0
 8003374:	031b      	lsls	r3, r3, #12
 8003376:	4013      	ands	r3, r2
 8003378:	2280      	movs	r2, #128	; 0x80
 800337a:	02d2      	lsls	r2, r2, #11
 800337c:	4293      	cmp	r3, r2
 800337e:	d019      	beq.n	80033b4 <UART_SetConfig+0x1a4>
 8003380:	2280      	movs	r2, #128	; 0x80
 8003382:	02d2      	lsls	r2, r2, #11
 8003384:	4293      	cmp	r3, r2
 8003386:	d802      	bhi.n	800338e <UART_SetConfig+0x17e>
 8003388:	2b00      	cmp	r3, #0
 800338a:	d009      	beq.n	80033a0 <UART_SetConfig+0x190>
 800338c:	e01c      	b.n	80033c8 <UART_SetConfig+0x1b8>
 800338e:	2280      	movs	r2, #128	; 0x80
 8003390:	0312      	lsls	r2, r2, #12
 8003392:	4293      	cmp	r3, r2
 8003394:	d013      	beq.n	80033be <UART_SetConfig+0x1ae>
 8003396:	22c0      	movs	r2, #192	; 0xc0
 8003398:	0312      	lsls	r2, r2, #12
 800339a:	4293      	cmp	r3, r2
 800339c:	d005      	beq.n	80033aa <UART_SetConfig+0x19a>
 800339e:	e013      	b.n	80033c8 <UART_SetConfig+0x1b8>
 80033a0:	2317      	movs	r3, #23
 80033a2:	18fb      	adds	r3, r7, r3
 80033a4:	2200      	movs	r2, #0
 80033a6:	701a      	strb	r2, [r3, #0]
 80033a8:	e04a      	b.n	8003440 <UART_SetConfig+0x230>
 80033aa:	2317      	movs	r3, #23
 80033ac:	18fb      	adds	r3, r7, r3
 80033ae:	2202      	movs	r2, #2
 80033b0:	701a      	strb	r2, [r3, #0]
 80033b2:	e045      	b.n	8003440 <UART_SetConfig+0x230>
 80033b4:	2317      	movs	r3, #23
 80033b6:	18fb      	adds	r3, r7, r3
 80033b8:	2204      	movs	r2, #4
 80033ba:	701a      	strb	r2, [r3, #0]
 80033bc:	e040      	b.n	8003440 <UART_SetConfig+0x230>
 80033be:	2317      	movs	r3, #23
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	2208      	movs	r2, #8
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	e03b      	b.n	8003440 <UART_SetConfig+0x230>
 80033c8:	2317      	movs	r3, #23
 80033ca:	18fb      	adds	r3, r7, r3
 80033cc:	2210      	movs	r2, #16
 80033ce:	701a      	strb	r2, [r3, #0]
 80033d0:	46c0      	nop			; (mov r8, r8)
 80033d2:	e035      	b.n	8003440 <UART_SetConfig+0x230>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a69      	ldr	r2, [pc, #420]	; (8003580 <UART_SetConfig+0x370>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d104      	bne.n	80033e8 <UART_SetConfig+0x1d8>
 80033de:	2317      	movs	r3, #23
 80033e0:	18fb      	adds	r3, r7, r3
 80033e2:	2200      	movs	r2, #0
 80033e4:	701a      	strb	r2, [r3, #0]
 80033e6:	e02b      	b.n	8003440 <UART_SetConfig+0x230>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a65      	ldr	r2, [pc, #404]	; (8003584 <UART_SetConfig+0x374>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d104      	bne.n	80033fc <UART_SetConfig+0x1ec>
 80033f2:	2317      	movs	r3, #23
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	2200      	movs	r2, #0
 80033f8:	701a      	strb	r2, [r3, #0]
 80033fa:	e021      	b.n	8003440 <UART_SetConfig+0x230>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a61      	ldr	r2, [pc, #388]	; (8003588 <UART_SetConfig+0x378>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d104      	bne.n	8003410 <UART_SetConfig+0x200>
 8003406:	2317      	movs	r3, #23
 8003408:	18fb      	adds	r3, r7, r3
 800340a:	2200      	movs	r2, #0
 800340c:	701a      	strb	r2, [r3, #0]
 800340e:	e017      	b.n	8003440 <UART_SetConfig+0x230>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a5d      	ldr	r2, [pc, #372]	; (800358c <UART_SetConfig+0x37c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d104      	bne.n	8003424 <UART_SetConfig+0x214>
 800341a:	2317      	movs	r3, #23
 800341c:	18fb      	adds	r3, r7, r3
 800341e:	2200      	movs	r2, #0
 8003420:	701a      	strb	r2, [r3, #0]
 8003422:	e00d      	b.n	8003440 <UART_SetConfig+0x230>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a59      	ldr	r2, [pc, #356]	; (8003590 <UART_SetConfig+0x380>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d104      	bne.n	8003438 <UART_SetConfig+0x228>
 800342e:	2317      	movs	r3, #23
 8003430:	18fb      	adds	r3, r7, r3
 8003432:	2200      	movs	r2, #0
 8003434:	701a      	strb	r2, [r3, #0]
 8003436:	e003      	b.n	8003440 <UART_SetConfig+0x230>
 8003438:	2317      	movs	r3, #23
 800343a:	18fb      	adds	r3, r7, r3
 800343c:	2210      	movs	r2, #16
 800343e:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	69da      	ldr	r2, [r3, #28]
 8003444:	2380      	movs	r3, #128	; 0x80
 8003446:	021b      	lsls	r3, r3, #8
 8003448:	429a      	cmp	r2, r3
 800344a:	d000      	beq.n	800344e <UART_SetConfig+0x23e>
 800344c:	e07b      	b.n	8003546 <UART_SetConfig+0x336>
  {
    switch (clocksource)
 800344e:	2317      	movs	r3, #23
 8003450:	18fb      	adds	r3, r7, r3
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b02      	cmp	r3, #2
 8003456:	d01c      	beq.n	8003492 <UART_SetConfig+0x282>
 8003458:	dc02      	bgt.n	8003460 <UART_SetConfig+0x250>
 800345a:	2b00      	cmp	r3, #0
 800345c:	d005      	beq.n	800346a <UART_SetConfig+0x25a>
 800345e:	e04f      	b.n	8003500 <UART_SetConfig+0x2f0>
 8003460:	2b04      	cmp	r3, #4
 8003462:	d027      	beq.n	80034b4 <UART_SetConfig+0x2a4>
 8003464:	2b08      	cmp	r3, #8
 8003466:	d039      	beq.n	80034dc <UART_SetConfig+0x2cc>
 8003468:	e04a      	b.n	8003500 <UART_SetConfig+0x2f0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800346a:	f7ff fcb9 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
 800346e:	0003      	movs	r3, r0
 8003470:	005a      	lsls	r2, r3, #1
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	085b      	lsrs	r3, r3, #1
 8003478:	18d2      	adds	r2, r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	0019      	movs	r1, r3
 8003480:	0010      	movs	r0, r2
 8003482:	f7fc fe3f 	bl	8000104 <__udivsi3>
 8003486:	0003      	movs	r3, r0
 8003488:	001a      	movs	r2, r3
 800348a:	2314      	movs	r3, #20
 800348c:	18fb      	adds	r3, r7, r3
 800348e:	801a      	strh	r2, [r3, #0]
        break;
 8003490:	e03b      	b.n	800350a <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	085b      	lsrs	r3, r3, #1
 8003498:	4a3e      	ldr	r2, [pc, #248]	; (8003594 <UART_SetConfig+0x384>)
 800349a:	189a      	adds	r2, r3, r2
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	0019      	movs	r1, r3
 80034a2:	0010      	movs	r0, r2
 80034a4:	f7fc fe2e 	bl	8000104 <__udivsi3>
 80034a8:	0003      	movs	r3, r0
 80034aa:	001a      	movs	r2, r3
 80034ac:	2314      	movs	r3, #20
 80034ae:	18fb      	adds	r3, r7, r3
 80034b0:	801a      	strh	r2, [r3, #0]
        break;
 80034b2:	e02a      	b.n	800350a <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80034b4:	f7ff fc0c 	bl	8002cd0 <HAL_RCC_GetSysClockFreq>
 80034b8:	0003      	movs	r3, r0
 80034ba:	005a      	lsls	r2, r3, #1
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	085b      	lsrs	r3, r3, #1
 80034c2:	18d2      	adds	r2, r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	0019      	movs	r1, r3
 80034ca:	0010      	movs	r0, r2
 80034cc:	f7fc fe1a 	bl	8000104 <__udivsi3>
 80034d0:	0003      	movs	r3, r0
 80034d2:	001a      	movs	r2, r3
 80034d4:	2314      	movs	r3, #20
 80034d6:	18fb      	adds	r3, r7, r3
 80034d8:	801a      	strh	r2, [r3, #0]
        break;
 80034da:	e016      	b.n	800350a <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	085b      	lsrs	r3, r3, #1
 80034e2:	2280      	movs	r2, #128	; 0x80
 80034e4:	0252      	lsls	r2, r2, #9
 80034e6:	189a      	adds	r2, r3, r2
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	0019      	movs	r1, r3
 80034ee:	0010      	movs	r0, r2
 80034f0:	f7fc fe08 	bl	8000104 <__udivsi3>
 80034f4:	0003      	movs	r3, r0
 80034f6:	001a      	movs	r2, r3
 80034f8:	2314      	movs	r3, #20
 80034fa:	18fb      	adds	r3, r7, r3
 80034fc:	801a      	strh	r2, [r3, #0]
        break;
 80034fe:	e004      	b.n	800350a <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003500:	2313      	movs	r3, #19
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	2201      	movs	r2, #1
 8003506:	701a      	strb	r2, [r3, #0]
        break;
 8003508:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 800350a:	230a      	movs	r3, #10
 800350c:	18fb      	adds	r3, r7, r3
 800350e:	2214      	movs	r2, #20
 8003510:	18ba      	adds	r2, r7, r2
 8003512:	8812      	ldrh	r2, [r2, #0]
 8003514:	210f      	movs	r1, #15
 8003516:	438a      	bics	r2, r1
 8003518:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800351a:	2314      	movs	r3, #20
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	105b      	asrs	r3, r3, #1
 8003522:	b29b      	uxth	r3, r3
 8003524:	2207      	movs	r2, #7
 8003526:	4013      	ands	r3, r2
 8003528:	b299      	uxth	r1, r3
 800352a:	230a      	movs	r3, #10
 800352c:	18fb      	adds	r3, r7, r3
 800352e:	220a      	movs	r2, #10
 8003530:	18ba      	adds	r2, r7, r2
 8003532:	8812      	ldrh	r2, [r2, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	220a      	movs	r2, #10
 800353e:	18ba      	adds	r2, r7, r2
 8003540:	8812      	ldrh	r2, [r2, #0]
 8003542:	60da      	str	r2, [r3, #12]
 8003544:	e076      	b.n	8003634 <UART_SetConfig+0x424>
  }
  else
  {
    switch (clocksource)
 8003546:	2317      	movs	r3, #23
 8003548:	18fb      	adds	r3, r7, r3
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	2b02      	cmp	r3, #2
 800354e:	d036      	beq.n	80035be <UART_SetConfig+0x3ae>
 8003550:	dc02      	bgt.n	8003558 <UART_SetConfig+0x348>
 8003552:	2b00      	cmp	r3, #0
 8003554:	d020      	beq.n	8003598 <UART_SetConfig+0x388>
 8003556:	e068      	b.n	800362a <UART_SetConfig+0x41a>
 8003558:	2b04      	cmp	r3, #4
 800355a:	d041      	beq.n	80035e0 <UART_SetConfig+0x3d0>
 800355c:	2b08      	cmp	r3, #8
 800355e:	d052      	beq.n	8003606 <UART_SetConfig+0x3f6>
 8003560:	e063      	b.n	800362a <UART_SetConfig+0x41a>
 8003562:	46c0      	nop			; (mov r8, r8)
 8003564:	efff69f3 	.word	0xefff69f3
 8003568:	ffffcfff 	.word	0xffffcfff
 800356c:	fffff4ff 	.word	0xfffff4ff
 8003570:	40013800 	.word	0x40013800
 8003574:	40021000 	.word	0x40021000
 8003578:	40004400 	.word	0x40004400
 800357c:	40004800 	.word	0x40004800
 8003580:	40004c00 	.word	0x40004c00
 8003584:	40005000 	.word	0x40005000
 8003588:	40011400 	.word	0x40011400
 800358c:	40011800 	.word	0x40011800
 8003590:	40011c00 	.word	0x40011c00
 8003594:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681c      	ldr	r4, [r3, #0]
 800359c:	f7ff fc20 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
 80035a0:	0002      	movs	r2, r0
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	085b      	lsrs	r3, r3, #1
 80035a8:	18d2      	adds	r2, r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	0019      	movs	r1, r3
 80035b0:	0010      	movs	r0, r2
 80035b2:	f7fc fda7 	bl	8000104 <__udivsi3>
 80035b6:	0003      	movs	r3, r0
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	60e3      	str	r3, [r4, #12]
        break;
 80035bc:	e03a      	b.n	8003634 <UART_SetConfig+0x424>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681c      	ldr	r4, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	085b      	lsrs	r3, r3, #1
 80035c8:	4a1e      	ldr	r2, [pc, #120]	; (8003644 <UART_SetConfig+0x434>)
 80035ca:	189a      	adds	r2, r3, r2
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	0019      	movs	r1, r3
 80035d2:	0010      	movs	r0, r2
 80035d4:	f7fc fd96 	bl	8000104 <__udivsi3>
 80035d8:	0003      	movs	r3, r0
 80035da:	b29b      	uxth	r3, r3
 80035dc:	60e3      	str	r3, [r4, #12]
        break;
 80035de:	e029      	b.n	8003634 <UART_SetConfig+0x424>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681c      	ldr	r4, [r3, #0]
 80035e4:	f7ff fb74 	bl	8002cd0 <HAL_RCC_GetSysClockFreq>
 80035e8:	0002      	movs	r2, r0
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	085b      	lsrs	r3, r3, #1
 80035f0:	18d2      	adds	r2, r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	0019      	movs	r1, r3
 80035f8:	0010      	movs	r0, r2
 80035fa:	f7fc fd83 	bl	8000104 <__udivsi3>
 80035fe:	0003      	movs	r3, r0
 8003600:	b29b      	uxth	r3, r3
 8003602:	60e3      	str	r3, [r4, #12]
        break;
 8003604:	e016      	b.n	8003634 <UART_SetConfig+0x424>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681c      	ldr	r4, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	085b      	lsrs	r3, r3, #1
 8003610:	2280      	movs	r2, #128	; 0x80
 8003612:	0212      	lsls	r2, r2, #8
 8003614:	189a      	adds	r2, r3, r2
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	0019      	movs	r1, r3
 800361c:	0010      	movs	r0, r2
 800361e:	f7fc fd71 	bl	8000104 <__udivsi3>
 8003622:	0003      	movs	r3, r0
 8003624:	b29b      	uxth	r3, r3
 8003626:	60e3      	str	r3, [r4, #12]
        break;
 8003628:	e004      	b.n	8003634 <UART_SetConfig+0x424>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800362a:	2313      	movs	r3, #19
 800362c:	18fb      	adds	r3, r7, r3
 800362e:	2201      	movs	r2, #1
 8003630:	701a      	strb	r2, [r3, #0]
        break;
 8003632:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8003634:	2313      	movs	r3, #19
 8003636:	18fb      	adds	r3, r7, r3
 8003638:	781b      	ldrb	r3, [r3, #0]

}
 800363a:	0018      	movs	r0, r3
 800363c:	46bd      	mov	sp, r7
 800363e:	b007      	add	sp, #28
 8003640:	bd90      	pop	{r4, r7, pc}
 8003642:	46c0      	nop			; (mov r8, r8)
 8003644:	007a1200 	.word	0x007a1200

08003648 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003654:	2201      	movs	r2, #1
 8003656:	4013      	ands	r3, r2
 8003658:	d00a      	beq.n	8003670 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	6812      	ldr	r2, [r2, #0]
 8003662:	6852      	ldr	r2, [r2, #4]
 8003664:	4945      	ldr	r1, [pc, #276]	; (800377c <UART_AdvFeatureConfig+0x134>)
 8003666:	4011      	ands	r1, r2
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800366c:	430a      	orrs	r2, r1
 800366e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003674:	2202      	movs	r2, #2
 8003676:	4013      	ands	r3, r2
 8003678:	d00a      	beq.n	8003690 <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6812      	ldr	r2, [r2, #0]
 8003682:	6852      	ldr	r2, [r2, #4]
 8003684:	493e      	ldr	r1, [pc, #248]	; (8003780 <UART_AdvFeatureConfig+0x138>)
 8003686:	4011      	ands	r1, r2
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800368c:	430a      	orrs	r2, r1
 800368e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003694:	2204      	movs	r2, #4
 8003696:	4013      	ands	r3, r2
 8003698:	d00a      	beq.n	80036b0 <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6812      	ldr	r2, [r2, #0]
 80036a2:	6852      	ldr	r2, [r2, #4]
 80036a4:	4937      	ldr	r1, [pc, #220]	; (8003784 <UART_AdvFeatureConfig+0x13c>)
 80036a6:	4011      	ands	r1, r2
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80036ac:	430a      	orrs	r2, r1
 80036ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	2208      	movs	r2, #8
 80036b6:	4013      	ands	r3, r2
 80036b8:	d00a      	beq.n	80036d0 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6812      	ldr	r2, [r2, #0]
 80036c2:	6852      	ldr	r2, [r2, #4]
 80036c4:	4930      	ldr	r1, [pc, #192]	; (8003788 <UART_AdvFeatureConfig+0x140>)
 80036c6:	4011      	ands	r1, r2
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80036cc:	430a      	orrs	r2, r1
 80036ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d4:	2210      	movs	r2, #16
 80036d6:	4013      	ands	r3, r2
 80036d8:	d00a      	beq.n	80036f0 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	6812      	ldr	r2, [r2, #0]
 80036e2:	6892      	ldr	r2, [r2, #8]
 80036e4:	4929      	ldr	r1, [pc, #164]	; (800378c <UART_AdvFeatureConfig+0x144>)
 80036e6:	4011      	ands	r1, r2
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80036ec:	430a      	orrs	r2, r1
 80036ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f4:	2220      	movs	r2, #32
 80036f6:	4013      	ands	r3, r2
 80036f8:	d00a      	beq.n	8003710 <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	6812      	ldr	r2, [r2, #0]
 8003702:	6892      	ldr	r2, [r2, #8]
 8003704:	4922      	ldr	r1, [pc, #136]	; (8003790 <UART_AdvFeatureConfig+0x148>)
 8003706:	4011      	ands	r1, r2
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800370c:	430a      	orrs	r2, r1
 800370e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	2240      	movs	r2, #64	; 0x40
 8003716:	4013      	ands	r3, r2
 8003718:	d01b      	beq.n	8003752 <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6812      	ldr	r2, [r2, #0]
 8003722:	6852      	ldr	r2, [r2, #4]
 8003724:	491b      	ldr	r1, [pc, #108]	; (8003794 <UART_AdvFeatureConfig+0x14c>)
 8003726:	4011      	ands	r1, r2
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800372c:	430a      	orrs	r2, r1
 800372e:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003734:	2380      	movs	r3, #128	; 0x80
 8003736:	035b      	lsls	r3, r3, #13
 8003738:	429a      	cmp	r2, r3
 800373a:	d10a      	bne.n	8003752 <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6812      	ldr	r2, [r2, #0]
 8003744:	6852      	ldr	r2, [r2, #4]
 8003746:	4914      	ldr	r1, [pc, #80]	; (8003798 <UART_AdvFeatureConfig+0x150>)
 8003748:	4011      	ands	r1, r2
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800374e:	430a      	orrs	r2, r1
 8003750:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003756:	2280      	movs	r2, #128	; 0x80
 8003758:	4013      	ands	r3, r2
 800375a:	d00a      	beq.n	8003772 <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	6852      	ldr	r2, [r2, #4]
 8003766:	490d      	ldr	r1, [pc, #52]	; (800379c <UART_AdvFeatureConfig+0x154>)
 8003768:	4011      	ands	r1, r2
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800376e:	430a      	orrs	r2, r1
 8003770:	605a      	str	r2, [r3, #4]
  }
}
 8003772:	46c0      	nop			; (mov r8, r8)
 8003774:	46bd      	mov	sp, r7
 8003776:	b002      	add	sp, #8
 8003778:	bd80      	pop	{r7, pc}
 800377a:	46c0      	nop			; (mov r8, r8)
 800377c:	fffdffff 	.word	0xfffdffff
 8003780:	fffeffff 	.word	0xfffeffff
 8003784:	fffbffff 	.word	0xfffbffff
 8003788:	ffff7fff 	.word	0xffff7fff
 800378c:	ffffefff 	.word	0xffffefff
 8003790:	ffffdfff 	.word	0xffffdfff
 8003794:	ffefffff 	.word	0xffefffff
 8003798:	ff9fffff 	.word	0xff9fffff
 800379c:	fff7ffff 	.word	0xfff7ffff

080037a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af02      	add	r7, sp, #8
 80037a6:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80037b2:	f7fd fb79 	bl	8000ea8 <HAL_GetTick>
 80037b6:	0003      	movs	r3, r0
 80037b8:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a24      	ldr	r2, [pc, #144]	; (8003850 <UART_CheckIdleState+0xb0>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d009      	beq.n	80037d8 <UART_CheckIdleState+0x38>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a22      	ldr	r2, [pc, #136]	; (8003854 <UART_CheckIdleState+0xb4>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d004      	beq.n	80037d8 <UART_CheckIdleState+0x38>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a21      	ldr	r2, [pc, #132]	; (8003858 <UART_CheckIdleState+0xb8>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d129      	bne.n	800382c <UART_CheckIdleState+0x8c>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2208      	movs	r2, #8
 80037e0:	4013      	ands	r3, r2
 80037e2:	2b08      	cmp	r3, #8
 80037e4:	d10d      	bne.n	8003802 <UART_CheckIdleState+0x62>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037e6:	68fa      	ldr	r2, [r7, #12]
 80037e8:	2380      	movs	r3, #128	; 0x80
 80037ea:	0399      	lsls	r1, r3, #14
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	4b1b      	ldr	r3, [pc, #108]	; (800385c <UART_CheckIdleState+0xbc>)
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	0013      	movs	r3, r2
 80037f4:	2200      	movs	r2, #0
 80037f6:	f000 f833 	bl	8003860 <UART_WaitOnFlagUntilTimeout>
 80037fa:	1e03      	subs	r3, r0, #0
 80037fc:	d001      	beq.n	8003802 <UART_CheckIdleState+0x62>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e021      	b.n	8003846 <UART_CheckIdleState+0xa6>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2204      	movs	r2, #4
 800380a:	4013      	ands	r3, r2
 800380c:	2b04      	cmp	r3, #4
 800380e:	d10d      	bne.n	800382c <UART_CheckIdleState+0x8c>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	2380      	movs	r3, #128	; 0x80
 8003814:	03d9      	lsls	r1, r3, #15
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	4b10      	ldr	r3, [pc, #64]	; (800385c <UART_CheckIdleState+0xbc>)
 800381a:	9300      	str	r3, [sp, #0]
 800381c:	0013      	movs	r3, r2
 800381e:	2200      	movs	r2, #0
 8003820:	f000 f81e 	bl	8003860 <UART_WaitOnFlagUntilTimeout>
 8003824:	1e03      	subs	r3, r0, #0
 8003826:	d001      	beq.n	800382c <UART_CheckIdleState+0x8c>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e00c      	b.n	8003846 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2269      	movs	r2, #105	; 0x69
 8003830:	2120      	movs	r1, #32
 8003832:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	226a      	movs	r2, #106	; 0x6a
 8003838:	2120      	movs	r1, #32
 800383a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2268      	movs	r2, #104	; 0x68
 8003840:	2100      	movs	r1, #0
 8003842:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	0018      	movs	r0, r3
 8003848:	46bd      	mov	sp, r7
 800384a:	b004      	add	sp, #16
 800384c:	bd80      	pop	{r7, pc}
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	40013800 	.word	0x40013800
 8003854:	40004400 	.word	0x40004400
 8003858:	40004800 	.word	0x40004800
 800385c:	01ffffff 	.word	0x01ffffff

08003860 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	603b      	str	r3, [r7, #0]
 800386c:	1dfb      	adds	r3, r7, #7
 800386e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003870:	e02b      	b.n	80038ca <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	3301      	adds	r3, #1
 8003876:	d028      	beq.n	80038ca <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d007      	beq.n	800388e <UART_WaitOnFlagUntilTimeout+0x2e>
 800387e:	f7fd fb13 	bl	8000ea8 <HAL_GetTick>
 8003882:	0002      	movs	r2, r0
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	1ad2      	subs	r2, r2, r3
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	429a      	cmp	r2, r3
 800388c:	d91d      	bls.n	80038ca <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	6812      	ldr	r2, [r2, #0]
 8003896:	6812      	ldr	r2, [r2, #0]
 8003898:	4916      	ldr	r1, [pc, #88]	; (80038f4 <UART_WaitOnFlagUntilTimeout+0x94>)
 800389a:	400a      	ands	r2, r1
 800389c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	6812      	ldr	r2, [r2, #0]
 80038a6:	6892      	ldr	r2, [r2, #8]
 80038a8:	2101      	movs	r1, #1
 80038aa:	438a      	bics	r2, r1
 80038ac:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2269      	movs	r2, #105	; 0x69
 80038b2:	2120      	movs	r1, #32
 80038b4:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	226a      	movs	r2, #106	; 0x6a
 80038ba:	2120      	movs	r1, #32
 80038bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2268      	movs	r2, #104	; 0x68
 80038c2:	2100      	movs	r1, #0
 80038c4:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e00f      	b.n	80038ea <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69db      	ldr	r3, [r3, #28]
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	401a      	ands	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	425a      	negs	r2, r3
 80038da:	4153      	adcs	r3, r2
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	001a      	movs	r2, r3
 80038e0:	1dfb      	adds	r3, r7, #7
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d0c4      	beq.n	8003872 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	0018      	movs	r0, r3
 80038ec:	46bd      	mov	sp, r7
 80038ee:	b004      	add	sp, #16
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	fffffe5f 	.word	0xfffffe5f

080038f8 <main>:

/**
* @brief  The application entry point.
* @retval int
*/
int main(void) {
 80038f8:	b590      	push	{r4, r7, lr}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration -----------------------------------------------------------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80038fe:	f7fd fa97 	bl	8000e30 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003902:	f000 f86b 	bl	80039dc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003906:	f000 f997 	bl	8003c38 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800390a:	f000 f965 	bl	8003bd8 <MX_USART2_UART_Init>
	MX_ADC_Init();
 800390e:	f000 f8db 	bl	8003ac8 <MX_ADC_Init>
	/* USER CODE BEGIN 2 */

	  /*## Start ADC conversions #################################################*/

	/* Start ADC conversion on regular group with transfer by DMA */
	result = HAL_ADC_Start_DMA(&hadc, (uint32_t *)adc_vals, ADCCONVERTEDVALUES_BUFFER_SIZE);
 8003912:	492d      	ldr	r1, [pc, #180]	; (80039c8 <main+0xd0>)
 8003914:	4b2d      	ldr	r3, [pc, #180]	; (80039cc <main+0xd4>)
 8003916:	2203      	movs	r2, #3
 8003918:	0018      	movs	r0, r3
 800391a:	f7fd fcf1 	bl	8001300 <HAL_ADC_Start_DMA>
 800391e:	0003      	movs	r3, r0
 8003920:	001a      	movs	r2, r3
 8003922:	4b2b      	ldr	r3, [pc, #172]	; (80039d0 <main+0xd8>)
 8003924:	701a      	strb	r2, [r3, #0]

	if(result != HAL_OK) {
 8003926:	4b2a      	ldr	r3, [pc, #168]	; (80039d0 <main+0xd8>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <main+0x3a>
		/* Start Error */
		Error_Handler();
 800392e:	f000 f9f5 	bl	8003d1c <Error_Handler>
	/* USER CODE BEGIN WHILE */

	for(;;) {

		//For each channel
		for(int i=0; i<2; i++) {
 8003932:	2300      	movs	r3, #0
 8003934:	607b      	str	r3, [r7, #4]
 8003936:	e042      	b.n	80039be <main+0xc6>

			//Sample Channel
			result = HAL_ADC_Start(&hadc);
 8003938:	4b24      	ldr	r3, [pc, #144]	; (80039cc <main+0xd4>)
 800393a:	0018      	movs	r0, r3
 800393c:	f7fd fbfc 	bl	8001138 <HAL_ADC_Start>
 8003940:	0003      	movs	r3, r0
 8003942:	001a      	movs	r2, r3
 8003944:	4b22      	ldr	r3, [pc, #136]	; (80039d0 <main+0xd8>)
 8003946:	701a      	strb	r2, [r3, #0]

			//Safety
			if(result != HAL_OK) {
 8003948:	4b21      	ldr	r3, [pc, #132]	; (80039d0 <main+0xd8>)
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <main+0x5c>
				Error_Handler();
 8003950:	f000 f9e4 	bl	8003d1c <Error_Handler>
			}

			_delay(100);
 8003954:	2064      	movs	r0, #100	; 0x64
 8003956:	f000 f9e6 	bl	8003d26 <_delay>

			//Wait for completion
			result = HAL_ADC_PollForConversion(&hadc, ADC_POLL_TIMEOUT_MS);
 800395a:	23fa      	movs	r3, #250	; 0xfa
 800395c:	009a      	lsls	r2, r3, #2
 800395e:	4b1b      	ldr	r3, [pc, #108]	; (80039cc <main+0xd4>)
 8003960:	0011      	movs	r1, r2
 8003962:	0018      	movs	r0, r3
 8003964:	f7fd fc3c 	bl	80011e0 <HAL_ADC_PollForConversion>
 8003968:	0003      	movs	r3, r0
 800396a:	001a      	movs	r2, r3
 800396c:	4b18      	ldr	r3, [pc, #96]	; (80039d0 <main+0xd8>)
 800396e:	701a      	strb	r2, [r3, #0]

			//Safety
			if(result != HAL_OK) {
 8003970:	4b17      	ldr	r3, [pc, #92]	; (80039d0 <main+0xd8>)
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <main+0x84>
				Error_Handler();
 8003978:	f000 f9d0 	bl	8003d1c <Error_Handler>
			}

			_delay(100);
 800397c:	2064      	movs	r0, #100	; 0x64
 800397e:	f000 f9d2 	bl	8003d26 <_delay>

			//Get Value
			vals[i] = HAL_ADC_GetValue(&hadc);
 8003982:	4b12      	ldr	r3, [pc, #72]	; (80039cc <main+0xd4>)
 8003984:	0018      	movs	r0, r3
 8003986:	f7fd fd3d 	bl	8001404 <HAL_ADC_GetValue>
 800398a:	0001      	movs	r1, r0
 800398c:	4b11      	ldr	r3, [pc, #68]	; (80039d4 <main+0xdc>)
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	0092      	lsls	r2, r2, #2
 8003992:	50d1      	str	r1, [r2, r3]

			//Parse
			volt_vals[i] = adc_getVoltage(vals[i]);
 8003994:	4b0f      	ldr	r3, [pc, #60]	; (80039d4 <main+0xdc>)
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	0092      	lsls	r2, r2, #2
 800399a:	58d3      	ldr	r3, [r2, r3]
 800399c:	0018      	movs	r0, r3
 800399e:	f000 f9d5 	bl	8003d4c <adc_getVoltage>
 80039a2:	0003      	movs	r3, r0
 80039a4:	000c      	movs	r4, r1
 80039a6:	490c      	ldr	r1, [pc, #48]	; (80039d8 <main+0xe0>)
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	00d2      	lsls	r2, r2, #3
 80039ac:	188a      	adds	r2, r1, r2
 80039ae:	6013      	str	r3, [r2, #0]
 80039b0:	6054      	str	r4, [r2, #4]

			_delay(100);
 80039b2:	2064      	movs	r0, #100	; 0x64
 80039b4:	f000 f9b7 	bl	8003d26 <_delay>
		for(int i=0; i<2; i++) {
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	3301      	adds	r3, #1
 80039bc:	607b      	str	r3, [r7, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	ddb9      	ble.n	8003938 <main+0x40>
		}
		_nop();																/* dev breakpoint loc									*/
 80039c4:	46c0      	nop			; (mov r8, r8)
		for(int i=0; i<2; i++) {
 80039c6:	e7b4      	b.n	8003932 <main+0x3a>
 80039c8:	20000090 	.word	0x20000090
 80039cc:	2000010c 	.word	0x2000010c
 80039d0:	20000098 	.word	0x20000098
 80039d4:	20000088 	.word	0x20000088
 80039d8:	20000078 	.word	0x20000078

080039dc <SystemClock_Config>:

/**
* @brief System Clock Configuration
* @retval None
*/
void SystemClock_Config(void) {
 80039dc:	b580      	push	{r7, lr}
 80039de:	b098      	sub	sp, #96	; 0x60
 80039e0:	af00      	add	r7, sp, #0

	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039e2:	232c      	movs	r3, #44	; 0x2c
 80039e4:	18fb      	adds	r3, r7, r3
 80039e6:	0018      	movs	r0, r3
 80039e8:	2334      	movs	r3, #52	; 0x34
 80039ea:	001a      	movs	r2, r3
 80039ec:	2100      	movs	r1, #0
 80039ee:	f000 fcab 	bl	8004348 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039f2:	231c      	movs	r3, #28
 80039f4:	18fb      	adds	r3, r7, r3
 80039f6:	0018      	movs	r0, r3
 80039f8:	2310      	movs	r3, #16
 80039fa:	001a      	movs	r2, r3
 80039fc:	2100      	movs	r1, #0
 80039fe:	f000 fca3 	bl	8004348 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a02:	003b      	movs	r3, r7
 8003a04:	0018      	movs	r0, r3
 8003a06:	231c      	movs	r3, #28
 8003a08:	001a      	movs	r2, r3
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	f000 fc9c 	bl	8004348 <memset>

	/**Initializes the CPU, AHB and APB busses clocks */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8003a10:	232c      	movs	r3, #44	; 0x2c
 8003a12:	18fb      	adds	r3, r7, r3
 8003a14:	2212      	movs	r2, #18
 8003a16:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a18:	232c      	movs	r3, #44	; 0x2c
 8003a1a:	18fb      	adds	r3, r7, r3
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003a20:	232c      	movs	r3, #44	; 0x2c
 8003a22:	18fb      	adds	r3, r7, r3
 8003a24:	2201      	movs	r2, #1
 8003a26:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003a28:	232c      	movs	r3, #44	; 0x2c
 8003a2a:	18fb      	adds	r3, r7, r3
 8003a2c:	2210      	movs	r2, #16
 8003a2e:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003a30:	232c      	movs	r3, #44	; 0x2c
 8003a32:	18fb      	adds	r3, r7, r3
 8003a34:	2210      	movs	r2, #16
 8003a36:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a38:	232c      	movs	r3, #44	; 0x2c
 8003a3a:	18fb      	adds	r3, r7, r3
 8003a3c:	2202      	movs	r2, #2
 8003a3e:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003a40:	232c      	movs	r3, #44	; 0x2c
 8003a42:	18fb      	adds	r3, r7, r3
 8003a44:	2280      	movs	r2, #128	; 0x80
 8003a46:	0212      	lsls	r2, r2, #8
 8003a48:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003a4a:	232c      	movs	r3, #44	; 0x2c
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	22a0      	movs	r2, #160	; 0xa0
 8003a50:	0392      	lsls	r2, r2, #14
 8003a52:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8003a54:	232c      	movs	r3, #44	; 0x2c
 8003a56:	18fb      	adds	r3, r7, r3
 8003a58:	2201      	movs	r2, #1
 8003a5a:	631a      	str	r2, [r3, #48]	; 0x30

	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003a5c:	232c      	movs	r3, #44	; 0x2c
 8003a5e:	18fb      	adds	r3, r7, r3
 8003a60:	0018      	movs	r0, r3
 8003a62:	f7fe fccf 	bl	8002404 <HAL_RCC_OscConfig>
 8003a66:	1e03      	subs	r3, r0, #0
 8003a68:	d001      	beq.n	8003a6e <SystemClock_Config+0x92>
		Error_Handler();
 8003a6a:	f000 f957 	bl	8003d1c <Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1;
 8003a6e:	231c      	movs	r3, #28
 8003a70:	18fb      	adds	r3, r7, r3
 8003a72:	2207      	movs	r2, #7
 8003a74:	601a      	str	r2, [r3, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a76:	231c      	movs	r3, #28
 8003a78:	18fb      	adds	r3, r7, r3
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a7e:	231c      	movs	r3, #28
 8003a80:	18fb      	adds	r3, r7, r3
 8003a82:	2200      	movs	r2, #0
 8003a84:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a86:	231c      	movs	r3, #28
 8003a88:	18fb      	adds	r3, r7, r3
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	60da      	str	r2, [r3, #12]

	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8003a8e:	231c      	movs	r3, #28
 8003a90:	18fb      	adds	r3, r7, r3
 8003a92:	2101      	movs	r1, #1
 8003a94:	0018      	movs	r0, r3
 8003a96:	f7ff f813 	bl	8002ac0 <HAL_RCC_ClockConfig>
 8003a9a:	1e03      	subs	r3, r0, #0
 8003a9c:	d001      	beq.n	8003aa2 <SystemClock_Config+0xc6>
		Error_Handler();
 8003a9e:	f000 f93d 	bl	8003d1c <Error_Handler>
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003aa2:	003b      	movs	r3, r7
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	601a      	str	r2, [r3, #0]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003aa8:	003b      	movs	r3, r7
 8003aaa:	2200      	movs	r2, #0
 8003aac:	60da      	str	r2, [r3, #12]
	if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8003aae:	003b      	movs	r3, r7
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	f7ff fa57 	bl	8002f64 <HAL_RCCEx_PeriphCLKConfig>
 8003ab6:	1e03      	subs	r3, r0, #0
 8003ab8:	d002      	beq.n	8003ac0 <SystemClock_Config+0xe4>
		Error_Handler();
 8003aba:	f000 f92f 	bl	8003d1c <Error_Handler>
	}

	return;
 8003abe:	46c0      	nop			; (mov r8, r8)
 8003ac0:	46c0      	nop			; (mov r8, r8)
}
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	b018      	add	sp, #96	; 0x60
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <MX_ADC_Init>:
/**
* @brief ADC Initialization Function
* @param None
* @retval None
*/
static void MX_ADC_Init(void) {
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0

	//Locals
	ADC_ChannelConfTypeDef sConfig;

	//Init
	memset(&sConfig, 0, sizeof(sConfig));
 8003ace:	003b      	movs	r3, r7
 8003ad0:	220c      	movs	r2, #12
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	f000 fc37 	bl	8004348 <memset>

	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) */
	hadc.Instance = ADC1;
 8003ada:	4b3b      	ldr	r3, [pc, #236]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003adc:	4a3b      	ldr	r2, [pc, #236]	; (8003bcc <MX_ADC_Init+0x104>)
 8003ade:	601a      	str	r2, [r3, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003ae0:	4b39      	ldr	r3, [pc, #228]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003ae6:	4b38      	ldr	r3, [pc, #224]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	609a      	str	r2, [r3, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003aec:	4b36      	ldr	r3, [pc, #216]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	60da      	str	r2, [r3, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003af2:	4b35      	ldr	r3, [pc, #212]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003af4:	2201      	movs	r2, #1
 8003af6:	611a      	str	r2, [r3, #16]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003af8:	4b33      	ldr	r3, [pc, #204]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003afa:	2204      	movs	r2, #4
 8003afc:	615a      	str	r2, [r3, #20]
	hadc.Init.LowPowerAutoWait = DISABLE;
 8003afe:	4b32      	ldr	r3, [pc, #200]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003b04:	4b30      	ldr	r3, [pc, #192]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	61da      	str	r2, [r3, #28]
	hadc.Init.ContinuousConvMode = DISABLE;
 8003b0a:	4b2f      	ldr	r3, [pc, #188]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	621a      	str	r2, [r3, #32]
	hadc.Init.DiscontinuousConvMode = ENABLE;
 8003b10:	4b2d      	ldr	r3, [pc, #180]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	625a      	str	r2, [r3, #36]	; 0x24
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b16:	4b2c      	ldr	r3, [pc, #176]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b18:	22c2      	movs	r2, #194	; 0xc2
 8003b1a:	32ff      	adds	r2, #255	; 0xff
 8003b1c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003b1e:	4b2a      	ldr	r3, [pc, #168]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc.Init.DMAContinuousRequests = ENABLE;
 8003b24:	4b28      	ldr	r3, [pc, #160]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b26:	2201      	movs	r2, #1
 8003b28:	631a      	str	r2, [r3, #48]	; 0x30
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003b2a:	4b27      	ldr	r3, [pc, #156]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	635a      	str	r2, [r3, #52]	; 0x34
	hadc.Init.SamplingTimeCommon = ADC_SAMPLETIME_239CYCLES_5;				/* Note: Set long sampling time due to internal channels (VrefInt, temperature sensor) constraints. Refer to device datasheet for min/typ/max values. */
 8003b30:	4b25      	ldr	r3, [pc, #148]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b32:	2207      	movs	r2, #7
 8003b34:	639a      	str	r2, [r3, #56]	; 0x38

	result = HAL_ADC_Init(&hadc);
 8003b36:	4b24      	ldr	r3, [pc, #144]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b38:	0018      	movs	r0, r3
 8003b3a:	f7fd f9bf 	bl	8000ebc <HAL_ADC_Init>
 8003b3e:	0003      	movs	r3, r0
 8003b40:	001a      	movs	r2, r3
 8003b42:	4b23      	ldr	r3, [pc, #140]	; (8003bd0 <MX_ADC_Init+0x108>)
 8003b44:	701a      	strb	r2, [r3, #0]

	if(result != HAL_OK) {
 8003b46:	4b22      	ldr	r3, [pc, #136]	; (8003bd0 <MX_ADC_Init+0x108>)
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <MX_ADC_Init+0x8a>
		Error_Handler();
 8003b4e:	f000 f8e5 	bl	8003d1c <Error_Handler>
	}

	//Setup Sequencer
	for(int i=0; i<2; i++) {
 8003b52:	2300      	movs	r3, #0
 8003b54:	60fb      	str	r3, [r7, #12]
 8003b56:	e020      	b.n	8003b9a <MX_ADC_Init+0xd2>

		/**Configure channel #1 for the selected ADC regular channel to be converted. */
		sConfig.Channel = adc_channels[i];
 8003b58:	4b1e      	ldr	r3, [pc, #120]	; (8003bd4 <MX_ADC_Init+0x10c>)
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	0092      	lsls	r2, r2, #2
 8003b5e:	58d2      	ldr	r2, [r2, r3]
 8003b60:	003b      	movs	r3, r7
 8003b62:	601a      	str	r2, [r3, #0]
		sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003b64:	003b      	movs	r3, r7
 8003b66:	2280      	movs	r2, #128	; 0x80
 8003b68:	0152      	lsls	r2, r2, #5
 8003b6a:	605a      	str	r2, [r3, #4]
		sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003b6c:	003b      	movs	r3, r7
 8003b6e:	2280      	movs	r2, #128	; 0x80
 8003b70:	0552      	lsls	r2, r2, #21
 8003b72:	609a      	str	r2, [r3, #8]

		result = HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8003b74:	003a      	movs	r2, r7
 8003b76:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003b78:	0011      	movs	r1, r2
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f7fd fd24 	bl	80015c8 <HAL_ADC_ConfigChannel>
 8003b80:	0003      	movs	r3, r0
 8003b82:	001a      	movs	r2, r3
 8003b84:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <MX_ADC_Init+0x108>)
 8003b86:	701a      	strb	r2, [r3, #0]

		if(result != HAL_OK) {
 8003b88:	4b11      	ldr	r3, [pc, #68]	; (8003bd0 <MX_ADC_Init+0x108>)
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <MX_ADC_Init+0xcc>
			Error_Handler();
 8003b90:	f000 f8c4 	bl	8003d1c <Error_Handler>
	for(int i=0; i<2; i++) {
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	3301      	adds	r3, #1
 8003b98:	60fb      	str	r3, [r7, #12]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	dddb      	ble.n	8003b58 <MX_ADC_Init+0x90>
		}
	}


	//Calibrate
	result = HAL_ADCEx_Calibration_Start(&hadc);						/* Run the ADC calibration 								*/
 8003ba0:	4b09      	ldr	r3, [pc, #36]	; (8003bc8 <MX_ADC_Init+0x100>)
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	f7fd ff1e 	bl	80019e4 <HAL_ADCEx_Calibration_Start>
 8003ba8:	0003      	movs	r3, r0
 8003baa:	001a      	movs	r2, r3
 8003bac:	4b08      	ldr	r3, [pc, #32]	; (8003bd0 <MX_ADC_Init+0x108>)
 8003bae:	701a      	strb	r2, [r3, #0]

	//Safety
	if(result != HAL_OK) {
 8003bb0:	4b07      	ldr	r3, [pc, #28]	; (8003bd0 <MX_ADC_Init+0x108>)
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <MX_ADC_Init+0xf6>
	    Error_Handler();	    											/* Calibration Error 									*/
 8003bb8:	f000 f8b0 	bl	8003d1c <Error_Handler>
	}

	return;
 8003bbc:	46c0      	nop			; (mov r8, r8)
 8003bbe:	46c0      	nop			; (mov r8, r8)
}
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	b004      	add	sp, #16
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	46c0      	nop			; (mov r8, r8)
 8003bc8:	2000010c 	.word	0x2000010c
 8003bcc:	40012400 	.word	0x40012400
 8003bd0:	20000098 	.word	0x20000098
 8003bd4:	20000000 	.word	0x20000000

08003bd8 <MX_USART2_UART_Init>:
* @brief USART2 Initialization Function
* @param None
* @retval None
*/
static void MX_USART2_UART_Init(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
/* USER CODE END USART2_Init 0 */

/* USER CODE BEGIN USART2_Init 1 */

/* USER CODE END USART2_Init 1 */
huart2.Instance = USART2;
 8003bdc:	4b14      	ldr	r3, [pc, #80]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003bde:	4a15      	ldr	r2, [pc, #84]	; (8003c34 <MX_USART2_UART_Init+0x5c>)
 8003be0:	601a      	str	r2, [r3, #0]
huart2.Init.BaudRate = 115200;
 8003be2:	4b13      	ldr	r3, [pc, #76]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003be4:	22e1      	movs	r2, #225	; 0xe1
 8003be6:	0252      	lsls	r2, r2, #9
 8003be8:	605a      	str	r2, [r3, #4]
huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003bea:	4b11      	ldr	r3, [pc, #68]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	609a      	str	r2, [r3, #8]
huart2.Init.StopBits = UART_STOPBITS_1;
 8003bf0:	4b0f      	ldr	r3, [pc, #60]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	60da      	str	r2, [r3, #12]
huart2.Init.Parity = UART_PARITY_NONE;
 8003bf6:	4b0e      	ldr	r3, [pc, #56]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	611a      	str	r2, [r3, #16]
huart2.Init.Mode = UART_MODE_TX_RX;
 8003bfc:	4b0c      	ldr	r3, [pc, #48]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003bfe:	220c      	movs	r2, #12
 8003c00:	615a      	str	r2, [r3, #20]
huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c02:	4b0b      	ldr	r3, [pc, #44]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	619a      	str	r2, [r3, #24]
huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c08:	4b09      	ldr	r3, [pc, #36]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	61da      	str	r2, [r3, #28]
huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c0e:	4b08      	ldr	r3, [pc, #32]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	621a      	str	r2, [r3, #32]
huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c14:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	625a      	str	r2, [r3, #36]	; 0x24
if (HAL_UART_Init(&huart2) != HAL_OK)
 8003c1a:	4b05      	ldr	r3, [pc, #20]	; (8003c30 <MX_USART2_UART_Init+0x58>)
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f7ff fa9f 	bl	8003160 <HAL_UART_Init>
 8003c22:	1e03      	subs	r3, r0, #0
 8003c24:	d001      	beq.n	8003c2a <MX_USART2_UART_Init+0x52>
{
Error_Handler();
 8003c26:	f000 f879 	bl	8003d1c <Error_Handler>
}
/* USER CODE BEGIN USART2_Init 2 */

/* USER CODE END USART2_Init 2 */

}
 8003c2a:	46c0      	nop			; (mov r8, r8)
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	2000009c 	.word	0x2000009c
 8003c34:	40004400 	.word	0x40004400

08003c38 <MX_GPIO_Init>:
* @brief GPIO Initialization Function
* @param None
* @retval None
*/
static void MX_GPIO_Init(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b088      	sub	sp, #32
 8003c3c:	af00      	add	r7, sp, #0
GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c3e:	230c      	movs	r3, #12
 8003c40:	18fb      	adds	r3, r7, r3
 8003c42:	0018      	movs	r0, r3
 8003c44:	2314      	movs	r3, #20
 8003c46:	001a      	movs	r2, r3
 8003c48:	2100      	movs	r1, #0
 8003c4a:	f000 fb7d 	bl	8004348 <memset>

/* GPIO Ports Clock Enable */
__HAL_RCC_GPIOC_CLK_ENABLE();
 8003c4e:	4b30      	ldr	r3, [pc, #192]	; (8003d10 <MX_GPIO_Init+0xd8>)
 8003c50:	4a2f      	ldr	r2, [pc, #188]	; (8003d10 <MX_GPIO_Init+0xd8>)
 8003c52:	6952      	ldr	r2, [r2, #20]
 8003c54:	2180      	movs	r1, #128	; 0x80
 8003c56:	0309      	lsls	r1, r1, #12
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	615a      	str	r2, [r3, #20]
 8003c5c:	4b2c      	ldr	r3, [pc, #176]	; (8003d10 <MX_GPIO_Init+0xd8>)
 8003c5e:	695a      	ldr	r2, [r3, #20]
 8003c60:	2380      	movs	r3, #128	; 0x80
 8003c62:	031b      	lsls	r3, r3, #12
 8003c64:	4013      	ands	r3, r2
 8003c66:	60bb      	str	r3, [r7, #8]
 8003c68:	68bb      	ldr	r3, [r7, #8]
__HAL_RCC_GPIOF_CLK_ENABLE();
 8003c6a:	4b29      	ldr	r3, [pc, #164]	; (8003d10 <MX_GPIO_Init+0xd8>)
 8003c6c:	4a28      	ldr	r2, [pc, #160]	; (8003d10 <MX_GPIO_Init+0xd8>)
 8003c6e:	6952      	ldr	r2, [r2, #20]
 8003c70:	2180      	movs	r1, #128	; 0x80
 8003c72:	03c9      	lsls	r1, r1, #15
 8003c74:	430a      	orrs	r2, r1
 8003c76:	615a      	str	r2, [r3, #20]
 8003c78:	4b25      	ldr	r3, [pc, #148]	; (8003d10 <MX_GPIO_Init+0xd8>)
 8003c7a:	695a      	ldr	r2, [r3, #20]
 8003c7c:	2380      	movs	r3, #128	; 0x80
 8003c7e:	03db      	lsls	r3, r3, #15
 8003c80:	4013      	ands	r3, r2
 8003c82:	607b      	str	r3, [r7, #4]
 8003c84:	687b      	ldr	r3, [r7, #4]
__HAL_RCC_GPIOA_CLK_ENABLE();
 8003c86:	4b22      	ldr	r3, [pc, #136]	; (8003d10 <MX_GPIO_Init+0xd8>)
 8003c88:	4a21      	ldr	r2, [pc, #132]	; (8003d10 <MX_GPIO_Init+0xd8>)
 8003c8a:	6952      	ldr	r2, [r2, #20]
 8003c8c:	2180      	movs	r1, #128	; 0x80
 8003c8e:	0289      	lsls	r1, r1, #10
 8003c90:	430a      	orrs	r2, r1
 8003c92:	615a      	str	r2, [r3, #20]
 8003c94:	4b1e      	ldr	r3, [pc, #120]	; (8003d10 <MX_GPIO_Init+0xd8>)
 8003c96:	695a      	ldr	r2, [r3, #20]
 8003c98:	2380      	movs	r3, #128	; 0x80
 8003c9a:	029b      	lsls	r3, r3, #10
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	603b      	str	r3, [r7, #0]
 8003ca0:	683b      	ldr	r3, [r7, #0]

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003ca2:	2390      	movs	r3, #144	; 0x90
 8003ca4:	05db      	lsls	r3, r3, #23
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	2120      	movs	r1, #32
 8003caa:	0018      	movs	r0, r3
 8003cac:	f7fe fb8c 	bl	80023c8 <HAL_GPIO_WritePin>

/*Configure GPIO pin : B1_Pin */
GPIO_InitStruct.Pin = B1_Pin;
 8003cb0:	230c      	movs	r3, #12
 8003cb2:	18fb      	adds	r3, r7, r3
 8003cb4:	2280      	movs	r2, #128	; 0x80
 8003cb6:	0192      	lsls	r2, r2, #6
 8003cb8:	601a      	str	r2, [r3, #0]
GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003cba:	230c      	movs	r3, #12
 8003cbc:	18fb      	adds	r3, r7, r3
 8003cbe:	4a15      	ldr	r2, [pc, #84]	; (8003d14 <MX_GPIO_Init+0xdc>)
 8003cc0:	605a      	str	r2, [r3, #4]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc2:	230c      	movs	r3, #12
 8003cc4:	18fb      	adds	r3, r7, r3
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	609a      	str	r2, [r3, #8]
HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003cca:	230c      	movs	r3, #12
 8003ccc:	18fb      	adds	r3, r7, r3
 8003cce:	4a12      	ldr	r2, [pc, #72]	; (8003d18 <MX_GPIO_Init+0xe0>)
 8003cd0:	0019      	movs	r1, r3
 8003cd2:	0010      	movs	r0, r2
 8003cd4:	f7fe f9fc 	bl	80020d0 <HAL_GPIO_Init>

/*Configure GPIO pin : LD2_Pin */
GPIO_InitStruct.Pin = LD2_Pin;
 8003cd8:	230c      	movs	r3, #12
 8003cda:	18fb      	adds	r3, r7, r3
 8003cdc:	2220      	movs	r2, #32
 8003cde:	601a      	str	r2, [r3, #0]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ce0:	230c      	movs	r3, #12
 8003ce2:	18fb      	adds	r3, r7, r3
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	605a      	str	r2, [r3, #4]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce8:	230c      	movs	r3, #12
 8003cea:	18fb      	adds	r3, r7, r3
 8003cec:	2200      	movs	r2, #0
 8003cee:	609a      	str	r2, [r3, #8]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cf0:	230c      	movs	r3, #12
 8003cf2:	18fb      	adds	r3, r7, r3
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	60da      	str	r2, [r3, #12]
HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003cf8:	230c      	movs	r3, #12
 8003cfa:	18fa      	adds	r2, r7, r3
 8003cfc:	2390      	movs	r3, #144	; 0x90
 8003cfe:	05db      	lsls	r3, r3, #23
 8003d00:	0011      	movs	r1, r2
 8003d02:	0018      	movs	r0, r3
 8003d04:	f7fe f9e4 	bl	80020d0 <HAL_GPIO_Init>

}
 8003d08:	46c0      	nop			; (mov r8, r8)
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	b008      	add	sp, #32
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	40021000 	.word	0x40021000
 8003d14:	10210000 	.word	0x10210000
 8003d18:	48000800 	.word	0x48000800

08003d1c <Error_Handler>:
* @brief  	This function is executed in case of error occurrence.
* @detail 	User can add his own implementation to report the HAL error return state
*
* @return 	None
*/
void Error_Handler(void) {
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN Error_Handler_Debug */

	/* USER CODE END Error_Handler_Debug */

	return;
 8003d20:	46c0      	nop			; (mov r8, r8)
}
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <_delay>:
 * @detail 		x
 *
 * @param 		[in] (uint32_t) count - counts of delay
 */
/************************************************************************************************************************************/
void _delay(uint32_t count) {
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b084      	sub	sp, #16
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]

	//Delay
	for(int i=0; i<count; i++) {
 8003d2e:	2300      	movs	r3, #0
 8003d30:	60fb      	str	r3, [r7, #12]
 8003d32:	e003      	b.n	8003d3c <_delay+0x16>
		asm(" nop");
 8003d34:	46c0      	nop			; (mov r8, r8)
	for(int i=0; i<count; i++) {
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	60fb      	str	r3, [r7, #12]
 8003d3c:	68fa      	ldr	r2, [r7, #12]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d3f7      	bcc.n	8003d34 <_delay+0xe>
	}

	return;
 8003d44:	46c0      	nop			; (mov r8, r8)
}
 8003d46:	46bd      	mov	sp, r7
 8003d48:	b004      	add	sp, #16
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <adc_getVoltage>:
 *
 *  @param 		[in] (uint32_t) adc_val - adc measured value
 *  @return		(double) voltage value of measurement
 */
/************************************************************************************************************************************/
double adc_getVoltage(uint32_t adc_val) {
 8003d4c:	b590      	push	{r4, r7, lr}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]

	//Locals
	double pin_val;

	//Calc
	pin_val = (((double)adc_val)*VCC_VOLTS)/(ADC_RANGE);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7fd f815 	bl	8000d84 <__aeabi_ui2d>
 8003d5a:	4a0b      	ldr	r2, [pc, #44]	; (8003d88 <adc_getVoltage+0x3c>)
 8003d5c:	4b0b      	ldr	r3, [pc, #44]	; (8003d8c <adc_getVoltage+0x40>)
 8003d5e:	f7fc fd91 	bl	8000884 <__aeabi_dmul>
 8003d62:	0003      	movs	r3, r0
 8003d64:	000c      	movs	r4, r1
 8003d66:	0018      	movs	r0, r3
 8003d68:	0021      	movs	r1, r4
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	4b08      	ldr	r3, [pc, #32]	; (8003d90 <adc_getVoltage+0x44>)
 8003d6e:	f7fc fa55 	bl	800021c <__aeabi_ddiv>
 8003d72:	0003      	movs	r3, r0
 8003d74:	000c      	movs	r4, r1
 8003d76:	60bb      	str	r3, [r7, #8]
 8003d78:	60fc      	str	r4, [r7, #12]

	return pin_val;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	68fc      	ldr	r4, [r7, #12]
}
 8003d7e:	0018      	movs	r0, r3
 8003d80:	0021      	movs	r1, r4
 8003d82:	46bd      	mov	sp, r7
 8003d84:	b005      	add	sp, #20
 8003d86:	bd90      	pop	{r4, r7, pc}
 8003d88:	66666666 	.word	0x66666666
 8003d8c:	400a6666 	.word	0x400a6666
 8003d90:	40affe00 	.word	0x40affe00

08003d94 <adc_getChannelConfig>:
 *  @param 		[in] (uint32_t) channel - channel for selection
 *
 *  @return		(AdcChannelConfig) selected channel configuration
 */
/************************************************************************************************************************************/
AdcChannelConfig adc_getChannelConfig(uint32_t channel) {
 8003d94:	b590      	push	{r4, r7, lr}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]

	//Locals
	AdcChannelConfig config;

	//Init State
	config.channel = channel;												/* store the specified channel value					*/
 8003d9e:	2308      	movs	r3, #8
 8003da0:	18fb      	adds	r3, r7, r3
 8003da2:	683a      	ldr	r2, [r7, #0]
 8003da4:	601a      	str	r2, [r3, #0]

	//Lookup Port&Pin
	switch(channel) {
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	2b0f      	cmp	r3, #15
 8003daa:	d900      	bls.n	8003dae <adc_getChannelConfig+0x1a>
 8003dac:	e09d      	b.n	8003eea <adc_getChannelConfig+0x156>
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	009a      	lsls	r2, r3, #2
 8003db2:	4b59      	ldr	r3, [pc, #356]	; (8003f18 <adc_getChannelConfig+0x184>)
 8003db4:	18d3      	adds	r3, r2, r3
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	469f      	mov	pc, r3
		case ADC_CHANNEL_0:													/* PA0													*/
			config.port = GPIOA;
 8003dba:	2308      	movs	r3, #8
 8003dbc:	18fb      	adds	r3, r7, r3
 8003dbe:	2290      	movs	r2, #144	; 0x90
 8003dc0:	05d2      	lsls	r2, r2, #23
 8003dc2:	605a      	str	r2, [r3, #4]
			config.pin  = 0;
 8003dc4:	2308      	movs	r3, #8
 8003dc6:	18fb      	adds	r3, r7, r3
 8003dc8:	2200      	movs	r2, #0
 8003dca:	811a      	strh	r2, [r3, #8]
			break;
 8003dcc:	e08e      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_1:													/* PA1													*/
			config.port = GPIOA;
 8003dce:	2308      	movs	r3, #8
 8003dd0:	18fb      	adds	r3, r7, r3
 8003dd2:	2290      	movs	r2, #144	; 0x90
 8003dd4:	05d2      	lsls	r2, r2, #23
 8003dd6:	605a      	str	r2, [r3, #4]
			config.pin  = 1;
 8003dd8:	2308      	movs	r3, #8
 8003dda:	18fb      	adds	r3, r7, r3
 8003ddc:	2201      	movs	r2, #1
 8003dde:	811a      	strh	r2, [r3, #8]
			break;
 8003de0:	e084      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_2:													/* PA2													*/
			config.port = GPIOA;
 8003de2:	2308      	movs	r3, #8
 8003de4:	18fb      	adds	r3, r7, r3
 8003de6:	2290      	movs	r2, #144	; 0x90
 8003de8:	05d2      	lsls	r2, r2, #23
 8003dea:	605a      	str	r2, [r3, #4]
			config.pin  = 2;
 8003dec:	2308      	movs	r3, #8
 8003dee:	18fb      	adds	r3, r7, r3
 8003df0:	2202      	movs	r2, #2
 8003df2:	811a      	strh	r2, [r3, #8]
			break;
 8003df4:	e07a      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_3:													/* PA3													*/
			config.port = GPIOA;
 8003df6:	2308      	movs	r3, #8
 8003df8:	18fb      	adds	r3, r7, r3
 8003dfa:	2290      	movs	r2, #144	; 0x90
 8003dfc:	05d2      	lsls	r2, r2, #23
 8003dfe:	605a      	str	r2, [r3, #4]
			config.pin  = 3;
 8003e00:	2308      	movs	r3, #8
 8003e02:	18fb      	adds	r3, r7, r3
 8003e04:	2203      	movs	r2, #3
 8003e06:	811a      	strh	r2, [r3, #8]
			break;
 8003e08:	e070      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_4:													/* PA4													*/
			config.port = GPIOA;
 8003e0a:	2308      	movs	r3, #8
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	2290      	movs	r2, #144	; 0x90
 8003e10:	05d2      	lsls	r2, r2, #23
 8003e12:	605a      	str	r2, [r3, #4]
			config.pin  = 4;
 8003e14:	2308      	movs	r3, #8
 8003e16:	18fb      	adds	r3, r7, r3
 8003e18:	2204      	movs	r2, #4
 8003e1a:	811a      	strh	r2, [r3, #8]
			break;
 8003e1c:	e066      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_5:													/* PA5													*/
			config.port = GPIOA;
 8003e1e:	2308      	movs	r3, #8
 8003e20:	18fb      	adds	r3, r7, r3
 8003e22:	2290      	movs	r2, #144	; 0x90
 8003e24:	05d2      	lsls	r2, r2, #23
 8003e26:	605a      	str	r2, [r3, #4]
			config.pin  = 5;
 8003e28:	2308      	movs	r3, #8
 8003e2a:	18fb      	adds	r3, r7, r3
 8003e2c:	2205      	movs	r2, #5
 8003e2e:	811a      	strh	r2, [r3, #8]
			break;
 8003e30:	e05c      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_6:													/* PA6													*/
			config.port = GPIOA;
 8003e32:	2308      	movs	r3, #8
 8003e34:	18fb      	adds	r3, r7, r3
 8003e36:	2290      	movs	r2, #144	; 0x90
 8003e38:	05d2      	lsls	r2, r2, #23
 8003e3a:	605a      	str	r2, [r3, #4]
			config.pin  = 6;
 8003e3c:	2308      	movs	r3, #8
 8003e3e:	18fb      	adds	r3, r7, r3
 8003e40:	2206      	movs	r2, #6
 8003e42:	811a      	strh	r2, [r3, #8]
			break;
 8003e44:	e052      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_7:													/* PA7													*/
			config.port = GPIOA;
 8003e46:	2308      	movs	r3, #8
 8003e48:	18fb      	adds	r3, r7, r3
 8003e4a:	2290      	movs	r2, #144	; 0x90
 8003e4c:	05d2      	lsls	r2, r2, #23
 8003e4e:	605a      	str	r2, [r3, #4]
			config.pin  = 7;
 8003e50:	2308      	movs	r3, #8
 8003e52:	18fb      	adds	r3, r7, r3
 8003e54:	2207      	movs	r2, #7
 8003e56:	811a      	strh	r2, [r3, #8]
			break;
 8003e58:	e048      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_8:													/* PB0													*/
			config.port = GPIOB;
 8003e5a:	2308      	movs	r3, #8
 8003e5c:	18fb      	adds	r3, r7, r3
 8003e5e:	4a2f      	ldr	r2, [pc, #188]	; (8003f1c <adc_getChannelConfig+0x188>)
 8003e60:	605a      	str	r2, [r3, #4]
			config.pin  = 0;
 8003e62:	2308      	movs	r3, #8
 8003e64:	18fb      	adds	r3, r7, r3
 8003e66:	2200      	movs	r2, #0
 8003e68:	811a      	strh	r2, [r3, #8]
			break;
 8003e6a:	e03f      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_9:													/* PB1													*/
			config.port = GPIOB;
 8003e6c:	2308      	movs	r3, #8
 8003e6e:	18fb      	adds	r3, r7, r3
 8003e70:	4a2a      	ldr	r2, [pc, #168]	; (8003f1c <adc_getChannelConfig+0x188>)
 8003e72:	605a      	str	r2, [r3, #4]
			config.pin  = 1;
 8003e74:	2308      	movs	r3, #8
 8003e76:	18fb      	adds	r3, r7, r3
 8003e78:	2201      	movs	r2, #1
 8003e7a:	811a      	strh	r2, [r3, #8]
			break;
 8003e7c:	e036      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_10:												/* PC0													*/
			config.port = GPIOC;
 8003e7e:	2308      	movs	r3, #8
 8003e80:	18fb      	adds	r3, r7, r3
 8003e82:	4a27      	ldr	r2, [pc, #156]	; (8003f20 <adc_getChannelConfig+0x18c>)
 8003e84:	605a      	str	r2, [r3, #4]
			config.pin  = 0;
 8003e86:	2308      	movs	r3, #8
 8003e88:	18fb      	adds	r3, r7, r3
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	811a      	strh	r2, [r3, #8]
			break;
 8003e8e:	e02d      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_11:												/* PC1													*/
			config.port = GPIOC;
 8003e90:	2308      	movs	r3, #8
 8003e92:	18fb      	adds	r3, r7, r3
 8003e94:	4a22      	ldr	r2, [pc, #136]	; (8003f20 <adc_getChannelConfig+0x18c>)
 8003e96:	605a      	str	r2, [r3, #4]
			config.pin  = 1;
 8003e98:	2308      	movs	r3, #8
 8003e9a:	18fb      	adds	r3, r7, r3
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	811a      	strh	r2, [r3, #8]
			break;
 8003ea0:	e024      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_12:												/* PC2													*/
			config.port = GPIOC;
 8003ea2:	2308      	movs	r3, #8
 8003ea4:	18fb      	adds	r3, r7, r3
 8003ea6:	4a1e      	ldr	r2, [pc, #120]	; (8003f20 <adc_getChannelConfig+0x18c>)
 8003ea8:	605a      	str	r2, [r3, #4]
			config.pin  = 2;
 8003eaa:	2308      	movs	r3, #8
 8003eac:	18fb      	adds	r3, r7, r3
 8003eae:	2202      	movs	r2, #2
 8003eb0:	811a      	strh	r2, [r3, #8]
			break;
 8003eb2:	e01b      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_13:												/* PC3													*/
			config.port = GPIOC;
 8003eb4:	2308      	movs	r3, #8
 8003eb6:	18fb      	adds	r3, r7, r3
 8003eb8:	4a19      	ldr	r2, [pc, #100]	; (8003f20 <adc_getChannelConfig+0x18c>)
 8003eba:	605a      	str	r2, [r3, #4]
			config.pin  = 3;
 8003ebc:	2308      	movs	r3, #8
 8003ebe:	18fb      	adds	r3, r7, r3
 8003ec0:	2203      	movs	r2, #3
 8003ec2:	811a      	strh	r2, [r3, #8]
			break;
 8003ec4:	e012      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_14:												/* PC4													*/
			config.port = GPIOC;
 8003ec6:	2308      	movs	r3, #8
 8003ec8:	18fb      	adds	r3, r7, r3
 8003eca:	4a15      	ldr	r2, [pc, #84]	; (8003f20 <adc_getChannelConfig+0x18c>)
 8003ecc:	605a      	str	r2, [r3, #4]
			config.pin  = 4;
 8003ece:	2308      	movs	r3, #8
 8003ed0:	18fb      	adds	r3, r7, r3
 8003ed2:	2204      	movs	r2, #4
 8003ed4:	811a      	strh	r2, [r3, #8]
			break;
 8003ed6:	e009      	b.n	8003eec <adc_getChannelConfig+0x158>
		case ADC_CHANNEL_15:												/* PC5													*/
			config.port = GPIOC;
 8003ed8:	2308      	movs	r3, #8
 8003eda:	18fb      	adds	r3, r7, r3
 8003edc:	4a10      	ldr	r2, [pc, #64]	; (8003f20 <adc_getChannelConfig+0x18c>)
 8003ede:	605a      	str	r2, [r3, #4]
			config.pin  = 5;
 8003ee0:	2308      	movs	r3, #8
 8003ee2:	18fb      	adds	r3, r7, r3
 8003ee4:	2205      	movs	r2, #5
 8003ee6:	811a      	strh	r2, [r3, #8]
			break;
 8003ee8:	e000      	b.n	8003eec <adc_getChannelConfig+0x158>
		default:															/* safety catch on error input							*/
			for(;;);
 8003eea:	e7fe      	b.n	8003eea <adc_getChannelConfig+0x156>
	}

	//Store GPIO pin value
	config.gpio_pin = (1 << config.pin);									/* e.g. 0x01 for "GPIO_PIN_0"							*/
 8003eec:	2308      	movs	r3, #8
 8003eee:	18fb      	adds	r3, r7, r3
 8003ef0:	891b      	ldrh	r3, [r3, #8]
 8003ef2:	001a      	movs	r2, r3
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	4093      	lsls	r3, r2
 8003ef8:	001a      	movs	r2, r3
 8003efa:	2308      	movs	r3, #8
 8003efc:	18fb      	adds	r3, r7, r3
 8003efe:	60da      	str	r2, [r3, #12]

	return config;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2208      	movs	r2, #8
 8003f04:	18ba      	adds	r2, r7, r2
 8003f06:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003f08:	c313      	stmia	r3!, {r0, r1, r4}
 8003f0a:	6812      	ldr	r2, [r2, #0]
 8003f0c:	601a      	str	r2, [r3, #0]
}
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	46bd      	mov	sp, r7
 8003f12:	b007      	add	sp, #28
 8003f14:	bd90      	pop	{r4, r7, pc}
 8003f16:	46c0      	nop			; (mov r8, r8)
 8003f18:	08004410 	.word	0x08004410
 8003f1c:	48000400 	.word	0x48000400
 8003f20:	48000800 	.word	0x48000800

08003f24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f2a:	4b0f      	ldr	r3, [pc, #60]	; (8003f68 <HAL_MspInit+0x44>)
 8003f2c:	4a0e      	ldr	r2, [pc, #56]	; (8003f68 <HAL_MspInit+0x44>)
 8003f2e:	6992      	ldr	r2, [r2, #24]
 8003f30:	2101      	movs	r1, #1
 8003f32:	430a      	orrs	r2, r1
 8003f34:	619a      	str	r2, [r3, #24]
 8003f36:	4b0c      	ldr	r3, [pc, #48]	; (8003f68 <HAL_MspInit+0x44>)
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	607b      	str	r3, [r7, #4]
 8003f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f42:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <HAL_MspInit+0x44>)
 8003f44:	4a08      	ldr	r2, [pc, #32]	; (8003f68 <HAL_MspInit+0x44>)
 8003f46:	69d2      	ldr	r2, [r2, #28]
 8003f48:	2180      	movs	r1, #128	; 0x80
 8003f4a:	0549      	lsls	r1, r1, #21
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	61da      	str	r2, [r3, #28]
 8003f50:	4b05      	ldr	r3, [pc, #20]	; (8003f68 <HAL_MspInit+0x44>)
 8003f52:	69da      	ldr	r2, [r3, #28]
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	055b      	lsls	r3, r3, #21
 8003f58:	4013      	ands	r3, r2
 8003f5a:	603b      	str	r3, [r7, #0]
 8003f5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f5e:	46c0      	nop			; (mov r8, r8)
 8003f60:	46bd      	mov	sp, r7
 8003f62:	b002      	add	sp, #8
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	40021000 	.word	0x40021000

08003f6c <HAL_ADC_MspInit>:
* @brief ADC MSP Initialization
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc) {
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b0a0      	sub	sp, #128	; 0x80
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
	static DMA_HandleTypeDef  DmaHandle;
	RCC_OscInitTypeDef        RCC_OscInitStructure;


	//Init
	memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8003f74:	234c      	movs	r3, #76	; 0x4c
 8003f76:	18fb      	adds	r3, r7, r3
 8003f78:	2214      	movs	r2, #20
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	f000 f9e3 	bl	8004348 <memset>
	config1 = adc_getChannelConfig(adc_channels[0]);
 8003f82:	4b60      	ldr	r3, [pc, #384]	; (8004104 <HAL_ADC_MspInit+0x198>)
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	2370      	movs	r3, #112	; 0x70
 8003f88:	18fb      	adds	r3, r7, r3
 8003f8a:	0011      	movs	r1, r2
 8003f8c:	0018      	movs	r0, r3
 8003f8e:	f7ff ff01 	bl	8003d94 <adc_getChannelConfig>
	config2 = adc_getChannelConfig(adc_channels[1]);
 8003f92:	4b5c      	ldr	r3, [pc, #368]	; (8004104 <HAL_ADC_MspInit+0x198>)
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	2360      	movs	r3, #96	; 0x60
 8003f98:	18fb      	adds	r3, r7, r3
 8003f9a:	0011      	movs	r1, r2
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	f7ff fef9 	bl	8003d94 <adc_getChannelConfig>

	if(hadc->Instance==ADC1) {
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a58      	ldr	r2, [pc, #352]	; (8004108 <HAL_ADC_MspInit+0x19c>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d000      	beq.n	8003fae <HAL_ADC_MspInit+0x42>
 8003fac:	e0a5      	b.n	80040fa <HAL_ADC_MspInit+0x18e>

		/* Peripheral clock enable */
		__HAL_RCC_ADC1_CLK_ENABLE();
 8003fae:	4b57      	ldr	r3, [pc, #348]	; (800410c <HAL_ADC_MspInit+0x1a0>)
 8003fb0:	4a56      	ldr	r2, [pc, #344]	; (800410c <HAL_ADC_MspInit+0x1a0>)
 8003fb2:	6992      	ldr	r2, [r2, #24]
 8003fb4:	2180      	movs	r1, #128	; 0x80
 8003fb6:	0089      	lsls	r1, r1, #2
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	619a      	str	r2, [r3, #24]
 8003fbc:	4b53      	ldr	r3, [pc, #332]	; (800410c <HAL_ADC_MspInit+0x1a0>)
 8003fbe:	699a      	ldr	r2, [r3, #24]
 8003fc0:	2380      	movs	r3, #128	; 0x80
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	617b      	str	r3, [r7, #20]
 8003fc8:	697b      	ldr	r3, [r7, #20]
		__HAL_RCC_GPIOA_CLK_ENABLE();											/* @todo 	all gpio clocks for adc						*/
 8003fca:	4b50      	ldr	r3, [pc, #320]	; (800410c <HAL_ADC_MspInit+0x1a0>)
 8003fcc:	4a4f      	ldr	r2, [pc, #316]	; (800410c <HAL_ADC_MspInit+0x1a0>)
 8003fce:	6952      	ldr	r2, [r2, #20]
 8003fd0:	2180      	movs	r1, #128	; 0x80
 8003fd2:	0289      	lsls	r1, r1, #10
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	615a      	str	r2, [r3, #20]
 8003fd8:	4b4c      	ldr	r3, [pc, #304]	; (800410c <HAL_ADC_MspInit+0x1a0>)
 8003fda:	695a      	ldr	r2, [r3, #20]
 8003fdc:	2380      	movs	r3, #128	; 0x80
 8003fde:	029b      	lsls	r3, r3, #10
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]
 8003fe4:	693b      	ldr	r3, [r7, #16]
		/*       the clock source has to be enabled at RCC top level using function */
		/*       "HAL_RCC_OscConfig()" (see comments in stm32f0_hal_adc.c header)   */

		/* Enable asynchronous clock source of ADCx */
		/* (place oscillator HSI14 under control of the ADC) */
		HAL_RCC_GetOscConfig(&RCC_OscInitStructure);
 8003fe6:	2318      	movs	r3, #24
 8003fe8:	18fb      	adds	r3, r7, r3
 8003fea:	0018      	movs	r0, r3
 8003fec:	f7fe ff0e 	bl	8002e0c <HAL_RCC_GetOscConfig>
		RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSI14;
 8003ff0:	2318      	movs	r3, #24
 8003ff2:	18fb      	adds	r3, r7, r3
 8003ff4:	2210      	movs	r2, #16
 8003ff6:	601a      	str	r2, [r3, #0]
		RCC_OscInitStructure.HSI14CalibrationValue = RCC_HSI14CALIBRATION_DEFAULT;
 8003ff8:	2318      	movs	r3, #24
 8003ffa:	18fb      	adds	r3, r7, r3
 8003ffc:	2210      	movs	r2, #16
 8003ffe:	619a      	str	r2, [r3, #24]
		RCC_OscInitStructure.HSI14State = RCC_HSI14_ADC_CONTROL;
 8004000:	2318      	movs	r3, #24
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	2205      	movs	r2, #5
 8004006:	4252      	negs	r2, r2
 8004008:	615a      	str	r2, [r3, #20]
		HAL_RCC_OscConfig(&RCC_OscInitStructure);
 800400a:	2318      	movs	r3, #24
 800400c:	18fb      	adds	r3, r7, r3
 800400e:	0018      	movs	r0, r3
 8004010:	f7fe f9f8 	bl	8002404 <HAL_RCC_OscConfig>

		/* Enable clock of DMA associated to the peripheral */
		__HAL_RCC_DMA1_CLK_ENABLE();
 8004014:	4b3d      	ldr	r3, [pc, #244]	; (800410c <HAL_ADC_MspInit+0x1a0>)
 8004016:	4a3d      	ldr	r2, [pc, #244]	; (800410c <HAL_ADC_MspInit+0x1a0>)
 8004018:	6952      	ldr	r2, [r2, #20]
 800401a:	2101      	movs	r1, #1
 800401c:	430a      	orrs	r2, r1
 800401e:	615a      	str	r2, [r3, #20]
 8004020:	4b3a      	ldr	r3, [pc, #232]	; (800410c <HAL_ADC_MspInit+0x1a0>)
 8004022:	695b      	ldr	r3, [r3, #20]
 8004024:	2201      	movs	r2, #1
 8004026:	4013      	ands	r3, r2
 8004028:	60fb      	str	r3, [r7, #12]
 800402a:	68fb      	ldr	r3, [r7, #12]

		/**ADC GPIO Configuration
		PA0     ------> ADC_IN0
		VREF    ------> No GPIO
		*/
		GPIO_InitStruct.Pin = config1.gpio_pin;								/* GPIO_PIN_0											*/
 800402c:	2370      	movs	r3, #112	; 0x70
 800402e:	18fb      	adds	r3, r7, r3
 8004030:	68da      	ldr	r2, [r3, #12]
 8004032:	234c      	movs	r3, #76	; 0x4c
 8004034:	18fb      	adds	r3, r7, r3
 8004036:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004038:	234c      	movs	r3, #76	; 0x4c
 800403a:	18fb      	adds	r3, r7, r3
 800403c:	2203      	movs	r2, #3
 800403e:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004040:	234c      	movs	r3, #76	; 0x4c
 8004042:	18fb      	adds	r3, r7, r3
 8004044:	2200      	movs	r2, #0
 8004046:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(config1.port, &GPIO_InitStruct);
 8004048:	2370      	movs	r3, #112	; 0x70
 800404a:	18fb      	adds	r3, r7, r3
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	224c      	movs	r2, #76	; 0x4c
 8004050:	18ba      	adds	r2, r7, r2
 8004052:	0011      	movs	r1, r2
 8004054:	0018      	movs	r0, r3
 8004056:	f7fe f83b 	bl	80020d0 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = config2.gpio_pin;								/* GPIO_PIN_1											*/
 800405a:	2360      	movs	r3, #96	; 0x60
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	68da      	ldr	r2, [r3, #12]
 8004060:	234c      	movs	r3, #76	; 0x4c
 8004062:	18fb      	adds	r3, r7, r3
 8004064:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004066:	234c      	movs	r3, #76	; 0x4c
 8004068:	18fb      	adds	r3, r7, r3
 800406a:	2203      	movs	r2, #3
 800406c:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406e:	234c      	movs	r3, #76	; 0x4c
 8004070:	18fb      	adds	r3, r7, r3
 8004072:	2200      	movs	r2, #0
 8004074:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(config2.port, &GPIO_InitStruct);
 8004076:	2360      	movs	r3, #96	; 0x60
 8004078:	18fb      	adds	r3, r7, r3
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	224c      	movs	r2, #76	; 0x4c
 800407e:	18ba      	adds	r2, r7, r2
 8004080:	0011      	movs	r1, r2
 8004082:	0018      	movs	r0, r3
 8004084:	f7fe f824 	bl	80020d0 <HAL_GPIO_Init>


		/*##-3- Configure the DMA ##################################################*/
		/* Configure DMA parameters */
		DmaHandle.Instance = DMA1_Channel1;
 8004088:	4b21      	ldr	r3, [pc, #132]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 800408a:	4a22      	ldr	r2, [pc, #136]	; (8004114 <HAL_ADC_MspInit+0x1a8>)
 800408c:	601a      	str	r2, [r3, #0]

		DmaHandle.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800408e:	4b20      	ldr	r3, [pc, #128]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 8004090:	2200      	movs	r2, #0
 8004092:	605a      	str	r2, [r3, #4]
		DmaHandle.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004094:	4b1e      	ldr	r3, [pc, #120]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 8004096:	2200      	movs	r2, #0
 8004098:	609a      	str	r2, [r3, #8]
		DmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800409a:	4b1d      	ldr	r3, [pc, #116]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 800409c:	2280      	movs	r2, #128	; 0x80
 800409e:	60da      	str	r2, [r3, #12]
		DmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;   /* Transfer from ADC by half-word to match with ADC configuration: ADC resolution 10 or 12 bits */
 80040a0:	4b1b      	ldr	r3, [pc, #108]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 80040a2:	2280      	movs	r2, #128	; 0x80
 80040a4:	0052      	lsls	r2, r2, #1
 80040a6:	611a      	str	r2, [r3, #16]
		DmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;   /* Transfer to memory by half-word to match with buffer variable type: half-word */
 80040a8:	4b19      	ldr	r3, [pc, #100]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 80040aa:	2280      	movs	r2, #128	; 0x80
 80040ac:	00d2      	lsls	r2, r2, #3
 80040ae:	615a      	str	r2, [r3, #20]
		DmaHandle.Init.Mode                = DMA_CIRCULAR;              /* DMA in circular mode to match with ADC configuration: DMA continuous requests */
 80040b0:	4b17      	ldr	r3, [pc, #92]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 80040b2:	2220      	movs	r2, #32
 80040b4:	619a      	str	r2, [r3, #24]
		DmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80040b6:	4b16      	ldr	r3, [pc, #88]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 80040b8:	2280      	movs	r2, #128	; 0x80
 80040ba:	0192      	lsls	r2, r2, #6
 80040bc:	61da      	str	r2, [r3, #28]

		/* Deinitialize  & Initialize the DMA for new transfer */
		HAL_DMA_DeInit(&DmaHandle);
 80040be:	4b14      	ldr	r3, [pc, #80]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 80040c0:	0018      	movs	r0, r3
 80040c2:	f7fd fe59 	bl	8001d78 <HAL_DMA_DeInit>
		HAL_DMA_Init(&DmaHandle);
 80040c6:	4b12      	ldr	r3, [pc, #72]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 80040c8:	0018      	movs	r0, r3
 80040ca:	f7fd fe01 	bl	8001cd0 <HAL_DMA_Init>

		/* Associate the initialized DMA handle to the ADC handle */
		__HAL_LINKDMA(hadc, DMA_Handle, DmaHandle);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a0f      	ldr	r2, [pc, #60]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 80040d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80040d4:	4b0e      	ldr	r3, [pc, #56]	; (8004110 <HAL_ADC_MspInit+0x1a4>)
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	625a      	str	r2, [r3, #36]	; 0x24

		/*##-4- Configure the NVIC #################################################*/

		/* NVIC configuration for DMA interrupt (transfer completion or error) */
		/* Priority: high-priority */
		HAL_NVIC_SetPriority(DMA1_Ch1_IRQn, 1, 0);
 80040da:	2200      	movs	r2, #0
 80040dc:	2101      	movs	r1, #1
 80040de:	2009      	movs	r0, #9
 80040e0:	f7fd fdc2 	bl	8001c68 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(DMA1_Ch1_IRQn);
 80040e4:	2009      	movs	r0, #9
 80040e6:	f7fd fdd5 	bl	8001c94 <HAL_NVIC_EnableIRQ>


		/* NVIC configuration for ADC interrupt */
		/* Priority: high-priority */
		HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 80040ea:	2200      	movs	r2, #0
 80040ec:	2100      	movs	r1, #0
 80040ee:	200c      	movs	r0, #12
 80040f0:	f7fd fdba 	bl	8001c68 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80040f4:	200c      	movs	r0, #12
 80040f6:	f7fd fdcd 	bl	8001c94 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN ADC1_MspInit 1 */

		/* USER CODE END ADC1_MspInit 1 */
	}

}
 80040fa:	46c0      	nop			; (mov r8, r8)
 80040fc:	46bd      	mov	sp, r7
 80040fe:	b020      	add	sp, #128	; 0x80
 8004100:	bd80      	pop	{r7, pc}
 8004102:	46c0      	nop			; (mov r8, r8)
 8004104:	20000000 	.word	0x20000000
 8004108:	40012400 	.word	0x40012400
 800410c:	40021000 	.word	0x40021000
 8004110:	2000002c 	.word	0x2000002c
 8004114:	40020008 	.word	0x40020008

08004118 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b08a      	sub	sp, #40	; 0x28
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004120:	2314      	movs	r3, #20
 8004122:	18fb      	adds	r3, r7, r3
 8004124:	0018      	movs	r0, r3
 8004126:	2314      	movs	r3, #20
 8004128:	001a      	movs	r2, r3
 800412a:	2100      	movs	r1, #0
 800412c:	f000 f90c 	bl	8004348 <memset>
  if(huart->Instance==USART2)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a1f      	ldr	r2, [pc, #124]	; (80041b4 <HAL_UART_MspInit+0x9c>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d137      	bne.n	80041aa <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800413a:	4b1f      	ldr	r3, [pc, #124]	; (80041b8 <HAL_UART_MspInit+0xa0>)
 800413c:	4a1e      	ldr	r2, [pc, #120]	; (80041b8 <HAL_UART_MspInit+0xa0>)
 800413e:	69d2      	ldr	r2, [r2, #28]
 8004140:	2180      	movs	r1, #128	; 0x80
 8004142:	0289      	lsls	r1, r1, #10
 8004144:	430a      	orrs	r2, r1
 8004146:	61da      	str	r2, [r3, #28]
 8004148:	4b1b      	ldr	r3, [pc, #108]	; (80041b8 <HAL_UART_MspInit+0xa0>)
 800414a:	69da      	ldr	r2, [r3, #28]
 800414c:	2380      	movs	r3, #128	; 0x80
 800414e:	029b      	lsls	r3, r3, #10
 8004150:	4013      	ands	r3, r2
 8004152:	613b      	str	r3, [r7, #16]
 8004154:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004156:	4b18      	ldr	r3, [pc, #96]	; (80041b8 <HAL_UART_MspInit+0xa0>)
 8004158:	4a17      	ldr	r2, [pc, #92]	; (80041b8 <HAL_UART_MspInit+0xa0>)
 800415a:	6952      	ldr	r2, [r2, #20]
 800415c:	2180      	movs	r1, #128	; 0x80
 800415e:	0289      	lsls	r1, r1, #10
 8004160:	430a      	orrs	r2, r1
 8004162:	615a      	str	r2, [r3, #20]
 8004164:	4b14      	ldr	r3, [pc, #80]	; (80041b8 <HAL_UART_MspInit+0xa0>)
 8004166:	695a      	ldr	r2, [r3, #20]
 8004168:	2380      	movs	r3, #128	; 0x80
 800416a:	029b      	lsls	r3, r3, #10
 800416c:	4013      	ands	r3, r2
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004172:	2314      	movs	r3, #20
 8004174:	18fb      	adds	r3, r7, r3
 8004176:	220c      	movs	r2, #12
 8004178:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800417a:	2314      	movs	r3, #20
 800417c:	18fb      	adds	r3, r7, r3
 800417e:	2202      	movs	r2, #2
 8004180:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004182:	2314      	movs	r3, #20
 8004184:	18fb      	adds	r3, r7, r3
 8004186:	2200      	movs	r2, #0
 8004188:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800418a:	2314      	movs	r3, #20
 800418c:	18fb      	adds	r3, r7, r3
 800418e:	2200      	movs	r2, #0
 8004190:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004192:	2314      	movs	r3, #20
 8004194:	18fb      	adds	r3, r7, r3
 8004196:	2201      	movs	r2, #1
 8004198:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800419a:	2314      	movs	r3, #20
 800419c:	18fa      	adds	r2, r7, r3
 800419e:	2390      	movs	r3, #144	; 0x90
 80041a0:	05db      	lsls	r3, r3, #23
 80041a2:	0011      	movs	r1, r2
 80041a4:	0018      	movs	r0, r3
 80041a6:	f7fd ff93 	bl	80020d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80041aa:	46c0      	nop			; (mov r8, r8)
 80041ac:	46bd      	mov	sp, r7
 80041ae:	b00a      	add	sp, #40	; 0x28
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	46c0      	nop			; (mov r8, r8)
 80041b4:	40004400 	.word	0x40004400
 80041b8:	40021000 	.word	0x40021000

080041bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80041c0:	46c0      	nop			; (mov r8, r8)
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80041ca:	e7fe      	b.n	80041ca <HardFault_Handler+0x4>

080041cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80041d0:	46c0      	nop			; (mov r8, r8)
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}

080041d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041d6:	b580      	push	{r7, lr}
 80041d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041da:	46c0      	nop			; (mov r8, r8)
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041e4:	f7fc fe54 	bl	8000e90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041e8:	46c0      	nop			; (mov r8, r8)
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
	...

080041f0 <ADC1_COMP_IRQHandler>:
  * @param  None
  * @retval None
  * @orig	ADCx_IRQHandler
  */
void ADC1_COMP_IRQHandler(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
  asm(" nop");
 80041f4:	46c0      	nop			; (mov r8, r8)
  HAL_ADC_IRQHandler(&hadc);
 80041f6:	4b03      	ldr	r3, [pc, #12]	; (8004204 <ADC1_COMP_IRQHandler+0x14>)
 80041f8:	0018      	movs	r0, r3
 80041fa:	f7fd f90f 	bl	800141c <HAL_ADC_IRQHandler>
}
 80041fe:	46c0      	nop			; (mov r8, r8)
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	2000010c 	.word	0x2000010c

08004208 <DMA1_Ch1_IRQHandler>:
* @param  None
* @retval None
* @orig	ADCx_DMA_IRQHandler
*/
void DMA1_Ch1_IRQHandler(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	af00      	add	r7, sp, #0
  asm(" nop");
 800420c:	46c0      	nop			; (mov r8, r8)
  HAL_DMA_IRQHandler(hadc.DMA_Handle);
 800420e:	4b04      	ldr	r3, [pc, #16]	; (8004220 <DMA1_Ch1_IRQHandler+0x18>)
 8004210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004212:	0018      	movs	r0, r3
 8004214:	f7fd fe53 	bl	8001ebe <HAL_DMA_IRQHandler>
}
 8004218:	46c0      	nop			; (mov r8, r8)
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	46c0      	nop			; (mov r8, r8)
 8004220:	2000010c 	.word	0x2000010c

08004224 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8004228:	4b1a      	ldr	r3, [pc, #104]	; (8004294 <SystemInit+0x70>)
 800422a:	4a1a      	ldr	r2, [pc, #104]	; (8004294 <SystemInit+0x70>)
 800422c:	6812      	ldr	r2, [r2, #0]
 800422e:	2101      	movs	r1, #1
 8004230:	430a      	orrs	r2, r1
 8004232:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8004234:	4b17      	ldr	r3, [pc, #92]	; (8004294 <SystemInit+0x70>)
 8004236:	4a17      	ldr	r2, [pc, #92]	; (8004294 <SystemInit+0x70>)
 8004238:	6852      	ldr	r2, [r2, #4]
 800423a:	4917      	ldr	r1, [pc, #92]	; (8004298 <SystemInit+0x74>)
 800423c:	400a      	ands	r2, r1
 800423e:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8004240:	4b14      	ldr	r3, [pc, #80]	; (8004294 <SystemInit+0x70>)
 8004242:	4a14      	ldr	r2, [pc, #80]	; (8004294 <SystemInit+0x70>)
 8004244:	6812      	ldr	r2, [r2, #0]
 8004246:	4915      	ldr	r1, [pc, #84]	; (800429c <SystemInit+0x78>)
 8004248:	400a      	ands	r2, r1
 800424a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800424c:	4b11      	ldr	r3, [pc, #68]	; (8004294 <SystemInit+0x70>)
 800424e:	4a11      	ldr	r2, [pc, #68]	; (8004294 <SystemInit+0x70>)
 8004250:	6812      	ldr	r2, [r2, #0]
 8004252:	4913      	ldr	r1, [pc, #76]	; (80042a0 <SystemInit+0x7c>)
 8004254:	400a      	ands	r2, r1
 8004256:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8004258:	4b0e      	ldr	r3, [pc, #56]	; (8004294 <SystemInit+0x70>)
 800425a:	4a0e      	ldr	r2, [pc, #56]	; (8004294 <SystemInit+0x70>)
 800425c:	6852      	ldr	r2, [r2, #4]
 800425e:	4911      	ldr	r1, [pc, #68]	; (80042a4 <SystemInit+0x80>)
 8004260:	400a      	ands	r2, r1
 8004262:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8004264:	4b0b      	ldr	r3, [pc, #44]	; (8004294 <SystemInit+0x70>)
 8004266:	4a0b      	ldr	r2, [pc, #44]	; (8004294 <SystemInit+0x70>)
 8004268:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800426a:	210f      	movs	r1, #15
 800426c:	438a      	bics	r2, r1
 800426e:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F071xB)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFCEACU;
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
 8004270:	4b08      	ldr	r3, [pc, #32]	; (8004294 <SystemInit+0x70>)
 8004272:	4a08      	ldr	r2, [pc, #32]	; (8004294 <SystemInit+0x70>)
 8004274:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004276:	490c      	ldr	r1, [pc, #48]	; (80042a8 <SystemInit+0x84>)
 8004278:	400a      	ands	r2, r1
 800427a:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800427c:	4b05      	ldr	r3, [pc, #20]	; (8004294 <SystemInit+0x70>)
 800427e:	4a05      	ldr	r2, [pc, #20]	; (8004294 <SystemInit+0x70>)
 8004280:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004282:	2101      	movs	r1, #1
 8004284:	438a      	bics	r2, r1
 8004286:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8004288:	4b02      	ldr	r3, [pc, #8]	; (8004294 <SystemInit+0x70>)
 800428a:	2200      	movs	r2, #0
 800428c:	609a      	str	r2, [r3, #8]

}
 800428e:	46c0      	nop			; (mov r8, r8)
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}
 8004294:	40021000 	.word	0x40021000
 8004298:	08ffb80c 	.word	0x08ffb80c
 800429c:	fef6ffff 	.word	0xfef6ffff
 80042a0:	fffbffff 	.word	0xfffbffff
 80042a4:	ffc0ffff 	.word	0xffc0ffff
 80042a8:	fff0feac 	.word	0xfff0feac

080042ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80042ac:	480d      	ldr	r0, [pc, #52]	; (80042e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80042ae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80042b0:	480d      	ldr	r0, [pc, #52]	; (80042e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80042b2:	490e      	ldr	r1, [pc, #56]	; (80042ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80042b4:	4a0e      	ldr	r2, [pc, #56]	; (80042f0 <LoopForever+0xe>)
  movs r3, #0
 80042b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80042b8:	e002      	b.n	80042c0 <LoopCopyDataInit>

080042ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042be:	3304      	adds	r3, #4

080042c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042c4:	d3f9      	bcc.n	80042ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042c6:	4a0b      	ldr	r2, [pc, #44]	; (80042f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80042c8:	4c0b      	ldr	r4, [pc, #44]	; (80042f8 <LoopForever+0x16>)
  movs r3, #0
 80042ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042cc:	e001      	b.n	80042d2 <LoopFillZerobss>

080042ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042d0:	3204      	adds	r2, #4

080042d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042d4:	d3fb      	bcc.n	80042ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80042d6:	f7ff ffa5 	bl	8004224 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80042da:	f000 f811 	bl	8004300 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80042de:	f7ff fb0b 	bl	80038f8 <main>

080042e2 <LoopForever>:

LoopForever:
    b LoopForever
 80042e2:	e7fe      	b.n	80042e2 <LoopForever>
  ldr   r0, =_estack
 80042e4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80042e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042ec:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80042f0:	08004470 	.word	0x08004470
  ldr r2, =_sbss
 80042f4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80042f8:	20000158 	.word	0x20000158

080042fc <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80042fc:	e7fe      	b.n	80042fc <CEC_CAN_IRQHandler>
	...

08004300 <__libc_init_array>:
 8004300:	b570      	push	{r4, r5, r6, lr}
 8004302:	2600      	movs	r6, #0
 8004304:	4d0c      	ldr	r5, [pc, #48]	; (8004338 <__libc_init_array+0x38>)
 8004306:	4c0d      	ldr	r4, [pc, #52]	; (800433c <__libc_init_array+0x3c>)
 8004308:	1b64      	subs	r4, r4, r5
 800430a:	10a4      	asrs	r4, r4, #2
 800430c:	42a6      	cmp	r6, r4
 800430e:	d109      	bne.n	8004324 <__libc_init_array+0x24>
 8004310:	2600      	movs	r6, #0
 8004312:	f000 f821 	bl	8004358 <_init>
 8004316:	4d0a      	ldr	r5, [pc, #40]	; (8004340 <__libc_init_array+0x40>)
 8004318:	4c0a      	ldr	r4, [pc, #40]	; (8004344 <__libc_init_array+0x44>)
 800431a:	1b64      	subs	r4, r4, r5
 800431c:	10a4      	asrs	r4, r4, #2
 800431e:	42a6      	cmp	r6, r4
 8004320:	d105      	bne.n	800432e <__libc_init_array+0x2e>
 8004322:	bd70      	pop	{r4, r5, r6, pc}
 8004324:	00b3      	lsls	r3, r6, #2
 8004326:	58eb      	ldr	r3, [r5, r3]
 8004328:	4798      	blx	r3
 800432a:	3601      	adds	r6, #1
 800432c:	e7ee      	b.n	800430c <__libc_init_array+0xc>
 800432e:	00b3      	lsls	r3, r6, #2
 8004330:	58eb      	ldr	r3, [r5, r3]
 8004332:	4798      	blx	r3
 8004334:	3601      	adds	r6, #1
 8004336:	e7f2      	b.n	800431e <__libc_init_array+0x1e>
 8004338:	08004468 	.word	0x08004468
 800433c:	08004468 	.word	0x08004468
 8004340:	08004468 	.word	0x08004468
 8004344:	0800446c 	.word	0x0800446c

08004348 <memset>:
 8004348:	0003      	movs	r3, r0
 800434a:	1882      	adds	r2, r0, r2
 800434c:	4293      	cmp	r3, r2
 800434e:	d100      	bne.n	8004352 <memset+0xa>
 8004350:	4770      	bx	lr
 8004352:	7019      	strb	r1, [r3, #0]
 8004354:	3301      	adds	r3, #1
 8004356:	e7f9      	b.n	800434c <memset+0x4>

08004358 <_init>:
 8004358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435a:	46c0      	nop			; (mov r8, r8)
 800435c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800435e:	bc08      	pop	{r3}
 8004360:	469e      	mov	lr, r3
 8004362:	4770      	bx	lr

08004364 <_fini>:
 8004364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800436a:	bc08      	pop	{r3}
 800436c:	469e      	mov	lr, r3
 800436e:	4770      	bx	lr
