

================================================================
== Vivado HLS Report for 'Linear_layer_ds2'
================================================================
* Date:           Thu Aug 31 05:17:50 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  223225509|  223225509| 2.232 sec | 2.232 sec |  223225509|  223225509|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                            |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1                    |         12|         12|         1|          -|          -|    12|    no    |
        |- Loop 2                    |        768|        768|         1|          -|          -|   768|    no    |
        |- Loop 3                    |       9240|       9240|       770|          -|          -|    12|    no    |
        | + Loop 3.1                 |        768|        768|         1|          -|          -|   768|    no    |
        |- l_max_inp_i39             |     147480|     147480|     12290|          -|          -|    12|    no    |
        | + l_j38                    |      12288|      12288|         4|          -|          -|  3072|    no    |
        |- l_max_W_i40               |   14157312|   14157312|     18434|          -|          -|   768|    no    |
        | + l_j39                    |      18432|      18432|         6|          -|          -|  3072|    no    |
        |- l_inp_to_int_i41          |     921636|     921636|     76803|          -|          -|    12|    no    |
        | + l_j40                    |      76800|      76800|        25|          -|          -|  3072|    no    |
        |- l_W_to_int_i42            |   66062592|   66062592|     86019|          -|          -|   768|    no    |
        | + l_j41                    |      86016|      86016|        28|          -|          -|  3072|    no    |
        |- l_gemm_i43                |  141576216|  141576216|  11798018|          -|          -|    12|    no    |
        | + l_j42                    |   11798016|   11798016|     15362|          -|          -|   768|    no    |
        |  ++ l_S_k_4_k5             |      15360|      15360|         5|          -|          -|  3072|    no    |
        |- l_outp_to_float_bias_i44  |     350244|     350244|     29187|          -|          -|    12|    no    |
        | + l_j43                    |      29184|      29184|        38|          -|          -|   768|    no    |
        +----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 121
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 6 
5 --> 5 4 
6 --> 7 11 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 18 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 12 
18 --> 19 45 
19 --> 20 
20 --> 21 18 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 20 
45 --> 46 75 
46 --> 47 
47 --> 48 45 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 47 
75 --> 76 82 
76 --> 77 75 
77 --> 78 76 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 77 
82 --> 83 
83 --> 84 
84 --> 85 82 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 84 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%max_inp3 = alloca [12 x float], align 16" [kernel.cpp:789]   --->   Operation 122 'alloca' 'max_inp3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%max_W3 = alloca [768 x float], align 16" [kernel.cpp:793]   --->   Operation 123 'alloca' 'max_W3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%q_inp3_V = alloca [36864 x i12], align 2" [kernel.cpp:797]   --->   Operation 124 'alloca' 'q_inp3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%q_W3_V = alloca [2359296 x i12], align 2" [kernel.cpp:798]   --->   Operation 125 'alloca' 'q_W3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%q_outp5 = alloca [9216 x i32], align 4" [kernel.cpp:799]   --->   Operation 126 'alloca' 'q_outp5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 127 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:790]   --->   Operation 127 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%v480_0 = phi i4 [ 0, %0 ], [ %v480, %2 ]"   --->   Operation 128 'phi' 'v480_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.30ns)   --->   "%icmp_ln790 = icmp eq i4 %v480_0, -4" [kernel.cpp:790]   --->   Operation 129 'icmp' 'icmp_ln790' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 130 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.73ns)   --->   "%v480 = add i4 %v480_0, 1" [kernel.cpp:790]   --->   Operation 131 'add' 'v480' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln790, label %.preheader81.preheader, label %2" [kernel.cpp:790]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i4 %v480_0 to i64" [kernel.cpp:791]   --->   Operation 133 'zext' 'zext_ln791' <Predicate = (!icmp_ln790)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%max_inp3_addr = getelementptr inbounds [12 x float]* %max_inp3, i64 0, i64 %zext_ln791" [kernel.cpp:791]   --->   Operation 134 'getelementptr' 'max_inp3_addr' <Predicate = (!icmp_ln790)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %max_inp3_addr, align 4" [kernel.cpp:791]   --->   Operation 135 'store' <Predicate = (!icmp_ln790)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:790]   --->   Operation 136 'br' <Predicate = (!icmp_ln790)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.76ns)   --->   "br label %.preheader81" [kernel.cpp:794]   --->   Operation 137 'br' <Predicate = (icmp_ln790)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%v482_0 = phi i10 [ %v482, %3 ], [ 0, %.preheader81.preheader ]"   --->   Operation 138 'phi' 'v482_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.77ns)   --->   "%icmp_ln794 = icmp eq i10 %v482_0, -256" [kernel.cpp:794]   --->   Operation 139 'icmp' 'icmp_ln794' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%empty_373 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 140 'speclooptripcount' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.73ns)   --->   "%v482 = add i10 %v482_0, 1" [kernel.cpp:794]   --->   Operation 141 'add' 'v482' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln794, label %.preheader80.preheader, label %3" [kernel.cpp:794]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln795 = zext i10 %v482_0 to i64" [kernel.cpp:795]   --->   Operation 143 'zext' 'zext_ln795' <Predicate = (!icmp_ln794)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%max_W3_addr = getelementptr inbounds [768 x float]* %max_W3, i64 0, i64 %zext_ln795" [kernel.cpp:795]   --->   Operation 144 'getelementptr' 'max_W3_addr' <Predicate = (!icmp_ln794)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %max_W3_addr, align 4" [kernel.cpp:795]   --->   Operation 145 'store' <Predicate = (!icmp_ln794)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader81" [kernel.cpp:794]   --->   Operation 146 'br' <Predicate = (!icmp_ln794)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.76ns)   --->   "br label %.preheader80" [kernel.cpp:800]   --->   Operation 147 'br' <Predicate = (icmp_ln794)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%v486_0 = phi i4 [ %v486, %.preheader80.loopexit ], [ 0, %.preheader80.preheader ]"   --->   Operation 148 'phi' 'v486_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.30ns)   --->   "%icmp_ln800 = icmp eq i4 %v486_0, -4" [kernel.cpp:800]   --->   Operation 149 'icmp' 'icmp_ln800' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%empty_374 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 150 'speclooptripcount' 'empty_374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.73ns)   --->   "%v486 = add i4 %v486_0, 1" [kernel.cpp:800]   --->   Operation 151 'add' 'v486' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln800, label %.preheader78.preheader, label %.preheader79.preheader" [kernel.cpp:800]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_44 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v486_0, i10 0)" [kernel.cpp:802]   --->   Operation 153 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln802 = zext i14 %tmp_44 to i15" [kernel.cpp:802]   --->   Operation 154 'zext' 'zext_ln802' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_45 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v486_0, i8 0)" [kernel.cpp:802]   --->   Operation 155 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln802_1 = zext i12 %tmp_45 to i15" [kernel.cpp:802]   --->   Operation 156 'zext' 'zext_ln802_1' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.81ns)   --->   "%sub_ln802 = sub i15 %zext_ln802, %zext_ln802_1" [kernel.cpp:802]   --->   Operation 157 'sub' 'sub_ln802' <Predicate = (!icmp_ln800)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (1.76ns)   --->   "br label %.preheader79" [kernel.cpp:801]   --->   Operation 158 'br' <Predicate = (!icmp_ln800)> <Delay = 1.76>
ST_4 : Operation 159 [1/1] (1.76ns)   --->   "br label %.preheader78" [kernel.cpp:805]   --->   Operation 159 'br' <Predicate = (icmp_ln800)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%v487_0 = phi i10 [ %v487, %4 ], [ 0, %.preheader79.preheader ]"   --->   Operation 160 'phi' 'v487_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.77ns)   --->   "%icmp_ln801 = icmp eq i10 %v487_0, -256" [kernel.cpp:801]   --->   Operation 161 'icmp' 'icmp_ln801' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 162 'speclooptripcount' 'empty_375' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.73ns)   --->   "%v487 = add i10 %v487_0, 1" [kernel.cpp:801]   --->   Operation 163 'add' 'v487' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln801, label %.preheader80.loopexit, label %4" [kernel.cpp:801]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln802_2 = zext i10 %v487_0 to i15" [kernel.cpp:802]   --->   Operation 165 'zext' 'zext_ln802_2' <Predicate = (!icmp_ln801)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (1.94ns)   --->   "%add_ln802 = add i15 %sub_ln802, %zext_ln802_2" [kernel.cpp:802]   --->   Operation 166 'add' 'add_ln802' <Predicate = (!icmp_ln801)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln802 = sext i15 %add_ln802 to i64" [kernel.cpp:802]   --->   Operation 167 'sext' 'sext_ln802' <Predicate = (!icmp_ln801)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%q_outp5_addr = getelementptr [9216 x i32]* %q_outp5, i64 0, i64 %sext_ln802" [kernel.cpp:802]   --->   Operation 168 'getelementptr' 'q_outp5_addr' <Predicate = (!icmp_ln801)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (3.25ns)   --->   "store i32 0, i32* %q_outp5_addr, align 4" [kernel.cpp:802]   --->   Operation 169 'store' <Predicate = (!icmp_ln801)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "br label %.preheader79" [kernel.cpp:801]   --->   Operation 170 'br' <Predicate = (!icmp_ln801)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader80"   --->   Operation 171 'br' <Predicate = (icmp_ln801)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.07>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%i39_0 = phi i4 [ %i39, %l_max_inp_i39_end ], [ 0, %.preheader78.preheader ]"   --->   Operation 172 'phi' 'i39_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (1.30ns)   --->   "%icmp_ln805 = icmp eq i4 %i39_0, -4" [kernel.cpp:805]   --->   Operation 173 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%empty_376 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 174 'speclooptripcount' 'empty_376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (1.73ns)   --->   "%i39 = add i4 %i39_0, 1" [kernel.cpp:805]   --->   Operation 175 'add' 'i39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln805, label %.preheader77.preheader, label %l_max_inp_i39_begin" [kernel.cpp:805]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str83) nounwind" [kernel.cpp:805]   --->   Operation 177 'specloopname' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str83)" [kernel.cpp:805]   --->   Operation 178 'specregionbegin' 'tmp' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln807 = zext i4 %i39_0 to i64" [kernel.cpp:807]   --->   Operation 179 'zext' 'zext_ln807' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_46 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i39_0, i12 0)" [kernel.cpp:807]   --->   Operation 180 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln807_1 = zext i16 %tmp_46 to i17" [kernel.cpp:807]   --->   Operation 181 'zext' 'zext_ln807_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_47 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i39_0, i10 0)" [kernel.cpp:807]   --->   Operation 182 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln807_2 = zext i14 %tmp_47 to i17" [kernel.cpp:807]   --->   Operation 183 'zext' 'zext_ln807_2' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (2.07ns)   --->   "%sub_ln807 = sub i17 %zext_ln807_1, %zext_ln807_2" [kernel.cpp:807]   --->   Operation 184 'sub' 'sub_ln807' <Predicate = (!icmp_ln805)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%max_inp3_addr_1 = getelementptr inbounds [12 x float]* %max_inp3, i64 0, i64 %zext_ln807" [kernel.cpp:818]   --->   Operation 185 'getelementptr' 'max_inp3_addr_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:806]   --->   Operation 186 'br' <Predicate = (!icmp_ln805)> <Delay = 1.76>
ST_6 : Operation 187 [1/1] (1.76ns)   --->   "br label %.preheader77" [kernel.cpp:830]   --->   Operation 187 'br' <Predicate = (icmp_ln805)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 5.36>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%j38_0 = phi i12 [ 0, %l_max_inp_i39_begin ], [ %j38, %11 ]"   --->   Operation 188 'phi' 'j38_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (1.99ns)   --->   "%icmp_ln806 = icmp eq i12 %j38_0, -1024" [kernel.cpp:806]   --->   Operation 189 'icmp' 'icmp_ln806' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%empty_377 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 190 'speclooptripcount' 'empty_377' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (1.54ns)   --->   "%j38 = add i12 %j38_0, 1" [kernel.cpp:806]   --->   Operation 191 'add' 'j38' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln806, label %l_max_inp_i39_end, label %6" [kernel.cpp:806]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln807_3 = zext i12 %j38_0 to i17" [kernel.cpp:807]   --->   Operation 193 'zext' 'zext_ln807_3' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (2.10ns)   --->   "%add_ln807 = add i17 %sub_ln807, %zext_ln807_3" [kernel.cpp:807]   --->   Operation 194 'add' 'add_ln807' <Predicate = (!icmp_ln806)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln807 = sext i17 %add_ln807 to i64" [kernel.cpp:807]   --->   Operation 195 'sext' 'sext_ln807' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%v475_addr = getelementptr [36864 x float]* %v475, i64 0, i64 %sext_ln807" [kernel.cpp:807]   --->   Operation 196 'getelementptr' 'v475_addr' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 197 [2/2] (3.25ns)   --->   "%v490 = load float* %v475_addr, align 4" [kernel.cpp:807]   --->   Operation 197 'load' 'v490' <Predicate = (!icmp_ln806)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%empty_378 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str83, i32 %tmp)" [kernel.cpp:829]   --->   Operation 198 'specregionend' 'empty_378' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader78" [kernel.cpp:805]   --->   Operation 199 'br' <Predicate = (icmp_ln806)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 8.68>
ST_8 : Operation 200 [1/2] (3.25ns)   --->   "%v490 = load float* %v475_addr, align 4" [kernel.cpp:807]   --->   Operation 200 'load' 'v490' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_8 : Operation 201 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp oge float %v490, 0.000000e+00" [kernel.cpp:808]   --->   Operation 201 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [2/2] (2.32ns)   --->   "%v492 = load float* %max_inp3_addr_1, align 4" [kernel.cpp:818]   --->   Operation 202 'load' 'v492' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 7.75>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str84) nounwind" [kernel.cpp:806]   --->   Operation 203 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln808 = bitcast float %v490 to i32" [kernel.cpp:808]   --->   Operation 204 'bitcast' 'bitcast_ln808' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln808, i32 23, i32 30)" [kernel.cpp:808]   --->   Operation 205 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln808 = trunc i32 %bitcast_ln808 to i23" [kernel.cpp:808]   --->   Operation 206 'trunc' 'trunc_ln808' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (1.55ns)   --->   "%icmp_ln808 = icmp ne i8 %tmp_22, -1" [kernel.cpp:808]   --->   Operation 207 'icmp' 'icmp_ln808' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (2.44ns)   --->   "%icmp_ln808_1 = icmp eq i23 %trunc_ln808, 0" [kernel.cpp:808]   --->   Operation 208 'icmp' 'icmp_ln808_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln808)   --->   "%or_ln808 = or i1 %icmp_ln808_1, %icmp_ln808" [kernel.cpp:808]   --->   Operation 209 'or' 'or_ln808' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp oge float %v490, 0.000000e+00" [kernel.cpp:808]   --->   Operation 210 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln808 = and i1 %or_ln808, %tmp_23" [kernel.cpp:808]   --->   Operation 211 'and' 'and_ln808' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/2] (2.32ns)   --->   "%v492 = load float* %max_inp3_addr_1, align 4" [kernel.cpp:818]   --->   Operation 212 'load' 'v492' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %and_ln808, label %7, label %9" [kernel.cpp:809]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.99ns)   --->   "%xor_ln820 = xor i32 %bitcast_ln808, -2147483648" [kernel.cpp:820]   --->   Operation 214 'xor' 'xor_ln820' <Predicate = (!and_ln808)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%v498 = bitcast i32 %xor_ln820 to float" [kernel.cpp:820]   --->   Operation 215 'bitcast' 'v498' <Predicate = (!and_ln808)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln821 = bitcast float %v492 to i32" [kernel.cpp:821]   --->   Operation 216 'bitcast' 'bitcast_ln821' <Predicate = (!and_ln808)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln821, i32 23, i32 30)" [kernel.cpp:821]   --->   Operation 217 'partselect' 'tmp_26' <Predicate = (!and_ln808)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln821 = trunc i32 %bitcast_ln821 to i23" [kernel.cpp:821]   --->   Operation 218 'trunc' 'trunc_ln821' <Predicate = (!and_ln808)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln820, i32 23, i32 30)" [kernel.cpp:821]   --->   Operation 219 'partselect' 'tmp_27' <Predicate = (!and_ln808)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (1.55ns)   --->   "%icmp_ln821 = icmp ne i8 %tmp_26, -1" [kernel.cpp:821]   --->   Operation 220 'icmp' 'icmp_ln821' <Predicate = (!and_ln808)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (2.44ns)   --->   "%icmp_ln821_1 = icmp eq i23 %trunc_ln821, 0" [kernel.cpp:821]   --->   Operation 221 'icmp' 'icmp_ln821_1' <Predicate = (!and_ln808)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (1.55ns)   --->   "%icmp_ln821_2 = icmp ne i8 %tmp_27, -1" [kernel.cpp:821]   --->   Operation 222 'icmp' 'icmp_ln821_2' <Predicate = (!and_ln808)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [2/2] (5.43ns)   --->   "%tmp_28 = fcmp olt float %v492, %v498" [kernel.cpp:821]   --->   Operation 223 'fcmp' 'tmp_28' <Predicate = (!and_ln808)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln812 = bitcast float %v492 to i32" [kernel.cpp:812]   --->   Operation 224 'bitcast' 'bitcast_ln812' <Predicate = (and_ln808)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln812, i32 23, i32 30)" [kernel.cpp:812]   --->   Operation 225 'partselect' 'tmp_24' <Predicate = (and_ln808)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln812 = trunc i32 %bitcast_ln812 to i23" [kernel.cpp:812]   --->   Operation 226 'trunc' 'trunc_ln812' <Predicate = (and_ln808)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (1.55ns)   --->   "%icmp_ln812 = icmp ne i8 %tmp_24, -1" [kernel.cpp:812]   --->   Operation 227 'icmp' 'icmp_ln812' <Predicate = (and_ln808)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (2.44ns)   --->   "%icmp_ln812_1 = icmp eq i23 %trunc_ln812, 0" [kernel.cpp:812]   --->   Operation 228 'icmp' 'icmp_ln812_1' <Predicate = (and_ln808)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [2/2] (5.43ns)   --->   "%tmp_25 = fcmp olt float %v492, %v490" [kernel.cpp:812]   --->   Operation 229 'fcmp' 'tmp_25' <Predicate = (and_ln808)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.40>
ST_10 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node v499)   --->   "%or_ln821 = or i1 %icmp_ln821_1, %icmp_ln821" [kernel.cpp:821]   --->   Operation 230 'or' 'or_ln821' <Predicate = (!and_ln808)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node v499)   --->   "%or_ln821_1 = or i1 %icmp_ln808_1, %icmp_ln821_2" [kernel.cpp:821]   --->   Operation 231 'or' 'or_ln821_1' <Predicate = (!and_ln808)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node v499)   --->   "%and_ln821 = and i1 %or_ln821, %or_ln821_1" [kernel.cpp:821]   --->   Operation 232 'and' 'and_ln821' <Predicate = (!and_ln808)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/2] (5.43ns)   --->   "%tmp_28 = fcmp olt float %v492, %v498" [kernel.cpp:821]   --->   Operation 233 'fcmp' 'tmp_28' <Predicate = (!and_ln808)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.97ns) (out node of the LUT)   --->   "%v499 = and i1 %and_ln821, %tmp_28" [kernel.cpp:821]   --->   Operation 234 'and' 'v499' <Predicate = (!and_ln808)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %v499, label %10, label %._crit_edge82" [kernel.cpp:822]   --->   Operation 235 'br' <Predicate = (!and_ln808)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (2.32ns)   --->   "store float %v498, float* %max_inp3_addr_1, align 4" [kernel.cpp:825]   --->   Operation 236 'store' <Predicate = (!and_ln808 & v499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "br label %._crit_edge82" [kernel.cpp:826]   --->   Operation 237 'br' <Predicate = (!and_ln808 & v499)> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 238 'br' <Predicate = (!and_ln808)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node v494)   --->   "%or_ln812 = or i1 %icmp_ln812_1, %icmp_ln812" [kernel.cpp:812]   --->   Operation 239 'or' 'or_ln812' <Predicate = (and_ln808)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [1/2] (5.43ns)   --->   "%tmp_25 = fcmp olt float %v492, %v490" [kernel.cpp:812]   --->   Operation 240 'fcmp' 'tmp_25' <Predicate = (and_ln808)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%v494 = and i1 %or_ln812, %tmp_25" [kernel.cpp:812]   --->   Operation 241 'and' 'v494' <Predicate = (and_ln808)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %v494, label %8, label %._crit_edge" [kernel.cpp:813]   --->   Operation 242 'br' <Predicate = (and_ln808)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (2.32ns)   --->   "store float %v490, float* %max_inp3_addr_1, align 4" [kernel.cpp:815]   --->   Operation 243 'store' <Predicate = (and_ln808 & v494)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "br label %._crit_edge" [kernel.cpp:816]   --->   Operation 244 'br' <Predicate = (and_ln808 & v494)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "br label %11" [kernel.cpp:817]   --->   Operation 245 'br' <Predicate = (and_ln808)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:806]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 2.25>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%i40_0 = phi i10 [ %i40, %l_max_W_i40_end ], [ 0, %.preheader77.preheader ]"   --->   Operation 247 'phi' 'i40_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (1.77ns)   --->   "%icmp_ln830 = icmp eq i10 %i40_0, -256" [kernel.cpp:830]   --->   Operation 248 'icmp' 'icmp_ln830' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%empty_379 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 249 'speclooptripcount' 'empty_379' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (1.73ns)   --->   "%i40 = add i10 %i40_0, 1" [kernel.cpp:830]   --->   Operation 250 'add' 'i40' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %icmp_ln830, label %.preheader76.preheader, label %l_max_W_i40_begin" [kernel.cpp:830]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str85) nounwind" [kernel.cpp:830]   --->   Operation 252 'specloopname' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str85)" [kernel.cpp:830]   --->   Operation 253 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln832 = zext i10 %i40_0 to i64" [kernel.cpp:832]   --->   Operation 254 'zext' 'zext_ln832' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_48 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %i40_0, i12 0)" [kernel.cpp:832]   --->   Operation 255 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln832_1 = zext i22 %tmp_48 to i23" [kernel.cpp:832]   --->   Operation 256 'zext' 'zext_ln832_1' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_49 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i40_0, i10 0)" [kernel.cpp:832]   --->   Operation 257 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln832_2 = zext i20 %tmp_49 to i23" [kernel.cpp:832]   --->   Operation 258 'zext' 'zext_ln832_2' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (2.25ns)   --->   "%sub_ln832 = sub i23 %zext_ln832_1, %zext_ln832_2" [kernel.cpp:832]   --->   Operation 259 'sub' 'sub_ln832' <Predicate = (!icmp_ln830)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%max_W3_addr_1 = getelementptr inbounds [768 x float]* %max_W3, i64 0, i64 %zext_ln832" [kernel.cpp:843]   --->   Operation 260 'getelementptr' 'max_W3_addr_1' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (1.76ns)   --->   "br label %12" [kernel.cpp:831]   --->   Operation 261 'br' <Predicate = (!icmp_ln830)> <Delay = 1.76>
ST_11 : Operation 262 [1/1] (1.76ns)   --->   "br label %.preheader76" [kernel.cpp:855]   --->   Operation 262 'br' <Predicate = (icmp_ln830)> <Delay = 1.76>

State 12 <SV = 6> <Delay = 5.53>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%j39_0 = phi i12 [ 0, %l_max_W_i40_begin ], [ %j39, %18 ]"   --->   Operation 263 'phi' 'j39_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (1.99ns)   --->   "%icmp_ln831 = icmp eq i12 %j39_0, -1024" [kernel.cpp:831]   --->   Operation 264 'icmp' 'icmp_ln831' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%empty_380 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 265 'speclooptripcount' 'empty_380' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (1.54ns)   --->   "%j39 = add i12 %j39_0, 1" [kernel.cpp:831]   --->   Operation 266 'add' 'j39' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln831, label %l_max_W_i40_end, label %13" [kernel.cpp:831]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln832_3 = zext i12 %j39_0 to i23" [kernel.cpp:832]   --->   Operation 268 'zext' 'zext_ln832_3' <Predicate = (!icmp_ln831)> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (2.28ns)   --->   "%add_ln832 = add i23 %sub_ln832, %zext_ln832_3" [kernel.cpp:832]   --->   Operation 269 'add' 'add_ln832' <Predicate = (!icmp_ln831)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln832 = sext i23 %add_ln832 to i64" [kernel.cpp:832]   --->   Operation 270 'sext' 'sext_ln832' <Predicate = (!icmp_ln831)> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%v476_addr = getelementptr [2359296 x float]* %v476, i64 0, i64 %sext_ln832" [kernel.cpp:832]   --->   Operation 271 'getelementptr' 'v476_addr' <Predicate = (!icmp_ln831)> <Delay = 0.00>
ST_12 : Operation 272 [4/4] (3.25ns)   --->   "%v504 = load float* %v476_addr, align 4" [kernel.cpp:832]   --->   Operation 272 'load' 'v504' <Predicate = (!icmp_ln831)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%empty_381 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str85, i32 %tmp_s)" [kernel.cpp:854]   --->   Operation 273 'specregionend' 'empty_381' <Predicate = (icmp_ln831)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "br label %.preheader77" [kernel.cpp:830]   --->   Operation 274 'br' <Predicate = (icmp_ln831)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 3.25>
ST_13 : Operation 275 [3/4] (3.25ns)   --->   "%v504 = load float* %v476_addr, align 4" [kernel.cpp:832]   --->   Operation 275 'load' 'v504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 14 <SV = 8> <Delay = 3.25>
ST_14 : Operation 276 [2/4] (3.25ns)   --->   "%v504 = load float* %v476_addr, align 4" [kernel.cpp:832]   --->   Operation 276 'load' 'v504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 9> <Delay = 8.68>
ST_15 : Operation 277 [1/4] (3.25ns)   --->   "%v504 = load float* %v476_addr, align 4" [kernel.cpp:832]   --->   Operation 277 'load' 'v504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_15 : Operation 278 [2/2] (5.43ns)   --->   "%tmp_30 = fcmp oge float %v504, 0.000000e+00" [kernel.cpp:833]   --->   Operation 278 'fcmp' 'tmp_30' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 279 [2/2] (3.25ns)   --->   "%v506 = load float* %max_W3_addr_1, align 4" [kernel.cpp:843]   --->   Operation 279 'load' 'v506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 16 <SV = 10> <Delay = 8.68>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str86) nounwind" [kernel.cpp:831]   --->   Operation 280 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln833 = bitcast float %v504 to i32" [kernel.cpp:833]   --->   Operation 281 'bitcast' 'bitcast_ln833' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln833, i32 23, i32 30)" [kernel.cpp:833]   --->   Operation 282 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln833 = trunc i32 %bitcast_ln833 to i23" [kernel.cpp:833]   --->   Operation 283 'trunc' 'trunc_ln833' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (1.55ns)   --->   "%icmp_ln833 = icmp ne i8 %tmp_29, -1" [kernel.cpp:833]   --->   Operation 284 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/1] (2.44ns)   --->   "%icmp_ln833_7 = icmp eq i23 %trunc_ln833, 0" [kernel.cpp:833]   --->   Operation 285 'icmp' 'icmp_ln833_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln833)   --->   "%or_ln833 = or i1 %icmp_ln833_7, %icmp_ln833" [kernel.cpp:833]   --->   Operation 286 'or' 'or_ln833' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/2] (5.43ns)   --->   "%tmp_30 = fcmp oge float %v504, 0.000000e+00" [kernel.cpp:833]   --->   Operation 287 'fcmp' 'tmp_30' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln833 = and i1 %or_ln833, %tmp_30" [kernel.cpp:833]   --->   Operation 288 'and' 'and_ln833' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/2] (3.25ns)   --->   "%v506 = load float* %max_W3_addr_1, align 4" [kernel.cpp:843]   --->   Operation 289 'load' 'v506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %and_ln833, label %14, label %16" [kernel.cpp:834]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.99ns)   --->   "%xor_ln845 = xor i32 %bitcast_ln833, -2147483648" [kernel.cpp:845]   --->   Operation 291 'xor' 'xor_ln845' <Predicate = (!and_ln833)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%v512 = bitcast i32 %xor_ln845 to float" [kernel.cpp:845]   --->   Operation 292 'bitcast' 'v512' <Predicate = (!and_ln833)> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln846 = bitcast float %v506 to i32" [kernel.cpp:846]   --->   Operation 293 'bitcast' 'bitcast_ln846' <Predicate = (!and_ln833)> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln846, i32 23, i32 30)" [kernel.cpp:846]   --->   Operation 294 'partselect' 'tmp_33' <Predicate = (!and_ln833)> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln846 = trunc i32 %bitcast_ln846 to i23" [kernel.cpp:846]   --->   Operation 295 'trunc' 'trunc_ln846' <Predicate = (!and_ln833)> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln845, i32 23, i32 30)" [kernel.cpp:846]   --->   Operation 296 'partselect' 'tmp_34' <Predicate = (!and_ln833)> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (1.55ns)   --->   "%icmp_ln846 = icmp ne i8 %tmp_33, -1" [kernel.cpp:846]   --->   Operation 297 'icmp' 'icmp_ln846' <Predicate = (!and_ln833)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [1/1] (2.44ns)   --->   "%icmp_ln846_1 = icmp eq i23 %trunc_ln846, 0" [kernel.cpp:846]   --->   Operation 298 'icmp' 'icmp_ln846_1' <Predicate = (!and_ln833)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [1/1] (1.55ns)   --->   "%icmp_ln846_2 = icmp ne i8 %tmp_34, -1" [kernel.cpp:846]   --->   Operation 299 'icmp' 'icmp_ln846_2' <Predicate = (!and_ln833)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [2/2] (5.43ns)   --->   "%tmp_35 = fcmp olt float %v506, %v512" [kernel.cpp:846]   --->   Operation 300 'fcmp' 'tmp_35' <Predicate = (!and_ln833)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln837 = bitcast float %v506 to i32" [kernel.cpp:837]   --->   Operation 301 'bitcast' 'bitcast_ln837' <Predicate = (and_ln833)> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln837, i32 23, i32 30)" [kernel.cpp:837]   --->   Operation 302 'partselect' 'tmp_31' <Predicate = (and_ln833)> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln837 = trunc i32 %bitcast_ln837 to i23" [kernel.cpp:837]   --->   Operation 303 'trunc' 'trunc_ln837' <Predicate = (and_ln833)> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (1.55ns)   --->   "%icmp_ln837 = icmp ne i8 %tmp_31, -1" [kernel.cpp:837]   --->   Operation 304 'icmp' 'icmp_ln837' <Predicate = (and_ln833)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 305 [1/1] (2.44ns)   --->   "%icmp_ln837_1 = icmp eq i23 %trunc_ln837, 0" [kernel.cpp:837]   --->   Operation 305 'icmp' 'icmp_ln837_1' <Predicate = (and_ln833)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [2/2] (5.43ns)   --->   "%tmp_32 = fcmp olt float %v506, %v504" [kernel.cpp:837]   --->   Operation 306 'fcmp' 'tmp_32' <Predicate = (and_ln833)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 6.40>
ST_17 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node v513)   --->   "%or_ln846 = or i1 %icmp_ln846_1, %icmp_ln846" [kernel.cpp:846]   --->   Operation 307 'or' 'or_ln846' <Predicate = (!and_ln833)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node v513)   --->   "%or_ln846_1 = or i1 %icmp_ln833_7, %icmp_ln846_2" [kernel.cpp:846]   --->   Operation 308 'or' 'or_ln846_1' <Predicate = (!and_ln833)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node v513)   --->   "%and_ln846 = and i1 %or_ln846, %or_ln846_1" [kernel.cpp:846]   --->   Operation 309 'and' 'and_ln846' <Predicate = (!and_ln833)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/2] (5.43ns)   --->   "%tmp_35 = fcmp olt float %v506, %v512" [kernel.cpp:846]   --->   Operation 310 'fcmp' 'tmp_35' <Predicate = (!and_ln833)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%v513 = and i1 %and_ln846, %tmp_35" [kernel.cpp:846]   --->   Operation 311 'and' 'v513' <Predicate = (!and_ln833)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %v513, label %17, label %._crit_edge84" [kernel.cpp:847]   --->   Operation 312 'br' <Predicate = (!and_ln833)> <Delay = 0.00>
ST_17 : Operation 313 [1/1] (3.25ns)   --->   "store float %v512, float* %max_W3_addr_1, align 4" [kernel.cpp:850]   --->   Operation 313 'store' <Predicate = (!and_ln833 & v513)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "br label %._crit_edge84" [kernel.cpp:851]   --->   Operation 314 'br' <Predicate = (!and_ln833 & v513)> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 315 'br' <Predicate = (!and_ln833)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node v508)   --->   "%or_ln837 = or i1 %icmp_ln837_1, %icmp_ln837" [kernel.cpp:837]   --->   Operation 316 'or' 'or_ln837' <Predicate = (and_ln833)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 317 [1/2] (5.43ns)   --->   "%tmp_32 = fcmp olt float %v506, %v504" [kernel.cpp:837]   --->   Operation 317 'fcmp' 'tmp_32' <Predicate = (and_ln833)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 318 [1/1] (0.97ns) (out node of the LUT)   --->   "%v508 = and i1 %or_ln837, %tmp_32" [kernel.cpp:837]   --->   Operation 318 'and' 'v508' <Predicate = (and_ln833)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "br i1 %v508, label %15, label %._crit_edge83" [kernel.cpp:838]   --->   Operation 319 'br' <Predicate = (and_ln833)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (3.25ns)   --->   "store float %v504, float* %max_W3_addr_1, align 4" [kernel.cpp:840]   --->   Operation 320 'store' <Predicate = (and_ln833 & v508)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "br label %._crit_edge83" [kernel.cpp:841]   --->   Operation 321 'br' <Predicate = (and_ln833 & v508)> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "br label %18" [kernel.cpp:842]   --->   Operation 322 'br' <Predicate = (and_ln833)> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "br label %12" [kernel.cpp:831]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 2.32>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%i41_0 = phi i4 [ %i41, %l_inp_to_int_i41_end ], [ 0, %.preheader76.preheader ]"   --->   Operation 324 'phi' 'i41_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (1.30ns)   --->   "%icmp_ln855 = icmp eq i4 %i41_0, -4" [kernel.cpp:855]   --->   Operation 325 'icmp' 'icmp_ln855' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%empty_382 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 326 'speclooptripcount' 'empty_382' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (1.73ns)   --->   "%i41 = add i4 %i41_0, 1" [kernel.cpp:855]   --->   Operation 327 'add' 'i41' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %icmp_ln855, label %.preheader75.preheader, label %l_inp_to_int_i41_begin" [kernel.cpp:855]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln857 = zext i4 %i41_0 to i64" [kernel.cpp:857]   --->   Operation 329 'zext' 'zext_ln857' <Predicate = (!icmp_ln855)> <Delay = 0.00>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%max_inp3_addr_2 = getelementptr inbounds [12 x float]* %max_inp3, i64 0, i64 %zext_ln857" [kernel.cpp:859]   --->   Operation 330 'getelementptr' 'max_inp3_addr_2' <Predicate = (!icmp_ln855)> <Delay = 0.00>
ST_18 : Operation 331 [2/2] (2.32ns)   --->   "%v520 = load float* %max_inp3_addr_2, align 4" [kernel.cpp:859]   --->   Operation 331 'load' 'v520' <Predicate = (!icmp_ln855)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_18 : Operation 332 [1/1] (1.76ns)   --->   "br label %.preheader75" [kernel.cpp:865]   --->   Operation 332 'br' <Predicate = (icmp_ln855)> <Delay = 1.76>

State 19 <SV = 7> <Delay = 2.32>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str87) nounwind" [kernel.cpp:855]   --->   Operation 333 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str87)" [kernel.cpp:855]   --->   Operation 334 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_50 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i41_0, i12 0)" [kernel.cpp:857]   --->   Operation 335 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln857_1 = zext i16 %tmp_50 to i17" [kernel.cpp:857]   --->   Operation 336 'zext' 'zext_ln857_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_51 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i41_0, i10 0)" [kernel.cpp:857]   --->   Operation 337 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln857_2 = zext i14 %tmp_51 to i17" [kernel.cpp:857]   --->   Operation 338 'zext' 'zext_ln857_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (2.07ns)   --->   "%sub_ln857 = sub i17 %zext_ln857_1, %zext_ln857_2" [kernel.cpp:857]   --->   Operation 339 'sub' 'sub_ln857' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 340 [1/2] (2.32ns)   --->   "%v520 = load float* %max_inp3_addr_2, align 4" [kernel.cpp:859]   --->   Operation 340 'load' 'v520' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 341 [1/1] (1.76ns)   --->   "br label %19" [kernel.cpp:856]   --->   Operation 341 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 8> <Delay = 5.36>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%j40_0 = phi i12 [ 0, %l_inp_to_int_i41_begin ], [ %j40, %_ifconv ]"   --->   Operation 342 'phi' 'j40_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (1.99ns)   --->   "%icmp_ln856 = icmp eq i12 %j40_0, -1024" [kernel.cpp:856]   --->   Operation 343 'icmp' 'icmp_ln856' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 344 'speclooptripcount' 'empty_383' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (1.54ns)   --->   "%j40 = add i12 %j40_0, 1" [kernel.cpp:856]   --->   Operation 345 'add' 'j40' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "br i1 %icmp_ln856, label %l_inp_to_int_i41_end, label %_ifconv" [kernel.cpp:856]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln857_3 = zext i12 %j40_0 to i17" [kernel.cpp:857]   --->   Operation 347 'zext' 'zext_ln857_3' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (2.10ns)   --->   "%add_ln857 = add i17 %sub_ln857, %zext_ln857_3" [kernel.cpp:857]   --->   Operation 348 'add' 'add_ln857' <Predicate = (!icmp_ln856)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln857 = sext i17 %add_ln857 to i64" [kernel.cpp:857]   --->   Operation 349 'sext' 'sext_ln857' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%v475_addr_1 = getelementptr [36864 x float]* %v475, i64 0, i64 %sext_ln857" [kernel.cpp:857]   --->   Operation 350 'getelementptr' 'v475_addr_1' <Predicate = (!icmp_ln856)> <Delay = 0.00>
ST_20 : Operation 351 [2/2] (3.25ns)   --->   "%v518 = load float* %v475_addr_1, align 4" [kernel.cpp:858]   --->   Operation 351 'load' 'v518' <Predicate = (!icmp_ln856)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%empty_384 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str87, i32 %tmp_4)" [kernel.cpp:864]   --->   Operation 352 'specregionend' 'empty_384' <Predicate = (icmp_ln856)> <Delay = 0.00>
ST_20 : Operation 353 [1/1] (0.00ns)   --->   "br label %.preheader76" [kernel.cpp:855]   --->   Operation 353 'br' <Predicate = (icmp_ln856)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 3.25>
ST_21 : Operation 354 [1/2] (3.25ns)   --->   "%v518 = load float* %v475_addr_1, align 4" [kernel.cpp:858]   --->   Operation 354 'load' 'v518' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 22 <SV = 10> <Delay = 5.70>
ST_22 : Operation 355 [4/4] (5.70ns)   --->   "%v519 = fmul float %v518, 2.047000e+03" [kernel.cpp:858]   --->   Operation 355 'fmul' 'v519' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 5.70>
ST_23 : Operation 356 [3/4] (5.70ns)   --->   "%v519 = fmul float %v518, 2.047000e+03" [kernel.cpp:858]   --->   Operation 356 'fmul' 'v519' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 5.70>
ST_24 : Operation 357 [2/4] (5.70ns)   --->   "%v519 = fmul float %v518, 2.047000e+03" [kernel.cpp:858]   --->   Operation 357 'fmul' 'v519' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 5.70>
ST_25 : Operation 358 [1/4] (5.70ns)   --->   "%v519 = fmul float %v518, 2.047000e+03" [kernel.cpp:858]   --->   Operation 358 'fmul' 'v519' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 6.07>
ST_26 : Operation 359 [16/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 359 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 6.07>
ST_27 : Operation 360 [15/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 360 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 6.07>
ST_28 : Operation 361 [14/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 361 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 6.07>
ST_29 : Operation 362 [13/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 362 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 6.07>
ST_30 : Operation 363 [12/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 363 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 6.07>
ST_31 : Operation 364 [11/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 364 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 6.07>
ST_32 : Operation 365 [10/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 365 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 6.07>
ST_33 : Operation 366 [9/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 366 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 6.07>
ST_34 : Operation 367 [8/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 367 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 6.07>
ST_35 : Operation 368 [7/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 368 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.07>
ST_36 : Operation 369 [6/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 369 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.07>
ST_37 : Operation 370 [5/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 370 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 6.07>
ST_38 : Operation 371 [4/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 371 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 6.07>
ST_39 : Operation 372 [3/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 372 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 28> <Delay = 6.07>
ST_40 : Operation 373 [2/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 373 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 29> <Delay = 6.07>
ST_41 : Operation 374 [1/16] (6.07ns)   --->   "%v521 = fdiv float %v519, %v520" [kernel.cpp:860]   --->   Operation 374 'fdiv' 'v521' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 30> <Delay = 8.66>
ST_42 : Operation 375 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %v521 to i32" [kernel.cpp:861]   --->   Operation 375 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [kernel.cpp:861]   --->   Operation 376 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [kernel.cpp:861]   --->   Operation 377 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 378 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [kernel.cpp:861]   --->   Operation 378 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 379 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [kernel.cpp:861]   --->   Operation 379 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node v522_V_3)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [kernel.cpp:861]   --->   Operation 380 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 381 [1/1] (0.00ns)   --->   "%v522_V = trunc i32 %reg_V to i12" [kernel.cpp:861]   --->   Operation 381 'trunc' 'v522_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node v522_V_3)   --->   "%tmp_6 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [kernel.cpp:861]   --->   Operation 382 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 383 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [kernel.cpp:861]   --->   Operation 383 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 384 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [kernel.cpp:861]   --->   Operation 384 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node v522_V_3)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [kernel.cpp:861]   --->   Operation 385 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 386 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [kernel.cpp:861]   --->   Operation 386 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 387 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [kernel.cpp:861]   --->   Operation 387 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 388 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [kernel.cpp:861]   --->   Operation 388 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 389 [1/1] (1.82ns)   --->   "%sh_amt_4 = sub i9 0, %sh_amt" [kernel.cpp:861]   --->   Operation 389 'sub' 'sh_amt_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 390 [1/1] (1.66ns)   --->   "%icmp_ln295 = icmp slt i9 %sh_amt_4, 12" [kernel.cpp:861]   --->   Operation 390 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node v522_V_3)   --->   "%lshr_ln286 = lshr i24 %tmp_6, %sext_ln281" [kernel.cpp:861]   --->   Operation 391 'lshr' 'lshr_ln286' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node v522_V_3)   --->   "%v522_V_1 = trunc i24 %lshr_ln286 to i12" [kernel.cpp:861]   --->   Operation 392 'trunc' 'v522_V_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 393 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [kernel.cpp:861]   --->   Operation 393 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [kernel.cpp:861]   --->   Operation 394 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 395 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [kernel.cpp:861]   --->   Operation 395 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node v522_V_3)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [kernel.cpp:861]   --->   Operation 396 'and' 'and_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 397 [1/1] (4.20ns) (out node of the LUT)   --->   "%v522_V_3 = select i1 %and_ln285, i12 %v522_V_1, i12 0" [kernel.cpp:861]   --->   Operation 397 'select' 'v522_V_3' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [kernel.cpp:861]   --->   Operation 398 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [kernel.cpp:861]   --->   Operation 399 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 400 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [kernel.cpp:861]   --->   Operation 400 'and' 'and_ln295' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 31> <Delay = 7.78>
ST_43 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node v522_V_5)   --->   "%sext_ln294 = sext i9 %sh_amt_4 to i32" [kernel.cpp:861]   --->   Operation 401 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_43 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node v522_V_6)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [kernel.cpp:861]   --->   Operation 402 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node v522_V_6)   --->   "%select_ln288 = select i1 %tmp_42, i12 -1, i12 0" [kernel.cpp:861]   --->   Operation 403 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node v522_V_5)   --->   "%sext_ln294cast = trunc i32 %sext_ln294 to i12" [kernel.cpp:861]   --->   Operation 404 'trunc' 'sext_ln294cast' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_43 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node v522_V_5)   --->   "%shl_ln297 = shl i12 %v522_V, %sext_ln294cast" [kernel.cpp:861]   --->   Operation 405 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node v522_V_5)   --->   "%v522_V_4 = select i1 %and_ln295, i12 %shl_ln297, i12 %v522_V_3" [kernel.cpp:861]   --->   Operation 406 'select' 'v522_V_4' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 407 [1/1] (3.56ns) (out node of the LUT)   --->   "%v522_V_5 = select i1 %icmp_ln278, i12 0, i12 %v522_V_4" [kernel.cpp:861]   --->   Operation 407 'select' 'v522_V_5' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node v522_V_6)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [kernel.cpp:861]   --->   Operation 408 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node v522_V_6)   --->   "%and_ln285_4 = and i1 %and_ln284, %xor_ln285" [kernel.cpp:861]   --->   Operation 409 'and' 'and_ln285_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 410 [1/1] (0.99ns) (out node of the LUT)   --->   "%v522_V_6 = select i1 %and_ln285_4, i12 %select_ln288, i12 %v522_V_5" [kernel.cpp:861]   --->   Operation 410 'select' 'v522_V_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node v522_V_7)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [kernel.cpp:861]   --->   Operation 411 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node v522_V_7)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [kernel.cpp:861]   --->   Operation 412 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 413 [1/1] (0.97ns) (out node of the LUT)   --->   "%v522_V_7 = select i1 %and_ln282, i12 %v522_V, i12 %v522_V_6" [kernel.cpp:861]   --->   Operation 413 'select' 'v522_V_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 414 [1/1] (1.54ns)   --->   "%v522_V_8 = sub i12 0, %v522_V_7" [kernel.cpp:861]   --->   Operation 414 'sub' 'v522_V_8' <Predicate = (p_Result_73)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 415 [1/1] (0.69ns)   --->   "%v522_V_9 = select i1 %p_Result_73, i12 %v522_V_8, i12 %v522_V_7" [kernel.cpp:861]   --->   Operation 415 'select' 'v522_V_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 32> <Delay = 3.25>
ST_44 : Operation 416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str88) nounwind" [kernel.cpp:856]   --->   Operation 416 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 417 [1/1] (0.00ns)   --->   "%q_inp3_V_addr_1 = getelementptr [36864 x i12]* %q_inp3_V, i64 0, i64 %sext_ln857" [kernel.cpp:862]   --->   Operation 417 'getelementptr' 'q_inp3_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 418 [1/1] (3.25ns)   --->   "store i12 %v522_V_9, i12* %q_inp3_V_addr_1, align 2" [kernel.cpp:862]   --->   Operation 418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_44 : Operation 419 [1/1] (0.00ns)   --->   "br label %19" [kernel.cpp:856]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 7> <Delay = 3.25>
ST_45 : Operation 420 [1/1] (0.00ns)   --->   "%i42_0 = phi i10 [ %i42, %l_W_to_int_i42_end ], [ 0, %.preheader75.preheader ]"   --->   Operation 420 'phi' 'i42_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 421 [1/1] (1.77ns)   --->   "%icmp_ln865 = icmp eq i10 %i42_0, -256" [kernel.cpp:865]   --->   Operation 421 'icmp' 'icmp_ln865' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 422 [1/1] (0.00ns)   --->   "%empty_385 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 422 'speclooptripcount' 'empty_385' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 423 [1/1] (1.73ns)   --->   "%i42 = add i10 %i42_0, 1" [kernel.cpp:865]   --->   Operation 423 'add' 'i42' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %icmp_ln865, label %.preheader74.preheader, label %l_W_to_int_i42_begin" [kernel.cpp:865]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln867 = zext i10 %i42_0 to i64" [kernel.cpp:867]   --->   Operation 425 'zext' 'zext_ln867' <Predicate = (!icmp_ln865)> <Delay = 0.00>
ST_45 : Operation 426 [1/1] (0.00ns)   --->   "%max_W3_addr_2 = getelementptr inbounds [768 x float]* %max_W3, i64 0, i64 %zext_ln867" [kernel.cpp:869]   --->   Operation 426 'getelementptr' 'max_W3_addr_2' <Predicate = (!icmp_ln865)> <Delay = 0.00>
ST_45 : Operation 427 [2/2] (3.25ns)   --->   "%v527 = load float* %max_W3_addr_2, align 4" [kernel.cpp:869]   --->   Operation 427 'load' 'v527' <Predicate = (!icmp_ln865)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_45 : Operation 428 [1/1] (1.76ns)   --->   "br label %.preheader74" [kernel.cpp:875]   --->   Operation 428 'br' <Predicate = (icmp_ln865)> <Delay = 1.76>

State 46 <SV = 8> <Delay = 3.25>
ST_46 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str89) nounwind" [kernel.cpp:865]   --->   Operation 429 'specloopname' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str89)" [kernel.cpp:865]   --->   Operation 430 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_52 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %i42_0, i12 0)" [kernel.cpp:867]   --->   Operation 431 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln867_1 = zext i22 %tmp_52 to i23" [kernel.cpp:867]   --->   Operation 432 'zext' 'zext_ln867_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_53 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i42_0, i10 0)" [kernel.cpp:867]   --->   Operation 433 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln867_2 = zext i20 %tmp_53 to i23" [kernel.cpp:867]   --->   Operation 434 'zext' 'zext_ln867_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 435 [1/1] (2.25ns)   --->   "%sub_ln867 = sub i23 %zext_ln867_1, %zext_ln867_2" [kernel.cpp:867]   --->   Operation 435 'sub' 'sub_ln867' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 436 [1/2] (3.25ns)   --->   "%v527 = load float* %max_W3_addr_2, align 4" [kernel.cpp:869]   --->   Operation 436 'load' 'v527' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_46 : Operation 437 [1/1] (1.76ns)   --->   "br label %20" [kernel.cpp:866]   --->   Operation 437 'br' <Predicate = true> <Delay = 1.76>

State 47 <SV = 9> <Delay = 5.53>
ST_47 : Operation 438 [1/1] (0.00ns)   --->   "%j41_0 = phi i12 [ 0, %l_W_to_int_i42_begin ], [ %j41, %_ifconv24 ]"   --->   Operation 438 'phi' 'j41_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 439 [1/1] (1.99ns)   --->   "%icmp_ln866 = icmp eq i12 %j41_0, -1024" [kernel.cpp:866]   --->   Operation 439 'icmp' 'icmp_ln866' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 440 [1/1] (0.00ns)   --->   "%empty_386 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 440 'speclooptripcount' 'empty_386' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 441 [1/1] (1.54ns)   --->   "%j41 = add i12 %j41_0, 1" [kernel.cpp:866]   --->   Operation 441 'add' 'j41' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 442 [1/1] (0.00ns)   --->   "br i1 %icmp_ln866, label %l_W_to_int_i42_end, label %_ifconv24" [kernel.cpp:866]   --->   Operation 442 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln867_3 = zext i12 %j41_0 to i23" [kernel.cpp:867]   --->   Operation 443 'zext' 'zext_ln867_3' <Predicate = (!icmp_ln866)> <Delay = 0.00>
ST_47 : Operation 444 [1/1] (2.28ns)   --->   "%add_ln867 = add i23 %sub_ln867, %zext_ln867_3" [kernel.cpp:867]   --->   Operation 444 'add' 'add_ln867' <Predicate = (!icmp_ln866)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln867 = sext i23 %add_ln867 to i64" [kernel.cpp:867]   --->   Operation 445 'sext' 'sext_ln867' <Predicate = (!icmp_ln866)> <Delay = 0.00>
ST_47 : Operation 446 [1/1] (0.00ns)   --->   "%v476_addr_1 = getelementptr [2359296 x float]* %v476, i64 0, i64 %sext_ln867" [kernel.cpp:867]   --->   Operation 446 'getelementptr' 'v476_addr_1' <Predicate = (!icmp_ln866)> <Delay = 0.00>
ST_47 : Operation 447 [4/4] (3.25ns)   --->   "%v525 = load float* %v476_addr_1, align 4" [kernel.cpp:868]   --->   Operation 447 'load' 'v525' <Predicate = (!icmp_ln866)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_47 : Operation 448 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str89, i32 %tmp_5)" [kernel.cpp:874]   --->   Operation 448 'specregionend' 'empty_387' <Predicate = (icmp_ln866)> <Delay = 0.00>
ST_47 : Operation 449 [1/1] (0.00ns)   --->   "br label %.preheader75" [kernel.cpp:865]   --->   Operation 449 'br' <Predicate = (icmp_ln866)> <Delay = 0.00>

State 48 <SV = 10> <Delay = 3.25>
ST_48 : Operation 450 [3/4] (3.25ns)   --->   "%v525 = load float* %v476_addr_1, align 4" [kernel.cpp:868]   --->   Operation 450 'load' 'v525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 49 <SV = 11> <Delay = 3.25>
ST_49 : Operation 451 [2/4] (3.25ns)   --->   "%v525 = load float* %v476_addr_1, align 4" [kernel.cpp:868]   --->   Operation 451 'load' 'v525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 50 <SV = 12> <Delay = 3.25>
ST_50 : Operation 452 [1/4] (3.25ns)   --->   "%v525 = load float* %v476_addr_1, align 4" [kernel.cpp:868]   --->   Operation 452 'load' 'v525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 51 <SV = 13> <Delay = 5.70>
ST_51 : Operation 453 [4/4] (5.70ns)   --->   "%v526 = fmul float %v525, 2.047000e+03" [kernel.cpp:868]   --->   Operation 453 'fmul' 'v526' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 14> <Delay = 5.70>
ST_52 : Operation 454 [3/4] (5.70ns)   --->   "%v526 = fmul float %v525, 2.047000e+03" [kernel.cpp:868]   --->   Operation 454 'fmul' 'v526' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 15> <Delay = 5.70>
ST_53 : Operation 455 [2/4] (5.70ns)   --->   "%v526 = fmul float %v525, 2.047000e+03" [kernel.cpp:868]   --->   Operation 455 'fmul' 'v526' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 16> <Delay = 5.70>
ST_54 : Operation 456 [1/4] (5.70ns)   --->   "%v526 = fmul float %v525, 2.047000e+03" [kernel.cpp:868]   --->   Operation 456 'fmul' 'v526' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 17> <Delay = 6.07>
ST_55 : Operation 457 [16/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 457 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 18> <Delay = 6.07>
ST_56 : Operation 458 [15/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 458 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 19> <Delay = 6.07>
ST_57 : Operation 459 [14/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 459 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 20> <Delay = 6.07>
ST_58 : Operation 460 [13/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 460 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 21> <Delay = 6.07>
ST_59 : Operation 461 [12/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 461 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 22> <Delay = 6.07>
ST_60 : Operation 462 [11/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 462 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 23> <Delay = 6.07>
ST_61 : Operation 463 [10/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 463 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 24> <Delay = 6.07>
ST_62 : Operation 464 [9/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 464 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 25> <Delay = 6.07>
ST_63 : Operation 465 [8/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 465 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 26> <Delay = 6.07>
ST_64 : Operation 466 [7/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 466 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 27> <Delay = 6.07>
ST_65 : Operation 467 [6/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 467 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 28> <Delay = 6.07>
ST_66 : Operation 468 [5/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 468 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 29> <Delay = 6.07>
ST_67 : Operation 469 [4/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 469 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 30> <Delay = 6.07>
ST_68 : Operation 470 [3/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 470 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 31> <Delay = 6.07>
ST_69 : Operation 471 [2/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 471 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 32> <Delay = 6.07>
ST_70 : Operation 472 [1/16] (6.07ns)   --->   "%v528 = fdiv float %v526, %v527" [kernel.cpp:870]   --->   Operation 472 'fdiv' 'v528' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 33> <Delay = 8.66>
ST_71 : Operation 473 [1/1] (0.00ns)   --->   "%reg_V_2 = bitcast float %v528 to i32" [kernel.cpp:871]   --->   Operation 473 'bitcast' 'reg_V_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln262_2 = trunc i32 %reg_V_2 to i31" [kernel.cpp:871]   --->   Operation 474 'trunc' 'trunc_ln262_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 475 [1/1] (0.00ns)   --->   "%p_Result_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_2, i32 31)" [kernel.cpp:871]   --->   Operation 475 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 476 [1/1] (0.00ns)   --->   "%p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_2, i32 23, i32 30)" [kernel.cpp:871]   --->   Operation 476 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 477 [1/1] (0.00ns)   --->   "%exp_V_2 = zext i8 %p_Result_7 to i9" [kernel.cpp:871]   --->   Operation 477 'zext' 'exp_V_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node v529_V_3)   --->   "%trunc_ln270_2 = trunc i32 %reg_V_2 to i23" [kernel.cpp:871]   --->   Operation 478 'trunc' 'trunc_ln270_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 479 [1/1] (0.00ns)   --->   "%v529_V = trunc i32 %reg_V_2 to i12" [kernel.cpp:871]   --->   Operation 479 'trunc' 'v529_V' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node v529_V_3)   --->   "%tmp_8 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_2)" [kernel.cpp:871]   --->   Operation 480 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 481 [1/1] (2.47ns)   --->   "%icmp_ln278_2 = icmp eq i31 %trunc_ln262_2, 0" [kernel.cpp:871]   --->   Operation 481 'icmp' 'icmp_ln278_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 482 [1/1] (1.82ns)   --->   "%sh_amt_5 = sub i9 150, %exp_V_2" [kernel.cpp:871]   --->   Operation 482 'sub' 'sh_amt_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node v529_V_3)   --->   "%sext_ln281_2 = sext i9 %sh_amt_5 to i24" [kernel.cpp:871]   --->   Operation 483 'sext' 'sext_ln281_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 484 [1/1] (1.55ns)   --->   "%icmp_ln282_2 = icmp eq i8 %p_Result_7, -106" [kernel.cpp:871]   --->   Operation 484 'icmp' 'icmp_ln282_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 485 [1/1] (1.66ns)   --->   "%icmp_ln284_2 = icmp sgt i9 %sh_amt_5, 0" [kernel.cpp:871]   --->   Operation 485 'icmp' 'icmp_ln284_2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 486 [1/1] (1.66ns)   --->   "%icmp_ln285_2 = icmp slt i9 %sh_amt_5, 25" [kernel.cpp:871]   --->   Operation 486 'icmp' 'icmp_ln285_2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 487 [1/1] (1.82ns)   --->   "%sh_amt_6 = sub i9 0, %sh_amt_5" [kernel.cpp:871]   --->   Operation 487 'sub' 'sh_amt_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 488 [1/1] (1.66ns)   --->   "%icmp_ln295_2 = icmp slt i9 %sh_amt_6, 12" [kernel.cpp:871]   --->   Operation 488 'icmp' 'icmp_ln295_2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node v529_V_3)   --->   "%lshr_ln286_2 = lshr i24 %tmp_8, %sext_ln281_2" [kernel.cpp:871]   --->   Operation 489 'lshr' 'lshr_ln286_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node v529_V_3)   --->   "%v529_V_1 = trunc i24 %lshr_ln286_2 to i12" [kernel.cpp:871]   --->   Operation 490 'trunc' 'v529_V_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 491 [1/1] (0.97ns)   --->   "%or_ln282_2 = or i1 %icmp_ln278_2, %icmp_ln282_2" [kernel.cpp:871]   --->   Operation 491 'or' 'or_ln282_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%xor_ln282_2 = xor i1 %or_ln282_2, true" [kernel.cpp:871]   --->   Operation 492 'xor' 'xor_ln282_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 493 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %icmp_ln284_2, %xor_ln282_2" [kernel.cpp:871]   --->   Operation 493 'and' 'and_ln284_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node v529_V_3)   --->   "%and_ln285_5 = and i1 %and_ln284_2, %icmp_ln285_2" [kernel.cpp:871]   --->   Operation 494 'and' 'and_ln285_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 495 [1/1] (4.20ns) (out node of the LUT)   --->   "%v529_V_3 = select i1 %and_ln285_5, i12 %v529_V_1, i12 0" [kernel.cpp:871]   --->   Operation 495 'select' 'v529_V_3' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_2)   --->   "%or_ln284_2 = or i1 %or_ln282_2, %icmp_ln284_2" [kernel.cpp:871]   --->   Operation 496 'or' 'or_ln284_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_2)   --->   "%xor_ln284_2 = xor i1 %or_ln284_2, true" [kernel.cpp:871]   --->   Operation 497 'xor' 'xor_ln284_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 498 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_2 = and i1 %icmp_ln295_2, %xor_ln284_2" [kernel.cpp:871]   --->   Operation 498 'and' 'and_ln295_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 34> <Delay = 7.78>
ST_72 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node v529_V_5)   --->   "%sext_ln294_2 = sext i9 %sh_amt_6 to i32" [kernel.cpp:871]   --->   Operation 499 'sext' 'sext_ln294_2' <Predicate = (and_ln295_2 & !icmp_ln278_2)> <Delay = 0.00>
ST_72 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node v529_V_6)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_2, i32 31)" [kernel.cpp:871]   --->   Operation 500 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node v529_V_6)   --->   "%select_ln288_2 = select i1 %tmp_57, i12 -1, i12 0" [kernel.cpp:871]   --->   Operation 501 'select' 'select_ln288_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node v529_V_5)   --->   "%sext_ln294_2cast = trunc i32 %sext_ln294_2 to i12" [kernel.cpp:871]   --->   Operation 502 'trunc' 'sext_ln294_2cast' <Predicate = (and_ln295_2 & !icmp_ln278_2)> <Delay = 0.00>
ST_72 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node v529_V_5)   --->   "%shl_ln297_2 = shl i12 %v529_V, %sext_ln294_2cast" [kernel.cpp:871]   --->   Operation 503 'shl' 'shl_ln297_2' <Predicate = (and_ln295_2 & !icmp_ln278_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node v529_V_5)   --->   "%v529_V_4 = select i1 %and_ln295_2, i12 %shl_ln297_2, i12 %v529_V_3" [kernel.cpp:871]   --->   Operation 504 'select' 'v529_V_4' <Predicate = (!icmp_ln278_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 505 [1/1] (3.56ns) (out node of the LUT)   --->   "%v529_V_5 = select i1 %icmp_ln278_2, i12 0, i12 %v529_V_4" [kernel.cpp:871]   --->   Operation 505 'select' 'v529_V_5' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node v529_V_6)   --->   "%xor_ln285_2 = xor i1 %icmp_ln285_2, true" [kernel.cpp:871]   --->   Operation 506 'xor' 'xor_ln285_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node v529_V_6)   --->   "%and_ln285_6 = and i1 %and_ln284_2, %xor_ln285_2" [kernel.cpp:871]   --->   Operation 507 'and' 'and_ln285_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 508 [1/1] (0.99ns) (out node of the LUT)   --->   "%v529_V_6 = select i1 %and_ln285_6, i12 %select_ln288_2, i12 %v529_V_5" [kernel.cpp:871]   --->   Operation 508 'select' 'v529_V_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node v529_V_7)   --->   "%xor_ln278_2 = xor i1 %icmp_ln278_2, true" [kernel.cpp:871]   --->   Operation 509 'xor' 'xor_ln278_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node v529_V_7)   --->   "%and_ln282_2 = and i1 %icmp_ln282_2, %xor_ln278_2" [kernel.cpp:871]   --->   Operation 510 'and' 'and_ln282_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 511 [1/1] (0.97ns) (out node of the LUT)   --->   "%v529_V_7 = select i1 %and_ln282_2, i12 %v529_V, i12 %v529_V_6" [kernel.cpp:871]   --->   Operation 511 'select' 'v529_V_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 512 [1/1] (1.54ns)   --->   "%v529_V_8 = sub i12 0, %v529_V_7" [kernel.cpp:871]   --->   Operation 512 'sub' 'v529_V_8' <Predicate = (p_Result_74)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 513 [1/1] (0.69ns)   --->   "%v529_V_9 = select i1 %p_Result_74, i12 %v529_V_8, i12 %v529_V_7" [kernel.cpp:871]   --->   Operation 513 'select' 'v529_V_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 73 <SV = 35> <Delay = 3.25>
ST_73 : Operation 514 [1/1] (0.00ns)   --->   "%q_W3_V_addr_1 = getelementptr [2359296 x i12]* %q_W3_V, i64 0, i64 %sext_ln867" [kernel.cpp:872]   --->   Operation 514 'getelementptr' 'q_W3_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 515 [2/2] (3.25ns)   --->   "store i12 %v529_V_9, i12* %q_W3_V_addr_1, align 2" [kernel.cpp:872]   --->   Operation 515 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 74 <SV = 36> <Delay = 3.25>
ST_74 : Operation 516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str90) nounwind" [kernel.cpp:866]   --->   Operation 516 'specloopname' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 517 [1/2] (3.25ns)   --->   "store i12 %v529_V_9, i12* %q_W3_V_addr_1, align 2" [kernel.cpp:872]   --->   Operation 517 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_74 : Operation 518 [1/1] (0.00ns)   --->   "br label %20" [kernel.cpp:866]   --->   Operation 518 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 8> <Delay = 2.07>
ST_75 : Operation 519 [1/1] (0.00ns)   --->   "%i43_0 = phi i4 [ %i43, %l_gemm_i43_end ], [ 0, %.preheader74.preheader ]"   --->   Operation 519 'phi' 'i43_0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 520 [1/1] (1.30ns)   --->   "%icmp_ln875 = icmp eq i4 %i43_0, -4" [kernel.cpp:875]   --->   Operation 520 'icmp' 'icmp_ln875' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 521 [1/1] (0.00ns)   --->   "%empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 521 'speclooptripcount' 'empty_388' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 522 [1/1] (1.73ns)   --->   "%i43 = add i4 %i43_0, 1" [kernel.cpp:875]   --->   Operation 522 'add' 'i43' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %icmp_ln875, label %.preheader.preheader, label %l_gemm_i43_begin" [kernel.cpp:875]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 524 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str91) nounwind" [kernel.cpp:875]   --->   Operation 524 'specloopname' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_75 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str91)" [kernel.cpp:875]   --->   Operation 525 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_75 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_54 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i43_0, i12 0)" [kernel.cpp:878]   --->   Operation 526 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_75 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i16 %tmp_54 to i17" [kernel.cpp:878]   --->   Operation 527 'zext' 'zext_ln878' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_75 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_55 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i43_0, i10 0)" [kernel.cpp:878]   --->   Operation 528 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_75 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln878_1 = zext i14 %tmp_55 to i15" [kernel.cpp:878]   --->   Operation 529 'zext' 'zext_ln878_1' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_75 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln878_2 = zext i14 %tmp_55 to i17" [kernel.cpp:878]   --->   Operation 530 'zext' 'zext_ln878_2' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_75 : Operation 531 [1/1] (2.07ns)   --->   "%sub_ln878 = sub i17 %zext_ln878, %zext_ln878_2" [kernel.cpp:878]   --->   Operation 531 'sub' 'sub_ln878' <Predicate = (!icmp_ln875)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_56 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i43_0, i8 0)" [kernel.cpp:883]   --->   Operation 532 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_75 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln883 = zext i12 %tmp_56 to i15" [kernel.cpp:883]   --->   Operation 533 'zext' 'zext_ln883' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_75 : Operation 534 [1/1] (1.81ns)   --->   "%sub_ln883 = sub i15 %zext_ln878_1, %zext_ln883" [kernel.cpp:883]   --->   Operation 534 'sub' 'sub_ln883' <Predicate = (!icmp_ln875)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 535 [1/1] (1.76ns)   --->   "br label %21" [kernel.cpp:876]   --->   Operation 535 'br' <Predicate = (!icmp_ln875)> <Delay = 1.76>
ST_75 : Operation 536 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:890]   --->   Operation 536 'br' <Predicate = (icmp_ln875)> <Delay = 1.76>

State 76 <SV = 9> <Delay = 2.25>
ST_76 : Operation 537 [1/1] (0.00ns)   --->   "%j42_0 = phi i10 [ 0, %l_gemm_i43_begin ], [ %j42, %l_j42_end ]"   --->   Operation 537 'phi' 'j42_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 538 [1/1] (1.77ns)   --->   "%icmp_ln876 = icmp eq i10 %j42_0, -256" [kernel.cpp:876]   --->   Operation 538 'icmp' 'icmp_ln876' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 539 [1/1] (0.00ns)   --->   "%empty_389 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 539 'speclooptripcount' 'empty_389' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 540 [1/1] (1.73ns)   --->   "%j42 = add i10 %j42_0, 1" [kernel.cpp:876]   --->   Operation 540 'add' 'j42' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 541 [1/1] (0.00ns)   --->   "br i1 %icmp_ln876, label %l_gemm_i43_end, label %l_j42_begin" [kernel.cpp:876]   --->   Operation 541 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 542 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str92) nounwind" [kernel.cpp:876]   --->   Operation 542 'specloopname' <Predicate = (!icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str92)" [kernel.cpp:876]   --->   Operation 543 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i10 %j42_0 to i15" [kernel.cpp:879]   --->   Operation 544 'zext' 'zext_ln879' <Predicate = (!icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_60 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %j42_0, i12 0)" [kernel.cpp:879]   --->   Operation 545 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln879_1 = zext i22 %tmp_60 to i23" [kernel.cpp:879]   --->   Operation 546 'zext' 'zext_ln879_1' <Predicate = (!icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_61 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j42_0, i10 0)" [kernel.cpp:879]   --->   Operation 547 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln879_2 = zext i20 %tmp_61 to i23" [kernel.cpp:879]   --->   Operation 548 'zext' 'zext_ln879_2' <Predicate = (!icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 549 [1/1] (2.25ns)   --->   "%sub_ln879 = sub i23 %zext_ln879_1, %zext_ln879_2" [kernel.cpp:879]   --->   Operation 549 'sub' 'sub_ln879' <Predicate = (!icmp_ln876)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 550 [1/1] (1.94ns)   --->   "%add_ln883 = add i15 %sub_ln883, %zext_ln879" [kernel.cpp:883]   --->   Operation 550 'add' 'add_ln883' <Predicate = (!icmp_ln876)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln883 = sext i15 %add_ln883 to i64" [kernel.cpp:883]   --->   Operation 551 'sext' 'sext_ln883' <Predicate = (!icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 552 [1/1] (0.00ns)   --->   "%q_outp5_addr_1 = getelementptr [9216 x i32]* %q_outp5, i64 0, i64 %sext_ln883" [kernel.cpp:883]   --->   Operation 552 'getelementptr' 'q_outp5_addr_1' <Predicate = (!icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 553 [1/1] (1.76ns)   --->   "br label %22" [kernel.cpp:877]   --->   Operation 553 'br' <Predicate = (!icmp_ln876)> <Delay = 1.76>
ST_76 : Operation 554 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str91, i32 %tmp_7)" [kernel.cpp:889]   --->   Operation 554 'specregionend' 'empty_392' <Predicate = (icmp_ln876)> <Delay = 0.00>
ST_76 : Operation 555 [1/1] (0.00ns)   --->   "br label %.preheader74" [kernel.cpp:875]   --->   Operation 555 'br' <Predicate = (icmp_ln876)> <Delay = 0.00>

State 77 <SV = 10> <Delay = 5.53>
ST_77 : Operation 556 [1/1] (0.00ns)   --->   "%k5_0 = phi i12 [ 0, %l_j42_begin ], [ %k5, %23 ]"   --->   Operation 556 'phi' 'k5_0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 557 [1/1] (1.99ns)   --->   "%icmp_ln877 = icmp eq i12 %k5_0, -1024" [kernel.cpp:877]   --->   Operation 557 'icmp' 'icmp_ln877' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 558 [1/1] (0.00ns)   --->   "%empty_390 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 558 'speclooptripcount' 'empty_390' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 559 [1/1] (1.54ns)   --->   "%k5 = add i12 %k5_0, 1" [kernel.cpp:877]   --->   Operation 559 'add' 'k5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 560 [1/1] (0.00ns)   --->   "br i1 %icmp_ln877, label %l_j42_end, label %23" [kernel.cpp:877]   --->   Operation 560 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln878_3 = zext i12 %k5_0 to i23" [kernel.cpp:878]   --->   Operation 561 'zext' 'zext_ln878_3' <Predicate = (!icmp_ln877)> <Delay = 0.00>
ST_77 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln878_4 = zext i12 %k5_0 to i17" [kernel.cpp:878]   --->   Operation 562 'zext' 'zext_ln878_4' <Predicate = (!icmp_ln877)> <Delay = 0.00>
ST_77 : Operation 563 [1/1] (2.10ns)   --->   "%add_ln878 = add i17 %sub_ln878, %zext_ln878_4" [kernel.cpp:878]   --->   Operation 563 'add' 'add_ln878' <Predicate = (!icmp_ln877)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln878 = sext i17 %add_ln878 to i64" [kernel.cpp:878]   --->   Operation 564 'sext' 'sext_ln878' <Predicate = (!icmp_ln877)> <Delay = 0.00>
ST_77 : Operation 565 [1/1] (0.00ns)   --->   "%q_inp3_V_addr = getelementptr [36864 x i12]* %q_inp3_V, i64 0, i64 %sext_ln878" [kernel.cpp:878]   --->   Operation 565 'getelementptr' 'q_inp3_V_addr' <Predicate = (!icmp_ln877)> <Delay = 0.00>
ST_77 : Operation 566 [1/1] (2.28ns)   --->   "%add_ln879 = add i23 %sub_ln879, %zext_ln878_3" [kernel.cpp:879]   --->   Operation 566 'add' 'add_ln879' <Predicate = (!icmp_ln877)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln879 = sext i23 %add_ln879 to i64" [kernel.cpp:879]   --->   Operation 567 'sext' 'sext_ln879' <Predicate = (!icmp_ln877)> <Delay = 0.00>
ST_77 : Operation 568 [1/1] (0.00ns)   --->   "%q_W3_V_addr = getelementptr [2359296 x i12]* %q_W3_V, i64 0, i64 %sext_ln879" [kernel.cpp:879]   --->   Operation 568 'getelementptr' 'q_W3_V_addr' <Predicate = (!icmp_ln877)> <Delay = 0.00>
ST_77 : Operation 569 [2/2] (3.25ns)   --->   "%v533_V = load i12* %q_inp3_V_addr, align 2" [kernel.cpp:878]   --->   Operation 569 'load' 'v533_V' <Predicate = (!icmp_ln877)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_77 : Operation 570 [4/4] (3.25ns)   --->   "%v534_V = load i12* %q_W3_V_addr, align 2" [kernel.cpp:879]   --->   Operation 570 'load' 'v534_V' <Predicate = (!icmp_ln877)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_77 : Operation 571 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str92, i32 %tmp_10)" [kernel.cpp:888]   --->   Operation 571 'specregionend' 'empty_391' <Predicate = (icmp_ln877)> <Delay = 0.00>
ST_77 : Operation 572 [1/1] (0.00ns)   --->   "br label %21" [kernel.cpp:876]   --->   Operation 572 'br' <Predicate = (icmp_ln877)> <Delay = 0.00>

State 78 <SV = 11> <Delay = 3.25>
ST_78 : Operation 573 [1/2] (3.25ns)   --->   "%v533_V = load i12* %q_inp3_V_addr, align 2" [kernel.cpp:878]   --->   Operation 573 'load' 'v533_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_78 : Operation 574 [3/4] (3.25ns)   --->   "%v534_V = load i12* %q_W3_V_addr, align 2" [kernel.cpp:879]   --->   Operation 574 'load' 'v534_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 79 <SV = 12> <Delay = 3.25>
ST_79 : Operation 575 [2/4] (3.25ns)   --->   "%v534_V = load i12* %q_W3_V_addr, align 2" [kernel.cpp:879]   --->   Operation 575 'load' 'v534_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_79 : Operation 576 [2/2] (3.25ns)   --->   "%v538 = load i32* %q_outp5_addr_1, align 4" [kernel.cpp:883]   --->   Operation 576 'load' 'v538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 80 <SV = 13> <Delay = 3.25>
ST_80 : Operation 577 [1/4] (3.25ns)   --->   "%v534_V = load i12* %q_W3_V_addr, align 2" [kernel.cpp:879]   --->   Operation 577 'load' 'v534_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_80 : Operation 578 [1/2] (3.25ns)   --->   "%v538 = load i32* %q_outp5_addr_1, align 4" [kernel.cpp:883]   --->   Operation 578 'load' 'v538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 81 <SV = 14> <Delay = 9.63>
ST_81 : Operation 579 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str93) nounwind" [kernel.cpp:877]   --->   Operation 579 'specloopname' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i12 %v533_V to i24" [kernel.cpp:882]   --->   Operation 580 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i12 %v534_V to i24" [kernel.cpp:882]   --->   Operation 581 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 582 [1/1] (3.36ns) (grouped into DSP with root node v540)   --->   "%v537_V = mul i24 %sext_ln68_2, %sext_ln68" [kernel.cpp:882]   --->   Operation 582 'mul' 'v537_V' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 583 [1/1] (0.00ns) (grouped into DSP with root node v540)   --->   "%v539 = sext i24 %v537_V to i32" [kernel.cpp:884]   --->   Operation 583 'sext' 'v539' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 584 [1/1] (3.02ns) (root node of the DSP)   --->   "%v540 = add nsw i32 %v539, %v538" [kernel.cpp:885]   --->   Operation 584 'add' 'v540' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 585 [1/1] (3.25ns)   --->   "store i32 %v540, i32* %q_outp5_addr_1, align 4" [kernel.cpp:886]   --->   Operation 585 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_81 : Operation 586 [1/1] (0.00ns)   --->   "br label %22" [kernel.cpp:877]   --->   Operation 586 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 9> <Delay = 2.32>
ST_82 : Operation 587 [1/1] (0.00ns)   --->   "%i44_0 = phi i4 [ %i44, %l_outp_to_float_bias_i44_end ], [ 0, %.preheader.preheader ]"   --->   Operation 587 'phi' 'i44_0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 588 [1/1] (1.30ns)   --->   "%icmp_ln890 = icmp eq i4 %i44_0, -4" [kernel.cpp:890]   --->   Operation 588 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 589 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 589 'speclooptripcount' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 590 [1/1] (1.73ns)   --->   "%i44 = add i4 %i44_0, 1" [kernel.cpp:890]   --->   Operation 590 'add' 'i44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 591 [1/1] (0.00ns)   --->   "br i1 %icmp_ln890, label %26, label %l_outp_to_float_bias_i44_begin" [kernel.cpp:890]   --->   Operation 591 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln892 = zext i4 %i44_0 to i64" [kernel.cpp:892]   --->   Operation 592 'zext' 'zext_ln892' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_82 : Operation 593 [1/1] (0.00ns)   --->   "%max_inp3_addr_3 = getelementptr inbounds [12 x float]* %max_inp3, i64 0, i64 %zext_ln892" [kernel.cpp:893]   --->   Operation 593 'getelementptr' 'max_inp3_addr_3' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_82 : Operation 594 [2/2] (2.32ns)   --->   "%v544 = load float* %max_inp3_addr_3, align 4" [kernel.cpp:893]   --->   Operation 594 'load' 'v544' <Predicate = (!icmp_ln890)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_82 : Operation 595 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:904]   --->   Operation 595 'ret' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 83 <SV = 10> <Delay = 2.32>
ST_83 : Operation 596 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str94) nounwind" [kernel.cpp:890]   --->   Operation 596 'specloopname' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str94)" [kernel.cpp:890]   --->   Operation 597 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_58 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i44_0, i10 0)" [kernel.cpp:901]   --->   Operation 598 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln901 = zext i14 %tmp_58 to i15" [kernel.cpp:901]   --->   Operation 599 'zext' 'zext_ln901' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_59 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i44_0, i8 0)" [kernel.cpp:901]   --->   Operation 600 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln901_1 = zext i12 %tmp_59 to i15" [kernel.cpp:901]   --->   Operation 601 'zext' 'zext_ln901_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 602 [1/1] (1.81ns)   --->   "%sub_ln901 = sub i15 %zext_ln901, %zext_ln901_1" [kernel.cpp:901]   --->   Operation 602 'sub' 'sub_ln901' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 603 [1/2] (2.32ns)   --->   "%v544 = load float* %max_inp3_addr_3, align 4" [kernel.cpp:893]   --->   Operation 603 'load' 'v544' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_83 : Operation 604 [1/1] (1.76ns)   --->   "br label %24" [kernel.cpp:891]   --->   Operation 604 'br' <Predicate = true> <Delay = 1.76>

State 84 <SV = 11> <Delay = 5.19>
ST_84 : Operation 605 [1/1] (0.00ns)   --->   "%j43_0 = phi i10 [ 0, %l_outp_to_float_bias_i44_begin ], [ %j43, %25 ]"   --->   Operation 605 'phi' 'j43_0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 606 [1/1] (1.77ns)   --->   "%icmp_ln891 = icmp eq i10 %j43_0, -256" [kernel.cpp:891]   --->   Operation 606 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 607 [1/1] (0.00ns)   --->   "%empty_394 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 607 'speclooptripcount' 'empty_394' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 608 [1/1] (1.73ns)   --->   "%j43 = add i10 %j43_0, 1" [kernel.cpp:891]   --->   Operation 608 'add' 'j43' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 609 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %l_outp_to_float_bias_i44_end, label %25" [kernel.cpp:891]   --->   Operation 609 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln901_2 = zext i10 %j43_0 to i15" [kernel.cpp:901]   --->   Operation 610 'zext' 'zext_ln901_2' <Predicate = (!icmp_ln891)> <Delay = 0.00>
ST_84 : Operation 611 [1/1] (1.94ns)   --->   "%add_ln901 = add i15 %sub_ln901, %zext_ln901_2" [kernel.cpp:901]   --->   Operation 611 'add' 'add_ln901' <Predicate = (!icmp_ln891)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln901 = sext i15 %add_ln901 to i64" [kernel.cpp:901]   --->   Operation 612 'sext' 'sext_ln901' <Predicate = (!icmp_ln891)> <Delay = 0.00>
ST_84 : Operation 613 [1/1] (0.00ns)   --->   "%q_outp5_addr_2 = getelementptr [9216 x i32]* %q_outp5, i64 0, i64 %sext_ln901" [kernel.cpp:892]   --->   Operation 613 'getelementptr' 'q_outp5_addr_2' <Predicate = (!icmp_ln891)> <Delay = 0.00>
ST_84 : Operation 614 [2/2] (3.25ns)   --->   "%v543 = load i32* %q_outp5_addr_2, align 4" [kernel.cpp:892]   --->   Operation 614 'load' 'v543' <Predicate = (!icmp_ln891)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_84 : Operation 615 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str94, i32 %tmp_9)" [kernel.cpp:903]   --->   Operation 615 'specregionend' 'empty_395' <Predicate = (icmp_ln891)> <Delay = 0.00>
ST_84 : Operation 616 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:890]   --->   Operation 616 'br' <Predicate = (icmp_ln891)> <Delay = 0.00>

State 85 <SV = 12> <Delay = 3.25>
ST_85 : Operation 617 [1/2] (3.25ns)   --->   "%v543 = load i32* %q_outp5_addr_2, align 4" [kernel.cpp:892]   --->   Operation 617 'load' 'v543' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 86 <SV = 13> <Delay = 6.41>
ST_86 : Operation 618 [6/6] (6.41ns)   --->   "%v545 = sitofp i32 %v543 to float" [kernel.cpp:894]   --->   Operation 618 'sitofp' 'v545' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 14> <Delay = 6.41>
ST_87 : Operation 619 [5/6] (6.41ns)   --->   "%v545 = sitofp i32 %v543 to float" [kernel.cpp:894]   --->   Operation 619 'sitofp' 'v545' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 15> <Delay = 6.41>
ST_88 : Operation 620 [4/6] (6.41ns)   --->   "%v545 = sitofp i32 %v543 to float" [kernel.cpp:894]   --->   Operation 620 'sitofp' 'v545' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 16> <Delay = 6.41>
ST_89 : Operation 621 [3/6] (6.41ns)   --->   "%v545 = sitofp i32 %v543 to float" [kernel.cpp:894]   --->   Operation 621 'sitofp' 'v545' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 17> <Delay = 6.41>
ST_90 : Operation 622 [2/6] (6.41ns)   --->   "%v545 = sitofp i32 %v543 to float" [kernel.cpp:894]   --->   Operation 622 'sitofp' 'v545' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 18> <Delay = 6.41>
ST_91 : Operation 623 [1/6] (6.41ns)   --->   "%v545 = sitofp i32 %v543 to float" [kernel.cpp:894]   --->   Operation 623 'sitofp' 'v545' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 19> <Delay = 5.70>
ST_92 : Operation 624 [4/4] (5.70ns)   --->   "%v546 = fmul float %v545, %v544" [kernel.cpp:895]   --->   Operation 624 'fmul' 'v546' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 20> <Delay = 5.70>
ST_93 : Operation 625 [3/4] (5.70ns)   --->   "%v546 = fmul float %v545, %v544" [kernel.cpp:895]   --->   Operation 625 'fmul' 'v546' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 21> <Delay = 5.70>
ST_94 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln892_1 = zext i10 %j43_0 to i64" [kernel.cpp:892]   --->   Operation 626 'zext' 'zext_ln892_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 627 [2/4] (5.70ns)   --->   "%v546 = fmul float %v545, %v544" [kernel.cpp:895]   --->   Operation 627 'fmul' 'v546' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 628 [1/1] (0.00ns)   --->   "%max_W3_addr_3 = getelementptr inbounds [768 x float]* %max_W3, i64 0, i64 %zext_ln892_1" [kernel.cpp:896]   --->   Operation 628 'getelementptr' 'max_W3_addr_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 629 [2/2] (3.25ns)   --->   "%v547 = load float* %max_W3_addr_3, align 4" [kernel.cpp:896]   --->   Operation 629 'load' 'v547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_94 : Operation 630 [1/1] (0.00ns)   --->   "%v477_addr = getelementptr [768 x float]* %v477, i64 0, i64 %zext_ln892_1" [kernel.cpp:899]   --->   Operation 630 'getelementptr' 'v477_addr' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 631 [2/2] (3.25ns)   --->   "%v550 = load float* %v477_addr, align 4" [kernel.cpp:899]   --->   Operation 631 'load' 'v550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 95 <SV = 22> <Delay = 5.70>
ST_95 : Operation 632 [1/4] (5.70ns)   --->   "%v546 = fmul float %v545, %v544" [kernel.cpp:895]   --->   Operation 632 'fmul' 'v546' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 633 [1/2] (3.25ns)   --->   "%v547 = load float* %max_W3_addr_3, align 4" [kernel.cpp:896]   --->   Operation 633 'load' 'v547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_95 : Operation 634 [1/2] (3.25ns)   --->   "%v550 = load float* %v477_addr, align 4" [kernel.cpp:899]   --->   Operation 634 'load' 'v550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 96 <SV = 23> <Delay = 5.70>
ST_96 : Operation 635 [4/4] (5.70ns)   --->   "%v548 = fmul float %v546, %v547" [kernel.cpp:898]   --->   Operation 635 'fmul' 'v548' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 24> <Delay = 5.70>
ST_97 : Operation 636 [3/4] (5.70ns)   --->   "%v548 = fmul float %v546, %v547" [kernel.cpp:898]   --->   Operation 636 'fmul' 'v548' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 25> <Delay = 5.70>
ST_98 : Operation 637 [2/4] (5.70ns)   --->   "%v548 = fmul float %v546, %v547" [kernel.cpp:898]   --->   Operation 637 'fmul' 'v548' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 26> <Delay = 5.70>
ST_99 : Operation 638 [1/4] (5.70ns)   --->   "%v548 = fmul float %v546, %v547" [kernel.cpp:898]   --->   Operation 638 'fmul' 'v548' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 27> <Delay = 6.07>
ST_100 : Operation 639 [16/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 639 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 28> <Delay = 6.07>
ST_101 : Operation 640 [15/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 640 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 29> <Delay = 6.07>
ST_102 : Operation 641 [14/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 641 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 30> <Delay = 6.07>
ST_103 : Operation 642 [13/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 642 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 31> <Delay = 6.07>
ST_104 : Operation 643 [12/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 643 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 32> <Delay = 6.07>
ST_105 : Operation 644 [11/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 644 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 33> <Delay = 6.07>
ST_106 : Operation 645 [10/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 645 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 34> <Delay = 6.07>
ST_107 : Operation 646 [9/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 646 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 35> <Delay = 6.07>
ST_108 : Operation 647 [8/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 647 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 36> <Delay = 6.07>
ST_109 : Operation 648 [7/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 648 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 37> <Delay = 6.07>
ST_110 : Operation 649 [6/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 649 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 38> <Delay = 6.07>
ST_111 : Operation 650 [5/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 650 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 39> <Delay = 6.07>
ST_112 : Operation 651 [4/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 651 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 40> <Delay = 6.07>
ST_113 : Operation 652 [3/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 652 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 41> <Delay = 6.07>
ST_114 : Operation 653 [2/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 653 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 42> <Delay = 6.07>
ST_115 : Operation 654 [1/16] (6.07ns)   --->   "%v549 = fdiv float %v548, 4.190209e+06" [kernel.cpp:898]   --->   Operation 654 'fdiv' 'v549' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 43> <Delay = 7.25>
ST_116 : Operation 655 [5/5] (7.25ns)   --->   "%v551 = fadd float %v549, %v550" [kernel.cpp:900]   --->   Operation 655 'fadd' 'v551' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 44> <Delay = 7.25>
ST_117 : Operation 656 [4/5] (7.25ns)   --->   "%v551 = fadd float %v549, %v550" [kernel.cpp:900]   --->   Operation 656 'fadd' 'v551' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 45> <Delay = 7.25>
ST_118 : Operation 657 [3/5] (7.25ns)   --->   "%v551 = fadd float %v549, %v550" [kernel.cpp:900]   --->   Operation 657 'fadd' 'v551' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 46> <Delay = 7.25>
ST_119 : Operation 658 [2/5] (7.25ns)   --->   "%v551 = fadd float %v549, %v550" [kernel.cpp:900]   --->   Operation 658 'fadd' 'v551' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 47> <Delay = 7.25>
ST_120 : Operation 659 [1/5] (7.25ns)   --->   "%v551 = fadd float %v549, %v550" [kernel.cpp:900]   --->   Operation 659 'fadd' 'v551' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 48> <Delay = 3.25>
ST_121 : Operation 660 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str95) nounwind" [kernel.cpp:891]   --->   Operation 660 'specloopname' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 661 [1/1] (0.00ns)   --->   "%v478_addr = getelementptr [9216 x float]* %v478, i64 0, i64 %sext_ln901" [kernel.cpp:901]   --->   Operation 661 'getelementptr' 'v478_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 662 [1/1] (3.25ns)   --->   "store float %v551, float* %v478_addr, align 4" [kernel.cpp:901]   --->   Operation 662 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_121 : Operation 663 [1/1] (0.00ns)   --->   "br label %24" [kernel.cpp:891]   --->   Operation 663 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v480') with incoming values : ('v480', kernel.cpp:790) [12]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v480') with incoming values : ('v480', kernel.cpp:790) [12]  (0 ns)
	'getelementptr' operation ('max_inp3_addr', kernel.cpp:791) [19]  (0 ns)
	'store' operation ('store_ln791', kernel.cpp:791) of constant 0 on array 'max_inp3', kernel.cpp:789 [20]  (2.32 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v482') with incoming values : ('v482', kernel.cpp:794) [25]  (0 ns)
	'getelementptr' operation ('max_W3_addr', kernel.cpp:795) [32]  (0 ns)
	'store' operation ('store_ln795', kernel.cpp:795) of constant 0 on array 'max_W3', kernel.cpp:793 [33]  (3.25 ns)

 <State 4>: 1.81ns
The critical path consists of the following:
	'phi' operation ('v486') with incoming values : ('v486', kernel.cpp:800) [38]  (0 ns)
	'sub' operation ('sub_ln802', kernel.cpp:802) [48]  (1.81 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v487') with incoming values : ('v487', kernel.cpp:801) [51]  (0 ns)
	'add' operation ('add_ln802', kernel.cpp:802) [58]  (1.94 ns)
	'getelementptr' operation ('q_outp5_addr', kernel.cpp:802) [60]  (0 ns)
	'store' operation ('store_ln802', kernel.cpp:802) of constant 0 on array 'q_outp5', kernel.cpp:799 [61]  (3.25 ns)

 <State 6>: 2.08ns
The critical path consists of the following:
	'phi' operation ('i39') with incoming values : ('i39', kernel.cpp:805) [68]  (0 ns)
	'sub' operation ('sub_ln807', kernel.cpp:807) [81]  (2.08 ns)

 <State 7>: 5.36ns
The critical path consists of the following:
	'phi' operation ('j38') with incoming values : ('j38', kernel.cpp:806) [85]  (0 ns)
	'add' operation ('add_ln807', kernel.cpp:807) [93]  (2.11 ns)
	'getelementptr' operation ('v475_addr', kernel.cpp:807) [95]  (0 ns)
	'load' operation ('v490', kernel.cpp:807) on array 'v475' [96]  (3.25 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('v490', kernel.cpp:807) on array 'v475' [96]  (3.25 ns)
	'fcmp' operation ('tmp_23', kernel.cpp:808) [103]  (5.43 ns)

 <State 9>: 7.75ns
The critical path consists of the following:
	'load' operation ('v496', kernel.cpp:818) on array 'max_inp3', kernel.cpp:789 [105]  (2.32 ns)
	'fcmp' operation ('tmp_25', kernel.cpp:812) [135]  (5.43 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', kernel.cpp:821) [120]  (5.43 ns)
	'and' operation ('v499', kernel.cpp:821) [121]  (0.978 ns)

 <State 11>: 2.26ns
The critical path consists of the following:
	'phi' operation ('i40') with incoming values : ('i40', kernel.cpp:830) [151]  (0 ns)
	'sub' operation ('sub_ln832', kernel.cpp:832) [164]  (2.26 ns)

 <State 12>: 5.54ns
The critical path consists of the following:
	'phi' operation ('j39') with incoming values : ('j39', kernel.cpp:831) [168]  (0 ns)
	'add' operation ('add_ln832', kernel.cpp:832) [176]  (2.28 ns)
	'getelementptr' operation ('v476_addr', kernel.cpp:832) [178]  (0 ns)
	'load' operation ('v504', kernel.cpp:832) on array 'v476' [179]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('v504', kernel.cpp:832) on array 'v476' [179]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('v504', kernel.cpp:832) on array 'v476' [179]  (3.25 ns)

 <State 15>: 8.69ns
The critical path consists of the following:
	'load' operation ('v504', kernel.cpp:832) on array 'v476' [179]  (3.25 ns)
	'fcmp' operation ('tmp_30', kernel.cpp:833) [186]  (5.43 ns)

 <State 16>: 8.69ns
The critical path consists of the following:
	'load' operation ('v510', kernel.cpp:843) on array 'max_W3', kernel.cpp:793 [188]  (3.25 ns)
	'fcmp' operation ('tmp_32', kernel.cpp:837) [218]  (5.43 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_35', kernel.cpp:846) [203]  (5.43 ns)
	'and' operation ('v513', kernel.cpp:846) [204]  (0.978 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i41') with incoming values : ('i41', kernel.cpp:855) [234]  (0 ns)
	'getelementptr' operation ('max_inp3_addr_2', kernel.cpp:859) [248]  (0 ns)
	'load' operation ('v520', kernel.cpp:859) on array 'max_inp3', kernel.cpp:789 [249]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('v520', kernel.cpp:859) on array 'max_inp3', kernel.cpp:789 [249]  (2.32 ns)

 <State 20>: 5.36ns
The critical path consists of the following:
	'phi' operation ('j40') with incoming values : ('j40', kernel.cpp:856) [252]  (0 ns)
	'add' operation ('add_ln857', kernel.cpp:857) [260]  (2.11 ns)
	'getelementptr' operation ('v475_addr_1', kernel.cpp:857) [262]  (0 ns)
	'load' operation ('v518', kernel.cpp:858) on array 'v475' [264]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('v518', kernel.cpp:858) on array 'v475' [264]  (3.25 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v519', kernel.cpp:858) [265]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v519', kernel.cpp:858) [265]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v519', kernel.cpp:858) [265]  (5.7 ns)

 <State 25>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v519', kernel.cpp:858) [265]  (5.7 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v521', kernel.cpp:860) [266]  (6.08 ns)

 <State 42>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sh_amt', kernel.cpp:861) [276]  (1.82 ns)
	'icmp' operation ('icmp_ln284', kernel.cpp:861) [279]  (1.66 ns)
	'and' operation ('and_ln284', kernel.cpp:861) [292]  (0.978 ns)
	'and' operation ('and_ln285', kernel.cpp:861) [293]  (0 ns)
	'select' operation ('v522.V', kernel.cpp:861) [294]  (4.2 ns)

 <State 43>: 7.78ns
The critical path consists of the following:
	'shl' operation ('v522.V', kernel.cpp:861) [289]  (0 ns)
	'select' operation ('v522.V', kernel.cpp:861) [298]  (0 ns)
	'select' operation ('v522.V', kernel.cpp:861) [299]  (3.57 ns)
	'select' operation ('v522.V', kernel.cpp:861) [302]  (0.993 ns)
	'select' operation ('v522.V', kernel.cpp:861) [305]  (0.978 ns)
	'sub' operation ('v522.V', kernel.cpp:861) [306]  (1.55 ns)
	'select' operation ('v522.V', kernel.cpp:861) [307]  (0.697 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('q_inp3_V_addr_1', kernel.cpp:862) [263]  (0 ns)
	'store' operation ('store_ln862', kernel.cpp:862) of variable 'v522.V', kernel.cpp:861 on array 'q_inp3.V', kernel.cpp:797 [308]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i42') with incoming values : ('i42', kernel.cpp:865) [316]  (0 ns)
	'getelementptr' operation ('max_W3_addr_2', kernel.cpp:869) [330]  (0 ns)
	'load' operation ('v527', kernel.cpp:869) on array 'max_W3', kernel.cpp:793 [331]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'load' operation ('v527', kernel.cpp:869) on array 'max_W3', kernel.cpp:793 [331]  (3.25 ns)

 <State 47>: 5.54ns
The critical path consists of the following:
	'phi' operation ('j41') with incoming values : ('j41', kernel.cpp:866) [334]  (0 ns)
	'add' operation ('add_ln867', kernel.cpp:867) [342]  (2.28 ns)
	'getelementptr' operation ('v476_addr_1', kernel.cpp:867) [344]  (0 ns)
	'load' operation ('v525', kernel.cpp:868) on array 'v476' [346]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'load' operation ('v525', kernel.cpp:868) on array 'v476' [346]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('v525', kernel.cpp:868) on array 'v476' [346]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'load' operation ('v525', kernel.cpp:868) on array 'v476' [346]  (3.25 ns)

 <State 51>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v526', kernel.cpp:868) [347]  (5.7 ns)

 <State 52>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v526', kernel.cpp:868) [347]  (5.7 ns)

 <State 53>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v526', kernel.cpp:868) [347]  (5.7 ns)

 <State 54>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v526', kernel.cpp:868) [347]  (5.7 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 57>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 58>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 59>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v528', kernel.cpp:870) [348]  (6.08 ns)

 <State 71>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sh_amt', kernel.cpp:871) [358]  (1.82 ns)
	'icmp' operation ('icmp_ln284_2', kernel.cpp:871) [361]  (1.66 ns)
	'and' operation ('and_ln284_2', kernel.cpp:871) [374]  (0.978 ns)
	'and' operation ('and_ln285_5', kernel.cpp:871) [375]  (0 ns)
	'select' operation ('v529.V', kernel.cpp:871) [376]  (4.2 ns)

 <State 72>: 7.78ns
The critical path consists of the following:
	'shl' operation ('v529.V', kernel.cpp:871) [371]  (0 ns)
	'select' operation ('v529.V', kernel.cpp:871) [380]  (0 ns)
	'select' operation ('v529.V', kernel.cpp:871) [381]  (3.57 ns)
	'select' operation ('v529.V', kernel.cpp:871) [384]  (0.993 ns)
	'select' operation ('v529.V', kernel.cpp:871) [387]  (0.978 ns)
	'sub' operation ('v529.V', kernel.cpp:871) [388]  (1.55 ns)
	'select' operation ('v529.V', kernel.cpp:871) [389]  (0.697 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('q_W3_V_addr_1', kernel.cpp:872) [345]  (0 ns)
	'store' operation ('store_ln872', kernel.cpp:872) of variable 'v529.V', kernel.cpp:871 on array 'q_W3.V', kernel.cpp:798 [390]  (3.25 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln872', kernel.cpp:872) of variable 'v529.V', kernel.cpp:871 on array 'q_W3.V', kernel.cpp:798 [390]  (3.25 ns)

 <State 75>: 2.08ns
The critical path consists of the following:
	'phi' operation ('i43') with incoming values : ('i43', kernel.cpp:875) [398]  (0 ns)
	'sub' operation ('sub_ln878', kernel.cpp:878) [411]  (2.08 ns)

 <State 76>: 2.26ns
The critical path consists of the following:
	'phi' operation ('j42') with incoming values : ('j42', kernel.cpp:876) [417]  (0 ns)
	'sub' operation ('sub_ln879', kernel.cpp:879) [430]  (2.26 ns)

 <State 77>: 5.54ns
The critical path consists of the following:
	'phi' operation ('k5') with incoming values : ('k5', kernel.cpp:877) [436]  (0 ns)
	'add' operation ('add_ln879', kernel.cpp:879) [448]  (2.28 ns)
	'getelementptr' operation ('q_W3_V_addr', kernel.cpp:879) [450]  (0 ns)
	'load' operation ('v534.V', kernel.cpp:879) on array 'q_W3.V', kernel.cpp:798 [452]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'load' operation ('v533.V', kernel.cpp:878) on array 'q_inp3.V', kernel.cpp:797 [451]  (3.25 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'load' operation ('v534.V', kernel.cpp:879) on array 'q_W3.V', kernel.cpp:798 [452]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'load' operation ('v534.V', kernel.cpp:879) on array 'q_W3.V', kernel.cpp:798 [452]  (3.25 ns)

 <State 81>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[458] ('v537.V', kernel.cpp:882) [455]  (3.36 ns)
	'add' operation of DSP[458] ('v540', kernel.cpp:885) [458]  (3.02 ns)
	'store' operation ('store_ln886', kernel.cpp:886) of variable 'v540', kernel.cpp:885 on array 'q_outp5', kernel.cpp:799 [459]  (3.25 ns)

 <State 82>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i44') with incoming values : ('i44', kernel.cpp:890) [470]  (0 ns)
	'getelementptr' operation ('max_inp3_addr_3', kernel.cpp:893) [484]  (0 ns)
	'load' operation ('v544', kernel.cpp:893) on array 'max_inp3', kernel.cpp:789 [485]  (2.32 ns)

 <State 83>: 2.32ns
The critical path consists of the following:
	'load' operation ('v544', kernel.cpp:893) on array 'max_inp3', kernel.cpp:789 [485]  (2.32 ns)

 <State 84>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j43') with incoming values : ('j43', kernel.cpp:891) [488]  (0 ns)
	'add' operation ('add_ln901', kernel.cpp:901) [497]  (1.94 ns)
	'getelementptr' operation ('q_outp5_addr_2', kernel.cpp:892) [500]  (0 ns)
	'load' operation ('v543', kernel.cpp:892) on array 'q_outp5', kernel.cpp:799 [501]  (3.25 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'load' operation ('v543', kernel.cpp:892) on array 'q_outp5', kernel.cpp:799 [501]  (3.25 ns)

 <State 86>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v545', kernel.cpp:894) [502]  (6.41 ns)

 <State 87>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v545', kernel.cpp:894) [502]  (6.41 ns)

 <State 88>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v545', kernel.cpp:894) [502]  (6.41 ns)

 <State 89>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v545', kernel.cpp:894) [502]  (6.41 ns)

 <State 90>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v545', kernel.cpp:894) [502]  (6.41 ns)

 <State 91>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v545', kernel.cpp:894) [502]  (6.41 ns)

 <State 92>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v546', kernel.cpp:895) [503]  (5.7 ns)

 <State 93>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v546', kernel.cpp:895) [503]  (5.7 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v546', kernel.cpp:895) [503]  (5.7 ns)

 <State 95>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v546', kernel.cpp:895) [503]  (5.7 ns)

 <State 96>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v548', kernel.cpp:898) [506]  (5.7 ns)

 <State 97>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v548', kernel.cpp:898) [506]  (5.7 ns)

 <State 98>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v548', kernel.cpp:898) [506]  (5.7 ns)

 <State 99>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v548', kernel.cpp:898) [506]  (5.7 ns)

 <State 100>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 101>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 102>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 103>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 104>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 105>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 106>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 107>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 108>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 109>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 110>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 111>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 112>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 113>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 114>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 115>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v549', kernel.cpp:898) [507]  (6.08 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v551', kernel.cpp:900) [510]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v551', kernel.cpp:900) [510]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v551', kernel.cpp:900) [510]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v551', kernel.cpp:900) [510]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v551', kernel.cpp:900) [510]  (7.26 ns)

 <State 121>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v478_addr', kernel.cpp:901) [499]  (0 ns)
	'store' operation ('store_ln901', kernel.cpp:901) of variable 'v551', kernel.cpp:900 on array 'v478' [511]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
