// Seed: 3752617064
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri0 module_0,
    input tri0 id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    input wire id_10,
    input wor id_11
);
  wire id_13;
  wire id_14 = id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    output wand  id_1,
    output uwire id_2,
    input  tri0  id_3
);
  wire id_5;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_1, id_2, id_1, id_1, id_2, id_3, id_0
  );
endmodule
