
Student_card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004528  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08004634  08004634  00005634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004824  08004824  0000607c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004824  08004824  0000607c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004824  08004824  0000607c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004824  08004824  00005824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004828  08004828  00005828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800482c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  2000007c  080048a8  0000607c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  080048a8  00006420  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f110  00000000  00000000  000060a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000283e  00000000  00000000  000151b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f18  00000000  00000000  000179f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bac  00000000  00000000  00018910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000197c9  00000000  00000000  000194bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011dcf  00000000  00000000  00032c85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dfa1  00000000  00000000  00044a54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d29f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000459c  00000000  00000000  000d2a38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000d6fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800461c 	.word	0x0800461c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	0800461c 	.word	0x0800461c

0800014c <MFRC522_Init>:
#include "MFRC522_STM32.h"
#include "main.h"

uint8_t atqa[2];

void MFRC522_Init(MFRC522_t *dev) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    USER_LOG("MFRC522 Min Init started");
 8000154:	483b      	ldr	r0, [pc, #236]	@ (8000244 <MFRC522_Init+0xf8>)
 8000156:	f003 fbf5 	bl	8003944 <puts>
    // Hardware reset
    HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_RESET);
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	68d8      	ldr	r0, [r3, #12]
 800015e:	687b      	ldr	r3, [r7, #4]
 8000160:	8a1b      	ldrh	r3, [r3, #16]
 8000162:	2200      	movs	r2, #0
 8000164:	4619      	mov	r1, r3
 8000166:	f001 fad7 	bl	8001718 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800016a:	2032      	movs	r0, #50	@ 0x32
 800016c:	f001 f81e 	bl	80011ac <HAL_Delay>
    HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_SET);
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	68d8      	ldr	r0, [r3, #12]
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	8a1b      	ldrh	r3, [r3, #16]
 8000178:	2201      	movs	r2, #1
 800017a:	4619      	mov	r1, r3
 800017c:	f001 facc 	bl	8001718 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000180:	2032      	movs	r0, #50	@ 0x32
 8000182:	f001 f813 	bl	80011ac <HAL_Delay>

    // Soft reset
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_SoftReset);
 8000186:	220f      	movs	r2, #15
 8000188:	2101      	movs	r1, #1
 800018a:	6878      	ldr	r0, [r7, #4]
 800018c:	f000 f8ba 	bl	8000304 <MFRC522_WriteReg>
    HAL_Delay(50);
 8000190:	2032      	movs	r0, #50	@ 0x32
 8000192:	f001 f80b 	bl	80011ac <HAL_Delay>

    // Clear interrupts
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);
 8000196:	227f      	movs	r2, #127	@ 0x7f
 8000198:	2104      	movs	r1, #4
 800019a:	6878      	ldr	r0, [r7, #4]
 800019c:	f000 f8b2 	bl	8000304 <MFRC522_WriteReg>

    // Flush FIFO
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);
 80001a0:	2280      	movs	r2, #128	@ 0x80
 80001a2:	210a      	movs	r1, #10
 80001a4:	6878      	ldr	r0, [r7, #4]
 80001a6:	f000 f8ad 	bl	8000304 <MFRC522_WriteReg>

    // Timer: ~25ms timeout
    MFRC522_WriteReg(dev, PCD_TModeReg, 0x80);      // Timer starts immediately
 80001aa:	2280      	movs	r2, #128	@ 0x80
 80001ac:	212a      	movs	r1, #42	@ 0x2a
 80001ae:	6878      	ldr	r0, [r7, #4]
 80001b0:	f000 f8a8 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TPrescalerReg, 0xA9); // 80kHz clock
 80001b4:	22a9      	movs	r2, #169	@ 0xa9
 80001b6:	212b      	movs	r1, #43	@ 0x2b
 80001b8:	6878      	ldr	r0, [r7, #4]
 80001ba:	f000 f8a3 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegH, 0x03);   // 1000 ticks = ~12.5ms
 80001be:	2203      	movs	r2, #3
 80001c0:	212d      	movs	r1, #45	@ 0x2d
 80001c2:	6878      	ldr	r0, [r7, #4]
 80001c4:	f000 f89e 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegL, 0xE8);
 80001c8:	22e8      	movs	r2, #232	@ 0xe8
 80001ca:	212c      	movs	r1, #44	@ 0x2c
 80001cc:	6878      	ldr	r0, [r7, #4]
 80001ce:	f000 f899 	bl	8000304 <MFRC522_WriteReg>

    // RF settings
    MFRC522_WriteReg(dev, PCD_TxAutoReg, 0x40);     // 100% ASK modulation
 80001d2:	2240      	movs	r2, #64	@ 0x40
 80001d4:	2115      	movs	r1, #21
 80001d6:	6878      	ldr	r0, [r7, #4]
 80001d8:	f000 f894 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_RFCfgReg, 0x7F);      // Max gain (48dB)
 80001dc:	227f      	movs	r2, #127	@ 0x7f
 80001de:	2126      	movs	r1, #38	@ 0x26
 80001e0:	6878      	ldr	r0, [r7, #4]
 80001e2:	f000 f88f 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_DemodReg, 0x4D);      // Sensitivity for clones
 80001e6:	224d      	movs	r2, #77	@ 0x4d
 80001e8:	2119      	movs	r1, #25
 80001ea:	6878      	ldr	r0, [r7, #4]
 80001ec:	f000 f88a 	bl	8000304 <MFRC522_WriteReg>

    // Enable antenna
    MFRC522_AntennaOn(dev);
 80001f0:	6878      	ldr	r0, [r7, #4]
 80001f2:	f000 f83c 	bl	800026e <MFRC522_AntennaOn>
    HAL_Delay(10);  // Let RF stabilize
 80001f6:	200a      	movs	r0, #10
 80001f8:	f000 ffd8 	bl	80011ac <HAL_Delay>

    uint8_t version = MFRC522_ReadReg(dev, PCD_VersionReg);
 80001fc:	2137      	movs	r1, #55	@ 0x37
 80001fe:	6878      	ldr	r0, [r7, #4]
 8000200:	f000 f842 	bl	8000288 <MFRC522_ReadReg>
 8000204:	4603      	mov	r3, r0
 8000206:	73fb      	strb	r3, [r7, #15]
    if ((version != 0x91)||(version != 0x92)){
 8000208:	7bfb      	ldrb	r3, [r7, #15]
 800020a:	2b91      	cmp	r3, #145	@ 0x91
 800020c:	d102      	bne.n	8000214 <MFRC522_Init+0xc8>
 800020e:	7bfb      	ldrb	r3, [r7, #15]
 8000210:	2b92      	cmp	r3, #146	@ 0x92
 8000212:	d005      	beq.n	8000220 <MFRC522_Init+0xd4>
    	USER_LOG("Version: 0x%02X (counterfeit OK for UID)", version);
 8000214:	7bfb      	ldrb	r3, [r7, #15]
 8000216:	4619      	mov	r1, r3
 8000218:	480b      	ldr	r0, [pc, #44]	@ (8000248 <MFRC522_Init+0xfc>)
 800021a:	f003 fb2b 	bl	8003874 <iprintf>
 800021e:	e004      	b.n	800022a <MFRC522_Init+0xde>
    }
    else USER_LOG("Version: 0x%02X", version);
 8000220:	7bfb      	ldrb	r3, [r7, #15]
 8000222:	4619      	mov	r1, r3
 8000224:	4809      	ldr	r0, [pc, #36]	@ (800024c <MFRC522_Init+0x100>)
 8000226:	f003 fb25 	bl	8003874 <iprintf>
    uint8_t txCtrl = MFRC522_ReadReg(dev, PCD_TxControlReg);
 800022a:	2114      	movs	r1, #20
 800022c:	6878      	ldr	r0, [r7, #4]
 800022e:	f000 f82b 	bl	8000288 <MFRC522_ReadReg>
 8000232:	4603      	mov	r3, r0
 8000234:	73bb      	strb	r3, [r7, #14]
    DEBUG_LOG("TxControlReg: 0x%02X (expect >= 0x03)", txCtrl);
    USER_LOG("MFRC522 Min Init complete");
 8000236:	4806      	ldr	r0, [pc, #24]	@ (8000250 <MFRC522_Init+0x104>)
 8000238:	f003 fb84 	bl	8003944 <puts>
}
 800023c:	bf00      	nop
 800023e:	3710      	adds	r7, #16
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}
 8000244:	08004634 	.word	0x08004634
 8000248:	08004658 	.word	0x08004658
 800024c:	0800468c 	.word	0x0800468c
 8000250:	080046a8 	.word	0x080046a8

08000254 <MFRC522_AntennaOff>:

void MFRC522_AntennaOff(MFRC522_t *dev) {
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
    MFRC522_ClearBitMask(dev, PCD_TxControlReg, 0x03);
 800025c:	2203      	movs	r2, #3
 800025e:	2114      	movs	r1, #20
 8000260:	6878      	ldr	r0, [r7, #4]
 8000262:	f000 f8a2 	bl	80003aa <MFRC522_ClearBitMask>
    DEBUG_LOG("Antenna off");
}
 8000266:	bf00      	nop
 8000268:	3708      	adds	r7, #8
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}

0800026e <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(MFRC522_t *dev) {
 800026e:	b580      	push	{r7, lr}
 8000270:	b082      	sub	sp, #8
 8000272:	af00      	add	r7, sp, #0
 8000274:	6078      	str	r0, [r7, #4]
    MFRC522_SetBitMask(dev, PCD_TxControlReg, 0x03);
 8000276:	2203      	movs	r2, #3
 8000278:	2114      	movs	r1, #20
 800027a:	6878      	ldr	r0, [r7, #4]
 800027c:	f000 f879 	bl	8000372 <MFRC522_SetBitMask>
    DEBUG_LOG("Antenna on");
}
 8000280:	bf00      	nop
 8000282:	3708      	adds	r7, #8
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}

08000288 <MFRC522_ReadReg>:

uint8_t MFRC522_ReadReg(MFRC522_t *dev, uint8_t reg) {
 8000288:	b580      	push	{r7, lr}
 800028a:	b084      	sub	sp, #16
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
 8000290:	460b      	mov	r3, r1
 8000292:	70fb      	strb	r3, [r7, #3]
    uint8_t addr = ((reg << 1) & 0x7E) | 0x80;
 8000294:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000298:	005b      	lsls	r3, r3, #1
 800029a:	b25b      	sxtb	r3, r3
 800029c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80002a0:	b25b      	sxtb	r3, r3
 80002a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80002a6:	b25b      	sxtb	r3, r3
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	73fb      	strb	r3, [r7, #15]
    uint8_t val = 0;
 80002ac:	2300      	movs	r3, #0
 80002ae:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	6858      	ldr	r0, [r3, #4]
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	891b      	ldrh	r3, [r3, #8]
 80002b8:	2200      	movs	r2, #0
 80002ba:	4619      	mov	r1, r3
 80002bc:	f001 fa2c 	bl	8001718 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(dev->hspi, &addr, 1, HAL_MAX_DELAY);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	6818      	ldr	r0, [r3, #0]
 80002c4:	f107 010f 	add.w	r1, r7, #15
 80002c8:	f04f 33ff 	mov.w	r3, #4294967295
 80002cc:	2201      	movs	r2, #1
 80002ce:	f001 fee9 	bl	80020a4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(dev->hspi, &val, 1, HAL_MAX_DELAY);
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	6818      	ldr	r0, [r3, #0]
 80002d6:	f107 010e 	add.w	r1, r7, #14
 80002da:	f04f 33ff 	mov.w	r3, #4294967295
 80002de:	2201      	movs	r2, #1
 80002e0:	f002 f824 	bl	800232c <HAL_SPI_Receive>
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	6858      	ldr	r0, [r3, #4]
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	891b      	ldrh	r3, [r3, #8]
 80002ec:	2201      	movs	r2, #1
 80002ee:	4619      	mov	r1, r3
 80002f0:	f001 fa12 	bl	8001718 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80002f4:	2001      	movs	r0, #1
 80002f6:	f000 ff59 	bl	80011ac <HAL_Delay>
    DEBUG_LOG("ReadReg: 0x%02X -> 0x%02X", reg, val);
    return val;
 80002fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80002fc:	4618      	mov	r0, r3
 80002fe:	3710      	adds	r7, #16
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}

08000304 <MFRC522_WriteReg>:

void MFRC522_WriteReg(MFRC522_t *dev, uint8_t reg, uint8_t value) {
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	460b      	mov	r3, r1
 800030e:	70fb      	strb	r3, [r7, #3]
 8000310:	4613      	mov	r3, r2
 8000312:	70bb      	strb	r3, [r7, #2]
    uint8_t addr = (reg << 1) & 0x7E;
 8000314:	78fb      	ldrb	r3, [r7, #3]
 8000316:	005b      	lsls	r3, r3, #1
 8000318:	b2db      	uxtb	r3, r3
 800031a:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800031e:	b2db      	uxtb	r3, r3
 8000320:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	6858      	ldr	r0, [r3, #4]
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	891b      	ldrh	r3, [r3, #8]
 800032a:	2200      	movs	r2, #0
 800032c:	4619      	mov	r1, r3
 800032e:	f001 f9f3 	bl	8001718 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(dev->hspi, &addr, 1, HAL_MAX_DELAY);
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	6818      	ldr	r0, [r3, #0]
 8000336:	f107 010f 	add.w	r1, r7, #15
 800033a:	f04f 33ff 	mov.w	r3, #4294967295
 800033e:	2201      	movs	r2, #1
 8000340:	f001 feb0 	bl	80020a4 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(dev->hspi, &value, 1, HAL_MAX_DELAY);
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	6818      	ldr	r0, [r3, #0]
 8000348:	1cb9      	adds	r1, r7, #2
 800034a:	f04f 33ff 	mov.w	r3, #4294967295
 800034e:	2201      	movs	r2, #1
 8000350:	f001 fea8 	bl	80020a4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	6858      	ldr	r0, [r3, #4]
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	891b      	ldrh	r3, [r3, #8]
 800035c:	2201      	movs	r2, #1
 800035e:	4619      	mov	r1, r3
 8000360:	f001 f9da 	bl	8001718 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000364:	2001      	movs	r0, #1
 8000366:	f000 ff21 	bl	80011ac <HAL_Delay>
    DEBUG_LOG("WriteReg: 0x%02X = 0x%02X", reg, value);
}
 800036a:	bf00      	nop
 800036c:	3710      	adds	r7, #16
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}

08000372 <MFRC522_SetBitMask>:

void MFRC522_SetBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask) {
 8000372:	b580      	push	{r7, lr}
 8000374:	b084      	sub	sp, #16
 8000376:	af00      	add	r7, sp, #0
 8000378:	6078      	str	r0, [r7, #4]
 800037a:	460b      	mov	r3, r1
 800037c:	70fb      	strb	r3, [r7, #3]
 800037e:	4613      	mov	r3, r2
 8000380:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 8000382:	78fb      	ldrb	r3, [r7, #3]
 8000384:	4619      	mov	r1, r3
 8000386:	6878      	ldr	r0, [r7, #4]
 8000388:	f7ff ff7e 	bl	8000288 <MFRC522_ReadReg>
 800038c:	4603      	mov	r3, r0
 800038e:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, tmp | mask);
 8000390:	7bfa      	ldrb	r2, [r7, #15]
 8000392:	78bb      	ldrb	r3, [r7, #2]
 8000394:	4313      	orrs	r3, r2
 8000396:	b2da      	uxtb	r2, r3
 8000398:	78fb      	ldrb	r3, [r7, #3]
 800039a:	4619      	mov	r1, r3
 800039c:	6878      	ldr	r0, [r7, #4]
 800039e:	f7ff ffb1 	bl	8000304 <MFRC522_WriteReg>
    DEBUG_LOG("SetBitMask: 0x%02X |= 0x%02X", reg, mask);
}
 80003a2:	bf00      	nop
 80003a4:	3710      	adds	r7, #16
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}

080003aa <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask) {
 80003aa:	b580      	push	{r7, lr}
 80003ac:	b084      	sub	sp, #16
 80003ae:	af00      	add	r7, sp, #0
 80003b0:	6078      	str	r0, [r7, #4]
 80003b2:	460b      	mov	r3, r1
 80003b4:	70fb      	strb	r3, [r7, #3]
 80003b6:	4613      	mov	r3, r2
 80003b8:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 80003ba:	78fb      	ldrb	r3, [r7, #3]
 80003bc:	4619      	mov	r1, r3
 80003be:	6878      	ldr	r0, [r7, #4]
 80003c0:	f7ff ff62 	bl	8000288 <MFRC522_ReadReg>
 80003c4:	4603      	mov	r3, r0
 80003c6:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, tmp & (~mask));
 80003c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80003cc:	43db      	mvns	r3, r3
 80003ce:	b25a      	sxtb	r2, r3
 80003d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003d4:	4013      	ands	r3, r2
 80003d6:	b25b      	sxtb	r3, r3
 80003d8:	b2da      	uxtb	r2, r3
 80003da:	78fb      	ldrb	r3, [r7, #3]
 80003dc:	4619      	mov	r1, r3
 80003de:	6878      	ldr	r0, [r7, #4]
 80003e0:	f7ff ff90 	bl	8000304 <MFRC522_WriteReg>
    DEBUG_LOG("ClearBitMask: 0x%02X &= ~0x%02X", reg, mask);
}
 80003e4:	bf00      	nop
 80003e6:	3710      	adds	r7, #16
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}

080003ec <MFRC522_RequestA>:

uint8_t MFRC522_RequestA(MFRC522_t *dev, uint8_t *atqa) {
 80003ec:	b590      	push	{r4, r7, lr}
 80003ee:	b085      	sub	sp, #20
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("RequestA");
    MFRC522_AntennaOff(dev);  // Reset RF
 80003f6:	6878      	ldr	r0, [r7, #4]
 80003f8:	f7ff ff2c 	bl	8000254 <MFRC522_AntennaOff>
    HAL_Delay(5);  // Allow chip to stabilize
 80003fc:	2005      	movs	r0, #5
 80003fe:	f000 fed5 	bl	80011ac <HAL_Delay>
    MFRC522_AntennaOn(dev);
 8000402:	6878      	ldr	r0, [r7, #4]
 8000404:	f7ff ff33 	bl	800026e <MFRC522_AntennaOn>
    HAL_Delay(5);  // Ensure RF is ready
 8000408:	2005      	movs	r0, #5
 800040a:	f000 fecf 	bl	80011ac <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);      // Clear IRQs
 800040e:	227f      	movs	r2, #127	@ 0x7f
 8000410:	2104      	movs	r1, #4
 8000412:	6878      	ldr	r0, [r7, #4]
 8000414:	f7ff ff76 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);   // Flush FIFO
 8000418:	2280      	movs	r2, #128	@ 0x80
 800041a:	210a      	movs	r1, #10
 800041c:	6878      	ldr	r0, [r7, #4]
 800041e:	f7ff ff71 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_BitFramingReg, 0x07);  // 7 bits for REQA
 8000422:	2207      	movs	r2, #7
 8000424:	210d      	movs	r1, #13
 8000426:	6878      	ldr	r0, [r7, #4]
 8000428:	f7ff ff6c 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, PICC_REQA);
 800042c:	2226      	movs	r2, #38	@ 0x26
 800042e:	2109      	movs	r1, #9
 8000430:	6878      	ldr	r0, [r7, #4]
 8000432:	f7ff ff67 	bl	8000304 <MFRC522_WriteReg>
    HAL_Delay(2);  // Increased for counterfeit chip stability
 8000436:	2002      	movs	r0, #2
 8000438:	f000 feb8 	bl	80011ac <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Transceive);
 800043c:	220c      	movs	r2, #12
 800043e:	2101      	movs	r1, #1
 8000440:	6878      	ldr	r0, [r7, #4]
 8000442:	f7ff ff5f 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_SetBitMask(dev, PCD_BitFramingReg, 0x80);
 8000446:	2280      	movs	r2, #128	@ 0x80
 8000448:	210d      	movs	r1, #13
 800044a:	6878      	ldr	r0, [r7, #4]
 800044c:	f7ff ff91 	bl	8000372 <MFRC522_SetBitMask>

    // Poll for completion (25ms timeout)
    uint32_t timeout = HAL_GetTick() + 25;
 8000450:	f000 fea2 	bl	8001198 <HAL_GetTick>
 8000454:	4603      	mov	r3, r0
 8000456:	3319      	adds	r3, #25
 8000458:	60fb      	str	r3, [r7, #12]
    while (HAL_GetTick() < timeout) {
 800045a:	e055      	b.n	8000508 <MFRC522_RequestA+0x11c>
        uint8_t status2 = MFRC522_ReadReg(dev, PCD_Status2Reg);
 800045c:	2108      	movs	r1, #8
 800045e:	6878      	ldr	r0, [r7, #4]
 8000460:	f7ff ff12 	bl	8000288 <MFRC522_ReadReg>
 8000464:	4603      	mov	r3, r0
 8000466:	72fb      	strb	r3, [r7, #11]
        if (status2 & 0x01) {  // Command complete
 8000468:	7afb      	ldrb	r3, [r7, #11]
 800046a:	f003 0301 	and.w	r3, r3, #1
 800046e:	2b00      	cmp	r3, #0
 8000470:	d047      	beq.n	8000502 <MFRC522_RequestA+0x116>
            uint8_t err = MFRC522_ReadReg(dev, PCD_ErrorReg);
 8000472:	2106      	movs	r1, #6
 8000474:	6878      	ldr	r0, [r7, #4]
 8000476:	f7ff ff07 	bl	8000288 <MFRC522_ReadReg>
 800047a:	4603      	mov	r3, r0
 800047c:	72bb      	strb	r3, [r7, #10]
            if (err & 0x1D) {  // Protocol/parity/buffer errors
 800047e:	7abb      	ldrb	r3, [r7, #10]
 8000480:	f003 031d 	and.w	r3, r3, #29
 8000484:	2b00      	cmp	r3, #0
 8000486:	d00c      	beq.n	80004a2 <MFRC522_RequestA+0xb6>
                DEBUG_LOG("RequestA error: 0x%02X", err);
                MFRC522_AntennaOff(dev);
 8000488:	6878      	ldr	r0, [r7, #4]
 800048a:	f7ff fee3 	bl	8000254 <MFRC522_AntennaOff>
                HAL_Delay(5);
 800048e:	2005      	movs	r0, #5
 8000490:	f000 fe8c 	bl	80011ac <HAL_Delay>
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle); // Stop command
 8000494:	2200      	movs	r2, #0
 8000496:	2101      	movs	r1, #1
 8000498:	6878      	ldr	r0, [r7, #4]
 800049a:	f7ff ff33 	bl	8000304 <MFRC522_WriteReg>
                return STATUS_ERROR;
 800049e:	2301      	movs	r3, #1
 80004a0:	e044      	b.n	800052c <MFRC522_RequestA+0x140>
            }
            uint8_t fifoLvl = MFRC522_ReadReg(dev, PCD_FIFOLevelReg);
 80004a2:	210a      	movs	r1, #10
 80004a4:	6878      	ldr	r0, [r7, #4]
 80004a6:	f7ff feef 	bl	8000288 <MFRC522_ReadReg>
 80004aa:	4603      	mov	r3, r0
 80004ac:	727b      	strb	r3, [r7, #9]
            if (fifoLvl >= 2) {  // ATQA is 2 bytes
 80004ae:	7a7b      	ldrb	r3, [r7, #9]
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d919      	bls.n	80004e8 <MFRC522_RequestA+0xfc>
                atqa[0] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 80004b4:	2109      	movs	r1, #9
 80004b6:	6878      	ldr	r0, [r7, #4]
 80004b8:	f7ff fee6 	bl	8000288 <MFRC522_ReadReg>
 80004bc:	4603      	mov	r3, r0
 80004be:	461a      	mov	r2, r3
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	701a      	strb	r2, [r3, #0]
                atqa[1] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	1c5c      	adds	r4, r3, #1
 80004c8:	2109      	movs	r1, #9
 80004ca:	6878      	ldr	r0, [r7, #4]
 80004cc:	f7ff fedc 	bl	8000288 <MFRC522_ReadReg>
 80004d0:	4603      	mov	r3, r0
 80004d2:	7023      	strb	r3, [r4, #0]
                DEBUG_LOG("RequestA ATQA: 0x%02X 0x%02X", atqa[0], atqa[1]);
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle); // Stop command
 80004d4:	2200      	movs	r2, #0
 80004d6:	2101      	movs	r1, #1
 80004d8:	6878      	ldr	r0, [r7, #4]
 80004da:	f7ff ff13 	bl	8000304 <MFRC522_WriteReg>
                HAL_Delay(2);  // Post-command delay
 80004de:	2002      	movs	r0, #2
 80004e0:	f000 fe64 	bl	80011ac <HAL_Delay>
                return STATUS_OK;
 80004e4:	2300      	movs	r3, #0
 80004e6:	e021      	b.n	800052c <MFRC522_RequestA+0x140>
            }
            DEBUG_LOG("RequestA bad FIFO level: %d", fifoLvl);
            MFRC522_AntennaOff(dev);
 80004e8:	6878      	ldr	r0, [r7, #4]
 80004ea:	f7ff feb3 	bl	8000254 <MFRC522_AntennaOff>
            HAL_Delay(5);
 80004ee:	2005      	movs	r0, #5
 80004f0:	f000 fe5c 	bl	80011ac <HAL_Delay>
            MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2101      	movs	r1, #1
 80004f8:	6878      	ldr	r0, [r7, #4]
 80004fa:	f7ff ff03 	bl	8000304 <MFRC522_WriteReg>
            return STATUS_ERROR;
 80004fe:	2301      	movs	r3, #1
 8000500:	e014      	b.n	800052c <MFRC522_RequestA+0x140>
        }
        HAL_Delay(1);  // Mimic debug log timing
 8000502:	2001      	movs	r0, #1
 8000504:	f000 fe52 	bl	80011ac <HAL_Delay>
    while (HAL_GetTick() < timeout) {
 8000508:	f000 fe46 	bl	8001198 <HAL_GetTick>
 800050c:	4602      	mov	r2, r0
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	4293      	cmp	r3, r2
 8000512:	d8a3      	bhi.n	800045c <MFRC522_RequestA+0x70>
    }
    DEBUG_LOG("RequestA timeout");
    MFRC522_AntennaOff(dev);
 8000514:	6878      	ldr	r0, [r7, #4]
 8000516:	f7ff fe9d 	bl	8000254 <MFRC522_AntennaOff>
    HAL_Delay(5);
 800051a:	2005      	movs	r0, #5
 800051c:	f000 fe46 	bl	80011ac <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000520:	2200      	movs	r2, #0
 8000522:	2101      	movs	r1, #1
 8000524:	6878      	ldr	r0, [r7, #4]
 8000526:	f7ff feed 	bl	8000304 <MFRC522_WriteReg>
    return STATUS_TIMEOUT;
 800052a:	2302      	movs	r3, #2
}
 800052c:	4618      	mov	r0, r3
 800052e:	3714      	adds	r7, #20
 8000530:	46bd      	mov	sp, r7
 8000532:	bd90      	pop	{r4, r7, pc}

08000534 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(MFRC522_t *dev, uint8_t *uid) {  // Returns 4-byte UID + BCC
 8000534:	b590      	push	{r4, r7, lr}
 8000536:	b087      	sub	sp, #28
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
 800053c:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("Anticoll");
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);      // Clear IRQs
 800053e:	227f      	movs	r2, #127	@ 0x7f
 8000540:	2104      	movs	r1, #4
 8000542:	6878      	ldr	r0, [r7, #4]
 8000544:	f7ff fede 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);   // Flush FIFO
 8000548:	2280      	movs	r2, #128	@ 0x80
 800054a:	210a      	movs	r1, #10
 800054c:	6878      	ldr	r0, [r7, #4]
 800054e:	f7ff fed9 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_BitFramingReg, 0x00);  // Full frame
 8000552:	2200      	movs	r2, #0
 8000554:	210d      	movs	r1, #13
 8000556:	6878      	ldr	r0, [r7, #4]
 8000558:	f7ff fed4 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, PICC_SEL_CL1);  // 0x93
 800055c:	2293      	movs	r2, #147	@ 0x93
 800055e:	2109      	movs	r1, #9
 8000560:	6878      	ldr	r0, [r7, #4]
 8000562:	f7ff fecf 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFODataReg, 0x20);    // Fixed CRC
 8000566:	2220      	movs	r2, #32
 8000568:	2109      	movs	r1, #9
 800056a:	6878      	ldr	r0, [r7, #4]
 800056c:	f7ff feca 	bl	8000304 <MFRC522_WriteReg>
    HAL_Delay(2);  // Delay for stability
 8000570:	2002      	movs	r0, #2
 8000572:	f000 fe1b 	bl	80011ac <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Transceive);
 8000576:	220c      	movs	r2, #12
 8000578:	2101      	movs	r1, #1
 800057a:	6878      	ldr	r0, [r7, #4]
 800057c:	f7ff fec2 	bl	8000304 <MFRC522_WriteReg>
    MFRC522_SetBitMask(dev, PCD_BitFramingReg, 0x80);
 8000580:	2280      	movs	r2, #128	@ 0x80
 8000582:	210d      	movs	r1, #13
 8000584:	6878      	ldr	r0, [r7, #4]
 8000586:	f7ff fef4 	bl	8000372 <MFRC522_SetBitMask>

    uint32_t timeout = HAL_GetTick() + 25;
 800058a:	f000 fe05 	bl	8001198 <HAL_GetTick>
 800058e:	4603      	mov	r3, r0
 8000590:	3319      	adds	r3, #25
 8000592:	613b      	str	r3, [r7, #16]
    while (HAL_GetTick() < timeout) {
 8000594:	e07b      	b.n	800068e <MFRC522_Anticoll+0x15a>
        uint8_t status2 = MFRC522_ReadReg(dev, PCD_Status2Reg);
 8000596:	2108      	movs	r1, #8
 8000598:	6878      	ldr	r0, [r7, #4]
 800059a:	f7ff fe75 	bl	8000288 <MFRC522_ReadReg>
 800059e:	4603      	mov	r3, r0
 80005a0:	73fb      	strb	r3, [r7, #15]
        if (status2 & 0x01) {  // Command complete
 80005a2:	7bfb      	ldrb	r3, [r7, #15]
 80005a4:	f003 0301 	and.w	r3, r3, #1
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d06d      	beq.n	8000688 <MFRC522_Anticoll+0x154>
            uint8_t err = MFRC522_ReadReg(dev, PCD_ErrorReg);
 80005ac:	2106      	movs	r1, #6
 80005ae:	6878      	ldr	r0, [r7, #4]
 80005b0:	f7ff fe6a 	bl	8000288 <MFRC522_ReadReg>
 80005b4:	4603      	mov	r3, r0
 80005b6:	73bb      	strb	r3, [r7, #14]
            if (err & 0x1D) {
 80005b8:	7bbb      	ldrb	r3, [r7, #14]
 80005ba:	f003 031d 	and.w	r3, r3, #29
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d00c      	beq.n	80005dc <MFRC522_Anticoll+0xa8>
                DEBUG_LOG("Anticoll error: 0x%02X", err);
                MFRC522_AntennaOff(dev);
 80005c2:	6878      	ldr	r0, [r7, #4]
 80005c4:	f7ff fe46 	bl	8000254 <MFRC522_AntennaOff>
                HAL_Delay(5);
 80005c8:	2005      	movs	r0, #5
 80005ca:	f000 fdef 	bl	80011ac <HAL_Delay>
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2101      	movs	r1, #1
 80005d2:	6878      	ldr	r0, [r7, #4]
 80005d4:	f7ff fe96 	bl	8000304 <MFRC522_WriteReg>
                return STATUS_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	e06b      	b.n	80006b4 <MFRC522_Anticoll+0x180>
            }
            uint8_t fifoLvl = MFRC522_ReadReg(dev, PCD_FIFOLevelReg);
 80005dc:	210a      	movs	r1, #10
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	f7ff fe52 	bl	8000288 <MFRC522_ReadReg>
 80005e4:	4603      	mov	r3, r0
 80005e6:	737b      	strb	r3, [r7, #13]
            if (fifoLvl == 5) {  // 4-byte UID + BCC
 80005e8:	7b7b      	ldrb	r3, [r7, #13]
 80005ea:	2b05      	cmp	r3, #5
 80005ec:	d13f      	bne.n	800066e <MFRC522_Anticoll+0x13a>
                for (int i = 0; i < 5; i++) {
 80005ee:	2300      	movs	r3, #0
 80005f0:	617b      	str	r3, [r7, #20]
 80005f2:	e00b      	b.n	800060c <MFRC522_Anticoll+0xd8>
                    uid[i] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	683a      	ldr	r2, [r7, #0]
 80005f8:	18d4      	adds	r4, r2, r3
 80005fa:	2109      	movs	r1, #9
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f7ff fe43 	bl	8000288 <MFRC522_ReadReg>
 8000602:	4603      	mov	r3, r0
 8000604:	7023      	strb	r3, [r4, #0]
                for (int i = 0; i < 5; i++) {
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	3301      	adds	r3, #1
 800060a:	617b      	str	r3, [r7, #20]
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	2b04      	cmp	r3, #4
 8000610:	ddf0      	ble.n	80005f4 <MFRC522_Anticoll+0xc0>
                }
                // Validate BCC
                uint8_t calcBcc = uid[0] ^ uid[1] ^ uid[2] ^ uid[3];
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	781a      	ldrb	r2, [r3, #0]
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	3301      	adds	r3, #1
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	4053      	eors	r3, r2
 800061e:	b2da      	uxtb	r2, r3
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	3302      	adds	r3, #2
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	4053      	eors	r3, r2
 8000628:	b2da      	uxtb	r2, r3
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	3303      	adds	r3, #3
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	4053      	eors	r3, r2
 8000632:	733b      	strb	r3, [r7, #12]
                if (uid[4] != calcBcc) {
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	3304      	adds	r3, #4
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	7b3a      	ldrb	r2, [r7, #12]
 800063c:	429a      	cmp	r2, r3
 800063e:	d00c      	beq.n	800065a <MFRC522_Anticoll+0x126>
                    DEBUG_LOG("Anticoll bad BCC: calc=0x%02X, got=0x%02X", calcBcc, uid[4]);
                    MFRC522_AntennaOff(dev);
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	f7ff fe07 	bl	8000254 <MFRC522_AntennaOff>
                    HAL_Delay(5);
 8000646:	2005      	movs	r0, #5
 8000648:	f000 fdb0 	bl	80011ac <HAL_Delay>
                    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 800064c:	2200      	movs	r2, #0
 800064e:	2101      	movs	r1, #1
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f7ff fe57 	bl	8000304 <MFRC522_WriteReg>
                    return STATUS_ERROR;
 8000656:	2301      	movs	r3, #1
 8000658:	e02c      	b.n	80006b4 <MFRC522_Anticoll+0x180>
                }
                DEBUG_LOG("Anticoll UID: %02X %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3], uid[4]);
                MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 800065a:	2200      	movs	r2, #0
 800065c:	2101      	movs	r1, #1
 800065e:	6878      	ldr	r0, [r7, #4]
 8000660:	f7ff fe50 	bl	8000304 <MFRC522_WriteReg>
                HAL_Delay(2);  // Post-command delay
 8000664:	2002      	movs	r0, #2
 8000666:	f000 fda1 	bl	80011ac <HAL_Delay>
                return STATUS_OK;
 800066a:	2300      	movs	r3, #0
 800066c:	e022      	b.n	80006b4 <MFRC522_Anticoll+0x180>
            }
            DEBUG_LOG("Anticoll bad FIFO level: %d", fifoLvl);
            MFRC522_AntennaOff(dev);
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f7ff fdf0 	bl	8000254 <MFRC522_AntennaOff>
            HAL_Delay(5);
 8000674:	2005      	movs	r0, #5
 8000676:	f000 fd99 	bl	80011ac <HAL_Delay>
            MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 800067a:	2200      	movs	r2, #0
 800067c:	2101      	movs	r1, #1
 800067e:	6878      	ldr	r0, [r7, #4]
 8000680:	f7ff fe40 	bl	8000304 <MFRC522_WriteReg>
            return STATUS_ERROR;
 8000684:	2301      	movs	r3, #1
 8000686:	e015      	b.n	80006b4 <MFRC522_Anticoll+0x180>
        }
        HAL_Delay(1);  // Mimic debug log timing
 8000688:	2001      	movs	r0, #1
 800068a:	f000 fd8f 	bl	80011ac <HAL_Delay>
    while (HAL_GetTick() < timeout) {
 800068e:	f000 fd83 	bl	8001198 <HAL_GetTick>
 8000692:	4602      	mov	r2, r0
 8000694:	693b      	ldr	r3, [r7, #16]
 8000696:	4293      	cmp	r3, r2
 8000698:	f63f af7d 	bhi.w	8000596 <MFRC522_Anticoll+0x62>
    }
    DEBUG_LOG("Anticoll timeout");
    MFRC522_AntennaOff(dev);
 800069c:	6878      	ldr	r0, [r7, #4]
 800069e:	f7ff fdd9 	bl	8000254 <MFRC522_AntennaOff>
    HAL_Delay(5);
 80006a2:	2005      	movs	r0, #5
 80006a4:	f000 fd82 	bl	80011ac <HAL_Delay>
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2101      	movs	r1, #1
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff fe29 	bl	8000304 <MFRC522_WriteReg>
    return STATUS_TIMEOUT;
 80006b2:	2302      	movs	r3, #2
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	371c      	adds	r7, #28
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd90      	pop	{r4, r7, pc}

080006bc <MFRC522_ReadUid>:

uint8_t MFRC522_ReadUid(MFRC522_t *dev, uint8_t *uid) {  // Output: uid[4]
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
    DEBUG_LOG("Reading UID...");
    // Card detected, read UID
    uint8_t rawUid[5];
    if (MFRC522_Anticoll(dev, rawUid) != STATUS_OK) {
 80006c6:	f107 030c 	add.w	r3, r7, #12
 80006ca:	4619      	mov	r1, r3
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f7ff ff31 	bl	8000534 <MFRC522_Anticoll>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <MFRC522_ReadUid+0x20>
    	DEBUG_LOG("Anticollision failed");
        return STATUS_ERROR;
 80006d8:	2301      	movs	r3, #1
 80006da:	e012      	b.n	8000702 <MFRC522_ReadUid+0x46>
    }
    // Copy UID (drop BCC)
    for (int i = 0; i < 4; i++) {
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]
 80006e0:	e00b      	b.n	80006fa <MFRC522_ReadUid+0x3e>
        uid[i] = rawUid[i];
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	683a      	ldr	r2, [r7, #0]
 80006e6:	4413      	add	r3, r2
 80006e8:	f107 010c 	add.w	r1, r7, #12
 80006ec:	697a      	ldr	r2, [r7, #20]
 80006ee:	440a      	add	r2, r1
 80006f0:	7812      	ldrb	r2, [r2, #0]
 80006f2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	3301      	adds	r3, #1
 80006f8:	617b      	str	r3, [r7, #20]
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	2b03      	cmp	r3, #3
 80006fe:	ddf0      	ble.n	80006e2 <MFRC522_ReadUid+0x26>
    }
    DEBUG_LOG("Card UID: %02X %02X %02X %02X", uid[0], uid[1], uid[2], uid[3]);
    return STATUS_OK;
 8000700:	2300      	movs	r3, #0
}
 8000702:	4618      	mov	r0, r3
 8000704:	3718      	adds	r7, #24
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
	...

0800070c <waitcardRemoval>:

uint8_t waitcardRemoval (MFRC522_t *dev){
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
    USER_LOG("Waiting for card removal...");
 8000714:	480b      	ldr	r0, [pc, #44]	@ (8000744 <waitcardRemoval+0x38>)
 8000716:	f003 f915 	bl	8003944 <puts>
    while (1) {
        if (MFRC522_RequestA(dev, atqa) != STATUS_OK) {
 800071a:	490b      	ldr	r1, [pc, #44]	@ (8000748 <waitcardRemoval+0x3c>)
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f7ff fe65 	bl	80003ec <MFRC522_RequestA>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d004      	beq.n	8000732 <waitcardRemoval+0x26>
        	USER_LOG("Card removed");
 8000728:	4808      	ldr	r0, [pc, #32]	@ (800074c <waitcardRemoval+0x40>)
 800072a:	f003 f90b 	bl	8003944 <puts>
            return STATUS_OK; // Card removed, return success
 800072e:	2300      	movs	r3, #0
 8000730:	e003      	b.n	800073a <waitcardRemoval+0x2e>
        }
        HAL_Delay(100); // Poll every 100ms to check if card is still present
 8000732:	2064      	movs	r0, #100	@ 0x64
 8000734:	f000 fd3a 	bl	80011ac <HAL_Delay>
        if (MFRC522_RequestA(dev, atqa) != STATUS_OK) {
 8000738:	e7ef      	b.n	800071a <waitcardRemoval+0xe>
    }
}
 800073a:	4618      	mov	r0, r3
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	080046cc 	.word	0x080046cc
 8000748:	20000098 	.word	0x20000098
 800074c:	080046f0 	.word	0x080046f0

08000750 <waitcardDetect>:

uint8_t waitcardDetect (MFRC522_t *dev){
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
	atqa[0] = atqa[1] = 0;
 8000758:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <waitcardDetect+0x44>)
 800075a:	2200      	movs	r2, #0
 800075c:	705a      	strb	r2, [r3, #1]
 800075e:	4b0d      	ldr	r3, [pc, #52]	@ (8000794 <waitcardDetect+0x44>)
 8000760:	785a      	ldrb	r2, [r3, #1]
 8000762:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <waitcardDetect+0x44>)
 8000764:	701a      	strb	r2, [r3, #0]
	USER_LOG("Waiting for the card...");
 8000766:	480c      	ldr	r0, [pc, #48]	@ (8000798 <waitcardDetect+0x48>)
 8000768:	f003 f8ec 	bl	8003944 <puts>
	while (1){
	    if (MFRC522_RequestA(dev, atqa) == STATUS_OK) {
 800076c:	4909      	ldr	r1, [pc, #36]	@ (8000794 <waitcardDetect+0x44>)
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f7ff fe3c 	bl	80003ec <MFRC522_RequestA>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d104      	bne.n	8000784 <waitcardDetect+0x34>
	    	USER_LOG("Card detected");
 800077a:	4808      	ldr	r0, [pc, #32]	@ (800079c <waitcardDetect+0x4c>)
 800077c:	f003 f8e2 	bl	8003944 <puts>
	        return STATUS_OK;
 8000780:	2300      	movs	r3, #0
 8000782:	e003      	b.n	800078c <waitcardDetect+0x3c>
	    }
	    HAL_Delay(100);	// Poll every 100ms to check if card is  present
 8000784:	2064      	movs	r0, #100	@ 0x64
 8000786:	f000 fd11 	bl	80011ac <HAL_Delay>
	    if (MFRC522_RequestA(dev, atqa) == STATUS_OK) {
 800078a:	e7ef      	b.n	800076c <waitcardDetect+0x1c>
	}
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000098 	.word	0x20000098
 8000798:	08004708 	.word	0x08004708
 800079c:	08004728 	.word	0x08004728

080007a0 <startTim>:
#include "stdlib.h"

timer_Objt Tim_1ms[MaxTIMER];
uint32_t tim1msTick;
void startTim(timer_Objt *pTim, uint32_t SV)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
	if(pTim->En == 0)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d111      	bne.n	80007d6 <startTim+0x36>
	{
		pTim->En = 1;
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	2201      	movs	r2, #1
 80007b6:	601a      	str	r2, [r3, #0]
		if(SV<1) SV = 1;
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d101      	bne.n	80007c2 <startTim+0x22>
 80007be:	2301      	movs	r3, #1
 80007c0:	603b      	str	r3, [r7, #0]
		pTim->SV = SV-1;
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	1e5a      	subs	r2, r3, #1
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	605a      	str	r2, [r3, #4]
		pTim->PV = 0;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
		pTim->Output = 0;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
	}
}
 80007d6:	bf00      	nop
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr

080007e0 <scanTimer>:
}

/**********************************************************************************************/
//void scanTime1ms(void)
void scanTimer(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
	if(tim1msTick == 1){
 80007e6:	4b23      	ldr	r3, [pc, #140]	@ (8000874 <scanTimer+0x94>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d13d      	bne.n	800086a <scanTimer+0x8a>
		tim1msTick = 0;
 80007ee:	4b21      	ldr	r3, [pc, #132]	@ (8000874 <scanTimer+0x94>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
		int i = 0;
 80007f4:	2300      	movs	r3, #0
 80007f6:	607b      	str	r3, [r7, #4]
		for(i=0; i<MaxTIMER; i++)									//Scan all declared timers
 80007f8:	2300      	movs	r3, #0
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	e032      	b.n	8000864 <scanTimer+0x84>
		{
			if(Tim_1ms[i].En == 1)
 80007fe:	4a1e      	ldr	r2, [pc, #120]	@ (8000878 <scanTimer+0x98>)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	011b      	lsls	r3, r3, #4
 8000804:	4413      	add	r3, r2
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2b01      	cmp	r3, #1
 800080a:	d128      	bne.n	800085e <scanTimer+0x7e>
			{
				if(++Tim_1ms[i].PV > Tim_1ms[i].SV)	//Overflow
 800080c:	4a1a      	ldr	r2, [pc, #104]	@ (8000878 <scanTimer+0x98>)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	011b      	lsls	r3, r3, #4
 8000812:	4413      	add	r3, r2
 8000814:	3308      	adds	r3, #8
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	1c5a      	adds	r2, r3, #1
 800081a:	4917      	ldr	r1, [pc, #92]	@ (8000878 <scanTimer+0x98>)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	011b      	lsls	r3, r3, #4
 8000820:	440b      	add	r3, r1
 8000822:	3308      	adds	r3, #8
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	4a14      	ldr	r2, [pc, #80]	@ (8000878 <scanTimer+0x98>)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	011b      	lsls	r3, r3, #4
 800082c:	4413      	add	r3, r2
 800082e:	3308      	adds	r3, #8
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	4911      	ldr	r1, [pc, #68]	@ (8000878 <scanTimer+0x98>)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	011b      	lsls	r3, r3, #4
 8000838:	440b      	add	r3, r1
 800083a:	3304      	adds	r3, #4
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	429a      	cmp	r2, r3
 8000840:	d90d      	bls.n	800085e <scanTimer+0x7e>
				{
					Tim_1ms[i].PV = 0;
 8000842:	4a0d      	ldr	r2, [pc, #52]	@ (8000878 <scanTimer+0x98>)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	011b      	lsls	r3, r3, #4
 8000848:	4413      	add	r3, r2
 800084a:	3308      	adds	r3, #8
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
					Tim_1ms[i].Output = 1;						//Turn On the Timer Output
 8000850:	4a09      	ldr	r2, [pc, #36]	@ (8000878 <scanTimer+0x98>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	011b      	lsls	r3, r3, #4
 8000856:	4413      	add	r3, r2
 8000858:	330c      	adds	r3, #12
 800085a:	2201      	movs	r2, #1
 800085c:	601a      	str	r2, [r3, #0]
		for(i=0; i<MaxTIMER; i++)									//Scan all declared timers
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3301      	adds	r3, #1
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b13      	cmp	r3, #19
 8000868:	ddc9      	ble.n	80007fe <scanTimer+0x1e>
				}
			}
		}
	}
}
 800086a:	bf00      	nop
 800086c:	370c      	adds	r7, #12
 800086e:	46bd      	mov	sp, r7
 8000870:	bc80      	pop	{r7}
 8000872:	4770      	bx	lr
 8000874:	200001dc 	.word	0x200001dc
 8000878:	2000009c 	.word	0x2000009c

0800087c <HAL_TIM_PeriodElapsedCallback>:
{
	HAL_TIM_Base_Start_IT(&htim2); //timer 1ms
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2)		//Timer 2 interrupt every 10ms
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800088c:	d102      	bne.n	8000894 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		tim1msTick = 1; 
 800088e:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000890:	2201      	movs	r2, #1
 8000892:	601a      	str	r2, [r3, #0]
	}
 8000894:	bf00      	nop
 8000896:	370c      	adds	r7, #12
 8000898:	46bd      	mov	sp, r7
 800089a:	bc80      	pop	{r7}
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	200001dc 	.word	0x200001dc

080008a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b088      	sub	sp, #32
 80008a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	f107 0310 	add.w	r3, r7, #16
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b8:	4b39      	ldr	r3, [pc, #228]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	4a38      	ldr	r2, [pc, #224]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 80008be:	f043 0310 	orr.w	r3, r3, #16
 80008c2:	6193      	str	r3, [r2, #24]
 80008c4:	4b36      	ldr	r3, [pc, #216]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	f003 0310 	and.w	r3, r3, #16
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d0:	4b33      	ldr	r3, [pc, #204]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	4a32      	ldr	r2, [pc, #200]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 80008d6:	f043 0320 	orr.w	r3, r3, #32
 80008da:	6193      	str	r3, [r2, #24]
 80008dc:	4b30      	ldr	r3, [pc, #192]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 80008de:	699b      	ldr	r3, [r3, #24]
 80008e0:	f003 0320 	and.w	r3, r3, #32
 80008e4:	60bb      	str	r3, [r7, #8]
 80008e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e8:	4b2d      	ldr	r3, [pc, #180]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 80008ea:	699b      	ldr	r3, [r3, #24]
 80008ec:	4a2c      	ldr	r2, [pc, #176]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 80008ee:	f043 0304 	orr.w	r3, r3, #4
 80008f2:	6193      	str	r3, [r2, #24]
 80008f4:	4b2a      	ldr	r3, [pc, #168]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 80008f6:	699b      	ldr	r3, [r3, #24]
 80008f8:	f003 0304 	and.w	r3, r3, #4
 80008fc:	607b      	str	r3, [r7, #4]
 80008fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000900:	4b27      	ldr	r3, [pc, #156]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 8000902:	699b      	ldr	r3, [r3, #24]
 8000904:	4a26      	ldr	r2, [pc, #152]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 8000906:	f043 0308 	orr.w	r3, r3, #8
 800090a:	6193      	str	r3, [r2, #24]
 800090c:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <MX_GPIO_Init+0xfc>)
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	f003 0308 	and.w	r3, r3, #8
 8000914:	603b      	str	r3, [r7, #0]
 8000916:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800091e:	4821      	ldr	r0, [pc, #132]	@ (80009a4 <MX_GPIO_Init+0x100>)
 8000920:	f000 fefa 	bl	8001718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SDA_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800092a:	481f      	ldr	r0, [pc, #124]	@ (80009a8 <MX_GPIO_Init+0x104>)
 800092c:	f000 fef4 	bl	8001718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	f248 0101 	movw	r1, #32769	@ 0x8001
 8000936:	481d      	ldr	r0, [pc, #116]	@ (80009ac <MX_GPIO_Init+0x108>)
 8000938:	f000 feee 	bl	8001718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800093c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000940:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800094a:	2303      	movs	r3, #3
 800094c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094e:	f107 0310 	add.w	r3, r7, #16
 8000952:	4619      	mov	r1, r3
 8000954:	4813      	ldr	r0, [pc, #76]	@ (80009a4 <MX_GPIO_Init+0x100>)
 8000956:	f000 fd5b 	bl	8001410 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDA_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = SDA_Pin|LED_GREEN_Pin;
 800095a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800095e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000960:	2301      	movs	r3, #1
 8000962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2302      	movs	r3, #2
 800096a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096c:	f107 0310 	add.w	r3, r7, #16
 8000970:	4619      	mov	r1, r3
 8000972:	480d      	ldr	r0, [pc, #52]	@ (80009a8 <MX_GPIO_Init+0x104>)
 8000974:	f000 fd4c 	bl	8001410 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|LED_RED_Pin;
 8000978:	f248 0301 	movw	r3, #32769	@ 0x8001
 800097c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2302      	movs	r3, #2
 8000988:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098a:	f107 0310 	add.w	r3, r7, #16
 800098e:	4619      	mov	r1, r3
 8000990:	4806      	ldr	r0, [pc, #24]	@ (80009ac <MX_GPIO_Init+0x108>)
 8000992:	f000 fd3d 	bl	8001410 <HAL_GPIO_Init>

}
 8000996:	bf00      	nop
 8000998:	3720      	adds	r7, #32
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40021000 	.word	0x40021000
 80009a4:	40011000 	.word	0x40011000
 80009a8:	40010800 	.word	0x40010800
 80009ac:	40010c00 	.word	0x40010c00

080009b0 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Ham nay giup printf() day du lieu ra cong UART1
int _write(int fd, unsigned char *buf, int len) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
  if (fd == 1 || fd == 2) {
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	2b01      	cmp	r3, #1
 80009c0:	d002      	beq.n	80009c8 <_write+0x18>
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	2b02      	cmp	r3, #2
 80009c6:	d107      	bne.n	80009d8 <_write+0x28>
    HAL_UART_Transmit(&huart1, buf, len, 1000);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	b29a      	uxth	r2, r3
 80009cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009d0:	68b9      	ldr	r1, [r7, #8]
 80009d2:	4804      	ldr	r0, [pc, #16]	@ (80009e4 <_write+0x34>)
 80009d4:	f002 fcb8 	bl	8003348 <HAL_UART_Transmit>
  }
  return len;
 80009d8:	687b      	ldr	r3, [r7, #4]
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3710      	adds	r7, #16
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	20000288 	.word	0x20000288

080009e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ee:	f000 fb7b 	bl	80010e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009f2:	f000 f8af 	bl	8000b54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f6:	f7ff ff55 	bl	80008a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80009fa:	f000 fa69 	bl	8000ed0 <MX_TIM2_Init>
  MX_SPI1_Init();
 80009fe:	f000 f8f5 	bl	8000bec <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000a02:	f000 fad5 	bl	8000fb0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Khoi dong Timer ngat (cho logic cu cua ban)
  HAL_TIM_Base_Start_IT(&htim2);
 8000a06:	4848      	ldr	r0, [pc, #288]	@ (8000b28 <main+0x140>)
 8000a08:	f002 f8ac 	bl	8002b64 <HAL_TIM_Base_Start_IT>
  startTim(&Tim_1ms[0], 1000);
 8000a0c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a10:	4846      	ldr	r0, [pc, #280]	@ (8000b2c <main+0x144>)
 8000a12:	f7ff fec5 	bl	80007a0 <startTim>

  // --- KHOI TAO RC522 ---
  // Truyen dia chi bien struct da khai bao o tren
  MFRC522_Init(&rfID);
 8000a16:	4846      	ldr	r0, [pc, #280]	@ (8000b30 <main+0x148>)
 8000a18:	f7ff fb98 	bl	800014c <MFRC522_Init>

  printf("System Init Done. Waiting for Card...\n");
 8000a1c:	4845      	ldr	r0, [pc, #276]	@ (8000b34 <main+0x14c>)
 8000a1e:	f002 ff91 	bl	8003944 <puts>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // --- LOGIC 1: QUET THE RFID (High Level) ---
    // 1. Cho den khi co the quet
    if (waitcardDetect(&rfID) == STATUS_OK) {
 8000a22:	4843      	ldr	r0, [pc, #268]	@ (8000b30 <main+0x148>)
 8000a24:	f7ff fe94 	bl	8000750 <waitcardDetect>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d16e      	bne.n	8000b0c <main+0x124>

      // 2. Doc UID cua the
      if (MFRC522_ReadUid(&rfID, uid) == STATUS_OK) {
 8000a2e:	4942      	ldr	r1, [pc, #264]	@ (8000b38 <main+0x150>)
 8000a30:	483f      	ldr	r0, [pc, #252]	@ (8000b30 <main+0x148>)
 8000a32:	f7ff fe43 	bl	80006bc <MFRC522_ReadUid>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d164      	bne.n	8000b06 <main+0x11e>

        // In ID ra man hinh Serial
        printf("CARD ID: %02X %02X %02X %02X\n", uid[0], uid[1], uid[2], uid[3]);
 8000a3c:	4b3e      	ldr	r3, [pc, #248]	@ (8000b38 <main+0x150>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	4619      	mov	r1, r3
 8000a42:	4b3d      	ldr	r3, [pc, #244]	@ (8000b38 <main+0x150>)
 8000a44:	785b      	ldrb	r3, [r3, #1]
 8000a46:	461a      	mov	r2, r3
 8000a48:	4b3b      	ldr	r3, [pc, #236]	@ (8000b38 <main+0x150>)
 8000a4a:	789b      	ldrb	r3, [r3, #2]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	4b3a      	ldr	r3, [pc, #232]	@ (8000b38 <main+0x150>)
 8000a50:	78db      	ldrb	r3, [r3, #3]
 8000a52:	9300      	str	r3, [sp, #0]
 8000a54:	4603      	mov	r3, r0
 8000a56:	4839      	ldr	r0, [pc, #228]	@ (8000b3c <main+0x154>)
 8000a58:	f002 ff0c 	bl	8003874 <iprintf>

        // Vi du 1: The Master -> Bat den Xanh (PA8)
        if ((uid[0] == 0x20) && (uid[1] == 0x00) && (uid[2] == 0x01) && (uid[3] == 0xE4)) {
 8000a5c:	4b36      	ldr	r3, [pc, #216]	@ (8000b38 <main+0x150>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2b20      	cmp	r3, #32
 8000a62:	d11f      	bne.n	8000aa4 <main+0xbc>
 8000a64:	4b34      	ldr	r3, [pc, #208]	@ (8000b38 <main+0x150>)
 8000a66:	785b      	ldrb	r3, [r3, #1]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d11b      	bne.n	8000aa4 <main+0xbc>
 8000a6c:	4b32      	ldr	r3, [pc, #200]	@ (8000b38 <main+0x150>)
 8000a6e:	789b      	ldrb	r3, [r3, #2]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d117      	bne.n	8000aa4 <main+0xbc>
 8000a74:	4b30      	ldr	r3, [pc, #192]	@ (8000b38 <main+0x150>)
 8000a76:	78db      	ldrb	r3, [r3, #3]
 8000a78:	2be4      	cmp	r3, #228	@ 0xe4
 8000a7a:	d113      	bne.n	8000aa4 <main+0xbc>
            printf("Access Granted - GREEN LED ON\n");
 8000a7c:	4830      	ldr	r0, [pc, #192]	@ (8000b40 <main+0x158>)
 8000a7e:	f002 ff61 	bl	8003944 <puts>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);   // Bat LED PA8
 8000a82:	2201      	movs	r2, #1
 8000a84:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a88:	482e      	ldr	r0, [pc, #184]	@ (8000b44 <main+0x15c>)
 8000a8a:	f000 fe45 	bl	8001718 <HAL_GPIO_WritePin>
            HAL_Delay(1000);
 8000a8e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a92:	f000 fb8b 	bl	80011ac <HAL_Delay>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // Tat LED PA8
 8000a96:	2200      	movs	r2, #0
 8000a98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a9c:	4829      	ldr	r0, [pc, #164]	@ (8000b44 <main+0x15c>)
 8000a9e:	f000 fe3b 	bl	8001718 <HAL_GPIO_WritePin>
 8000aa2:	e030      	b.n	8000b06 <main+0x11e>
        }
        // Vi du 2: The khac -> Bat den Do (PB15)
        else if ((uid[0] == 0x1D) && (uid[1] == 0x7D) && (uid[2] == 0xCD) && (uid[3] == 0x73)) {
 8000aa4:	4b24      	ldr	r3, [pc, #144]	@ (8000b38 <main+0x150>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	2b1d      	cmp	r3, #29
 8000aaa:	d11f      	bne.n	8000aec <main+0x104>
 8000aac:	4b22      	ldr	r3, [pc, #136]	@ (8000b38 <main+0x150>)
 8000aae:	785b      	ldrb	r3, [r3, #1]
 8000ab0:	2b7d      	cmp	r3, #125	@ 0x7d
 8000ab2:	d11b      	bne.n	8000aec <main+0x104>
 8000ab4:	4b20      	ldr	r3, [pc, #128]	@ (8000b38 <main+0x150>)
 8000ab6:	789b      	ldrb	r3, [r3, #2]
 8000ab8:	2bcd      	cmp	r3, #205	@ 0xcd
 8000aba:	d117      	bne.n	8000aec <main+0x104>
 8000abc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b38 <main+0x150>)
 8000abe:	78db      	ldrb	r3, [r3, #3]
 8000ac0:	2b73      	cmp	r3, #115	@ 0x73
 8000ac2:	d113      	bne.n	8000aec <main+0x104>
            printf("Access Denied - RED LED ON\n");
 8000ac4:	4820      	ldr	r0, [pc, #128]	@ (8000b48 <main+0x160>)
 8000ac6:	f002 ff3d 	bl	8003944 <puts>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);  // Bat LED PB15
 8000aca:	2201      	movs	r2, #1
 8000acc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ad0:	481e      	ldr	r0, [pc, #120]	@ (8000b4c <main+0x164>)
 8000ad2:	f000 fe21 	bl	8001718 <HAL_GPIO_WritePin>
            HAL_Delay(1000);
 8000ad6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ada:	f000 fb67 	bl	80011ac <HAL_Delay>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);// Tat LED PB15
 8000ade:	2200      	movs	r2, #0
 8000ae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ae4:	4819      	ldr	r0, [pc, #100]	@ (8000b4c <main+0x164>)
 8000ae6:	f000 fe17 	bl	8001718 <HAL_GPIO_WritePin>
 8000aea:	e00c      	b.n	8000b06 <main+0x11e>
        }
        else {
            // The la -> Nhay den PC13 (Onboard)
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000aec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000af0:	4817      	ldr	r0, [pc, #92]	@ (8000b50 <main+0x168>)
 8000af2:	f000 fe29 	bl	8001748 <HAL_GPIO_TogglePin>
            HAL_Delay(200);
 8000af6:	20c8      	movs	r0, #200	@ 0xc8
 8000af8:	f000 fb58 	bl	80011ac <HAL_Delay>
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000afc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b00:	4813      	ldr	r0, [pc, #76]	@ (8000b50 <main+0x168>)
 8000b02:	f000 fe21 	bl	8001748 <HAL_GPIO_TogglePin>
        }
      }

      // 4. Doi nhat the ra moi tiep tuc
      waitcardRemoval(&rfID);
 8000b06:	480a      	ldr	r0, [pc, #40]	@ (8000b30 <main+0x148>)
 8000b08:	f7ff fe00 	bl	800070c <waitcardRemoval>
    }

    // --- LOGIC 2: TIMER CUA BAN ---
    scanTimer();
 8000b0c:	f7ff fe68 	bl	80007e0 <scanTimer>
    if(Tim_1ms[0].En && Tim_1ms[0].Output){
 8000b10:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <main+0x144>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d084      	beq.n	8000a22 <main+0x3a>
 8000b18:	4b04      	ldr	r3, [pc, #16]	@ (8000b2c <main+0x144>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d080      	beq.n	8000a22 <main+0x3a>
        Tim_1ms[0].Output = 0;
 8000b20:	4b02      	ldr	r3, [pc, #8]	@ (8000b2c <main+0x144>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
    if (waitcardDetect(&rfID) == STATUS_OK) {
 8000b26:	e77c      	b.n	8000a22 <main+0x3a>
 8000b28:	20000240 	.word	0x20000240
 8000b2c:	2000009c 	.word	0x2000009c
 8000b30:	20000000 	.word	0x20000000
 8000b34:	08004740 	.word	0x08004740
 8000b38:	200001e0 	.word	0x200001e0
 8000b3c:	08004768 	.word	0x08004768
 8000b40:	08004788 	.word	0x08004788
 8000b44:	40010800 	.word	0x40010800
 8000b48:	080047a8 	.word	0x080047a8
 8000b4c:	40010c00 	.word	0x40010c00
 8000b50:	40011000 	.word	0x40011000

08000b54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b090      	sub	sp, #64	@ 0x40
 8000b58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b5a:	f107 0318 	add.w	r3, r7, #24
 8000b5e:	2228      	movs	r2, #40	@ 0x28
 8000b60:	2100      	movs	r1, #0
 8000b62:	4618      	mov	r0, r3
 8000b64:	f002 ffce 	bl	8003b04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	605a      	str	r2, [r3, #4]
 8000b70:	609a      	str	r2, [r3, #8]
 8000b72:	60da      	str	r2, [r3, #12]
 8000b74:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b76:	2301      	movs	r3, #1
 8000b78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b7e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b80:	2300      	movs	r3, #0
 8000b82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b84:	2301      	movs	r3, #1
 8000b86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b90:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b92:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b98:	f107 0318 	add.w	r3, r7, #24
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f000 fded 	bl	800177c <HAL_RCC_OscConfig>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ba8:	f000 f819 	bl	8000bde <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bac:	230f      	movs	r3, #15
 8000bae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f001 f85a 	bl	8001c80 <HAL_RCC_ClockConfig>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000bd2:	f000 f804 	bl	8000bde <Error_Handler>
  }
}
 8000bd6:	bf00      	nop
 8000bd8:	3740      	adds	r7, #64	@ 0x40
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bde:	b480      	push	{r7}
 8000be0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be2:	b672      	cpsid	i
}
 8000be4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8000be6:	bf00      	nop
 8000be8:	e7fd      	b.n	8000be6 <Error_Handler+0x8>
	...

08000bec <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000bf0:	4b17      	ldr	r3, [pc, #92]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000bf2:	4a18      	ldr	r2, [pc, #96]	@ (8000c54 <MX_SPI1_Init+0x68>)
 8000bf4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bf6:	4b16      	ldr	r3, [pc, #88]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000bf8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000bfc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bfe:	4b14      	ldr	r3, [pc, #80]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c04:	4b12      	ldr	r3, [pc, #72]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c0a:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c10:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c1c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c20:	2228      	movs	r2, #40	@ 0x28
 8000c22:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c24:	4b0a      	ldr	r3, [pc, #40]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c2a:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c30:	4b07      	ldr	r3, [pc, #28]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c36:	4b06      	ldr	r3, [pc, #24]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c38:	220a      	movs	r2, #10
 8000c3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c3c:	4804      	ldr	r0, [pc, #16]	@ (8000c50 <MX_SPI1_Init+0x64>)
 8000c3e:	f001 f9ad 	bl	8001f9c <HAL_SPI_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c48:	f7ff ffc9 	bl	8000bde <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c4c:	bf00      	nop
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	200001e4 	.word	0x200001e4
 8000c54:	40013000 	.word	0x40013000

08000c58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c60:	f107 0310 	add.w	r3, r7, #16
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce0 <HAL_SPI_MspInit+0x88>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d12f      	bne.n	8000cd8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c78:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce4 <HAL_SPI_MspInit+0x8c>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a19      	ldr	r2, [pc, #100]	@ (8000ce4 <HAL_SPI_MspInit+0x8c>)
 8000c7e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b17      	ldr	r3, [pc, #92]	@ (8000ce4 <HAL_SPI_MspInit+0x8c>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c90:	4b14      	ldr	r3, [pc, #80]	@ (8000ce4 <HAL_SPI_MspInit+0x8c>)
 8000c92:	699b      	ldr	r3, [r3, #24]
 8000c94:	4a13      	ldr	r2, [pc, #76]	@ (8000ce4 <HAL_SPI_MspInit+0x8c>)
 8000c96:	f043 0304 	orr.w	r3, r3, #4
 8000c9a:	6193      	str	r3, [r2, #24]
 8000c9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <HAL_SPI_MspInit+0x8c>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	f003 0304 	and.w	r3, r3, #4
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000ca8:	23a0      	movs	r3, #160	@ 0xa0
 8000caa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cac:	2302      	movs	r3, #2
 8000cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb4:	f107 0310 	add.w	r3, r7, #16
 8000cb8:	4619      	mov	r1, r3
 8000cba:	480b      	ldr	r0, [pc, #44]	@ (8000ce8 <HAL_SPI_MspInit+0x90>)
 8000cbc:	f000 fba8 	bl	8001410 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000cc0:	2340      	movs	r3, #64	@ 0x40
 8000cc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ccc:	f107 0310 	add.w	r3, r7, #16
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4805      	ldr	r0, [pc, #20]	@ (8000ce8 <HAL_SPI_MspInit+0x90>)
 8000cd4:	f000 fb9c 	bl	8001410 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000cd8:	bf00      	nop
 8000cda:	3720      	adds	r7, #32
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40013000 	.word	0x40013000
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	40010800 	.word	0x40010800

08000cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000cf2:	4b15      	ldr	r3, [pc, #84]	@ (8000d48 <HAL_MspInit+0x5c>)
 8000cf4:	699b      	ldr	r3, [r3, #24]
 8000cf6:	4a14      	ldr	r2, [pc, #80]	@ (8000d48 <HAL_MspInit+0x5c>)
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	6193      	str	r3, [r2, #24]
 8000cfe:	4b12      	ldr	r3, [pc, #72]	@ (8000d48 <HAL_MspInit+0x5c>)
 8000d00:	699b      	ldr	r3, [r3, #24]
 8000d02:	f003 0301 	and.w	r3, r3, #1
 8000d06:	60bb      	str	r3, [r7, #8]
 8000d08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d48 <HAL_MspInit+0x5c>)
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d48 <HAL_MspInit+0x5c>)
 8000d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d14:	61d3      	str	r3, [r2, #28]
 8000d16:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <HAL_MspInit+0x5c>)
 8000d18:	69db      	ldr	r3, [r3, #28]
 8000d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d22:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <HAL_MspInit+0x60>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	4a04      	ldr	r2, [pc, #16]	@ (8000d4c <HAL_MspInit+0x60>)
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	3714      	adds	r7, #20
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	40010000 	.word	0x40010000

08000d50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <NMI_Handler+0x4>

08000d58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <HardFault_Handler+0x4>

08000d60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <MemManage_Handler+0x4>

08000d68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <BusFault_Handler+0x4>

08000d70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <UsageFault_Handler+0x4>

08000d78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr

08000d84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bc80      	pop	{r7}
 8000d8e:	4770      	bx	lr

08000d90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr

08000d9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000da0:	f000 f9e8 	bl	8001174 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000dac:	4802      	ldr	r0, [pc, #8]	@ (8000db8 <TIM2_IRQHandler+0x10>)
 8000dae:	f001 ff2b 	bl	8002c08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	20000240 	.word	0x20000240

08000dbc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]
 8000dcc:	e00a      	b.n	8000de4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dce:	f3af 8000 	nop.w
 8000dd2:	4601      	mov	r1, r0
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	1c5a      	adds	r2, r3, #1
 8000dd8:	60ba      	str	r2, [r7, #8]
 8000dda:	b2ca      	uxtb	r2, r1
 8000ddc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	3301      	adds	r3, #1
 8000de2:	617b      	str	r3, [r7, #20]
 8000de4:	697a      	ldr	r2, [r7, #20]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	dbf0      	blt.n	8000dce <_read+0x12>
  }

  return len;
 8000dec:	687b      	ldr	r3, [r7, #4]
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3718      	adds	r7, #24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b083      	sub	sp, #12
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dfe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr

08000e0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e1c:	605a      	str	r2, [r3, #4]
  return 0;
 8000e1e:	2300      	movs	r3, #0
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr

08000e2a <_isatty>:

int _isatty(int file)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	b083      	sub	sp, #12
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e32:	2301      	movs	r3, #1
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr

08000e3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	b085      	sub	sp, #20
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	60f8      	str	r0, [r7, #12]
 8000e46:	60b9      	str	r1, [r7, #8]
 8000e48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
	...

08000e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e60:	4a14      	ldr	r2, [pc, #80]	@ (8000eb4 <_sbrk+0x5c>)
 8000e62:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <_sbrk+0x60>)
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e6c:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <_sbrk+0x64>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d102      	bne.n	8000e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e74:	4b11      	ldr	r3, [pc, #68]	@ (8000ebc <_sbrk+0x64>)
 8000e76:	4a12      	ldr	r2, [pc, #72]	@ (8000ec0 <_sbrk+0x68>)
 8000e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e7a:	4b10      	ldr	r3, [pc, #64]	@ (8000ebc <_sbrk+0x64>)
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4413      	add	r3, r2
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d207      	bcs.n	8000e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e88:	f002 fe8a 	bl	8003ba0 <__errno>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	220c      	movs	r2, #12
 8000e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e92:	f04f 33ff 	mov.w	r3, #4294967295
 8000e96:	e009      	b.n	8000eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <_sbrk+0x64>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e9e:	4b07      	ldr	r3, [pc, #28]	@ (8000ebc <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	4a05      	ldr	r2, [pc, #20]	@ (8000ebc <_sbrk+0x64>)
 8000ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20005000 	.word	0x20005000
 8000eb8:	00000400 	.word	0x00000400
 8000ebc:	2000023c 	.word	0x2000023c
 8000ec0:	20000420 	.word	0x20000420

08000ec4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr

08000ed0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ed6:	f107 0308 	add.w	r3, r7, #8
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	605a      	str	r2, [r3, #4]
 8000ee0:	609a      	str	r2, [r3, #8]
 8000ee2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ee4:	463b      	mov	r3, r7
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000eec:	4b1d      	ldr	r3, [pc, #116]	@ (8000f64 <MX_TIM2_Init+0x94>)
 8000eee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ef2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f64 <MX_TIM2_Init+0x94>)
 8000ef6:	2247      	movs	r2, #71	@ 0x47
 8000ef8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000efa:	4b1a      	ldr	r3, [pc, #104]	@ (8000f64 <MX_TIM2_Init+0x94>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000f00:	4b18      	ldr	r3, [pc, #96]	@ (8000f64 <MX_TIM2_Init+0x94>)
 8000f02:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f08:	4b16      	ldr	r3, [pc, #88]	@ (8000f64 <MX_TIM2_Init+0x94>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f0e:	4b15      	ldr	r3, [pc, #84]	@ (8000f64 <MX_TIM2_Init+0x94>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f14:	4813      	ldr	r0, [pc, #76]	@ (8000f64 <MX_TIM2_Init+0x94>)
 8000f16:	f001 fdd6 	bl	8002ac6 <HAL_TIM_Base_Init>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f20:	f7ff fe5d 	bl	8000bde <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f2a:	f107 0308 	add.w	r3, r7, #8
 8000f2e:	4619      	mov	r1, r3
 8000f30:	480c      	ldr	r0, [pc, #48]	@ (8000f64 <MX_TIM2_Init+0x94>)
 8000f32:	f001 ff59 	bl	8002de8 <HAL_TIM_ConfigClockSource>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f3c:	f7ff fe4f 	bl	8000bde <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f40:	2300      	movs	r3, #0
 8000f42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f44:	2300      	movs	r3, #0
 8000f46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f48:	463b      	mov	r3, r7
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4805      	ldr	r0, [pc, #20]	@ (8000f64 <MX_TIM2_Init+0x94>)
 8000f4e:	f002 f93b 	bl	80031c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f58:	f7ff fe41 	bl	8000bde <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f5c:	bf00      	nop
 8000f5e:	3718      	adds	r7, #24
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000240 	.word	0x20000240

08000f68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f78:	d113      	bne.n	8000fa2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fac <HAL_TIM_Base_MspInit+0x44>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000fac <HAL_TIM_Base_MspInit+0x44>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	61d3      	str	r3, [r2, #28]
 8000f86:	4b09      	ldr	r3, [pc, #36]	@ (8000fac <HAL_TIM_Base_MspInit+0x44>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8000f92:	2200      	movs	r2, #0
 8000f94:	210f      	movs	r1, #15
 8000f96:	201c      	movs	r0, #28
 8000f98:	f000 fa03 	bl	80013a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f9c:	201c      	movs	r0, #28
 8000f9e:	f000 fa1c 	bl	80013da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000fa2:	bf00      	nop
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fb4:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <MX_USART1_UART_Init+0x4c>)
 8000fb6:	4a12      	ldr	r2, [pc, #72]	@ (8001000 <MX_USART1_UART_Init+0x50>)
 8000fb8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000fba:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <MX_USART1_UART_Init+0x4c>)
 8000fbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <MX_USART1_UART_Init+0x4c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <MX_USART1_UART_Init+0x4c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000fce:	4b0b      	ldr	r3, [pc, #44]	@ (8000ffc <MX_USART1_UART_Init+0x4c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000fd4:	4b09      	ldr	r3, [pc, #36]	@ (8000ffc <MX_USART1_UART_Init+0x4c>)
 8000fd6:	220c      	movs	r2, #12
 8000fd8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fda:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <MX_USART1_UART_Init+0x4c>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <MX_USART1_UART_Init+0x4c>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000fe6:	4805      	ldr	r0, [pc, #20]	@ (8000ffc <MX_USART1_UART_Init+0x4c>)
 8000fe8:	f002 f95e 	bl	80032a8 <HAL_UART_Init>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ff2:	f7ff fdf4 	bl	8000bde <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000288 	.word	0x20000288
 8001000:	40013800 	.word	0x40013800

08001004 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 0310 	add.w	r3, r7, #16
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a1c      	ldr	r2, [pc, #112]	@ (8001090 <HAL_UART_MspInit+0x8c>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d131      	bne.n	8001088 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001024:	4b1b      	ldr	r3, [pc, #108]	@ (8001094 <HAL_UART_MspInit+0x90>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	4a1a      	ldr	r2, [pc, #104]	@ (8001094 <HAL_UART_MspInit+0x90>)
 800102a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800102e:	6193      	str	r3, [r2, #24]
 8001030:	4b18      	ldr	r3, [pc, #96]	@ (8001094 <HAL_UART_MspInit+0x90>)
 8001032:	699b      	ldr	r3, [r3, #24]
 8001034:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103c:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <HAL_UART_MspInit+0x90>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <HAL_UART_MspInit+0x90>)
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	6193      	str	r3, [r2, #24]
 8001048:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <HAL_UART_MspInit+0x90>)
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	f003 0304 	and.w	r3, r3, #4
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001054:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001058:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	2302      	movs	r3, #2
 800105c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800105e:	2303      	movs	r3, #3
 8001060:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001062:	f107 0310 	add.w	r3, r7, #16
 8001066:	4619      	mov	r1, r3
 8001068:	480b      	ldr	r0, [pc, #44]	@ (8001098 <HAL_UART_MspInit+0x94>)
 800106a:	f000 f9d1 	bl	8001410 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800106e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001072:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107c:	f107 0310 	add.w	r3, r7, #16
 8001080:	4619      	mov	r1, r3
 8001082:	4805      	ldr	r0, [pc, #20]	@ (8001098 <HAL_UART_MspInit+0x94>)
 8001084:	f000 f9c4 	bl	8001410 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001088:	bf00      	nop
 800108a:	3720      	adds	r7, #32
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40013800 	.word	0x40013800
 8001094:	40021000 	.word	0x40021000
 8001098:	40010800 	.word	0x40010800

0800109c <Reset_Handler>:
 800109c:	f7ff ff12 	bl	8000ec4 <SystemInit>
 80010a0:	480b      	ldr	r0, [pc, #44]	@ (80010d0 <LoopFillZerobss+0xe>)
 80010a2:	490c      	ldr	r1, [pc, #48]	@ (80010d4 <LoopFillZerobss+0x12>)
 80010a4:	4a0c      	ldr	r2, [pc, #48]	@ (80010d8 <LoopFillZerobss+0x16>)
 80010a6:	2300      	movs	r3, #0
 80010a8:	e002      	b.n	80010b0 <LoopCopyDataInit>

080010aa <CopyDataInit>:
 80010aa:	58d4      	ldr	r4, [r2, r3]
 80010ac:	50c4      	str	r4, [r0, r3]
 80010ae:	3304      	adds	r3, #4

080010b0 <LoopCopyDataInit>:
 80010b0:	18c4      	adds	r4, r0, r3
 80010b2:	428c      	cmp	r4, r1
 80010b4:	d3f9      	bcc.n	80010aa <CopyDataInit>
 80010b6:	4a09      	ldr	r2, [pc, #36]	@ (80010dc <LoopFillZerobss+0x1a>)
 80010b8:	4c09      	ldr	r4, [pc, #36]	@ (80010e0 <LoopFillZerobss+0x1e>)
 80010ba:	2300      	movs	r3, #0
 80010bc:	e001      	b.n	80010c2 <LoopFillZerobss>

080010be <FillZerobss>:
 80010be:	6013      	str	r3, [r2, #0]
 80010c0:	3204      	adds	r2, #4

080010c2 <LoopFillZerobss>:
 80010c2:	42a2      	cmp	r2, r4
 80010c4:	d3fb      	bcc.n	80010be <FillZerobss>
 80010c6:	f002 fd71 	bl	8003bac <__libc_init_array>
 80010ca:	f7ff fc8d 	bl	80009e8 <main>
 80010ce:	4770      	bx	lr
 80010d0:	20000000 	.word	0x20000000
 80010d4:	2000007c 	.word	0x2000007c
 80010d8:	0800482c 	.word	0x0800482c
 80010dc:	2000007c 	.word	0x2000007c
 80010e0:	20000420 	.word	0x20000420

080010e4 <ADC1_2_IRQHandler>:
 80010e4:	e7fe      	b.n	80010e4 <ADC1_2_IRQHandler>
	...

080010e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010ec:	4b08      	ldr	r3, [pc, #32]	@ (8001110 <HAL_Init+0x28>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a07      	ldr	r2, [pc, #28]	@ (8001110 <HAL_Init+0x28>)
 80010f2:	f043 0310 	orr.w	r3, r3, #16
 80010f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010f8:	2003      	movs	r0, #3
 80010fa:	f000 f947 	bl	800138c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010fe:	200f      	movs	r0, #15
 8001100:	f000 f808 	bl	8001114 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001104:	f7ff fdf2 	bl	8000cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40022000 	.word	0x40022000

08001114 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800111c:	4b12      	ldr	r3, [pc, #72]	@ (8001168 <HAL_InitTick+0x54>)
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <HAL_InitTick+0x58>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	4619      	mov	r1, r3
 8001126:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800112a:	fbb3 f3f1 	udiv	r3, r3, r1
 800112e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001132:	4618      	mov	r0, r3
 8001134:	f000 f95f 	bl	80013f6 <HAL_SYSTICK_Config>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e00e      	b.n	8001160 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2b0f      	cmp	r3, #15
 8001146:	d80a      	bhi.n	800115e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001148:	2200      	movs	r2, #0
 800114a:	6879      	ldr	r1, [r7, #4]
 800114c:	f04f 30ff 	mov.w	r0, #4294967295
 8001150:	f000 f927 	bl	80013a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001154:	4a06      	ldr	r2, [pc, #24]	@ (8001170 <HAL_InitTick+0x5c>)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800115a:	2300      	movs	r3, #0
 800115c:	e000      	b.n	8001160 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
}
 8001160:	4618      	mov	r0, r3
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20000014 	.word	0x20000014
 800116c:	2000001c 	.word	0x2000001c
 8001170:	20000018 	.word	0x20000018

08001174 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001178:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <HAL_IncTick+0x1c>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	461a      	mov	r2, r3
 800117e:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <HAL_IncTick+0x20>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4413      	add	r3, r2
 8001184:	4a03      	ldr	r2, [pc, #12]	@ (8001194 <HAL_IncTick+0x20>)
 8001186:	6013      	str	r3, [r2, #0]
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr
 8001190:	2000001c 	.word	0x2000001c
 8001194:	200002d0 	.word	0x200002d0

08001198 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  return uwTick;
 800119c:	4b02      	ldr	r3, [pc, #8]	@ (80011a8 <HAL_GetTick+0x10>)
 800119e:	681b      	ldr	r3, [r3, #0]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr
 80011a8:	200002d0 	.word	0x200002d0

080011ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011b4:	f7ff fff0 	bl	8001198 <HAL_GetTick>
 80011b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011c4:	d005      	beq.n	80011d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011c6:	4b0a      	ldr	r3, [pc, #40]	@ (80011f0 <HAL_Delay+0x44>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	461a      	mov	r2, r3
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	4413      	add	r3, r2
 80011d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011d2:	bf00      	nop
 80011d4:	f7ff ffe0 	bl	8001198 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	68fa      	ldr	r2, [r7, #12]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d8f7      	bhi.n	80011d4 <HAL_Delay+0x28>
  {
  }
}
 80011e4:	bf00      	nop
 80011e6:	bf00      	nop
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	2000001c 	.word	0x2000001c

080011f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001204:	4b0c      	ldr	r3, [pc, #48]	@ (8001238 <__NVIC_SetPriorityGrouping+0x44>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800120a:	68ba      	ldr	r2, [r7, #8]
 800120c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001210:	4013      	ands	r3, r2
 8001212:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800121c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001220:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001224:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001226:	4a04      	ldr	r2, [pc, #16]	@ (8001238 <__NVIC_SetPriorityGrouping+0x44>)
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	60d3      	str	r3, [r2, #12]
}
 800122c:	bf00      	nop
 800122e:	3714      	adds	r7, #20
 8001230:	46bd      	mov	sp, r7
 8001232:	bc80      	pop	{r7}
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001240:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <__NVIC_GetPriorityGrouping+0x18>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	0a1b      	lsrs	r3, r3, #8
 8001246:	f003 0307 	and.w	r3, r3, #7
}
 800124a:	4618      	mov	r0, r3
 800124c:	46bd      	mov	sp, r7
 800124e:	bc80      	pop	{r7}
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	2b00      	cmp	r3, #0
 8001268:	db0b      	blt.n	8001282 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	f003 021f 	and.w	r2, r3, #31
 8001270:	4906      	ldr	r1, [pc, #24]	@ (800128c <__NVIC_EnableIRQ+0x34>)
 8001272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001276:	095b      	lsrs	r3, r3, #5
 8001278:	2001      	movs	r0, #1
 800127a:	fa00 f202 	lsl.w	r2, r0, r2
 800127e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr
 800128c:	e000e100 	.word	0xe000e100

08001290 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	6039      	str	r1, [r7, #0]
 800129a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800129c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	db0a      	blt.n	80012ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	b2da      	uxtb	r2, r3
 80012a8:	490c      	ldr	r1, [pc, #48]	@ (80012dc <__NVIC_SetPriority+0x4c>)
 80012aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ae:	0112      	lsls	r2, r2, #4
 80012b0:	b2d2      	uxtb	r2, r2
 80012b2:	440b      	add	r3, r1
 80012b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b8:	e00a      	b.n	80012d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	4908      	ldr	r1, [pc, #32]	@ (80012e0 <__NVIC_SetPriority+0x50>)
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	f003 030f 	and.w	r3, r3, #15
 80012c6:	3b04      	subs	r3, #4
 80012c8:	0112      	lsls	r2, r2, #4
 80012ca:	b2d2      	uxtb	r2, r2
 80012cc:	440b      	add	r3, r1
 80012ce:	761a      	strb	r2, [r3, #24]
}
 80012d0:	bf00      	nop
 80012d2:	370c      	adds	r7, #12
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bc80      	pop	{r7}
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	e000e100 	.word	0xe000e100
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b089      	sub	sp, #36	@ 0x24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f003 0307 	and.w	r3, r3, #7
 80012f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f1c3 0307 	rsb	r3, r3, #7
 80012fe:	2b04      	cmp	r3, #4
 8001300:	bf28      	it	cs
 8001302:	2304      	movcs	r3, #4
 8001304:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3304      	adds	r3, #4
 800130a:	2b06      	cmp	r3, #6
 800130c:	d902      	bls.n	8001314 <NVIC_EncodePriority+0x30>
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	3b03      	subs	r3, #3
 8001312:	e000      	b.n	8001316 <NVIC_EncodePriority+0x32>
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001318:	f04f 32ff 	mov.w	r2, #4294967295
 800131c:	69bb      	ldr	r3, [r7, #24]
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	43da      	mvns	r2, r3
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	401a      	ands	r2, r3
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800132c:	f04f 31ff 	mov.w	r1, #4294967295
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	fa01 f303 	lsl.w	r3, r1, r3
 8001336:	43d9      	mvns	r1, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800133c:	4313      	orrs	r3, r2
         );
}
 800133e:	4618      	mov	r0, r3
 8001340:	3724      	adds	r7, #36	@ 0x24
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3b01      	subs	r3, #1
 8001354:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001358:	d301      	bcc.n	800135e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800135a:	2301      	movs	r3, #1
 800135c:	e00f      	b.n	800137e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800135e:	4a0a      	ldr	r2, [pc, #40]	@ (8001388 <SysTick_Config+0x40>)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	3b01      	subs	r3, #1
 8001364:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001366:	210f      	movs	r1, #15
 8001368:	f04f 30ff 	mov.w	r0, #4294967295
 800136c:	f7ff ff90 	bl	8001290 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001370:	4b05      	ldr	r3, [pc, #20]	@ (8001388 <SysTick_Config+0x40>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001376:	4b04      	ldr	r3, [pc, #16]	@ (8001388 <SysTick_Config+0x40>)
 8001378:	2207      	movs	r2, #7
 800137a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	e000e010 	.word	0xe000e010

0800138c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f7ff ff2d 	bl	80011f4 <__NVIC_SetPriorityGrouping>
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b086      	sub	sp, #24
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	4603      	mov	r3, r0
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
 80013ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013b4:	f7ff ff42 	bl	800123c <__NVIC_GetPriorityGrouping>
 80013b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	68b9      	ldr	r1, [r7, #8]
 80013be:	6978      	ldr	r0, [r7, #20]
 80013c0:	f7ff ff90 	bl	80012e4 <NVIC_EncodePriority>
 80013c4:	4602      	mov	r2, r0
 80013c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ca:	4611      	mov	r1, r2
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff ff5f 	bl	8001290 <__NVIC_SetPriority>
}
 80013d2:	bf00      	nop
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b082      	sub	sp, #8
 80013de:	af00      	add	r7, sp, #0
 80013e0:	4603      	mov	r3, r0
 80013e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff ff35 	bl	8001258 <__NVIC_EnableIRQ>
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7ff ffa2 	bl	8001348 <SysTick_Config>
 8001404:	4603      	mov	r3, r0
}
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001410:	b480      	push	{r7}
 8001412:	b08b      	sub	sp, #44	@ 0x2c
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800141a:	2300      	movs	r3, #0
 800141c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800141e:	2300      	movs	r3, #0
 8001420:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001422:	e169      	b.n	80016f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001424:	2201      	movs	r2, #1
 8001426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001428:	fa02 f303 	lsl.w	r3, r2, r3
 800142c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	69fa      	ldr	r2, [r7, #28]
 8001434:	4013      	ands	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	429a      	cmp	r2, r3
 800143e:	f040 8158 	bne.w	80016f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	4a9a      	ldr	r2, [pc, #616]	@ (80016b0 <HAL_GPIO_Init+0x2a0>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d05e      	beq.n	800150a <HAL_GPIO_Init+0xfa>
 800144c:	4a98      	ldr	r2, [pc, #608]	@ (80016b0 <HAL_GPIO_Init+0x2a0>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d875      	bhi.n	800153e <HAL_GPIO_Init+0x12e>
 8001452:	4a98      	ldr	r2, [pc, #608]	@ (80016b4 <HAL_GPIO_Init+0x2a4>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d058      	beq.n	800150a <HAL_GPIO_Init+0xfa>
 8001458:	4a96      	ldr	r2, [pc, #600]	@ (80016b4 <HAL_GPIO_Init+0x2a4>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d86f      	bhi.n	800153e <HAL_GPIO_Init+0x12e>
 800145e:	4a96      	ldr	r2, [pc, #600]	@ (80016b8 <HAL_GPIO_Init+0x2a8>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d052      	beq.n	800150a <HAL_GPIO_Init+0xfa>
 8001464:	4a94      	ldr	r2, [pc, #592]	@ (80016b8 <HAL_GPIO_Init+0x2a8>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d869      	bhi.n	800153e <HAL_GPIO_Init+0x12e>
 800146a:	4a94      	ldr	r2, [pc, #592]	@ (80016bc <HAL_GPIO_Init+0x2ac>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d04c      	beq.n	800150a <HAL_GPIO_Init+0xfa>
 8001470:	4a92      	ldr	r2, [pc, #584]	@ (80016bc <HAL_GPIO_Init+0x2ac>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d863      	bhi.n	800153e <HAL_GPIO_Init+0x12e>
 8001476:	4a92      	ldr	r2, [pc, #584]	@ (80016c0 <HAL_GPIO_Init+0x2b0>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d046      	beq.n	800150a <HAL_GPIO_Init+0xfa>
 800147c:	4a90      	ldr	r2, [pc, #576]	@ (80016c0 <HAL_GPIO_Init+0x2b0>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d85d      	bhi.n	800153e <HAL_GPIO_Init+0x12e>
 8001482:	2b12      	cmp	r3, #18
 8001484:	d82a      	bhi.n	80014dc <HAL_GPIO_Init+0xcc>
 8001486:	2b12      	cmp	r3, #18
 8001488:	d859      	bhi.n	800153e <HAL_GPIO_Init+0x12e>
 800148a:	a201      	add	r2, pc, #4	@ (adr r2, 8001490 <HAL_GPIO_Init+0x80>)
 800148c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001490:	0800150b 	.word	0x0800150b
 8001494:	080014e5 	.word	0x080014e5
 8001498:	080014f7 	.word	0x080014f7
 800149c:	08001539 	.word	0x08001539
 80014a0:	0800153f 	.word	0x0800153f
 80014a4:	0800153f 	.word	0x0800153f
 80014a8:	0800153f 	.word	0x0800153f
 80014ac:	0800153f 	.word	0x0800153f
 80014b0:	0800153f 	.word	0x0800153f
 80014b4:	0800153f 	.word	0x0800153f
 80014b8:	0800153f 	.word	0x0800153f
 80014bc:	0800153f 	.word	0x0800153f
 80014c0:	0800153f 	.word	0x0800153f
 80014c4:	0800153f 	.word	0x0800153f
 80014c8:	0800153f 	.word	0x0800153f
 80014cc:	0800153f 	.word	0x0800153f
 80014d0:	0800153f 	.word	0x0800153f
 80014d4:	080014ed 	.word	0x080014ed
 80014d8:	08001501 	.word	0x08001501
 80014dc:	4a79      	ldr	r2, [pc, #484]	@ (80016c4 <HAL_GPIO_Init+0x2b4>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d013      	beq.n	800150a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014e2:	e02c      	b.n	800153e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	623b      	str	r3, [r7, #32]
          break;
 80014ea:	e029      	b.n	8001540 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	3304      	adds	r3, #4
 80014f2:	623b      	str	r3, [r7, #32]
          break;
 80014f4:	e024      	b.n	8001540 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	3308      	adds	r3, #8
 80014fc:	623b      	str	r3, [r7, #32]
          break;
 80014fe:	e01f      	b.n	8001540 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	330c      	adds	r3, #12
 8001506:	623b      	str	r3, [r7, #32]
          break;
 8001508:	e01a      	b.n	8001540 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d102      	bne.n	8001518 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001512:	2304      	movs	r3, #4
 8001514:	623b      	str	r3, [r7, #32]
          break;
 8001516:	e013      	b.n	8001540 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d105      	bne.n	800152c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001520:	2308      	movs	r3, #8
 8001522:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	69fa      	ldr	r2, [r7, #28]
 8001528:	611a      	str	r2, [r3, #16]
          break;
 800152a:	e009      	b.n	8001540 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800152c:	2308      	movs	r3, #8
 800152e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	69fa      	ldr	r2, [r7, #28]
 8001534:	615a      	str	r2, [r3, #20]
          break;
 8001536:	e003      	b.n	8001540 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001538:	2300      	movs	r3, #0
 800153a:	623b      	str	r3, [r7, #32]
          break;
 800153c:	e000      	b.n	8001540 <HAL_GPIO_Init+0x130>
          break;
 800153e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	2bff      	cmp	r3, #255	@ 0xff
 8001544:	d801      	bhi.n	800154a <HAL_GPIO_Init+0x13a>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	e001      	b.n	800154e <HAL_GPIO_Init+0x13e>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	3304      	adds	r3, #4
 800154e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	2bff      	cmp	r3, #255	@ 0xff
 8001554:	d802      	bhi.n	800155c <HAL_GPIO_Init+0x14c>
 8001556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	e002      	b.n	8001562 <HAL_GPIO_Init+0x152>
 800155c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800155e:	3b08      	subs	r3, #8
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	210f      	movs	r1, #15
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	fa01 f303 	lsl.w	r3, r1, r3
 8001570:	43db      	mvns	r3, r3
 8001572:	401a      	ands	r2, r3
 8001574:	6a39      	ldr	r1, [r7, #32]
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	fa01 f303 	lsl.w	r3, r1, r3
 800157c:	431a      	orrs	r2, r3
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158a:	2b00      	cmp	r3, #0
 800158c:	f000 80b1 	beq.w	80016f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001590:	4b4d      	ldr	r3, [pc, #308]	@ (80016c8 <HAL_GPIO_Init+0x2b8>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	4a4c      	ldr	r2, [pc, #304]	@ (80016c8 <HAL_GPIO_Init+0x2b8>)
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	6193      	str	r3, [r2, #24]
 800159c:	4b4a      	ldr	r3, [pc, #296]	@ (80016c8 <HAL_GPIO_Init+0x2b8>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	60bb      	str	r3, [r7, #8]
 80015a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015a8:	4a48      	ldr	r2, [pc, #288]	@ (80016cc <HAL_GPIO_Init+0x2bc>)
 80015aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ac:	089b      	lsrs	r3, r3, #2
 80015ae:	3302      	adds	r3, #2
 80015b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b8:	f003 0303 	and.w	r3, r3, #3
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	220f      	movs	r2, #15
 80015c0:	fa02 f303 	lsl.w	r3, r2, r3
 80015c4:	43db      	mvns	r3, r3
 80015c6:	68fa      	ldr	r2, [r7, #12]
 80015c8:	4013      	ands	r3, r2
 80015ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a40      	ldr	r2, [pc, #256]	@ (80016d0 <HAL_GPIO_Init+0x2c0>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d013      	beq.n	80015fc <HAL_GPIO_Init+0x1ec>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4a3f      	ldr	r2, [pc, #252]	@ (80016d4 <HAL_GPIO_Init+0x2c4>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d00d      	beq.n	80015f8 <HAL_GPIO_Init+0x1e8>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4a3e      	ldr	r2, [pc, #248]	@ (80016d8 <HAL_GPIO_Init+0x2c8>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d007      	beq.n	80015f4 <HAL_GPIO_Init+0x1e4>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4a3d      	ldr	r2, [pc, #244]	@ (80016dc <HAL_GPIO_Init+0x2cc>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d101      	bne.n	80015f0 <HAL_GPIO_Init+0x1e0>
 80015ec:	2303      	movs	r3, #3
 80015ee:	e006      	b.n	80015fe <HAL_GPIO_Init+0x1ee>
 80015f0:	2304      	movs	r3, #4
 80015f2:	e004      	b.n	80015fe <HAL_GPIO_Init+0x1ee>
 80015f4:	2302      	movs	r3, #2
 80015f6:	e002      	b.n	80015fe <HAL_GPIO_Init+0x1ee>
 80015f8:	2301      	movs	r3, #1
 80015fa:	e000      	b.n	80015fe <HAL_GPIO_Init+0x1ee>
 80015fc:	2300      	movs	r3, #0
 80015fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001600:	f002 0203 	and.w	r2, r2, #3
 8001604:	0092      	lsls	r2, r2, #2
 8001606:	4093      	lsls	r3, r2
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	4313      	orrs	r3, r2
 800160c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800160e:	492f      	ldr	r1, [pc, #188]	@ (80016cc <HAL_GPIO_Init+0x2bc>)
 8001610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001612:	089b      	lsrs	r3, r3, #2
 8001614:	3302      	adds	r3, #2
 8001616:	68fa      	ldr	r2, [r7, #12]
 8001618:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001624:	2b00      	cmp	r3, #0
 8001626:	d006      	beq.n	8001636 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001628:	4b2d      	ldr	r3, [pc, #180]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	492c      	ldr	r1, [pc, #176]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	4313      	orrs	r3, r2
 8001632:	608b      	str	r3, [r1, #8]
 8001634:	e006      	b.n	8001644 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001636:	4b2a      	ldr	r3, [pc, #168]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 8001638:	689a      	ldr	r2, [r3, #8]
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	43db      	mvns	r3, r3
 800163e:	4928      	ldr	r1, [pc, #160]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 8001640:	4013      	ands	r3, r2
 8001642:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d006      	beq.n	800165e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001650:	4b23      	ldr	r3, [pc, #140]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 8001652:	68da      	ldr	r2, [r3, #12]
 8001654:	4922      	ldr	r1, [pc, #136]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	4313      	orrs	r3, r2
 800165a:	60cb      	str	r3, [r1, #12]
 800165c:	e006      	b.n	800166c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800165e:	4b20      	ldr	r3, [pc, #128]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 8001660:	68da      	ldr	r2, [r3, #12]
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	43db      	mvns	r3, r3
 8001666:	491e      	ldr	r1, [pc, #120]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 8001668:	4013      	ands	r3, r2
 800166a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001674:	2b00      	cmp	r3, #0
 8001676:	d006      	beq.n	8001686 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001678:	4b19      	ldr	r3, [pc, #100]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	4918      	ldr	r1, [pc, #96]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	4313      	orrs	r3, r2
 8001682:	604b      	str	r3, [r1, #4]
 8001684:	e006      	b.n	8001694 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001686:	4b16      	ldr	r3, [pc, #88]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 8001688:	685a      	ldr	r2, [r3, #4]
 800168a:	69bb      	ldr	r3, [r7, #24]
 800168c:	43db      	mvns	r3, r3
 800168e:	4914      	ldr	r1, [pc, #80]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 8001690:	4013      	ands	r3, r2
 8001692:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d021      	beq.n	80016e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	490e      	ldr	r1, [pc, #56]	@ (80016e0 <HAL_GPIO_Init+0x2d0>)
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	600b      	str	r3, [r1, #0]
 80016ac:	e021      	b.n	80016f2 <HAL_GPIO_Init+0x2e2>
 80016ae:	bf00      	nop
 80016b0:	10320000 	.word	0x10320000
 80016b4:	10310000 	.word	0x10310000
 80016b8:	10220000 	.word	0x10220000
 80016bc:	10210000 	.word	0x10210000
 80016c0:	10120000 	.word	0x10120000
 80016c4:	10110000 	.word	0x10110000
 80016c8:	40021000 	.word	0x40021000
 80016cc:	40010000 	.word	0x40010000
 80016d0:	40010800 	.word	0x40010800
 80016d4:	40010c00 	.word	0x40010c00
 80016d8:	40011000 	.word	0x40011000
 80016dc:	40011400 	.word	0x40011400
 80016e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001714 <HAL_GPIO_Init+0x304>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	43db      	mvns	r3, r3
 80016ec:	4909      	ldr	r1, [pc, #36]	@ (8001714 <HAL_GPIO_Init+0x304>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f4:	3301      	adds	r3, #1
 80016f6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001702:	2b00      	cmp	r3, #0
 8001704:	f47f ae8e 	bne.w	8001424 <HAL_GPIO_Init+0x14>
  }
}
 8001708:	bf00      	nop
 800170a:	bf00      	nop
 800170c:	372c      	adds	r7, #44	@ 0x2c
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	40010400 	.word	0x40010400

08001718 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	460b      	mov	r3, r1
 8001722:	807b      	strh	r3, [r7, #2]
 8001724:	4613      	mov	r3, r2
 8001726:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001728:	787b      	ldrb	r3, [r7, #1]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800172e:	887a      	ldrh	r2, [r7, #2]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001734:	e003      	b.n	800173e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001736:	887b      	ldrh	r3, [r7, #2]
 8001738:	041a      	lsls	r2, r3, #16
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	611a      	str	r2, [r3, #16]
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800175a:	887a      	ldrh	r2, [r7, #2]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	4013      	ands	r3, r2
 8001760:	041a      	lsls	r2, r3, #16
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	43d9      	mvns	r1, r3
 8001766:	887b      	ldrh	r3, [r7, #2]
 8001768:	400b      	ands	r3, r1
 800176a:	431a      	orrs	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	611a      	str	r2, [r3, #16]
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
	...

0800177c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e272      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	2b00      	cmp	r3, #0
 8001798:	f000 8087 	beq.w	80018aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800179c:	4b92      	ldr	r3, [pc, #584]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f003 030c 	and.w	r3, r3, #12
 80017a4:	2b04      	cmp	r3, #4
 80017a6:	d00c      	beq.n	80017c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017a8:	4b8f      	ldr	r3, [pc, #572]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 030c 	and.w	r3, r3, #12
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d112      	bne.n	80017da <HAL_RCC_OscConfig+0x5e>
 80017b4:	4b8c      	ldr	r3, [pc, #560]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c0:	d10b      	bne.n	80017da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c2:	4b89      	ldr	r3, [pc, #548]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d06c      	beq.n	80018a8 <HAL_RCC_OscConfig+0x12c>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d168      	bne.n	80018a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e24c      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017e2:	d106      	bne.n	80017f2 <HAL_RCC_OscConfig+0x76>
 80017e4:	4b80      	ldr	r3, [pc, #512]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a7f      	ldr	r2, [pc, #508]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	e02e      	b.n	8001850 <HAL_RCC_OscConfig+0xd4>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10c      	bne.n	8001814 <HAL_RCC_OscConfig+0x98>
 80017fa:	4b7b      	ldr	r3, [pc, #492]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a7a      	ldr	r2, [pc, #488]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001804:	6013      	str	r3, [r2, #0]
 8001806:	4b78      	ldr	r3, [pc, #480]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a77      	ldr	r2, [pc, #476]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800180c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	e01d      	b.n	8001850 <HAL_RCC_OscConfig+0xd4>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800181c:	d10c      	bne.n	8001838 <HAL_RCC_OscConfig+0xbc>
 800181e:	4b72      	ldr	r3, [pc, #456]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a71      	ldr	r2, [pc, #452]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001828:	6013      	str	r3, [r2, #0]
 800182a:	4b6f      	ldr	r3, [pc, #444]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a6e      	ldr	r2, [pc, #440]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	e00b      	b.n	8001850 <HAL_RCC_OscConfig+0xd4>
 8001838:	4b6b      	ldr	r3, [pc, #428]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a6a      	ldr	r2, [pc, #424]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800183e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001842:	6013      	str	r3, [r2, #0]
 8001844:	4b68      	ldr	r3, [pc, #416]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a67      	ldr	r2, [pc, #412]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800184a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800184e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d013      	beq.n	8001880 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001858:	f7ff fc9e 	bl	8001198 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001860:	f7ff fc9a 	bl	8001198 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b64      	cmp	r3, #100	@ 0x64
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e200      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001872:	4b5d      	ldr	r3, [pc, #372]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d0f0      	beq.n	8001860 <HAL_RCC_OscConfig+0xe4>
 800187e:	e014      	b.n	80018aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001880:	f7ff fc8a 	bl	8001198 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001888:	f7ff fc86 	bl	8001198 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b64      	cmp	r3, #100	@ 0x64
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e1ec      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800189a:	4b53      	ldr	r3, [pc, #332]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f0      	bne.n	8001888 <HAL_RCC_OscConfig+0x10c>
 80018a6:	e000      	b.n	80018aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d063      	beq.n	800197e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018b6:	4b4c      	ldr	r3, [pc, #304]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f003 030c 	and.w	r3, r3, #12
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d00b      	beq.n	80018da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018c2:	4b49      	ldr	r3, [pc, #292]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f003 030c 	and.w	r3, r3, #12
 80018ca:	2b08      	cmp	r3, #8
 80018cc:	d11c      	bne.n	8001908 <HAL_RCC_OscConfig+0x18c>
 80018ce:	4b46      	ldr	r3, [pc, #280]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d116      	bne.n	8001908 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018da:	4b43      	ldr	r3, [pc, #268]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d005      	beq.n	80018f2 <HAL_RCC_OscConfig+0x176>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d001      	beq.n	80018f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e1c0      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f2:	4b3d      	ldr	r3, [pc, #244]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	4939      	ldr	r1, [pc, #228]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001902:	4313      	orrs	r3, r2
 8001904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001906:	e03a      	b.n	800197e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	691b      	ldr	r3, [r3, #16]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d020      	beq.n	8001952 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001910:	4b36      	ldr	r3, [pc, #216]	@ (80019ec <HAL_RCC_OscConfig+0x270>)
 8001912:	2201      	movs	r2, #1
 8001914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001916:	f7ff fc3f 	bl	8001198 <HAL_GetTick>
 800191a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191c:	e008      	b.n	8001930 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800191e:	f7ff fc3b 	bl	8001198 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e1a1      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001930:	4b2d      	ldr	r3, [pc, #180]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0302 	and.w	r3, r3, #2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d0f0      	beq.n	800191e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193c:	4b2a      	ldr	r3, [pc, #168]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	4927      	ldr	r1, [pc, #156]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800194c:	4313      	orrs	r3, r2
 800194e:	600b      	str	r3, [r1, #0]
 8001950:	e015      	b.n	800197e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001952:	4b26      	ldr	r3, [pc, #152]	@ (80019ec <HAL_RCC_OscConfig+0x270>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001958:	f7ff fc1e 	bl	8001198 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001960:	f7ff fc1a 	bl	8001198 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e180      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001972:	4b1d      	ldr	r3, [pc, #116]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f0      	bne.n	8001960 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	2b00      	cmp	r3, #0
 8001988:	d03a      	beq.n	8001a00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d019      	beq.n	80019c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001992:	4b17      	ldr	r3, [pc, #92]	@ (80019f0 <HAL_RCC_OscConfig+0x274>)
 8001994:	2201      	movs	r2, #1
 8001996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001998:	f7ff fbfe 	bl	8001198 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a0:	f7ff fbfa 	bl	8001198 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e160      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019b2:	4b0d      	ldr	r3, [pc, #52]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0f0      	beq.n	80019a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019be:	2001      	movs	r0, #1
 80019c0:	f000 face 	bl	8001f60 <RCC_Delay>
 80019c4:	e01c      	b.n	8001a00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019c6:	4b0a      	ldr	r3, [pc, #40]	@ (80019f0 <HAL_RCC_OscConfig+0x274>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019cc:	f7ff fbe4 	bl	8001198 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d2:	e00f      	b.n	80019f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d4:	f7ff fbe0 	bl	8001198 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d908      	bls.n	80019f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e146      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
 80019e6:	bf00      	nop
 80019e8:	40021000 	.word	0x40021000
 80019ec:	42420000 	.word	0x42420000
 80019f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f4:	4b92      	ldr	r3, [pc, #584]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 80019f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f8:	f003 0302 	and.w	r3, r3, #2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d1e9      	bne.n	80019d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0304 	and.w	r3, r3, #4
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	f000 80a6 	beq.w	8001b5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a12:	4b8b      	ldr	r3, [pc, #556]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d10d      	bne.n	8001a3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1e:	4b88      	ldr	r3, [pc, #544]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	4a87      	ldr	r2, [pc, #540]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a28:	61d3      	str	r3, [r2, #28]
 8001a2a:	4b85      	ldr	r3, [pc, #532]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a36:	2301      	movs	r3, #1
 8001a38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3a:	4b82      	ldr	r3, [pc, #520]	@ (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d118      	bne.n	8001a78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a46:	4b7f      	ldr	r3, [pc, #508]	@ (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a52:	f7ff fba1 	bl	8001198 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a5a:	f7ff fb9d 	bl	8001198 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b64      	cmp	r3, #100	@ 0x64
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e103      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6c:	4b75      	ldr	r3, [pc, #468]	@ (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d106      	bne.n	8001a8e <HAL_RCC_OscConfig+0x312>
 8001a80:	4b6f      	ldr	r3, [pc, #444]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	4a6e      	ldr	r2, [pc, #440]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a86:	f043 0301 	orr.w	r3, r3, #1
 8001a8a:	6213      	str	r3, [r2, #32]
 8001a8c:	e02d      	b.n	8001aea <HAL_RCC_OscConfig+0x36e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d10c      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x334>
 8001a96:	4b6a      	ldr	r3, [pc, #424]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	6a1b      	ldr	r3, [r3, #32]
 8001a9a:	4a69      	ldr	r2, [pc, #420]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	f023 0301 	bic.w	r3, r3, #1
 8001aa0:	6213      	str	r3, [r2, #32]
 8001aa2:	4b67      	ldr	r3, [pc, #412]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	4a66      	ldr	r2, [pc, #408]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aa8:	f023 0304 	bic.w	r3, r3, #4
 8001aac:	6213      	str	r3, [r2, #32]
 8001aae:	e01c      	b.n	8001aea <HAL_RCC_OscConfig+0x36e>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	2b05      	cmp	r3, #5
 8001ab6:	d10c      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x356>
 8001ab8:	4b61      	ldr	r3, [pc, #388]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	4a60      	ldr	r2, [pc, #384]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001abe:	f043 0304 	orr.w	r3, r3, #4
 8001ac2:	6213      	str	r3, [r2, #32]
 8001ac4:	4b5e      	ldr	r3, [pc, #376]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ac6:	6a1b      	ldr	r3, [r3, #32]
 8001ac8:	4a5d      	ldr	r2, [pc, #372]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	6213      	str	r3, [r2, #32]
 8001ad0:	e00b      	b.n	8001aea <HAL_RCC_OscConfig+0x36e>
 8001ad2:	4b5b      	ldr	r3, [pc, #364]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ad4:	6a1b      	ldr	r3, [r3, #32]
 8001ad6:	4a5a      	ldr	r2, [pc, #360]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ad8:	f023 0301 	bic.w	r3, r3, #1
 8001adc:	6213      	str	r3, [r2, #32]
 8001ade:	4b58      	ldr	r3, [pc, #352]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	4a57      	ldr	r2, [pc, #348]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ae4:	f023 0304 	bic.w	r3, r3, #4
 8001ae8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d015      	beq.n	8001b1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af2:	f7ff fb51 	bl	8001198 <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af8:	e00a      	b.n	8001b10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afa:	f7ff fb4d 	bl	8001198 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e0b1      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b10:	4b4b      	ldr	r3, [pc, #300]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b12:	6a1b      	ldr	r3, [r3, #32]
 8001b14:	f003 0302 	and.w	r3, r3, #2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0ee      	beq.n	8001afa <HAL_RCC_OscConfig+0x37e>
 8001b1c:	e014      	b.n	8001b48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b1e:	f7ff fb3b 	bl	8001198 <HAL_GetTick>
 8001b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b24:	e00a      	b.n	8001b3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b26:	f7ff fb37 	bl	8001198 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e09b      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b3c:	4b40      	ldr	r3, [pc, #256]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1ee      	bne.n	8001b26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b48:	7dfb      	ldrb	r3, [r7, #23]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d105      	bne.n	8001b5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b4e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	4a3b      	ldr	r2, [pc, #236]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f000 8087 	beq.w	8001c72 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b64:	4b36      	ldr	r3, [pc, #216]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f003 030c 	and.w	r3, r3, #12
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	d061      	beq.n	8001c34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d146      	bne.n	8001c06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b78:	4b33      	ldr	r3, [pc, #204]	@ (8001c48 <HAL_RCC_OscConfig+0x4cc>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7e:	f7ff fb0b 	bl	8001198 <HAL_GetTick>
 8001b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b86:	f7ff fb07 	bl	8001198 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e06d      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b98:	4b29      	ldr	r3, [pc, #164]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1f0      	bne.n	8001b86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a1b      	ldr	r3, [r3, #32]
 8001ba8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bac:	d108      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bae:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	4921      	ldr	r1, [pc, #132]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a19      	ldr	r1, [r3, #32]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	491b      	ldr	r1, [pc, #108]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c48 <HAL_RCC_OscConfig+0x4cc>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bde:	f7ff fadb 	bl	8001198 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be6:	f7ff fad7 	bl	8001198 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e03d      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bf8:	4b11      	ldr	r3, [pc, #68]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x46a>
 8001c04:	e035      	b.n	8001c72 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <HAL_RCC_OscConfig+0x4cc>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fac4 	bl	8001198 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c14:	f7ff fac0 	bl	8001198 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e026      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x498>
 8001c32:	e01e      	b.n	8001c72 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d107      	bne.n	8001c4c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e019      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
 8001c40:	40021000 	.word	0x40021000
 8001c44:	40007000 	.word	0x40007000
 8001c48:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <HAL_RCC_OscConfig+0x500>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d106      	bne.n	8001c6e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d001      	beq.n	8001c72 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e000      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40021000 	.word	0x40021000

08001c80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d101      	bne.n	8001c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e0d0      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c94:	4b6a      	ldr	r3, [pc, #424]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d910      	bls.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca2:	4b67      	ldr	r3, [pc, #412]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f023 0207 	bic.w	r2, r3, #7
 8001caa:	4965      	ldr	r1, [pc, #404]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb2:	4b63      	ldr	r3, [pc, #396]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d001      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0b8      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d020      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cdc:	4b59      	ldr	r3, [pc, #356]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	4a58      	ldr	r2, [pc, #352]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001ce6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d005      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cf4:	4b53      	ldr	r3, [pc, #332]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	4a52      	ldr	r2, [pc, #328]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001cfe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d00:	4b50      	ldr	r3, [pc, #320]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	494d      	ldr	r1, [pc, #308]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d040      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d107      	bne.n	8001d36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d26:	4b47      	ldr	r3, [pc, #284]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d115      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e07f      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d107      	bne.n	8001d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d3e:	4b41      	ldr	r3, [pc, #260]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d109      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e073      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d4e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e06b      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d5e:	4b39      	ldr	r3, [pc, #228]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f023 0203 	bic.w	r2, r3, #3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	4936      	ldr	r1, [pc, #216]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d70:	f7ff fa12 	bl	8001198 <HAL_GetTick>
 8001d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d76:	e00a      	b.n	8001d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d78:	f7ff fa0e 	bl	8001198 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e053      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f003 020c 	and.w	r2, r3, #12
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d1eb      	bne.n	8001d78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001da0:	4b27      	ldr	r3, [pc, #156]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d210      	bcs.n	8001dd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dae:	4b24      	ldr	r3, [pc, #144]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f023 0207 	bic.w	r2, r3, #7
 8001db6:	4922      	ldr	r1, [pc, #136]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dbe:	4b20      	ldr	r3, [pc, #128]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d001      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e032      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d008      	beq.n	8001dee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ddc:	4b19      	ldr	r3, [pc, #100]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	4916      	ldr	r1, [pc, #88]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d009      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dfa:	4b12      	ldr	r3, [pc, #72]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	490e      	ldr	r1, [pc, #56]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e0e:	f000 f821 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 8001e12:	4602      	mov	r2, r0
 8001e14:	4b0b      	ldr	r3, [pc, #44]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	091b      	lsrs	r3, r3, #4
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	490a      	ldr	r1, [pc, #40]	@ (8001e48 <HAL_RCC_ClockConfig+0x1c8>)
 8001e20:	5ccb      	ldrb	r3, [r1, r3]
 8001e22:	fa22 f303 	lsr.w	r3, r2, r3
 8001e26:	4a09      	ldr	r2, [pc, #36]	@ (8001e4c <HAL_RCC_ClockConfig+0x1cc>)
 8001e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e2a:	4b09      	ldr	r3, [pc, #36]	@ (8001e50 <HAL_RCC_ClockConfig+0x1d0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff f970 	bl	8001114 <HAL_InitTick>

  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40022000 	.word	0x40022000
 8001e44:	40021000 	.word	0x40021000
 8001e48:	080047c4 	.word	0x080047c4
 8001e4c:	20000014 	.word	0x20000014
 8001e50:	20000018 	.word	0x20000018

08001e54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b087      	sub	sp, #28
 8001e58:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	2300      	movs	r3, #0
 8001e68:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f003 030c 	and.w	r3, r3, #12
 8001e7a:	2b04      	cmp	r3, #4
 8001e7c:	d002      	beq.n	8001e84 <HAL_RCC_GetSysClockFreq+0x30>
 8001e7e:	2b08      	cmp	r3, #8
 8001e80:	d003      	beq.n	8001e8a <HAL_RCC_GetSysClockFreq+0x36>
 8001e82:	e027      	b.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e84:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <HAL_RCC_GetSysClockFreq+0x98>)
 8001e86:	613b      	str	r3, [r7, #16]
      break;
 8001e88:	e027      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	0c9b      	lsrs	r3, r3, #18
 8001e8e:	f003 030f 	and.w	r3, r3, #15
 8001e92:	4a17      	ldr	r2, [pc, #92]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e94:	5cd3      	ldrb	r3, [r2, r3]
 8001e96:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d010      	beq.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ea2:	4b11      	ldr	r3, [pc, #68]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	0c5b      	lsrs	r3, r3, #17
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	4a11      	ldr	r2, [pc, #68]	@ (8001ef4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001eae:	5cd3      	ldrb	r3, [r2, r3]
 8001eb0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001eec <HAL_RCC_GetSysClockFreq+0x98>)
 8001eb6:	fb03 f202 	mul.w	r2, r3, r2
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	e004      	b.n	8001ece <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ec8:	fb02 f303 	mul.w	r3, r2, r3
 8001ecc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	613b      	str	r3, [r7, #16]
      break;
 8001ed2:	e002      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ed4:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <HAL_RCC_GetSysClockFreq+0x98>)
 8001ed6:	613b      	str	r3, [r7, #16]
      break;
 8001ed8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eda:	693b      	ldr	r3, [r7, #16]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	371c      	adds	r7, #28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	007a1200 	.word	0x007a1200
 8001ef0:	080047dc 	.word	0x080047dc
 8001ef4:	080047ec 	.word	0x080047ec
 8001ef8:	003d0900 	.word	0x003d0900

08001efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f00:	4b02      	ldr	r3, [pc, #8]	@ (8001f0c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f02:	681b      	ldr	r3, [r3, #0]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	20000014 	.word	0x20000014

08001f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f14:	f7ff fff2 	bl	8001efc <HAL_RCC_GetHCLKFreq>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	4b05      	ldr	r3, [pc, #20]	@ (8001f30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	0a1b      	lsrs	r3, r3, #8
 8001f20:	f003 0307 	and.w	r3, r3, #7
 8001f24:	4903      	ldr	r1, [pc, #12]	@ (8001f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f26:	5ccb      	ldrb	r3, [r1, r3]
 8001f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000
 8001f34:	080047d4 	.word	0x080047d4

08001f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f3c:	f7ff ffde 	bl	8001efc <HAL_RCC_GetHCLKFreq>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4b05      	ldr	r3, [pc, #20]	@ (8001f58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	0adb      	lsrs	r3, r3, #11
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	4903      	ldr	r1, [pc, #12]	@ (8001f5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f4e:	5ccb      	ldrb	r3, [r1, r3]
 8001f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	080047d4 	.word	0x080047d4

08001f60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f68:	4b0a      	ldr	r3, [pc, #40]	@ (8001f94 <RCC_Delay+0x34>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f98 <RCC_Delay+0x38>)
 8001f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f72:	0a5b      	lsrs	r3, r3, #9
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	fb02 f303 	mul.w	r3, r2, r3
 8001f7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f7c:	bf00      	nop
  }
  while (Delay --);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	1e5a      	subs	r2, r3, #1
 8001f82:	60fa      	str	r2, [r7, #12]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d1f9      	bne.n	8001f7c <RCC_Delay+0x1c>
}
 8001f88:	bf00      	nop
 8001f8a:	bf00      	nop
 8001f8c:	3714      	adds	r7, #20
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr
 8001f94:	20000014 	.word	0x20000014
 8001f98:	10624dd3 	.word	0x10624dd3

08001f9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d101      	bne.n	8001fae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e076      	b.n	800209c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d108      	bne.n	8001fc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001fbe:	d009      	beq.n	8001fd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	61da      	str	r2, [r3, #28]
 8001fc6:	e005      	b.n	8001fd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d106      	bne.n	8001ff4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7fe fe32 	bl	8000c58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800200a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800201c:	431a      	orrs	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002026:	431a      	orrs	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	431a      	orrs	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	431a      	orrs	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002044:	431a      	orrs	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800204e:	431a      	orrs	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002058:	ea42 0103 	orr.w	r1, r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002060:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	430a      	orrs	r2, r1
 800206a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	0c1a      	lsrs	r2, r3, #16
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f002 0204 	and.w	r2, r2, #4
 800207a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	69da      	ldr	r2, [r3, #28]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800208a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2201      	movs	r2, #1
 8002096:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b088      	sub	sp, #32
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	603b      	str	r3, [r7, #0]
 80020b0:	4613      	mov	r3, r2
 80020b2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80020b4:	f7ff f870 	bl	8001198 <HAL_GetTick>
 80020b8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80020ba:	88fb      	ldrh	r3, [r7, #6]
 80020bc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d001      	beq.n	80020ce <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80020ca:	2302      	movs	r3, #2
 80020cc:	e12a      	b.n	8002324 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d002      	beq.n	80020da <HAL_SPI_Transmit+0x36>
 80020d4:	88fb      	ldrh	r3, [r7, #6]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e122      	b.n	8002324 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_SPI_Transmit+0x48>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e11b      	b.n	8002324 <HAL_SPI_Transmit+0x280>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2203      	movs	r2, #3
 80020f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2200      	movs	r2, #0
 8002100:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	88fa      	ldrh	r2, [r7, #6]
 800210c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	88fa      	ldrh	r2, [r7, #6]
 8002112:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2200      	movs	r2, #0
 8002118:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2200      	movs	r2, #0
 8002130:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800213a:	d10f      	bne.n	800215c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800214a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800215a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002166:	2b40      	cmp	r3, #64	@ 0x40
 8002168:	d007      	beq.n	800217a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002178:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002182:	d152      	bne.n	800222a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d002      	beq.n	8002192 <HAL_SPI_Transmit+0xee>
 800218c:	8b7b      	ldrh	r3, [r7, #26]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d145      	bne.n	800221e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	881a      	ldrh	r2, [r3, #0]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	1c9a      	adds	r2, r3, #2
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	3b01      	subs	r3, #1
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80021b6:	e032      	b.n	800221e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d112      	bne.n	80021ec <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ca:	881a      	ldrh	r2, [r3, #0]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	1c9a      	adds	r2, r3, #2
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	3b01      	subs	r3, #1
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80021ea:	e018      	b.n	800221e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021ec:	f7fe ffd4 	bl	8001198 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d803      	bhi.n	8002204 <HAL_SPI_Transmit+0x160>
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002202:	d102      	bne.n	800220a <HAL_SPI_Transmit+0x166>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d109      	bne.n	800221e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2201      	movs	r2, #1
 800220e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e082      	b.n	8002324 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002222:	b29b      	uxth	r3, r3
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1c7      	bne.n	80021b8 <HAL_SPI_Transmit+0x114>
 8002228:	e053      	b.n	80022d2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d002      	beq.n	8002238 <HAL_SPI_Transmit+0x194>
 8002232:	8b7b      	ldrh	r3, [r7, #26]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d147      	bne.n	80022c8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	330c      	adds	r3, #12
 8002242:	7812      	ldrb	r2, [r2, #0]
 8002244:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002254:	b29b      	uxth	r3, r3
 8002256:	3b01      	subs	r3, #1
 8002258:	b29a      	uxth	r2, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800225e:	e033      	b.n	80022c8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b02      	cmp	r3, #2
 800226c:	d113      	bne.n	8002296 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	330c      	adds	r3, #12
 8002278:	7812      	ldrb	r2, [r2, #0]
 800227a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002280:	1c5a      	adds	r2, r3, #1
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800228a:	b29b      	uxth	r3, r3
 800228c:	3b01      	subs	r3, #1
 800228e:	b29a      	uxth	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002294:	e018      	b.n	80022c8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002296:	f7fe ff7f 	bl	8001198 <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d803      	bhi.n	80022ae <HAL_SPI_Transmit+0x20a>
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ac:	d102      	bne.n	80022b4 <HAL_SPI_Transmit+0x210>
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d109      	bne.n	80022c8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e02d      	b.n	8002324 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1c6      	bne.n	8002260 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	6839      	ldr	r1, [r7, #0]
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f000 fbc4 	bl	8002a64 <SPI_EndRxTxTransaction>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d002      	beq.n	80022e8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2220      	movs	r2, #32
 80022e6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10a      	bne.n	8002306 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2201      	movs	r2, #1
 800230a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e000      	b.n	8002324 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002322:	2300      	movs	r3, #0
  }
}
 8002324:	4618      	mov	r0, r3
 8002326:	3720      	adds	r7, #32
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b088      	sub	sp, #32
 8002330:	af02      	add	r7, sp, #8
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	603b      	str	r3, [r7, #0]
 8002338:	4613      	mov	r3, r2
 800233a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b01      	cmp	r3, #1
 8002346:	d001      	beq.n	800234c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002348:	2302      	movs	r3, #2
 800234a:	e104      	b.n	8002556 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002354:	d112      	bne.n	800237c <HAL_SPI_Receive+0x50>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d10e      	bne.n	800237c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2204      	movs	r2, #4
 8002362:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002366:	88fa      	ldrh	r2, [r7, #6]
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	9300      	str	r3, [sp, #0]
 800236c:	4613      	mov	r3, r2
 800236e:	68ba      	ldr	r2, [r7, #8]
 8002370:	68b9      	ldr	r1, [r7, #8]
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f000 f8f3 	bl	800255e <HAL_SPI_TransmitReceive>
 8002378:	4603      	mov	r3, r0
 800237a:	e0ec      	b.n	8002556 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800237c:	f7fe ff0c 	bl	8001198 <HAL_GetTick>
 8002380:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d002      	beq.n	800238e <HAL_SPI_Receive+0x62>
 8002388:	88fb      	ldrh	r3, [r7, #6]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e0e1      	b.n	8002556 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002398:	2b01      	cmp	r3, #1
 800239a:	d101      	bne.n	80023a0 <HAL_SPI_Receive+0x74>
 800239c:	2302      	movs	r3, #2
 800239e:	e0da      	b.n	8002556 <HAL_SPI_Receive+0x22a>
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2204      	movs	r2, #4
 80023ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2200      	movs	r2, #0
 80023b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	68ba      	ldr	r2, [r7, #8]
 80023ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	88fa      	ldrh	r2, [r7, #6]
 80023c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	88fa      	ldrh	r2, [r7, #6]
 80023c6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2200      	movs	r2, #0
 80023d2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2200      	movs	r2, #0
 80023de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2200      	movs	r2, #0
 80023e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023ee:	d10f      	bne.n	8002410 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800240e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800241a:	2b40      	cmp	r3, #64	@ 0x40
 800241c:	d007      	beq.n	800242e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800242c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d170      	bne.n	8002518 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002436:	e035      	b.n	80024a4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b01      	cmp	r3, #1
 8002444:	d115      	bne.n	8002472 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f103 020c 	add.w	r2, r3, #12
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002452:	7812      	ldrb	r2, [r2, #0]
 8002454:	b2d2      	uxtb	r2, r2
 8002456:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800245c:	1c5a      	adds	r2, r3, #1
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002466:	b29b      	uxth	r3, r3
 8002468:	3b01      	subs	r3, #1
 800246a:	b29a      	uxth	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002470:	e018      	b.n	80024a4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002472:	f7fe fe91 	bl	8001198 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	683a      	ldr	r2, [r7, #0]
 800247e:	429a      	cmp	r2, r3
 8002480:	d803      	bhi.n	800248a <HAL_SPI_Receive+0x15e>
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002488:	d102      	bne.n	8002490 <HAL_SPI_Receive+0x164>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d109      	bne.n	80024a4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e058      	b.n	8002556 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1c4      	bne.n	8002438 <HAL_SPI_Receive+0x10c>
 80024ae:	e038      	b.n	8002522 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d113      	bne.n	80024e6 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024c8:	b292      	uxth	r2, r2
 80024ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024d0:	1c9a      	adds	r2, r3, #2
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024da:	b29b      	uxth	r3, r3
 80024dc:	3b01      	subs	r3, #1
 80024de:	b29a      	uxth	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80024e4:	e018      	b.n	8002518 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80024e6:	f7fe fe57 	bl	8001198 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d803      	bhi.n	80024fe <HAL_SPI_Receive+0x1d2>
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024fc:	d102      	bne.n	8002504 <HAL_SPI_Receive+0x1d8>
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d109      	bne.n	8002518 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e01e      	b.n	8002556 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800251c:	b29b      	uxth	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1c6      	bne.n	80024b0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	6839      	ldr	r1, [r7, #0]
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f000 fa4a 	bl	80029c0 <SPI_EndRxTransaction>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2220      	movs	r2, #32
 8002536:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e000      	b.n	8002556 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002554:	2300      	movs	r3, #0
  }
}
 8002556:	4618      	mov	r0, r3
 8002558:	3718      	adds	r7, #24
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b08a      	sub	sp, #40	@ 0x28
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800256c:	2301      	movs	r3, #1
 800256e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002570:	f7fe fe12 	bl	8001198 <HAL_GetTick>
 8002574:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800257c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002584:	887b      	ldrh	r3, [r7, #2]
 8002586:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002588:	7ffb      	ldrb	r3, [r7, #31]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d00c      	beq.n	80025a8 <HAL_SPI_TransmitReceive+0x4a>
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002594:	d106      	bne.n	80025a4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d102      	bne.n	80025a4 <HAL_SPI_TransmitReceive+0x46>
 800259e:	7ffb      	ldrb	r3, [r7, #31]
 80025a0:	2b04      	cmp	r3, #4
 80025a2:	d001      	beq.n	80025a8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80025a4:	2302      	movs	r3, #2
 80025a6:	e17f      	b.n	80028a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d005      	beq.n	80025ba <HAL_SPI_TransmitReceive+0x5c>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d002      	beq.n	80025ba <HAL_SPI_TransmitReceive+0x5c>
 80025b4:	887b      	ldrh	r3, [r7, #2]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e174      	b.n	80028a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d101      	bne.n	80025cc <HAL_SPI_TransmitReceive+0x6e>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e16d      	b.n	80028a8 <HAL_SPI_TransmitReceive+0x34a>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b04      	cmp	r3, #4
 80025de:	d003      	beq.n	80025e8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2205      	movs	r2, #5
 80025e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	887a      	ldrh	r2, [r7, #2]
 80025f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	887a      	ldrh	r2, [r7, #2]
 80025fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	887a      	ldrh	r2, [r7, #2]
 800260a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	887a      	ldrh	r2, [r7, #2]
 8002610:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002628:	2b40      	cmp	r3, #64	@ 0x40
 800262a:	d007      	beq.n	800263c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800263a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002644:	d17e      	bne.n	8002744 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d002      	beq.n	8002654 <HAL_SPI_TransmitReceive+0xf6>
 800264e:	8afb      	ldrh	r3, [r7, #22]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d16c      	bne.n	800272e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002658:	881a      	ldrh	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002664:	1c9a      	adds	r2, r3, #2
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800266e:	b29b      	uxth	r3, r3
 8002670:	3b01      	subs	r3, #1
 8002672:	b29a      	uxth	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002678:	e059      	b.n	800272e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	2b02      	cmp	r3, #2
 8002686:	d11b      	bne.n	80026c0 <HAL_SPI_TransmitReceive+0x162>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800268c:	b29b      	uxth	r3, r3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d016      	beq.n	80026c0 <HAL_SPI_TransmitReceive+0x162>
 8002692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002694:	2b01      	cmp	r3, #1
 8002696:	d113      	bne.n	80026c0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269c:	881a      	ldrh	r2, [r3, #0]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a8:	1c9a      	adds	r2, r3, #2
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	3b01      	subs	r3, #1
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80026bc:	2300      	movs	r3, #0
 80026be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d119      	bne.n	8002702 <HAL_SPI_TransmitReceive+0x1a4>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d014      	beq.n	8002702 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e2:	b292      	uxth	r2, r2
 80026e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ea:	1c9a      	adds	r2, r3, #2
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	3b01      	subs	r3, #1
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80026fe:	2301      	movs	r3, #1
 8002700:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002702:	f7fe fd49 	bl	8001198 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	6a3b      	ldr	r3, [r7, #32]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800270e:	429a      	cmp	r2, r3
 8002710:	d80d      	bhi.n	800272e <HAL_SPI_TransmitReceive+0x1d0>
 8002712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002718:	d009      	beq.n	800272e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e0bc      	b.n	80028a8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002732:	b29b      	uxth	r3, r3
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1a0      	bne.n	800267a <HAL_SPI_TransmitReceive+0x11c>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800273c:	b29b      	uxth	r3, r3
 800273e:	2b00      	cmp	r3, #0
 8002740:	d19b      	bne.n	800267a <HAL_SPI_TransmitReceive+0x11c>
 8002742:	e082      	b.n	800284a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d002      	beq.n	8002752 <HAL_SPI_TransmitReceive+0x1f4>
 800274c:	8afb      	ldrh	r3, [r7, #22]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d171      	bne.n	8002836 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	330c      	adds	r3, #12
 800275c:	7812      	ldrb	r2, [r2, #0]
 800275e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002764:	1c5a      	adds	r2, r3, #1
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800276e:	b29b      	uxth	r3, r3
 8002770:	3b01      	subs	r3, #1
 8002772:	b29a      	uxth	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002778:	e05d      	b.n	8002836 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b02      	cmp	r3, #2
 8002786:	d11c      	bne.n	80027c2 <HAL_SPI_TransmitReceive+0x264>
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d017      	beq.n	80027c2 <HAL_SPI_TransmitReceive+0x264>
 8002792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002794:	2b01      	cmp	r3, #1
 8002796:	d114      	bne.n	80027c2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	330c      	adds	r3, #12
 80027a2:	7812      	ldrb	r2, [r2, #0]
 80027a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	1c5a      	adds	r2, r3, #1
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	3b01      	subs	r3, #1
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80027be:	2300      	movs	r3, #0
 80027c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d119      	bne.n	8002804 <HAL_SPI_TransmitReceive+0x2a6>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d014      	beq.n	8002804 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68da      	ldr	r2, [r3, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ec:	1c5a      	adds	r2, r3, #1
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	3b01      	subs	r3, #1
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002800:	2301      	movs	r3, #1
 8002802:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002804:	f7fe fcc8 	bl	8001198 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	6a3b      	ldr	r3, [r7, #32]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002810:	429a      	cmp	r2, r3
 8002812:	d803      	bhi.n	800281c <HAL_SPI_TransmitReceive+0x2be>
 8002814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800281a:	d102      	bne.n	8002822 <HAL_SPI_TransmitReceive+0x2c4>
 800281c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800281e:	2b00      	cmp	r3, #0
 8002820:	d109      	bne.n	8002836 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e038      	b.n	80028a8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800283a:	b29b      	uxth	r3, r3
 800283c:	2b00      	cmp	r3, #0
 800283e:	d19c      	bne.n	800277a <HAL_SPI_TransmitReceive+0x21c>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002844:	b29b      	uxth	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d197      	bne.n	800277a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800284a:	6a3a      	ldr	r2, [r7, #32]
 800284c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f000 f908 	bl	8002a64 <SPI_EndRxTxTransaction>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d008      	beq.n	800286c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2220      	movs	r2, #32
 800285e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e01d      	b.n	80028a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d10a      	bne.n	800288a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002874:	2300      	movs	r3, #0
 8002876:	613b      	str	r3, [r7, #16]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	613b      	str	r3, [r7, #16]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2201      	movs	r2, #1
 800288e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80028a6:	2300      	movs	r3, #0
  }
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3728      	adds	r7, #40	@ 0x28
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b088      	sub	sp, #32
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	603b      	str	r3, [r7, #0]
 80028bc:	4613      	mov	r3, r2
 80028be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80028c0:	f7fe fc6a 	bl	8001198 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c8:	1a9b      	subs	r3, r3, r2
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	4413      	add	r3, r2
 80028ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80028d0:	f7fe fc62 	bl	8001198 <HAL_GetTick>
 80028d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80028d6:	4b39      	ldr	r3, [pc, #228]	@ (80029bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	015b      	lsls	r3, r3, #5
 80028dc:	0d1b      	lsrs	r3, r3, #20
 80028de:	69fa      	ldr	r2, [r7, #28]
 80028e0:	fb02 f303 	mul.w	r3, r2, r3
 80028e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028e6:	e054      	b.n	8002992 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ee:	d050      	beq.n	8002992 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80028f0:	f7fe fc52 	bl	8001198 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	69fa      	ldr	r2, [r7, #28]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d902      	bls.n	8002906 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d13d      	bne.n	8002982 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002914:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800291e:	d111      	bne.n	8002944 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002928:	d004      	beq.n	8002934 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002932:	d107      	bne.n	8002944 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002942:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002948:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800294c:	d10f      	bne.n	800296e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800295c:	601a      	str	r2, [r3, #0]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800296c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e017      	b.n	80029b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	3b01      	subs	r3, #1
 8002990:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	4013      	ands	r3, r2
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	429a      	cmp	r2, r3
 80029a0:	bf0c      	ite	eq
 80029a2:	2301      	moveq	r3, #1
 80029a4:	2300      	movne	r3, #0
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	461a      	mov	r2, r3
 80029aa:	79fb      	ldrb	r3, [r7, #7]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d19b      	bne.n	80028e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3720      	adds	r7, #32
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	20000014 	.word	0x20000014

080029c0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af02      	add	r7, sp, #8
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029d4:	d111      	bne.n	80029fa <SPI_EndRxTransaction+0x3a>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029de:	d004      	beq.n	80029ea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029e8:	d107      	bne.n	80029fa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029f8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a02:	d117      	bne.n	8002a34 <SPI_EndRxTransaction+0x74>
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a0c:	d112      	bne.n	8002a34 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	2200      	movs	r2, #0
 8002a16:	2101      	movs	r1, #1
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f7ff ff49 	bl	80028b0 <SPI_WaitFlagStateUntilTimeout>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d01a      	beq.n	8002a5a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a28:	f043 0220 	orr.w	r2, r3, #32
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e013      	b.n	8002a5c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2180      	movs	r1, #128	@ 0x80
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f7ff ff36 	bl	80028b0 <SPI_WaitFlagStateUntilTimeout>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a4e:	f043 0220 	orr.w	r2, r3, #32
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e000      	b.n	8002a5c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af02      	add	r7, sp, #8
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	2201      	movs	r2, #1
 8002a78:	2102      	movs	r1, #2
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f7ff ff18 	bl	80028b0 <SPI_WaitFlagStateUntilTimeout>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d007      	beq.n	8002a96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8a:	f043 0220 	orr.w	r2, r3, #32
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e013      	b.n	8002abe <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	9300      	str	r3, [sp, #0]
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	2180      	movs	r1, #128	@ 0x80
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f7ff ff05 	bl	80028b0 <SPI_WaitFlagStateUntilTimeout>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d007      	beq.n	8002abc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab0:	f043 0220 	orr.w	r2, r3, #32
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e000      	b.n	8002abe <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b082      	sub	sp, #8
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e041      	b.n	8002b5c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d106      	bne.n	8002af2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7fe fa3b 	bl	8000f68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2202      	movs	r2, #2
 8002af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	3304      	adds	r3, #4
 8002b02:	4619      	mov	r1, r3
 8002b04:	4610      	mov	r0, r2
 8002b06:	f000 fa5b 	bl	8002fc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2201      	movs	r2, #1
 8002b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2201      	movs	r2, #1
 8002b36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d001      	beq.n	8002b7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e03a      	b.n	8002bf2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2202      	movs	r2, #2
 8002b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0201 	orr.w	r2, r2, #1
 8002b92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a18      	ldr	r2, [pc, #96]	@ (8002bfc <HAL_TIM_Base_Start_IT+0x98>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d00e      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x58>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ba6:	d009      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x58>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a14      	ldr	r2, [pc, #80]	@ (8002c00 <HAL_TIM_Base_Start_IT+0x9c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d004      	beq.n	8002bbc <HAL_TIM_Base_Start_IT+0x58>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a13      	ldr	r2, [pc, #76]	@ (8002c04 <HAL_TIM_Base_Start_IT+0xa0>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d111      	bne.n	8002be0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f003 0307 	and.w	r3, r3, #7
 8002bc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2b06      	cmp	r3, #6
 8002bcc:	d010      	beq.n	8002bf0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f042 0201 	orr.w	r2, r2, #1
 8002bdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bde:	e007      	b.n	8002bf0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f042 0201 	orr.w	r2, r2, #1
 8002bee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3714      	adds	r7, #20
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bc80      	pop	{r7}
 8002bfa:	4770      	bx	lr
 8002bfc:	40012c00 	.word	0x40012c00
 8002c00:	40000400 	.word	0x40000400
 8002c04:	40000800 	.word	0x40000800

08002c08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d020      	beq.n	8002c6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d01b      	beq.n	8002c6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f06f 0202 	mvn.w	r2, #2
 8002c3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2201      	movs	r2, #1
 8002c42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f998 	bl	8002f88 <HAL_TIM_IC_CaptureCallback>
 8002c58:	e005      	b.n	8002c66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f98b 	bl	8002f76 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f000 f99a 	bl	8002f9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d020      	beq.n	8002cb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d01b      	beq.n	8002cb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f06f 0204 	mvn.w	r2, #4
 8002c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2202      	movs	r2, #2
 8002c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d003      	beq.n	8002ca6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 f972 	bl	8002f88 <HAL_TIM_IC_CaptureCallback>
 8002ca4:	e005      	b.n	8002cb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f965 	bl	8002f76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f000 f974 	bl	8002f9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d020      	beq.n	8002d04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f003 0308 	and.w	r3, r3, #8
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d01b      	beq.n	8002d04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f06f 0208 	mvn.w	r2, #8
 8002cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2204      	movs	r2, #4
 8002cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	69db      	ldr	r3, [r3, #28]
 8002ce2:	f003 0303 	and.w	r3, r3, #3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 f94c 	bl	8002f88 <HAL_TIM_IC_CaptureCallback>
 8002cf0:	e005      	b.n	8002cfe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 f93f 	bl	8002f76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f000 f94e 	bl	8002f9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	f003 0310 	and.w	r3, r3, #16
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d020      	beq.n	8002d50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f003 0310 	and.w	r3, r3, #16
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d01b      	beq.n	8002d50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f06f 0210 	mvn.w	r2, #16
 8002d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2208      	movs	r2, #8
 8002d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f926 	bl	8002f88 <HAL_TIM_IC_CaptureCallback>
 8002d3c:	e005      	b.n	8002d4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 f919 	bl	8002f76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 f928 	bl	8002f9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00c      	beq.n	8002d74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d007      	beq.n	8002d74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f06f 0201 	mvn.w	r2, #1
 8002d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7fd fd84 	bl	800087c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00c      	beq.n	8002d98 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d007      	beq.n	8002d98 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 fa7f 	bl	8003296 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00c      	beq.n	8002dbc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d007      	beq.n	8002dbc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 f8f8 	bl	8002fac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f003 0320 	and.w	r3, r3, #32
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00c      	beq.n	8002de0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f003 0320 	and.w	r3, r3, #32
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d007      	beq.n	8002de0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f06f 0220 	mvn.w	r2, #32
 8002dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fa52 	bl	8003284 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002de0:	bf00      	nop
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002df2:	2300      	movs	r3, #0
 8002df4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_TIM_ConfigClockSource+0x1c>
 8002e00:	2302      	movs	r3, #2
 8002e02:	e0b4      	b.n	8002f6e <HAL_TIM_ConfigClockSource+0x186>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2202      	movs	r2, #2
 8002e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002e22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e3c:	d03e      	beq.n	8002ebc <HAL_TIM_ConfigClockSource+0xd4>
 8002e3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e42:	f200 8087 	bhi.w	8002f54 <HAL_TIM_ConfigClockSource+0x16c>
 8002e46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e4a:	f000 8086 	beq.w	8002f5a <HAL_TIM_ConfigClockSource+0x172>
 8002e4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e52:	d87f      	bhi.n	8002f54 <HAL_TIM_ConfigClockSource+0x16c>
 8002e54:	2b70      	cmp	r3, #112	@ 0x70
 8002e56:	d01a      	beq.n	8002e8e <HAL_TIM_ConfigClockSource+0xa6>
 8002e58:	2b70      	cmp	r3, #112	@ 0x70
 8002e5a:	d87b      	bhi.n	8002f54 <HAL_TIM_ConfigClockSource+0x16c>
 8002e5c:	2b60      	cmp	r3, #96	@ 0x60
 8002e5e:	d050      	beq.n	8002f02 <HAL_TIM_ConfigClockSource+0x11a>
 8002e60:	2b60      	cmp	r3, #96	@ 0x60
 8002e62:	d877      	bhi.n	8002f54 <HAL_TIM_ConfigClockSource+0x16c>
 8002e64:	2b50      	cmp	r3, #80	@ 0x50
 8002e66:	d03c      	beq.n	8002ee2 <HAL_TIM_ConfigClockSource+0xfa>
 8002e68:	2b50      	cmp	r3, #80	@ 0x50
 8002e6a:	d873      	bhi.n	8002f54 <HAL_TIM_ConfigClockSource+0x16c>
 8002e6c:	2b40      	cmp	r3, #64	@ 0x40
 8002e6e:	d058      	beq.n	8002f22 <HAL_TIM_ConfigClockSource+0x13a>
 8002e70:	2b40      	cmp	r3, #64	@ 0x40
 8002e72:	d86f      	bhi.n	8002f54 <HAL_TIM_ConfigClockSource+0x16c>
 8002e74:	2b30      	cmp	r3, #48	@ 0x30
 8002e76:	d064      	beq.n	8002f42 <HAL_TIM_ConfigClockSource+0x15a>
 8002e78:	2b30      	cmp	r3, #48	@ 0x30
 8002e7a:	d86b      	bhi.n	8002f54 <HAL_TIM_ConfigClockSource+0x16c>
 8002e7c:	2b20      	cmp	r3, #32
 8002e7e:	d060      	beq.n	8002f42 <HAL_TIM_ConfigClockSource+0x15a>
 8002e80:	2b20      	cmp	r3, #32
 8002e82:	d867      	bhi.n	8002f54 <HAL_TIM_ConfigClockSource+0x16c>
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d05c      	beq.n	8002f42 <HAL_TIM_ConfigClockSource+0x15a>
 8002e88:	2b10      	cmp	r3, #16
 8002e8a:	d05a      	beq.n	8002f42 <HAL_TIM_ConfigClockSource+0x15a>
 8002e8c:	e062      	b.n	8002f54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e9e:	f000 f974 	bl	800318a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002eb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68ba      	ldr	r2, [r7, #8]
 8002eb8:	609a      	str	r2, [r3, #8]
      break;
 8002eba:	e04f      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ecc:	f000 f95d 	bl	800318a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689a      	ldr	r2, [r3, #8]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ede:	609a      	str	r2, [r3, #8]
      break;
 8002ee0:	e03c      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eee:	461a      	mov	r2, r3
 8002ef0:	f000 f8d4 	bl	800309c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2150      	movs	r1, #80	@ 0x50
 8002efa:	4618      	mov	r0, r3
 8002efc:	f000 f92b 	bl	8003156 <TIM_ITRx_SetConfig>
      break;
 8002f00:	e02c      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f0e:	461a      	mov	r2, r3
 8002f10:	f000 f8f2 	bl	80030f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2160      	movs	r1, #96	@ 0x60
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f000 f91b 	bl	8003156 <TIM_ITRx_SetConfig>
      break;
 8002f20:	e01c      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f2e:	461a      	mov	r2, r3
 8002f30:	f000 f8b4 	bl	800309c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2140      	movs	r1, #64	@ 0x40
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f000 f90b 	bl	8003156 <TIM_ITRx_SetConfig>
      break;
 8002f40:	e00c      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4610      	mov	r0, r2
 8002f4e:	f000 f902 	bl	8003156 <TIM_ITRx_SetConfig>
      break;
 8002f52:	e003      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	73fb      	strb	r3, [r7, #15]
      break;
 8002f58:	e000      	b.n	8002f5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002f5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3710      	adds	r7, #16
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b083      	sub	sp, #12
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bc80      	pop	{r7}
 8002f86:	4770      	bx	lr

08002f88 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bc80      	pop	{r7}
 8002f98:	4770      	bx	lr

08002f9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b083      	sub	sp, #12
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bc80      	pop	{r7}
 8002faa:	4770      	bx	lr

08002fac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bc80      	pop	{r7}
 8002fbc:	4770      	bx	lr
	...

08002fc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a2f      	ldr	r2, [pc, #188]	@ (8003090 <TIM_Base_SetConfig+0xd0>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d00b      	beq.n	8002ff0 <TIM_Base_SetConfig+0x30>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fde:	d007      	beq.n	8002ff0 <TIM_Base_SetConfig+0x30>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4a2c      	ldr	r2, [pc, #176]	@ (8003094 <TIM_Base_SetConfig+0xd4>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d003      	beq.n	8002ff0 <TIM_Base_SetConfig+0x30>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a2b      	ldr	r2, [pc, #172]	@ (8003098 <TIM_Base_SetConfig+0xd8>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d108      	bne.n	8003002 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ff6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a22      	ldr	r2, [pc, #136]	@ (8003090 <TIM_Base_SetConfig+0xd0>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00b      	beq.n	8003022 <TIM_Base_SetConfig+0x62>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003010:	d007      	beq.n	8003022 <TIM_Base_SetConfig+0x62>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a1f      	ldr	r2, [pc, #124]	@ (8003094 <TIM_Base_SetConfig+0xd4>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d003      	beq.n	8003022 <TIM_Base_SetConfig+0x62>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a1e      	ldr	r2, [pc, #120]	@ (8003098 <TIM_Base_SetConfig+0xd8>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d108      	bne.n	8003034 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003028:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4313      	orrs	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	4313      	orrs	r3, r2
 8003040:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a0d      	ldr	r2, [pc, #52]	@ (8003090 <TIM_Base_SetConfig+0xd0>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d103      	bne.n	8003068 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	691a      	ldr	r2, [r3, #16]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d005      	beq.n	8003086 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	f023 0201 	bic.w	r2, r3, #1
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	611a      	str	r2, [r3, #16]
  }
}
 8003086:	bf00      	nop
 8003088:	3714      	adds	r7, #20
 800308a:	46bd      	mov	sp, r7
 800308c:	bc80      	pop	{r7}
 800308e:	4770      	bx	lr
 8003090:	40012c00 	.word	0x40012c00
 8003094:	40000400 	.word	0x40000400
 8003098:	40000800 	.word	0x40000800

0800309c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800309c:	b480      	push	{r7}
 800309e:	b087      	sub	sp, #28
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
 80030b2:	f023 0201 	bic.w	r2, r3, #1
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	693a      	ldr	r2, [r7, #16]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	f023 030a 	bic.w	r3, r3, #10
 80030d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	4313      	orrs	r3, r2
 80030e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	621a      	str	r2, [r3, #32]
}
 80030ee:	bf00      	nop
 80030f0:	371c      	adds	r7, #28
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr

080030f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b087      	sub	sp, #28
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	f023 0210 	bic.w	r2, r3, #16
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	031b      	lsls	r3, r3, #12
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	4313      	orrs	r3, r2
 800312c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003134:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	011b      	lsls	r3, r3, #4
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	4313      	orrs	r3, r2
 800313e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	697a      	ldr	r2, [r7, #20]
 800314a:	621a      	str	r2, [r3, #32]
}
 800314c:	bf00      	nop
 800314e:	371c      	adds	r7, #28
 8003150:	46bd      	mov	sp, r7
 8003152:	bc80      	pop	{r7}
 8003154:	4770      	bx	lr

08003156 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003156:	b480      	push	{r7}
 8003158:	b085      	sub	sp, #20
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
 800315e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800316c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	4313      	orrs	r3, r2
 8003174:	f043 0307 	orr.w	r3, r3, #7
 8003178:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	609a      	str	r2, [r3, #8]
}
 8003180:	bf00      	nop
 8003182:	3714      	adds	r7, #20
 8003184:	46bd      	mov	sp, r7
 8003186:	bc80      	pop	{r7}
 8003188:	4770      	bx	lr

0800318a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800318a:	b480      	push	{r7}
 800318c:	b087      	sub	sp, #28
 800318e:	af00      	add	r7, sp, #0
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	607a      	str	r2, [r7, #4]
 8003196:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	021a      	lsls	r2, r3, #8
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	431a      	orrs	r2, r3
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	609a      	str	r2, [r3, #8]
}
 80031be:	bf00      	nop
 80031c0:	371c      	adds	r7, #28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bc80      	pop	{r7}
 80031c6:	4770      	bx	lr

080031c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d101      	bne.n	80031e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031dc:	2302      	movs	r3, #2
 80031de:	e046      	b.n	800326e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2202      	movs	r2, #2
 80031ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003206:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	4313      	orrs	r3, r2
 8003210:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a16      	ldr	r2, [pc, #88]	@ (8003278 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d00e      	beq.n	8003242 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800322c:	d009      	beq.n	8003242 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a12      	ldr	r2, [pc, #72]	@ (800327c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d004      	beq.n	8003242 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a10      	ldr	r2, [pc, #64]	@ (8003280 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d10c      	bne.n	800325c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003248:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	68ba      	ldr	r2, [r7, #8]
 8003250:	4313      	orrs	r3, r2
 8003252:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68ba      	ldr	r2, [r7, #8]
 800325a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3714      	adds	r7, #20
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr
 8003278:	40012c00 	.word	0x40012c00
 800327c:	40000400 	.word	0x40000400
 8003280:	40000800 	.word	0x40000800

08003284 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	bc80      	pop	{r7}
 8003294:	4770      	bx	lr

08003296 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bc80      	pop	{r7}
 80032a6:	4770      	bx	lr

080032a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e042      	b.n	8003340 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d106      	bne.n	80032d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7fd fe98 	bl	8001004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2224      	movs	r2, #36	@ 0x24
 80032d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80032ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f000 f971 	bl	80035d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	691a      	ldr	r2, [r3, #16]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003300:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	695a      	ldr	r2, [r3, #20]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003310:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003320:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2220      	movs	r2, #32
 800332c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3708      	adds	r7, #8
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08a      	sub	sp, #40	@ 0x28
 800334c:	af02      	add	r7, sp, #8
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	4613      	mov	r3, r2
 8003356:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003358:	2300      	movs	r3, #0
 800335a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b20      	cmp	r3, #32
 8003366:	d175      	bne.n	8003454 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d002      	beq.n	8003374 <HAL_UART_Transmit+0x2c>
 800336e:	88fb      	ldrh	r3, [r7, #6]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e06e      	b.n	8003456 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2221      	movs	r2, #33	@ 0x21
 8003382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003386:	f7fd ff07 	bl	8001198 <HAL_GetTick>
 800338a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	88fa      	ldrh	r2, [r7, #6]
 8003390:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	88fa      	ldrh	r2, [r7, #6]
 8003396:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033a0:	d108      	bne.n	80033b4 <HAL_UART_Transmit+0x6c>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d104      	bne.n	80033b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80033aa:	2300      	movs	r3, #0
 80033ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	61bb      	str	r3, [r7, #24]
 80033b2:	e003      	b.n	80033bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033b8:	2300      	movs	r3, #0
 80033ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033bc:	e02e      	b.n	800341c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	2200      	movs	r2, #0
 80033c6:	2180      	movs	r1, #128	@ 0x80
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	f000 f848 	bl	800345e <UART_WaitOnFlagUntilTimeout>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d005      	beq.n	80033e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e03a      	b.n	8003456 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10b      	bne.n	80033fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	881b      	ldrh	r3, [r3, #0]
 80033ea:	461a      	mov	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	3302      	adds	r3, #2
 80033fa:	61bb      	str	r3, [r7, #24]
 80033fc:	e007      	b.n	800340e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	781a      	ldrb	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	3301      	adds	r3, #1
 800340c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003412:	b29b      	uxth	r3, r3
 8003414:	3b01      	subs	r3, #1
 8003416:	b29a      	uxth	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003420:	b29b      	uxth	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1cb      	bne.n	80033be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	2200      	movs	r2, #0
 800342e:	2140      	movs	r1, #64	@ 0x40
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f000 f814 	bl	800345e <UART_WaitOnFlagUntilTimeout>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d005      	beq.n	8003448 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2220      	movs	r2, #32
 8003440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e006      	b.n	8003456 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2220      	movs	r2, #32
 800344c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003450:	2300      	movs	r3, #0
 8003452:	e000      	b.n	8003456 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003454:	2302      	movs	r3, #2
  }
}
 8003456:	4618      	mov	r0, r3
 8003458:	3720      	adds	r7, #32
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b086      	sub	sp, #24
 8003462:	af00      	add	r7, sp, #0
 8003464:	60f8      	str	r0, [r7, #12]
 8003466:	60b9      	str	r1, [r7, #8]
 8003468:	603b      	str	r3, [r7, #0]
 800346a:	4613      	mov	r3, r2
 800346c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800346e:	e03b      	b.n	80034e8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003470:	6a3b      	ldr	r3, [r7, #32]
 8003472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003476:	d037      	beq.n	80034e8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003478:	f7fd fe8e 	bl	8001198 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	6a3a      	ldr	r2, [r7, #32]
 8003484:	429a      	cmp	r2, r3
 8003486:	d302      	bcc.n	800348e <UART_WaitOnFlagUntilTimeout+0x30>
 8003488:	6a3b      	ldr	r3, [r7, #32]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e03a      	b.n	8003508 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	f003 0304 	and.w	r3, r3, #4
 800349c:	2b00      	cmp	r3, #0
 800349e:	d023      	beq.n	80034e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	2b80      	cmp	r3, #128	@ 0x80
 80034a4:	d020      	beq.n	80034e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	2b40      	cmp	r3, #64	@ 0x40
 80034aa:	d01d      	beq.n	80034e8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b08      	cmp	r3, #8
 80034b8:	d116      	bne.n	80034e8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80034ba:	2300      	movs	r3, #0
 80034bc:	617b      	str	r3, [r7, #20]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	617b      	str	r3, [r7, #20]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	617b      	str	r3, [r7, #20]
 80034ce:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 f81d 	bl	8003510 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2208      	movs	r2, #8
 80034da:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e00f      	b.n	8003508 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	4013      	ands	r3, r2
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	bf0c      	ite	eq
 80034f8:	2301      	moveq	r3, #1
 80034fa:	2300      	movne	r3, #0
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	461a      	mov	r2, r3
 8003500:	79fb      	ldrb	r3, [r7, #7]
 8003502:	429a      	cmp	r2, r3
 8003504:	d0b4      	beq.n	8003470 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003510:	b480      	push	{r7}
 8003512:	b095      	sub	sp, #84	@ 0x54
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	330c      	adds	r3, #12
 800351e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003522:	e853 3f00 	ldrex	r3, [r3]
 8003526:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800352a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800352e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	330c      	adds	r3, #12
 8003536:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003538:	643a      	str	r2, [r7, #64]	@ 0x40
 800353a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800353c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800353e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003540:	e841 2300 	strex	r3, r2, [r1]
 8003544:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1e5      	bne.n	8003518 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	3314      	adds	r3, #20
 8003552:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003554:	6a3b      	ldr	r3, [r7, #32]
 8003556:	e853 3f00 	ldrex	r3, [r3]
 800355a:	61fb      	str	r3, [r7, #28]
   return(result);
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	f023 0301 	bic.w	r3, r3, #1
 8003562:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	3314      	adds	r3, #20
 800356a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800356c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800356e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003570:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003572:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003574:	e841 2300 	strex	r3, r2, [r1]
 8003578:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800357a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1e5      	bne.n	800354c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003584:	2b01      	cmp	r3, #1
 8003586:	d119      	bne.n	80035bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	330c      	adds	r3, #12
 800358e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	e853 3f00 	ldrex	r3, [r3]
 8003596:	60bb      	str	r3, [r7, #8]
   return(result);
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	f023 0310 	bic.w	r3, r3, #16
 800359e:	647b      	str	r3, [r7, #68]	@ 0x44
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	330c      	adds	r3, #12
 80035a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035a8:	61ba      	str	r2, [r7, #24]
 80035aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ac:	6979      	ldr	r1, [r7, #20]
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	e841 2300 	strex	r3, r2, [r1]
 80035b4:	613b      	str	r3, [r7, #16]
   return(result);
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1e5      	bne.n	8003588 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2220      	movs	r2, #32
 80035c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035ca:	bf00      	nop
 80035cc:	3754      	adds	r7, #84	@ 0x54
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr

080035d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689a      	ldr	r2, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	431a      	orrs	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	4313      	orrs	r3, r2
 8003602:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800360e:	f023 030c 	bic.w	r3, r3, #12
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6812      	ldr	r2, [r2, #0]
 8003616:	68b9      	ldr	r1, [r7, #8]
 8003618:	430b      	orrs	r3, r1
 800361a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699a      	ldr	r2, [r3, #24]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a2c      	ldr	r2, [pc, #176]	@ (80036e8 <UART_SetConfig+0x114>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d103      	bne.n	8003644 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800363c:	f7fe fc7c 	bl	8001f38 <HAL_RCC_GetPCLK2Freq>
 8003640:	60f8      	str	r0, [r7, #12]
 8003642:	e002      	b.n	800364a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003644:	f7fe fc64 	bl	8001f10 <HAL_RCC_GetPCLK1Freq>
 8003648:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	4613      	mov	r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	4413      	add	r3, r2
 8003652:	009a      	lsls	r2, r3, #2
 8003654:	441a      	add	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003660:	4a22      	ldr	r2, [pc, #136]	@ (80036ec <UART_SetConfig+0x118>)
 8003662:	fba2 2303 	umull	r2, r3, r2, r3
 8003666:	095b      	lsrs	r3, r3, #5
 8003668:	0119      	lsls	r1, r3, #4
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	4613      	mov	r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	4413      	add	r3, r2
 8003672:	009a      	lsls	r2, r3, #2
 8003674:	441a      	add	r2, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003680:	4b1a      	ldr	r3, [pc, #104]	@ (80036ec <UART_SetConfig+0x118>)
 8003682:	fba3 0302 	umull	r0, r3, r3, r2
 8003686:	095b      	lsrs	r3, r3, #5
 8003688:	2064      	movs	r0, #100	@ 0x64
 800368a:	fb00 f303 	mul.w	r3, r0, r3
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	3332      	adds	r3, #50	@ 0x32
 8003694:	4a15      	ldr	r2, [pc, #84]	@ (80036ec <UART_SetConfig+0x118>)
 8003696:	fba2 2303 	umull	r2, r3, r2, r3
 800369a:	095b      	lsrs	r3, r3, #5
 800369c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036a0:	4419      	add	r1, r3
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	4613      	mov	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4413      	add	r3, r2
 80036aa:	009a      	lsls	r2, r3, #2
 80036ac:	441a      	add	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80036b8:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <UART_SetConfig+0x118>)
 80036ba:	fba3 0302 	umull	r0, r3, r3, r2
 80036be:	095b      	lsrs	r3, r3, #5
 80036c0:	2064      	movs	r0, #100	@ 0x64
 80036c2:	fb00 f303 	mul.w	r3, r0, r3
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	011b      	lsls	r3, r3, #4
 80036ca:	3332      	adds	r3, #50	@ 0x32
 80036cc:	4a07      	ldr	r2, [pc, #28]	@ (80036ec <UART_SetConfig+0x118>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	095b      	lsrs	r3, r3, #5
 80036d4:	f003 020f 	and.w	r2, r3, #15
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	440a      	add	r2, r1
 80036de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80036e0:	bf00      	nop
 80036e2:	3710      	adds	r7, #16
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40013800 	.word	0x40013800
 80036ec:	51eb851f 	.word	0x51eb851f

080036f0 <std>:
 80036f0:	2300      	movs	r3, #0
 80036f2:	b510      	push	{r4, lr}
 80036f4:	4604      	mov	r4, r0
 80036f6:	e9c0 3300 	strd	r3, r3, [r0]
 80036fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80036fe:	6083      	str	r3, [r0, #8]
 8003700:	8181      	strh	r1, [r0, #12]
 8003702:	6643      	str	r3, [r0, #100]	@ 0x64
 8003704:	81c2      	strh	r2, [r0, #14]
 8003706:	6183      	str	r3, [r0, #24]
 8003708:	4619      	mov	r1, r3
 800370a:	2208      	movs	r2, #8
 800370c:	305c      	adds	r0, #92	@ 0x5c
 800370e:	f000 f9f9 	bl	8003b04 <memset>
 8003712:	4b0d      	ldr	r3, [pc, #52]	@ (8003748 <std+0x58>)
 8003714:	6224      	str	r4, [r4, #32]
 8003716:	6263      	str	r3, [r4, #36]	@ 0x24
 8003718:	4b0c      	ldr	r3, [pc, #48]	@ (800374c <std+0x5c>)
 800371a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800371c:	4b0c      	ldr	r3, [pc, #48]	@ (8003750 <std+0x60>)
 800371e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003720:	4b0c      	ldr	r3, [pc, #48]	@ (8003754 <std+0x64>)
 8003722:	6323      	str	r3, [r4, #48]	@ 0x30
 8003724:	4b0c      	ldr	r3, [pc, #48]	@ (8003758 <std+0x68>)
 8003726:	429c      	cmp	r4, r3
 8003728:	d006      	beq.n	8003738 <std+0x48>
 800372a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800372e:	4294      	cmp	r4, r2
 8003730:	d002      	beq.n	8003738 <std+0x48>
 8003732:	33d0      	adds	r3, #208	@ 0xd0
 8003734:	429c      	cmp	r4, r3
 8003736:	d105      	bne.n	8003744 <std+0x54>
 8003738:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800373c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003740:	f000 ba58 	b.w	8003bf4 <__retarget_lock_init_recursive>
 8003744:	bd10      	pop	{r4, pc}
 8003746:	bf00      	nop
 8003748:	08003955 	.word	0x08003955
 800374c:	08003977 	.word	0x08003977
 8003750:	080039af 	.word	0x080039af
 8003754:	080039d3 	.word	0x080039d3
 8003758:	200002d4 	.word	0x200002d4

0800375c <stdio_exit_handler>:
 800375c:	4a02      	ldr	r2, [pc, #8]	@ (8003768 <stdio_exit_handler+0xc>)
 800375e:	4903      	ldr	r1, [pc, #12]	@ (800376c <stdio_exit_handler+0x10>)
 8003760:	4803      	ldr	r0, [pc, #12]	@ (8003770 <stdio_exit_handler+0x14>)
 8003762:	f000 b869 	b.w	8003838 <_fwalk_sglue>
 8003766:	bf00      	nop
 8003768:	20000020 	.word	0x20000020
 800376c:	08004489 	.word	0x08004489
 8003770:	20000030 	.word	0x20000030

08003774 <cleanup_stdio>:
 8003774:	6841      	ldr	r1, [r0, #4]
 8003776:	4b0c      	ldr	r3, [pc, #48]	@ (80037a8 <cleanup_stdio+0x34>)
 8003778:	b510      	push	{r4, lr}
 800377a:	4299      	cmp	r1, r3
 800377c:	4604      	mov	r4, r0
 800377e:	d001      	beq.n	8003784 <cleanup_stdio+0x10>
 8003780:	f000 fe82 	bl	8004488 <_fflush_r>
 8003784:	68a1      	ldr	r1, [r4, #8]
 8003786:	4b09      	ldr	r3, [pc, #36]	@ (80037ac <cleanup_stdio+0x38>)
 8003788:	4299      	cmp	r1, r3
 800378a:	d002      	beq.n	8003792 <cleanup_stdio+0x1e>
 800378c:	4620      	mov	r0, r4
 800378e:	f000 fe7b 	bl	8004488 <_fflush_r>
 8003792:	68e1      	ldr	r1, [r4, #12]
 8003794:	4b06      	ldr	r3, [pc, #24]	@ (80037b0 <cleanup_stdio+0x3c>)
 8003796:	4299      	cmp	r1, r3
 8003798:	d004      	beq.n	80037a4 <cleanup_stdio+0x30>
 800379a:	4620      	mov	r0, r4
 800379c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037a0:	f000 be72 	b.w	8004488 <_fflush_r>
 80037a4:	bd10      	pop	{r4, pc}
 80037a6:	bf00      	nop
 80037a8:	200002d4 	.word	0x200002d4
 80037ac:	2000033c 	.word	0x2000033c
 80037b0:	200003a4 	.word	0x200003a4

080037b4 <global_stdio_init.part.0>:
 80037b4:	b510      	push	{r4, lr}
 80037b6:	4b0b      	ldr	r3, [pc, #44]	@ (80037e4 <global_stdio_init.part.0+0x30>)
 80037b8:	4c0b      	ldr	r4, [pc, #44]	@ (80037e8 <global_stdio_init.part.0+0x34>)
 80037ba:	4a0c      	ldr	r2, [pc, #48]	@ (80037ec <global_stdio_init.part.0+0x38>)
 80037bc:	4620      	mov	r0, r4
 80037be:	601a      	str	r2, [r3, #0]
 80037c0:	2104      	movs	r1, #4
 80037c2:	2200      	movs	r2, #0
 80037c4:	f7ff ff94 	bl	80036f0 <std>
 80037c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80037cc:	2201      	movs	r2, #1
 80037ce:	2109      	movs	r1, #9
 80037d0:	f7ff ff8e 	bl	80036f0 <std>
 80037d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80037d8:	2202      	movs	r2, #2
 80037da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037de:	2112      	movs	r1, #18
 80037e0:	f7ff bf86 	b.w	80036f0 <std>
 80037e4:	2000040c 	.word	0x2000040c
 80037e8:	200002d4 	.word	0x200002d4
 80037ec:	0800375d 	.word	0x0800375d

080037f0 <__sfp_lock_acquire>:
 80037f0:	4801      	ldr	r0, [pc, #4]	@ (80037f8 <__sfp_lock_acquire+0x8>)
 80037f2:	f000 ba00 	b.w	8003bf6 <__retarget_lock_acquire_recursive>
 80037f6:	bf00      	nop
 80037f8:	20000415 	.word	0x20000415

080037fc <__sfp_lock_release>:
 80037fc:	4801      	ldr	r0, [pc, #4]	@ (8003804 <__sfp_lock_release+0x8>)
 80037fe:	f000 b9fb 	b.w	8003bf8 <__retarget_lock_release_recursive>
 8003802:	bf00      	nop
 8003804:	20000415 	.word	0x20000415

08003808 <__sinit>:
 8003808:	b510      	push	{r4, lr}
 800380a:	4604      	mov	r4, r0
 800380c:	f7ff fff0 	bl	80037f0 <__sfp_lock_acquire>
 8003810:	6a23      	ldr	r3, [r4, #32]
 8003812:	b11b      	cbz	r3, 800381c <__sinit+0x14>
 8003814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003818:	f7ff bff0 	b.w	80037fc <__sfp_lock_release>
 800381c:	4b04      	ldr	r3, [pc, #16]	@ (8003830 <__sinit+0x28>)
 800381e:	6223      	str	r3, [r4, #32]
 8003820:	4b04      	ldr	r3, [pc, #16]	@ (8003834 <__sinit+0x2c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1f5      	bne.n	8003814 <__sinit+0xc>
 8003828:	f7ff ffc4 	bl	80037b4 <global_stdio_init.part.0>
 800382c:	e7f2      	b.n	8003814 <__sinit+0xc>
 800382e:	bf00      	nop
 8003830:	08003775 	.word	0x08003775
 8003834:	2000040c 	.word	0x2000040c

08003838 <_fwalk_sglue>:
 8003838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800383c:	4607      	mov	r7, r0
 800383e:	4688      	mov	r8, r1
 8003840:	4614      	mov	r4, r2
 8003842:	2600      	movs	r6, #0
 8003844:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003848:	f1b9 0901 	subs.w	r9, r9, #1
 800384c:	d505      	bpl.n	800385a <_fwalk_sglue+0x22>
 800384e:	6824      	ldr	r4, [r4, #0]
 8003850:	2c00      	cmp	r4, #0
 8003852:	d1f7      	bne.n	8003844 <_fwalk_sglue+0xc>
 8003854:	4630      	mov	r0, r6
 8003856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800385a:	89ab      	ldrh	r3, [r5, #12]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d907      	bls.n	8003870 <_fwalk_sglue+0x38>
 8003860:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003864:	3301      	adds	r3, #1
 8003866:	d003      	beq.n	8003870 <_fwalk_sglue+0x38>
 8003868:	4629      	mov	r1, r5
 800386a:	4638      	mov	r0, r7
 800386c:	47c0      	blx	r8
 800386e:	4306      	orrs	r6, r0
 8003870:	3568      	adds	r5, #104	@ 0x68
 8003872:	e7e9      	b.n	8003848 <_fwalk_sglue+0x10>

08003874 <iprintf>:
 8003874:	b40f      	push	{r0, r1, r2, r3}
 8003876:	b507      	push	{r0, r1, r2, lr}
 8003878:	4906      	ldr	r1, [pc, #24]	@ (8003894 <iprintf+0x20>)
 800387a:	ab04      	add	r3, sp, #16
 800387c:	6808      	ldr	r0, [r1, #0]
 800387e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003882:	6881      	ldr	r1, [r0, #8]
 8003884:	9301      	str	r3, [sp, #4]
 8003886:	f000 fad7 	bl	8003e38 <_vfiprintf_r>
 800388a:	b003      	add	sp, #12
 800388c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003890:	b004      	add	sp, #16
 8003892:	4770      	bx	lr
 8003894:	2000002c 	.word	0x2000002c

08003898 <_puts_r>:
 8003898:	6a03      	ldr	r3, [r0, #32]
 800389a:	b570      	push	{r4, r5, r6, lr}
 800389c:	4605      	mov	r5, r0
 800389e:	460e      	mov	r6, r1
 80038a0:	6884      	ldr	r4, [r0, #8]
 80038a2:	b90b      	cbnz	r3, 80038a8 <_puts_r+0x10>
 80038a4:	f7ff ffb0 	bl	8003808 <__sinit>
 80038a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038aa:	07db      	lsls	r3, r3, #31
 80038ac:	d405      	bmi.n	80038ba <_puts_r+0x22>
 80038ae:	89a3      	ldrh	r3, [r4, #12]
 80038b0:	0598      	lsls	r0, r3, #22
 80038b2:	d402      	bmi.n	80038ba <_puts_r+0x22>
 80038b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038b6:	f000 f99e 	bl	8003bf6 <__retarget_lock_acquire_recursive>
 80038ba:	89a3      	ldrh	r3, [r4, #12]
 80038bc:	0719      	lsls	r1, r3, #28
 80038be:	d502      	bpl.n	80038c6 <_puts_r+0x2e>
 80038c0:	6923      	ldr	r3, [r4, #16]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d135      	bne.n	8003932 <_puts_r+0x9a>
 80038c6:	4621      	mov	r1, r4
 80038c8:	4628      	mov	r0, r5
 80038ca:	f000 f8c5 	bl	8003a58 <__swsetup_r>
 80038ce:	b380      	cbz	r0, 8003932 <_puts_r+0x9a>
 80038d0:	f04f 35ff 	mov.w	r5, #4294967295
 80038d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038d6:	07da      	lsls	r2, r3, #31
 80038d8:	d405      	bmi.n	80038e6 <_puts_r+0x4e>
 80038da:	89a3      	ldrh	r3, [r4, #12]
 80038dc:	059b      	lsls	r3, r3, #22
 80038de:	d402      	bmi.n	80038e6 <_puts_r+0x4e>
 80038e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038e2:	f000 f989 	bl	8003bf8 <__retarget_lock_release_recursive>
 80038e6:	4628      	mov	r0, r5
 80038e8:	bd70      	pop	{r4, r5, r6, pc}
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	da04      	bge.n	80038f8 <_puts_r+0x60>
 80038ee:	69a2      	ldr	r2, [r4, #24]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	dc17      	bgt.n	8003924 <_puts_r+0x8c>
 80038f4:	290a      	cmp	r1, #10
 80038f6:	d015      	beq.n	8003924 <_puts_r+0x8c>
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	1c5a      	adds	r2, r3, #1
 80038fc:	6022      	str	r2, [r4, #0]
 80038fe:	7019      	strb	r1, [r3, #0]
 8003900:	68a3      	ldr	r3, [r4, #8]
 8003902:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003906:	3b01      	subs	r3, #1
 8003908:	60a3      	str	r3, [r4, #8]
 800390a:	2900      	cmp	r1, #0
 800390c:	d1ed      	bne.n	80038ea <_puts_r+0x52>
 800390e:	2b00      	cmp	r3, #0
 8003910:	da11      	bge.n	8003936 <_puts_r+0x9e>
 8003912:	4622      	mov	r2, r4
 8003914:	210a      	movs	r1, #10
 8003916:	4628      	mov	r0, r5
 8003918:	f000 f85f 	bl	80039da <__swbuf_r>
 800391c:	3001      	adds	r0, #1
 800391e:	d0d7      	beq.n	80038d0 <_puts_r+0x38>
 8003920:	250a      	movs	r5, #10
 8003922:	e7d7      	b.n	80038d4 <_puts_r+0x3c>
 8003924:	4622      	mov	r2, r4
 8003926:	4628      	mov	r0, r5
 8003928:	f000 f857 	bl	80039da <__swbuf_r>
 800392c:	3001      	adds	r0, #1
 800392e:	d1e7      	bne.n	8003900 <_puts_r+0x68>
 8003930:	e7ce      	b.n	80038d0 <_puts_r+0x38>
 8003932:	3e01      	subs	r6, #1
 8003934:	e7e4      	b.n	8003900 <_puts_r+0x68>
 8003936:	6823      	ldr	r3, [r4, #0]
 8003938:	1c5a      	adds	r2, r3, #1
 800393a:	6022      	str	r2, [r4, #0]
 800393c:	220a      	movs	r2, #10
 800393e:	701a      	strb	r2, [r3, #0]
 8003940:	e7ee      	b.n	8003920 <_puts_r+0x88>
	...

08003944 <puts>:
 8003944:	4b02      	ldr	r3, [pc, #8]	@ (8003950 <puts+0xc>)
 8003946:	4601      	mov	r1, r0
 8003948:	6818      	ldr	r0, [r3, #0]
 800394a:	f7ff bfa5 	b.w	8003898 <_puts_r>
 800394e:	bf00      	nop
 8003950:	2000002c 	.word	0x2000002c

08003954 <__sread>:
 8003954:	b510      	push	{r4, lr}
 8003956:	460c      	mov	r4, r1
 8003958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800395c:	f000 f8fc 	bl	8003b58 <_read_r>
 8003960:	2800      	cmp	r0, #0
 8003962:	bfab      	itete	ge
 8003964:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003966:	89a3      	ldrhlt	r3, [r4, #12]
 8003968:	181b      	addge	r3, r3, r0
 800396a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800396e:	bfac      	ite	ge
 8003970:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003972:	81a3      	strhlt	r3, [r4, #12]
 8003974:	bd10      	pop	{r4, pc}

08003976 <__swrite>:
 8003976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800397a:	461f      	mov	r7, r3
 800397c:	898b      	ldrh	r3, [r1, #12]
 800397e:	4605      	mov	r5, r0
 8003980:	05db      	lsls	r3, r3, #23
 8003982:	460c      	mov	r4, r1
 8003984:	4616      	mov	r6, r2
 8003986:	d505      	bpl.n	8003994 <__swrite+0x1e>
 8003988:	2302      	movs	r3, #2
 800398a:	2200      	movs	r2, #0
 800398c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003990:	f000 f8d0 	bl	8003b34 <_lseek_r>
 8003994:	89a3      	ldrh	r3, [r4, #12]
 8003996:	4632      	mov	r2, r6
 8003998:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800399c:	81a3      	strh	r3, [r4, #12]
 800399e:	4628      	mov	r0, r5
 80039a0:	463b      	mov	r3, r7
 80039a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039aa:	f000 b8e7 	b.w	8003b7c <_write_r>

080039ae <__sseek>:
 80039ae:	b510      	push	{r4, lr}
 80039b0:	460c      	mov	r4, r1
 80039b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039b6:	f000 f8bd 	bl	8003b34 <_lseek_r>
 80039ba:	1c43      	adds	r3, r0, #1
 80039bc:	89a3      	ldrh	r3, [r4, #12]
 80039be:	bf15      	itete	ne
 80039c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80039c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80039c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80039ca:	81a3      	strheq	r3, [r4, #12]
 80039cc:	bf18      	it	ne
 80039ce:	81a3      	strhne	r3, [r4, #12]
 80039d0:	bd10      	pop	{r4, pc}

080039d2 <__sclose>:
 80039d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039d6:	f000 b89d 	b.w	8003b14 <_close_r>

080039da <__swbuf_r>:
 80039da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039dc:	460e      	mov	r6, r1
 80039de:	4614      	mov	r4, r2
 80039e0:	4605      	mov	r5, r0
 80039e2:	b118      	cbz	r0, 80039ec <__swbuf_r+0x12>
 80039e4:	6a03      	ldr	r3, [r0, #32]
 80039e6:	b90b      	cbnz	r3, 80039ec <__swbuf_r+0x12>
 80039e8:	f7ff ff0e 	bl	8003808 <__sinit>
 80039ec:	69a3      	ldr	r3, [r4, #24]
 80039ee:	60a3      	str	r3, [r4, #8]
 80039f0:	89a3      	ldrh	r3, [r4, #12]
 80039f2:	071a      	lsls	r2, r3, #28
 80039f4:	d501      	bpl.n	80039fa <__swbuf_r+0x20>
 80039f6:	6923      	ldr	r3, [r4, #16]
 80039f8:	b943      	cbnz	r3, 8003a0c <__swbuf_r+0x32>
 80039fa:	4621      	mov	r1, r4
 80039fc:	4628      	mov	r0, r5
 80039fe:	f000 f82b 	bl	8003a58 <__swsetup_r>
 8003a02:	b118      	cbz	r0, 8003a0c <__swbuf_r+0x32>
 8003a04:	f04f 37ff 	mov.w	r7, #4294967295
 8003a08:	4638      	mov	r0, r7
 8003a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a0c:	6823      	ldr	r3, [r4, #0]
 8003a0e:	6922      	ldr	r2, [r4, #16]
 8003a10:	b2f6      	uxtb	r6, r6
 8003a12:	1a98      	subs	r0, r3, r2
 8003a14:	6963      	ldr	r3, [r4, #20]
 8003a16:	4637      	mov	r7, r6
 8003a18:	4283      	cmp	r3, r0
 8003a1a:	dc05      	bgt.n	8003a28 <__swbuf_r+0x4e>
 8003a1c:	4621      	mov	r1, r4
 8003a1e:	4628      	mov	r0, r5
 8003a20:	f000 fd32 	bl	8004488 <_fflush_r>
 8003a24:	2800      	cmp	r0, #0
 8003a26:	d1ed      	bne.n	8003a04 <__swbuf_r+0x2a>
 8003a28:	68a3      	ldr	r3, [r4, #8]
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	60a3      	str	r3, [r4, #8]
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	6022      	str	r2, [r4, #0]
 8003a34:	701e      	strb	r6, [r3, #0]
 8003a36:	6962      	ldr	r2, [r4, #20]
 8003a38:	1c43      	adds	r3, r0, #1
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d004      	beq.n	8003a48 <__swbuf_r+0x6e>
 8003a3e:	89a3      	ldrh	r3, [r4, #12]
 8003a40:	07db      	lsls	r3, r3, #31
 8003a42:	d5e1      	bpl.n	8003a08 <__swbuf_r+0x2e>
 8003a44:	2e0a      	cmp	r6, #10
 8003a46:	d1df      	bne.n	8003a08 <__swbuf_r+0x2e>
 8003a48:	4621      	mov	r1, r4
 8003a4a:	4628      	mov	r0, r5
 8003a4c:	f000 fd1c 	bl	8004488 <_fflush_r>
 8003a50:	2800      	cmp	r0, #0
 8003a52:	d0d9      	beq.n	8003a08 <__swbuf_r+0x2e>
 8003a54:	e7d6      	b.n	8003a04 <__swbuf_r+0x2a>
	...

08003a58 <__swsetup_r>:
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	4b29      	ldr	r3, [pc, #164]	@ (8003b00 <__swsetup_r+0xa8>)
 8003a5c:	4605      	mov	r5, r0
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	460c      	mov	r4, r1
 8003a62:	b118      	cbz	r0, 8003a6c <__swsetup_r+0x14>
 8003a64:	6a03      	ldr	r3, [r0, #32]
 8003a66:	b90b      	cbnz	r3, 8003a6c <__swsetup_r+0x14>
 8003a68:	f7ff fece 	bl	8003808 <__sinit>
 8003a6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a70:	0719      	lsls	r1, r3, #28
 8003a72:	d422      	bmi.n	8003aba <__swsetup_r+0x62>
 8003a74:	06da      	lsls	r2, r3, #27
 8003a76:	d407      	bmi.n	8003a88 <__swsetup_r+0x30>
 8003a78:	2209      	movs	r2, #9
 8003a7a:	602a      	str	r2, [r5, #0]
 8003a7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a80:	f04f 30ff 	mov.w	r0, #4294967295
 8003a84:	81a3      	strh	r3, [r4, #12]
 8003a86:	e033      	b.n	8003af0 <__swsetup_r+0x98>
 8003a88:	0758      	lsls	r0, r3, #29
 8003a8a:	d512      	bpl.n	8003ab2 <__swsetup_r+0x5a>
 8003a8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a8e:	b141      	cbz	r1, 8003aa2 <__swsetup_r+0x4a>
 8003a90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003a94:	4299      	cmp	r1, r3
 8003a96:	d002      	beq.n	8003a9e <__swsetup_r+0x46>
 8003a98:	4628      	mov	r0, r5
 8003a9a:	f000 f8af 	bl	8003bfc <_free_r>
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003aa2:	89a3      	ldrh	r3, [r4, #12]
 8003aa4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003aa8:	81a3      	strh	r3, [r4, #12]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	6063      	str	r3, [r4, #4]
 8003aae:	6923      	ldr	r3, [r4, #16]
 8003ab0:	6023      	str	r3, [r4, #0]
 8003ab2:	89a3      	ldrh	r3, [r4, #12]
 8003ab4:	f043 0308 	orr.w	r3, r3, #8
 8003ab8:	81a3      	strh	r3, [r4, #12]
 8003aba:	6923      	ldr	r3, [r4, #16]
 8003abc:	b94b      	cbnz	r3, 8003ad2 <__swsetup_r+0x7a>
 8003abe:	89a3      	ldrh	r3, [r4, #12]
 8003ac0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ac8:	d003      	beq.n	8003ad2 <__swsetup_r+0x7a>
 8003aca:	4621      	mov	r1, r4
 8003acc:	4628      	mov	r0, r5
 8003ace:	f000 fd28 	bl	8004522 <__smakebuf_r>
 8003ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ad6:	f013 0201 	ands.w	r2, r3, #1
 8003ada:	d00a      	beq.n	8003af2 <__swsetup_r+0x9a>
 8003adc:	2200      	movs	r2, #0
 8003ade:	60a2      	str	r2, [r4, #8]
 8003ae0:	6962      	ldr	r2, [r4, #20]
 8003ae2:	4252      	negs	r2, r2
 8003ae4:	61a2      	str	r2, [r4, #24]
 8003ae6:	6922      	ldr	r2, [r4, #16]
 8003ae8:	b942      	cbnz	r2, 8003afc <__swsetup_r+0xa4>
 8003aea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003aee:	d1c5      	bne.n	8003a7c <__swsetup_r+0x24>
 8003af0:	bd38      	pop	{r3, r4, r5, pc}
 8003af2:	0799      	lsls	r1, r3, #30
 8003af4:	bf58      	it	pl
 8003af6:	6962      	ldrpl	r2, [r4, #20]
 8003af8:	60a2      	str	r2, [r4, #8]
 8003afa:	e7f4      	b.n	8003ae6 <__swsetup_r+0x8e>
 8003afc:	2000      	movs	r0, #0
 8003afe:	e7f7      	b.n	8003af0 <__swsetup_r+0x98>
 8003b00:	2000002c 	.word	0x2000002c

08003b04 <memset>:
 8003b04:	4603      	mov	r3, r0
 8003b06:	4402      	add	r2, r0
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d100      	bne.n	8003b0e <memset+0xa>
 8003b0c:	4770      	bx	lr
 8003b0e:	f803 1b01 	strb.w	r1, [r3], #1
 8003b12:	e7f9      	b.n	8003b08 <memset+0x4>

08003b14 <_close_r>:
 8003b14:	b538      	push	{r3, r4, r5, lr}
 8003b16:	2300      	movs	r3, #0
 8003b18:	4d05      	ldr	r5, [pc, #20]	@ (8003b30 <_close_r+0x1c>)
 8003b1a:	4604      	mov	r4, r0
 8003b1c:	4608      	mov	r0, r1
 8003b1e:	602b      	str	r3, [r5, #0]
 8003b20:	f7fd f969 	bl	8000df6 <_close>
 8003b24:	1c43      	adds	r3, r0, #1
 8003b26:	d102      	bne.n	8003b2e <_close_r+0x1a>
 8003b28:	682b      	ldr	r3, [r5, #0]
 8003b2a:	b103      	cbz	r3, 8003b2e <_close_r+0x1a>
 8003b2c:	6023      	str	r3, [r4, #0]
 8003b2e:	bd38      	pop	{r3, r4, r5, pc}
 8003b30:	20000410 	.word	0x20000410

08003b34 <_lseek_r>:
 8003b34:	b538      	push	{r3, r4, r5, lr}
 8003b36:	4604      	mov	r4, r0
 8003b38:	4608      	mov	r0, r1
 8003b3a:	4611      	mov	r1, r2
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	4d05      	ldr	r5, [pc, #20]	@ (8003b54 <_lseek_r+0x20>)
 8003b40:	602a      	str	r2, [r5, #0]
 8003b42:	461a      	mov	r2, r3
 8003b44:	f7fd f97b 	bl	8000e3e <_lseek>
 8003b48:	1c43      	adds	r3, r0, #1
 8003b4a:	d102      	bne.n	8003b52 <_lseek_r+0x1e>
 8003b4c:	682b      	ldr	r3, [r5, #0]
 8003b4e:	b103      	cbz	r3, 8003b52 <_lseek_r+0x1e>
 8003b50:	6023      	str	r3, [r4, #0]
 8003b52:	bd38      	pop	{r3, r4, r5, pc}
 8003b54:	20000410 	.word	0x20000410

08003b58 <_read_r>:
 8003b58:	b538      	push	{r3, r4, r5, lr}
 8003b5a:	4604      	mov	r4, r0
 8003b5c:	4608      	mov	r0, r1
 8003b5e:	4611      	mov	r1, r2
 8003b60:	2200      	movs	r2, #0
 8003b62:	4d05      	ldr	r5, [pc, #20]	@ (8003b78 <_read_r+0x20>)
 8003b64:	602a      	str	r2, [r5, #0]
 8003b66:	461a      	mov	r2, r3
 8003b68:	f7fd f928 	bl	8000dbc <_read>
 8003b6c:	1c43      	adds	r3, r0, #1
 8003b6e:	d102      	bne.n	8003b76 <_read_r+0x1e>
 8003b70:	682b      	ldr	r3, [r5, #0]
 8003b72:	b103      	cbz	r3, 8003b76 <_read_r+0x1e>
 8003b74:	6023      	str	r3, [r4, #0]
 8003b76:	bd38      	pop	{r3, r4, r5, pc}
 8003b78:	20000410 	.word	0x20000410

08003b7c <_write_r>:
 8003b7c:	b538      	push	{r3, r4, r5, lr}
 8003b7e:	4604      	mov	r4, r0
 8003b80:	4608      	mov	r0, r1
 8003b82:	4611      	mov	r1, r2
 8003b84:	2200      	movs	r2, #0
 8003b86:	4d05      	ldr	r5, [pc, #20]	@ (8003b9c <_write_r+0x20>)
 8003b88:	602a      	str	r2, [r5, #0]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	f7fc ff10 	bl	80009b0 <_write>
 8003b90:	1c43      	adds	r3, r0, #1
 8003b92:	d102      	bne.n	8003b9a <_write_r+0x1e>
 8003b94:	682b      	ldr	r3, [r5, #0]
 8003b96:	b103      	cbz	r3, 8003b9a <_write_r+0x1e>
 8003b98:	6023      	str	r3, [r4, #0]
 8003b9a:	bd38      	pop	{r3, r4, r5, pc}
 8003b9c:	20000410 	.word	0x20000410

08003ba0 <__errno>:
 8003ba0:	4b01      	ldr	r3, [pc, #4]	@ (8003ba8 <__errno+0x8>)
 8003ba2:	6818      	ldr	r0, [r3, #0]
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	2000002c 	.word	0x2000002c

08003bac <__libc_init_array>:
 8003bac:	b570      	push	{r4, r5, r6, lr}
 8003bae:	2600      	movs	r6, #0
 8003bb0:	4d0c      	ldr	r5, [pc, #48]	@ (8003be4 <__libc_init_array+0x38>)
 8003bb2:	4c0d      	ldr	r4, [pc, #52]	@ (8003be8 <__libc_init_array+0x3c>)
 8003bb4:	1b64      	subs	r4, r4, r5
 8003bb6:	10a4      	asrs	r4, r4, #2
 8003bb8:	42a6      	cmp	r6, r4
 8003bba:	d109      	bne.n	8003bd0 <__libc_init_array+0x24>
 8003bbc:	f000 fd2e 	bl	800461c <_init>
 8003bc0:	2600      	movs	r6, #0
 8003bc2:	4d0a      	ldr	r5, [pc, #40]	@ (8003bec <__libc_init_array+0x40>)
 8003bc4:	4c0a      	ldr	r4, [pc, #40]	@ (8003bf0 <__libc_init_array+0x44>)
 8003bc6:	1b64      	subs	r4, r4, r5
 8003bc8:	10a4      	asrs	r4, r4, #2
 8003bca:	42a6      	cmp	r6, r4
 8003bcc:	d105      	bne.n	8003bda <__libc_init_array+0x2e>
 8003bce:	bd70      	pop	{r4, r5, r6, pc}
 8003bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bd4:	4798      	blx	r3
 8003bd6:	3601      	adds	r6, #1
 8003bd8:	e7ee      	b.n	8003bb8 <__libc_init_array+0xc>
 8003bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bde:	4798      	blx	r3
 8003be0:	3601      	adds	r6, #1
 8003be2:	e7f2      	b.n	8003bca <__libc_init_array+0x1e>
 8003be4:	08004824 	.word	0x08004824
 8003be8:	08004824 	.word	0x08004824
 8003bec:	08004824 	.word	0x08004824
 8003bf0:	08004828 	.word	0x08004828

08003bf4 <__retarget_lock_init_recursive>:
 8003bf4:	4770      	bx	lr

08003bf6 <__retarget_lock_acquire_recursive>:
 8003bf6:	4770      	bx	lr

08003bf8 <__retarget_lock_release_recursive>:
 8003bf8:	4770      	bx	lr
	...

08003bfc <_free_r>:
 8003bfc:	b538      	push	{r3, r4, r5, lr}
 8003bfe:	4605      	mov	r5, r0
 8003c00:	2900      	cmp	r1, #0
 8003c02:	d040      	beq.n	8003c86 <_free_r+0x8a>
 8003c04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c08:	1f0c      	subs	r4, r1, #4
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	bfb8      	it	lt
 8003c0e:	18e4      	addlt	r4, r4, r3
 8003c10:	f000 f8de 	bl	8003dd0 <__malloc_lock>
 8003c14:	4a1c      	ldr	r2, [pc, #112]	@ (8003c88 <_free_r+0x8c>)
 8003c16:	6813      	ldr	r3, [r2, #0]
 8003c18:	b933      	cbnz	r3, 8003c28 <_free_r+0x2c>
 8003c1a:	6063      	str	r3, [r4, #4]
 8003c1c:	6014      	str	r4, [r2, #0]
 8003c1e:	4628      	mov	r0, r5
 8003c20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c24:	f000 b8da 	b.w	8003ddc <__malloc_unlock>
 8003c28:	42a3      	cmp	r3, r4
 8003c2a:	d908      	bls.n	8003c3e <_free_r+0x42>
 8003c2c:	6820      	ldr	r0, [r4, #0]
 8003c2e:	1821      	adds	r1, r4, r0
 8003c30:	428b      	cmp	r3, r1
 8003c32:	bf01      	itttt	eq
 8003c34:	6819      	ldreq	r1, [r3, #0]
 8003c36:	685b      	ldreq	r3, [r3, #4]
 8003c38:	1809      	addeq	r1, r1, r0
 8003c3a:	6021      	streq	r1, [r4, #0]
 8003c3c:	e7ed      	b.n	8003c1a <_free_r+0x1e>
 8003c3e:	461a      	mov	r2, r3
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	b10b      	cbz	r3, 8003c48 <_free_r+0x4c>
 8003c44:	42a3      	cmp	r3, r4
 8003c46:	d9fa      	bls.n	8003c3e <_free_r+0x42>
 8003c48:	6811      	ldr	r1, [r2, #0]
 8003c4a:	1850      	adds	r0, r2, r1
 8003c4c:	42a0      	cmp	r0, r4
 8003c4e:	d10b      	bne.n	8003c68 <_free_r+0x6c>
 8003c50:	6820      	ldr	r0, [r4, #0]
 8003c52:	4401      	add	r1, r0
 8003c54:	1850      	adds	r0, r2, r1
 8003c56:	4283      	cmp	r3, r0
 8003c58:	6011      	str	r1, [r2, #0]
 8003c5a:	d1e0      	bne.n	8003c1e <_free_r+0x22>
 8003c5c:	6818      	ldr	r0, [r3, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	4408      	add	r0, r1
 8003c62:	6010      	str	r0, [r2, #0]
 8003c64:	6053      	str	r3, [r2, #4]
 8003c66:	e7da      	b.n	8003c1e <_free_r+0x22>
 8003c68:	d902      	bls.n	8003c70 <_free_r+0x74>
 8003c6a:	230c      	movs	r3, #12
 8003c6c:	602b      	str	r3, [r5, #0]
 8003c6e:	e7d6      	b.n	8003c1e <_free_r+0x22>
 8003c70:	6820      	ldr	r0, [r4, #0]
 8003c72:	1821      	adds	r1, r4, r0
 8003c74:	428b      	cmp	r3, r1
 8003c76:	bf01      	itttt	eq
 8003c78:	6819      	ldreq	r1, [r3, #0]
 8003c7a:	685b      	ldreq	r3, [r3, #4]
 8003c7c:	1809      	addeq	r1, r1, r0
 8003c7e:	6021      	streq	r1, [r4, #0]
 8003c80:	6063      	str	r3, [r4, #4]
 8003c82:	6054      	str	r4, [r2, #4]
 8003c84:	e7cb      	b.n	8003c1e <_free_r+0x22>
 8003c86:	bd38      	pop	{r3, r4, r5, pc}
 8003c88:	2000041c 	.word	0x2000041c

08003c8c <sbrk_aligned>:
 8003c8c:	b570      	push	{r4, r5, r6, lr}
 8003c8e:	4e0f      	ldr	r6, [pc, #60]	@ (8003ccc <sbrk_aligned+0x40>)
 8003c90:	460c      	mov	r4, r1
 8003c92:	6831      	ldr	r1, [r6, #0]
 8003c94:	4605      	mov	r5, r0
 8003c96:	b911      	cbnz	r1, 8003c9e <sbrk_aligned+0x12>
 8003c98:	f000 fca2 	bl	80045e0 <_sbrk_r>
 8003c9c:	6030      	str	r0, [r6, #0]
 8003c9e:	4621      	mov	r1, r4
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	f000 fc9d 	bl	80045e0 <_sbrk_r>
 8003ca6:	1c43      	adds	r3, r0, #1
 8003ca8:	d103      	bne.n	8003cb2 <sbrk_aligned+0x26>
 8003caa:	f04f 34ff 	mov.w	r4, #4294967295
 8003cae:	4620      	mov	r0, r4
 8003cb0:	bd70      	pop	{r4, r5, r6, pc}
 8003cb2:	1cc4      	adds	r4, r0, #3
 8003cb4:	f024 0403 	bic.w	r4, r4, #3
 8003cb8:	42a0      	cmp	r0, r4
 8003cba:	d0f8      	beq.n	8003cae <sbrk_aligned+0x22>
 8003cbc:	1a21      	subs	r1, r4, r0
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	f000 fc8e 	bl	80045e0 <_sbrk_r>
 8003cc4:	3001      	adds	r0, #1
 8003cc6:	d1f2      	bne.n	8003cae <sbrk_aligned+0x22>
 8003cc8:	e7ef      	b.n	8003caa <sbrk_aligned+0x1e>
 8003cca:	bf00      	nop
 8003ccc:	20000418 	.word	0x20000418

08003cd0 <_malloc_r>:
 8003cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cd4:	1ccd      	adds	r5, r1, #3
 8003cd6:	f025 0503 	bic.w	r5, r5, #3
 8003cda:	3508      	adds	r5, #8
 8003cdc:	2d0c      	cmp	r5, #12
 8003cde:	bf38      	it	cc
 8003ce0:	250c      	movcc	r5, #12
 8003ce2:	2d00      	cmp	r5, #0
 8003ce4:	4606      	mov	r6, r0
 8003ce6:	db01      	blt.n	8003cec <_malloc_r+0x1c>
 8003ce8:	42a9      	cmp	r1, r5
 8003cea:	d904      	bls.n	8003cf6 <_malloc_r+0x26>
 8003cec:	230c      	movs	r3, #12
 8003cee:	6033      	str	r3, [r6, #0]
 8003cf0:	2000      	movs	r0, #0
 8003cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cf6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003dcc <_malloc_r+0xfc>
 8003cfa:	f000 f869 	bl	8003dd0 <__malloc_lock>
 8003cfe:	f8d8 3000 	ldr.w	r3, [r8]
 8003d02:	461c      	mov	r4, r3
 8003d04:	bb44      	cbnz	r4, 8003d58 <_malloc_r+0x88>
 8003d06:	4629      	mov	r1, r5
 8003d08:	4630      	mov	r0, r6
 8003d0a:	f7ff ffbf 	bl	8003c8c <sbrk_aligned>
 8003d0e:	1c43      	adds	r3, r0, #1
 8003d10:	4604      	mov	r4, r0
 8003d12:	d158      	bne.n	8003dc6 <_malloc_r+0xf6>
 8003d14:	f8d8 4000 	ldr.w	r4, [r8]
 8003d18:	4627      	mov	r7, r4
 8003d1a:	2f00      	cmp	r7, #0
 8003d1c:	d143      	bne.n	8003da6 <_malloc_r+0xd6>
 8003d1e:	2c00      	cmp	r4, #0
 8003d20:	d04b      	beq.n	8003dba <_malloc_r+0xea>
 8003d22:	6823      	ldr	r3, [r4, #0]
 8003d24:	4639      	mov	r1, r7
 8003d26:	4630      	mov	r0, r6
 8003d28:	eb04 0903 	add.w	r9, r4, r3
 8003d2c:	f000 fc58 	bl	80045e0 <_sbrk_r>
 8003d30:	4581      	cmp	r9, r0
 8003d32:	d142      	bne.n	8003dba <_malloc_r+0xea>
 8003d34:	6821      	ldr	r1, [r4, #0]
 8003d36:	4630      	mov	r0, r6
 8003d38:	1a6d      	subs	r5, r5, r1
 8003d3a:	4629      	mov	r1, r5
 8003d3c:	f7ff ffa6 	bl	8003c8c <sbrk_aligned>
 8003d40:	3001      	adds	r0, #1
 8003d42:	d03a      	beq.n	8003dba <_malloc_r+0xea>
 8003d44:	6823      	ldr	r3, [r4, #0]
 8003d46:	442b      	add	r3, r5
 8003d48:	6023      	str	r3, [r4, #0]
 8003d4a:	f8d8 3000 	ldr.w	r3, [r8]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	bb62      	cbnz	r2, 8003dac <_malloc_r+0xdc>
 8003d52:	f8c8 7000 	str.w	r7, [r8]
 8003d56:	e00f      	b.n	8003d78 <_malloc_r+0xa8>
 8003d58:	6822      	ldr	r2, [r4, #0]
 8003d5a:	1b52      	subs	r2, r2, r5
 8003d5c:	d420      	bmi.n	8003da0 <_malloc_r+0xd0>
 8003d5e:	2a0b      	cmp	r2, #11
 8003d60:	d917      	bls.n	8003d92 <_malloc_r+0xc2>
 8003d62:	1961      	adds	r1, r4, r5
 8003d64:	42a3      	cmp	r3, r4
 8003d66:	6025      	str	r5, [r4, #0]
 8003d68:	bf18      	it	ne
 8003d6a:	6059      	strne	r1, [r3, #4]
 8003d6c:	6863      	ldr	r3, [r4, #4]
 8003d6e:	bf08      	it	eq
 8003d70:	f8c8 1000 	streq.w	r1, [r8]
 8003d74:	5162      	str	r2, [r4, r5]
 8003d76:	604b      	str	r3, [r1, #4]
 8003d78:	4630      	mov	r0, r6
 8003d7a:	f000 f82f 	bl	8003ddc <__malloc_unlock>
 8003d7e:	f104 000b 	add.w	r0, r4, #11
 8003d82:	1d23      	adds	r3, r4, #4
 8003d84:	f020 0007 	bic.w	r0, r0, #7
 8003d88:	1ac2      	subs	r2, r0, r3
 8003d8a:	bf1c      	itt	ne
 8003d8c:	1a1b      	subne	r3, r3, r0
 8003d8e:	50a3      	strne	r3, [r4, r2]
 8003d90:	e7af      	b.n	8003cf2 <_malloc_r+0x22>
 8003d92:	6862      	ldr	r2, [r4, #4]
 8003d94:	42a3      	cmp	r3, r4
 8003d96:	bf0c      	ite	eq
 8003d98:	f8c8 2000 	streq.w	r2, [r8]
 8003d9c:	605a      	strne	r2, [r3, #4]
 8003d9e:	e7eb      	b.n	8003d78 <_malloc_r+0xa8>
 8003da0:	4623      	mov	r3, r4
 8003da2:	6864      	ldr	r4, [r4, #4]
 8003da4:	e7ae      	b.n	8003d04 <_malloc_r+0x34>
 8003da6:	463c      	mov	r4, r7
 8003da8:	687f      	ldr	r7, [r7, #4]
 8003daa:	e7b6      	b.n	8003d1a <_malloc_r+0x4a>
 8003dac:	461a      	mov	r2, r3
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	42a3      	cmp	r3, r4
 8003db2:	d1fb      	bne.n	8003dac <_malloc_r+0xdc>
 8003db4:	2300      	movs	r3, #0
 8003db6:	6053      	str	r3, [r2, #4]
 8003db8:	e7de      	b.n	8003d78 <_malloc_r+0xa8>
 8003dba:	230c      	movs	r3, #12
 8003dbc:	4630      	mov	r0, r6
 8003dbe:	6033      	str	r3, [r6, #0]
 8003dc0:	f000 f80c 	bl	8003ddc <__malloc_unlock>
 8003dc4:	e794      	b.n	8003cf0 <_malloc_r+0x20>
 8003dc6:	6005      	str	r5, [r0, #0]
 8003dc8:	e7d6      	b.n	8003d78 <_malloc_r+0xa8>
 8003dca:	bf00      	nop
 8003dcc:	2000041c 	.word	0x2000041c

08003dd0 <__malloc_lock>:
 8003dd0:	4801      	ldr	r0, [pc, #4]	@ (8003dd8 <__malloc_lock+0x8>)
 8003dd2:	f7ff bf10 	b.w	8003bf6 <__retarget_lock_acquire_recursive>
 8003dd6:	bf00      	nop
 8003dd8:	20000414 	.word	0x20000414

08003ddc <__malloc_unlock>:
 8003ddc:	4801      	ldr	r0, [pc, #4]	@ (8003de4 <__malloc_unlock+0x8>)
 8003dde:	f7ff bf0b 	b.w	8003bf8 <__retarget_lock_release_recursive>
 8003de2:	bf00      	nop
 8003de4:	20000414 	.word	0x20000414

08003de8 <__sfputc_r>:
 8003de8:	6893      	ldr	r3, [r2, #8]
 8003dea:	b410      	push	{r4}
 8003dec:	3b01      	subs	r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	6093      	str	r3, [r2, #8]
 8003df2:	da07      	bge.n	8003e04 <__sfputc_r+0x1c>
 8003df4:	6994      	ldr	r4, [r2, #24]
 8003df6:	42a3      	cmp	r3, r4
 8003df8:	db01      	blt.n	8003dfe <__sfputc_r+0x16>
 8003dfa:	290a      	cmp	r1, #10
 8003dfc:	d102      	bne.n	8003e04 <__sfputc_r+0x1c>
 8003dfe:	bc10      	pop	{r4}
 8003e00:	f7ff bdeb 	b.w	80039da <__swbuf_r>
 8003e04:	6813      	ldr	r3, [r2, #0]
 8003e06:	1c58      	adds	r0, r3, #1
 8003e08:	6010      	str	r0, [r2, #0]
 8003e0a:	7019      	strb	r1, [r3, #0]
 8003e0c:	4608      	mov	r0, r1
 8003e0e:	bc10      	pop	{r4}
 8003e10:	4770      	bx	lr

08003e12 <__sfputs_r>:
 8003e12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e14:	4606      	mov	r6, r0
 8003e16:	460f      	mov	r7, r1
 8003e18:	4614      	mov	r4, r2
 8003e1a:	18d5      	adds	r5, r2, r3
 8003e1c:	42ac      	cmp	r4, r5
 8003e1e:	d101      	bne.n	8003e24 <__sfputs_r+0x12>
 8003e20:	2000      	movs	r0, #0
 8003e22:	e007      	b.n	8003e34 <__sfputs_r+0x22>
 8003e24:	463a      	mov	r2, r7
 8003e26:	4630      	mov	r0, r6
 8003e28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e2c:	f7ff ffdc 	bl	8003de8 <__sfputc_r>
 8003e30:	1c43      	adds	r3, r0, #1
 8003e32:	d1f3      	bne.n	8003e1c <__sfputs_r+0xa>
 8003e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003e38 <_vfiprintf_r>:
 8003e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e3c:	460d      	mov	r5, r1
 8003e3e:	4614      	mov	r4, r2
 8003e40:	4698      	mov	r8, r3
 8003e42:	4606      	mov	r6, r0
 8003e44:	b09d      	sub	sp, #116	@ 0x74
 8003e46:	b118      	cbz	r0, 8003e50 <_vfiprintf_r+0x18>
 8003e48:	6a03      	ldr	r3, [r0, #32]
 8003e4a:	b90b      	cbnz	r3, 8003e50 <_vfiprintf_r+0x18>
 8003e4c:	f7ff fcdc 	bl	8003808 <__sinit>
 8003e50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e52:	07d9      	lsls	r1, r3, #31
 8003e54:	d405      	bmi.n	8003e62 <_vfiprintf_r+0x2a>
 8003e56:	89ab      	ldrh	r3, [r5, #12]
 8003e58:	059a      	lsls	r2, r3, #22
 8003e5a:	d402      	bmi.n	8003e62 <_vfiprintf_r+0x2a>
 8003e5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003e5e:	f7ff feca 	bl	8003bf6 <__retarget_lock_acquire_recursive>
 8003e62:	89ab      	ldrh	r3, [r5, #12]
 8003e64:	071b      	lsls	r3, r3, #28
 8003e66:	d501      	bpl.n	8003e6c <_vfiprintf_r+0x34>
 8003e68:	692b      	ldr	r3, [r5, #16]
 8003e6a:	b99b      	cbnz	r3, 8003e94 <_vfiprintf_r+0x5c>
 8003e6c:	4629      	mov	r1, r5
 8003e6e:	4630      	mov	r0, r6
 8003e70:	f7ff fdf2 	bl	8003a58 <__swsetup_r>
 8003e74:	b170      	cbz	r0, 8003e94 <_vfiprintf_r+0x5c>
 8003e76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e78:	07dc      	lsls	r4, r3, #31
 8003e7a:	d504      	bpl.n	8003e86 <_vfiprintf_r+0x4e>
 8003e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e80:	b01d      	add	sp, #116	@ 0x74
 8003e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e86:	89ab      	ldrh	r3, [r5, #12]
 8003e88:	0598      	lsls	r0, r3, #22
 8003e8a:	d4f7      	bmi.n	8003e7c <_vfiprintf_r+0x44>
 8003e8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003e8e:	f7ff feb3 	bl	8003bf8 <__retarget_lock_release_recursive>
 8003e92:	e7f3      	b.n	8003e7c <_vfiprintf_r+0x44>
 8003e94:	2300      	movs	r3, #0
 8003e96:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e98:	2320      	movs	r3, #32
 8003e9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003e9e:	2330      	movs	r3, #48	@ 0x30
 8003ea0:	f04f 0901 	mov.w	r9, #1
 8003ea4:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ea8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004054 <_vfiprintf_r+0x21c>
 8003eac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003eb0:	4623      	mov	r3, r4
 8003eb2:	469a      	mov	sl, r3
 8003eb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003eb8:	b10a      	cbz	r2, 8003ebe <_vfiprintf_r+0x86>
 8003eba:	2a25      	cmp	r2, #37	@ 0x25
 8003ebc:	d1f9      	bne.n	8003eb2 <_vfiprintf_r+0x7a>
 8003ebe:	ebba 0b04 	subs.w	fp, sl, r4
 8003ec2:	d00b      	beq.n	8003edc <_vfiprintf_r+0xa4>
 8003ec4:	465b      	mov	r3, fp
 8003ec6:	4622      	mov	r2, r4
 8003ec8:	4629      	mov	r1, r5
 8003eca:	4630      	mov	r0, r6
 8003ecc:	f7ff ffa1 	bl	8003e12 <__sfputs_r>
 8003ed0:	3001      	adds	r0, #1
 8003ed2:	f000 80a7 	beq.w	8004024 <_vfiprintf_r+0x1ec>
 8003ed6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ed8:	445a      	add	r2, fp
 8003eda:	9209      	str	r2, [sp, #36]	@ 0x24
 8003edc:	f89a 3000 	ldrb.w	r3, [sl]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 809f 	beq.w	8004024 <_vfiprintf_r+0x1ec>
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8003eec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ef0:	f10a 0a01 	add.w	sl, sl, #1
 8003ef4:	9304      	str	r3, [sp, #16]
 8003ef6:	9307      	str	r3, [sp, #28]
 8003ef8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003efc:	931a      	str	r3, [sp, #104]	@ 0x68
 8003efe:	4654      	mov	r4, sl
 8003f00:	2205      	movs	r2, #5
 8003f02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f06:	4853      	ldr	r0, [pc, #332]	@ (8004054 <_vfiprintf_r+0x21c>)
 8003f08:	f000 fb7a 	bl	8004600 <memchr>
 8003f0c:	9a04      	ldr	r2, [sp, #16]
 8003f0e:	b9d8      	cbnz	r0, 8003f48 <_vfiprintf_r+0x110>
 8003f10:	06d1      	lsls	r1, r2, #27
 8003f12:	bf44      	itt	mi
 8003f14:	2320      	movmi	r3, #32
 8003f16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f1a:	0713      	lsls	r3, r2, #28
 8003f1c:	bf44      	itt	mi
 8003f1e:	232b      	movmi	r3, #43	@ 0x2b
 8003f20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f24:	f89a 3000 	ldrb.w	r3, [sl]
 8003f28:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f2a:	d015      	beq.n	8003f58 <_vfiprintf_r+0x120>
 8003f2c:	4654      	mov	r4, sl
 8003f2e:	2000      	movs	r0, #0
 8003f30:	f04f 0c0a 	mov.w	ip, #10
 8003f34:	9a07      	ldr	r2, [sp, #28]
 8003f36:	4621      	mov	r1, r4
 8003f38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f3c:	3b30      	subs	r3, #48	@ 0x30
 8003f3e:	2b09      	cmp	r3, #9
 8003f40:	d94b      	bls.n	8003fda <_vfiprintf_r+0x1a2>
 8003f42:	b1b0      	cbz	r0, 8003f72 <_vfiprintf_r+0x13a>
 8003f44:	9207      	str	r2, [sp, #28]
 8003f46:	e014      	b.n	8003f72 <_vfiprintf_r+0x13a>
 8003f48:	eba0 0308 	sub.w	r3, r0, r8
 8003f4c:	fa09 f303 	lsl.w	r3, r9, r3
 8003f50:	4313      	orrs	r3, r2
 8003f52:	46a2      	mov	sl, r4
 8003f54:	9304      	str	r3, [sp, #16]
 8003f56:	e7d2      	b.n	8003efe <_vfiprintf_r+0xc6>
 8003f58:	9b03      	ldr	r3, [sp, #12]
 8003f5a:	1d19      	adds	r1, r3, #4
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	9103      	str	r1, [sp, #12]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	bfbb      	ittet	lt
 8003f64:	425b      	neglt	r3, r3
 8003f66:	f042 0202 	orrlt.w	r2, r2, #2
 8003f6a:	9307      	strge	r3, [sp, #28]
 8003f6c:	9307      	strlt	r3, [sp, #28]
 8003f6e:	bfb8      	it	lt
 8003f70:	9204      	strlt	r2, [sp, #16]
 8003f72:	7823      	ldrb	r3, [r4, #0]
 8003f74:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f76:	d10a      	bne.n	8003f8e <_vfiprintf_r+0x156>
 8003f78:	7863      	ldrb	r3, [r4, #1]
 8003f7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f7c:	d132      	bne.n	8003fe4 <_vfiprintf_r+0x1ac>
 8003f7e:	9b03      	ldr	r3, [sp, #12]
 8003f80:	3402      	adds	r4, #2
 8003f82:	1d1a      	adds	r2, r3, #4
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	9203      	str	r2, [sp, #12]
 8003f88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003f8c:	9305      	str	r3, [sp, #20]
 8003f8e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004058 <_vfiprintf_r+0x220>
 8003f92:	2203      	movs	r2, #3
 8003f94:	4650      	mov	r0, sl
 8003f96:	7821      	ldrb	r1, [r4, #0]
 8003f98:	f000 fb32 	bl	8004600 <memchr>
 8003f9c:	b138      	cbz	r0, 8003fae <_vfiprintf_r+0x176>
 8003f9e:	2240      	movs	r2, #64	@ 0x40
 8003fa0:	9b04      	ldr	r3, [sp, #16]
 8003fa2:	eba0 000a 	sub.w	r0, r0, sl
 8003fa6:	4082      	lsls	r2, r0
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	3401      	adds	r4, #1
 8003fac:	9304      	str	r3, [sp, #16]
 8003fae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fb2:	2206      	movs	r2, #6
 8003fb4:	4829      	ldr	r0, [pc, #164]	@ (800405c <_vfiprintf_r+0x224>)
 8003fb6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003fba:	f000 fb21 	bl	8004600 <memchr>
 8003fbe:	2800      	cmp	r0, #0
 8003fc0:	d03f      	beq.n	8004042 <_vfiprintf_r+0x20a>
 8003fc2:	4b27      	ldr	r3, [pc, #156]	@ (8004060 <_vfiprintf_r+0x228>)
 8003fc4:	bb1b      	cbnz	r3, 800400e <_vfiprintf_r+0x1d6>
 8003fc6:	9b03      	ldr	r3, [sp, #12]
 8003fc8:	3307      	adds	r3, #7
 8003fca:	f023 0307 	bic.w	r3, r3, #7
 8003fce:	3308      	adds	r3, #8
 8003fd0:	9303      	str	r3, [sp, #12]
 8003fd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fd4:	443b      	add	r3, r7
 8003fd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fd8:	e76a      	b.n	8003eb0 <_vfiprintf_r+0x78>
 8003fda:	460c      	mov	r4, r1
 8003fdc:	2001      	movs	r0, #1
 8003fde:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fe2:	e7a8      	b.n	8003f36 <_vfiprintf_r+0xfe>
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f04f 0c0a 	mov.w	ip, #10
 8003fea:	4619      	mov	r1, r3
 8003fec:	3401      	adds	r4, #1
 8003fee:	9305      	str	r3, [sp, #20]
 8003ff0:	4620      	mov	r0, r4
 8003ff2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ff6:	3a30      	subs	r2, #48	@ 0x30
 8003ff8:	2a09      	cmp	r2, #9
 8003ffa:	d903      	bls.n	8004004 <_vfiprintf_r+0x1cc>
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d0c6      	beq.n	8003f8e <_vfiprintf_r+0x156>
 8004000:	9105      	str	r1, [sp, #20]
 8004002:	e7c4      	b.n	8003f8e <_vfiprintf_r+0x156>
 8004004:	4604      	mov	r4, r0
 8004006:	2301      	movs	r3, #1
 8004008:	fb0c 2101 	mla	r1, ip, r1, r2
 800400c:	e7f0      	b.n	8003ff0 <_vfiprintf_r+0x1b8>
 800400e:	ab03      	add	r3, sp, #12
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	462a      	mov	r2, r5
 8004014:	4630      	mov	r0, r6
 8004016:	4b13      	ldr	r3, [pc, #76]	@ (8004064 <_vfiprintf_r+0x22c>)
 8004018:	a904      	add	r1, sp, #16
 800401a:	f3af 8000 	nop.w
 800401e:	4607      	mov	r7, r0
 8004020:	1c78      	adds	r0, r7, #1
 8004022:	d1d6      	bne.n	8003fd2 <_vfiprintf_r+0x19a>
 8004024:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004026:	07d9      	lsls	r1, r3, #31
 8004028:	d405      	bmi.n	8004036 <_vfiprintf_r+0x1fe>
 800402a:	89ab      	ldrh	r3, [r5, #12]
 800402c:	059a      	lsls	r2, r3, #22
 800402e:	d402      	bmi.n	8004036 <_vfiprintf_r+0x1fe>
 8004030:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004032:	f7ff fde1 	bl	8003bf8 <__retarget_lock_release_recursive>
 8004036:	89ab      	ldrh	r3, [r5, #12]
 8004038:	065b      	lsls	r3, r3, #25
 800403a:	f53f af1f 	bmi.w	8003e7c <_vfiprintf_r+0x44>
 800403e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004040:	e71e      	b.n	8003e80 <_vfiprintf_r+0x48>
 8004042:	ab03      	add	r3, sp, #12
 8004044:	9300      	str	r3, [sp, #0]
 8004046:	462a      	mov	r2, r5
 8004048:	4630      	mov	r0, r6
 800404a:	4b06      	ldr	r3, [pc, #24]	@ (8004064 <_vfiprintf_r+0x22c>)
 800404c:	a904      	add	r1, sp, #16
 800404e:	f000 f87d 	bl	800414c <_printf_i>
 8004052:	e7e4      	b.n	800401e <_vfiprintf_r+0x1e6>
 8004054:	080047ee 	.word	0x080047ee
 8004058:	080047f4 	.word	0x080047f4
 800405c:	080047f8 	.word	0x080047f8
 8004060:	00000000 	.word	0x00000000
 8004064:	08003e13 	.word	0x08003e13

08004068 <_printf_common>:
 8004068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800406c:	4616      	mov	r6, r2
 800406e:	4698      	mov	r8, r3
 8004070:	688a      	ldr	r2, [r1, #8]
 8004072:	690b      	ldr	r3, [r1, #16]
 8004074:	4607      	mov	r7, r0
 8004076:	4293      	cmp	r3, r2
 8004078:	bfb8      	it	lt
 800407a:	4613      	movlt	r3, r2
 800407c:	6033      	str	r3, [r6, #0]
 800407e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004082:	460c      	mov	r4, r1
 8004084:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004088:	b10a      	cbz	r2, 800408e <_printf_common+0x26>
 800408a:	3301      	adds	r3, #1
 800408c:	6033      	str	r3, [r6, #0]
 800408e:	6823      	ldr	r3, [r4, #0]
 8004090:	0699      	lsls	r1, r3, #26
 8004092:	bf42      	ittt	mi
 8004094:	6833      	ldrmi	r3, [r6, #0]
 8004096:	3302      	addmi	r3, #2
 8004098:	6033      	strmi	r3, [r6, #0]
 800409a:	6825      	ldr	r5, [r4, #0]
 800409c:	f015 0506 	ands.w	r5, r5, #6
 80040a0:	d106      	bne.n	80040b0 <_printf_common+0x48>
 80040a2:	f104 0a19 	add.w	sl, r4, #25
 80040a6:	68e3      	ldr	r3, [r4, #12]
 80040a8:	6832      	ldr	r2, [r6, #0]
 80040aa:	1a9b      	subs	r3, r3, r2
 80040ac:	42ab      	cmp	r3, r5
 80040ae:	dc2b      	bgt.n	8004108 <_printf_common+0xa0>
 80040b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80040b4:	6822      	ldr	r2, [r4, #0]
 80040b6:	3b00      	subs	r3, #0
 80040b8:	bf18      	it	ne
 80040ba:	2301      	movne	r3, #1
 80040bc:	0692      	lsls	r2, r2, #26
 80040be:	d430      	bmi.n	8004122 <_printf_common+0xba>
 80040c0:	4641      	mov	r1, r8
 80040c2:	4638      	mov	r0, r7
 80040c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80040c8:	47c8      	blx	r9
 80040ca:	3001      	adds	r0, #1
 80040cc:	d023      	beq.n	8004116 <_printf_common+0xae>
 80040ce:	6823      	ldr	r3, [r4, #0]
 80040d0:	6922      	ldr	r2, [r4, #16]
 80040d2:	f003 0306 	and.w	r3, r3, #6
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	bf14      	ite	ne
 80040da:	2500      	movne	r5, #0
 80040dc:	6833      	ldreq	r3, [r6, #0]
 80040de:	f04f 0600 	mov.w	r6, #0
 80040e2:	bf08      	it	eq
 80040e4:	68e5      	ldreq	r5, [r4, #12]
 80040e6:	f104 041a 	add.w	r4, r4, #26
 80040ea:	bf08      	it	eq
 80040ec:	1aed      	subeq	r5, r5, r3
 80040ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80040f2:	bf08      	it	eq
 80040f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040f8:	4293      	cmp	r3, r2
 80040fa:	bfc4      	itt	gt
 80040fc:	1a9b      	subgt	r3, r3, r2
 80040fe:	18ed      	addgt	r5, r5, r3
 8004100:	42b5      	cmp	r5, r6
 8004102:	d11a      	bne.n	800413a <_printf_common+0xd2>
 8004104:	2000      	movs	r0, #0
 8004106:	e008      	b.n	800411a <_printf_common+0xb2>
 8004108:	2301      	movs	r3, #1
 800410a:	4652      	mov	r2, sl
 800410c:	4641      	mov	r1, r8
 800410e:	4638      	mov	r0, r7
 8004110:	47c8      	blx	r9
 8004112:	3001      	adds	r0, #1
 8004114:	d103      	bne.n	800411e <_printf_common+0xb6>
 8004116:	f04f 30ff 	mov.w	r0, #4294967295
 800411a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800411e:	3501      	adds	r5, #1
 8004120:	e7c1      	b.n	80040a6 <_printf_common+0x3e>
 8004122:	2030      	movs	r0, #48	@ 0x30
 8004124:	18e1      	adds	r1, r4, r3
 8004126:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004130:	4422      	add	r2, r4
 8004132:	3302      	adds	r3, #2
 8004134:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004138:	e7c2      	b.n	80040c0 <_printf_common+0x58>
 800413a:	2301      	movs	r3, #1
 800413c:	4622      	mov	r2, r4
 800413e:	4641      	mov	r1, r8
 8004140:	4638      	mov	r0, r7
 8004142:	47c8      	blx	r9
 8004144:	3001      	adds	r0, #1
 8004146:	d0e6      	beq.n	8004116 <_printf_common+0xae>
 8004148:	3601      	adds	r6, #1
 800414a:	e7d9      	b.n	8004100 <_printf_common+0x98>

0800414c <_printf_i>:
 800414c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004150:	7e0f      	ldrb	r7, [r1, #24]
 8004152:	4691      	mov	r9, r2
 8004154:	2f78      	cmp	r7, #120	@ 0x78
 8004156:	4680      	mov	r8, r0
 8004158:	460c      	mov	r4, r1
 800415a:	469a      	mov	sl, r3
 800415c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800415e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004162:	d807      	bhi.n	8004174 <_printf_i+0x28>
 8004164:	2f62      	cmp	r7, #98	@ 0x62
 8004166:	d80a      	bhi.n	800417e <_printf_i+0x32>
 8004168:	2f00      	cmp	r7, #0
 800416a:	f000 80d1 	beq.w	8004310 <_printf_i+0x1c4>
 800416e:	2f58      	cmp	r7, #88	@ 0x58
 8004170:	f000 80b8 	beq.w	80042e4 <_printf_i+0x198>
 8004174:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004178:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800417c:	e03a      	b.n	80041f4 <_printf_i+0xa8>
 800417e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004182:	2b15      	cmp	r3, #21
 8004184:	d8f6      	bhi.n	8004174 <_printf_i+0x28>
 8004186:	a101      	add	r1, pc, #4	@ (adr r1, 800418c <_printf_i+0x40>)
 8004188:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800418c:	080041e5 	.word	0x080041e5
 8004190:	080041f9 	.word	0x080041f9
 8004194:	08004175 	.word	0x08004175
 8004198:	08004175 	.word	0x08004175
 800419c:	08004175 	.word	0x08004175
 80041a0:	08004175 	.word	0x08004175
 80041a4:	080041f9 	.word	0x080041f9
 80041a8:	08004175 	.word	0x08004175
 80041ac:	08004175 	.word	0x08004175
 80041b0:	08004175 	.word	0x08004175
 80041b4:	08004175 	.word	0x08004175
 80041b8:	080042f7 	.word	0x080042f7
 80041bc:	08004223 	.word	0x08004223
 80041c0:	080042b1 	.word	0x080042b1
 80041c4:	08004175 	.word	0x08004175
 80041c8:	08004175 	.word	0x08004175
 80041cc:	08004319 	.word	0x08004319
 80041d0:	08004175 	.word	0x08004175
 80041d4:	08004223 	.word	0x08004223
 80041d8:	08004175 	.word	0x08004175
 80041dc:	08004175 	.word	0x08004175
 80041e0:	080042b9 	.word	0x080042b9
 80041e4:	6833      	ldr	r3, [r6, #0]
 80041e6:	1d1a      	adds	r2, r3, #4
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	6032      	str	r2, [r6, #0]
 80041ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80041f4:	2301      	movs	r3, #1
 80041f6:	e09c      	b.n	8004332 <_printf_i+0x1e6>
 80041f8:	6833      	ldr	r3, [r6, #0]
 80041fa:	6820      	ldr	r0, [r4, #0]
 80041fc:	1d19      	adds	r1, r3, #4
 80041fe:	6031      	str	r1, [r6, #0]
 8004200:	0606      	lsls	r6, r0, #24
 8004202:	d501      	bpl.n	8004208 <_printf_i+0xbc>
 8004204:	681d      	ldr	r5, [r3, #0]
 8004206:	e003      	b.n	8004210 <_printf_i+0xc4>
 8004208:	0645      	lsls	r5, r0, #25
 800420a:	d5fb      	bpl.n	8004204 <_printf_i+0xb8>
 800420c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004210:	2d00      	cmp	r5, #0
 8004212:	da03      	bge.n	800421c <_printf_i+0xd0>
 8004214:	232d      	movs	r3, #45	@ 0x2d
 8004216:	426d      	negs	r5, r5
 8004218:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800421c:	230a      	movs	r3, #10
 800421e:	4858      	ldr	r0, [pc, #352]	@ (8004380 <_printf_i+0x234>)
 8004220:	e011      	b.n	8004246 <_printf_i+0xfa>
 8004222:	6821      	ldr	r1, [r4, #0]
 8004224:	6833      	ldr	r3, [r6, #0]
 8004226:	0608      	lsls	r0, r1, #24
 8004228:	f853 5b04 	ldr.w	r5, [r3], #4
 800422c:	d402      	bmi.n	8004234 <_printf_i+0xe8>
 800422e:	0649      	lsls	r1, r1, #25
 8004230:	bf48      	it	mi
 8004232:	b2ad      	uxthmi	r5, r5
 8004234:	2f6f      	cmp	r7, #111	@ 0x6f
 8004236:	6033      	str	r3, [r6, #0]
 8004238:	bf14      	ite	ne
 800423a:	230a      	movne	r3, #10
 800423c:	2308      	moveq	r3, #8
 800423e:	4850      	ldr	r0, [pc, #320]	@ (8004380 <_printf_i+0x234>)
 8004240:	2100      	movs	r1, #0
 8004242:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004246:	6866      	ldr	r6, [r4, #4]
 8004248:	2e00      	cmp	r6, #0
 800424a:	60a6      	str	r6, [r4, #8]
 800424c:	db05      	blt.n	800425a <_printf_i+0x10e>
 800424e:	6821      	ldr	r1, [r4, #0]
 8004250:	432e      	orrs	r6, r5
 8004252:	f021 0104 	bic.w	r1, r1, #4
 8004256:	6021      	str	r1, [r4, #0]
 8004258:	d04b      	beq.n	80042f2 <_printf_i+0x1a6>
 800425a:	4616      	mov	r6, r2
 800425c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004260:	fb03 5711 	mls	r7, r3, r1, r5
 8004264:	5dc7      	ldrb	r7, [r0, r7]
 8004266:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800426a:	462f      	mov	r7, r5
 800426c:	42bb      	cmp	r3, r7
 800426e:	460d      	mov	r5, r1
 8004270:	d9f4      	bls.n	800425c <_printf_i+0x110>
 8004272:	2b08      	cmp	r3, #8
 8004274:	d10b      	bne.n	800428e <_printf_i+0x142>
 8004276:	6823      	ldr	r3, [r4, #0]
 8004278:	07df      	lsls	r7, r3, #31
 800427a:	d508      	bpl.n	800428e <_printf_i+0x142>
 800427c:	6923      	ldr	r3, [r4, #16]
 800427e:	6861      	ldr	r1, [r4, #4]
 8004280:	4299      	cmp	r1, r3
 8004282:	bfde      	ittt	le
 8004284:	2330      	movle	r3, #48	@ 0x30
 8004286:	f806 3c01 	strble.w	r3, [r6, #-1]
 800428a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800428e:	1b92      	subs	r2, r2, r6
 8004290:	6122      	str	r2, [r4, #16]
 8004292:	464b      	mov	r3, r9
 8004294:	4621      	mov	r1, r4
 8004296:	4640      	mov	r0, r8
 8004298:	f8cd a000 	str.w	sl, [sp]
 800429c:	aa03      	add	r2, sp, #12
 800429e:	f7ff fee3 	bl	8004068 <_printf_common>
 80042a2:	3001      	adds	r0, #1
 80042a4:	d14a      	bne.n	800433c <_printf_i+0x1f0>
 80042a6:	f04f 30ff 	mov.w	r0, #4294967295
 80042aa:	b004      	add	sp, #16
 80042ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042b0:	6823      	ldr	r3, [r4, #0]
 80042b2:	f043 0320 	orr.w	r3, r3, #32
 80042b6:	6023      	str	r3, [r4, #0]
 80042b8:	2778      	movs	r7, #120	@ 0x78
 80042ba:	4832      	ldr	r0, [pc, #200]	@ (8004384 <_printf_i+0x238>)
 80042bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	6831      	ldr	r1, [r6, #0]
 80042c4:	061f      	lsls	r7, r3, #24
 80042c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80042ca:	d402      	bmi.n	80042d2 <_printf_i+0x186>
 80042cc:	065f      	lsls	r7, r3, #25
 80042ce:	bf48      	it	mi
 80042d0:	b2ad      	uxthmi	r5, r5
 80042d2:	6031      	str	r1, [r6, #0]
 80042d4:	07d9      	lsls	r1, r3, #31
 80042d6:	bf44      	itt	mi
 80042d8:	f043 0320 	orrmi.w	r3, r3, #32
 80042dc:	6023      	strmi	r3, [r4, #0]
 80042de:	b11d      	cbz	r5, 80042e8 <_printf_i+0x19c>
 80042e0:	2310      	movs	r3, #16
 80042e2:	e7ad      	b.n	8004240 <_printf_i+0xf4>
 80042e4:	4826      	ldr	r0, [pc, #152]	@ (8004380 <_printf_i+0x234>)
 80042e6:	e7e9      	b.n	80042bc <_printf_i+0x170>
 80042e8:	6823      	ldr	r3, [r4, #0]
 80042ea:	f023 0320 	bic.w	r3, r3, #32
 80042ee:	6023      	str	r3, [r4, #0]
 80042f0:	e7f6      	b.n	80042e0 <_printf_i+0x194>
 80042f2:	4616      	mov	r6, r2
 80042f4:	e7bd      	b.n	8004272 <_printf_i+0x126>
 80042f6:	6833      	ldr	r3, [r6, #0]
 80042f8:	6825      	ldr	r5, [r4, #0]
 80042fa:	1d18      	adds	r0, r3, #4
 80042fc:	6961      	ldr	r1, [r4, #20]
 80042fe:	6030      	str	r0, [r6, #0]
 8004300:	062e      	lsls	r6, r5, #24
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	d501      	bpl.n	800430a <_printf_i+0x1be>
 8004306:	6019      	str	r1, [r3, #0]
 8004308:	e002      	b.n	8004310 <_printf_i+0x1c4>
 800430a:	0668      	lsls	r0, r5, #25
 800430c:	d5fb      	bpl.n	8004306 <_printf_i+0x1ba>
 800430e:	8019      	strh	r1, [r3, #0]
 8004310:	2300      	movs	r3, #0
 8004312:	4616      	mov	r6, r2
 8004314:	6123      	str	r3, [r4, #16]
 8004316:	e7bc      	b.n	8004292 <_printf_i+0x146>
 8004318:	6833      	ldr	r3, [r6, #0]
 800431a:	2100      	movs	r1, #0
 800431c:	1d1a      	adds	r2, r3, #4
 800431e:	6032      	str	r2, [r6, #0]
 8004320:	681e      	ldr	r6, [r3, #0]
 8004322:	6862      	ldr	r2, [r4, #4]
 8004324:	4630      	mov	r0, r6
 8004326:	f000 f96b 	bl	8004600 <memchr>
 800432a:	b108      	cbz	r0, 8004330 <_printf_i+0x1e4>
 800432c:	1b80      	subs	r0, r0, r6
 800432e:	6060      	str	r0, [r4, #4]
 8004330:	6863      	ldr	r3, [r4, #4]
 8004332:	6123      	str	r3, [r4, #16]
 8004334:	2300      	movs	r3, #0
 8004336:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800433a:	e7aa      	b.n	8004292 <_printf_i+0x146>
 800433c:	4632      	mov	r2, r6
 800433e:	4649      	mov	r1, r9
 8004340:	4640      	mov	r0, r8
 8004342:	6923      	ldr	r3, [r4, #16]
 8004344:	47d0      	blx	sl
 8004346:	3001      	adds	r0, #1
 8004348:	d0ad      	beq.n	80042a6 <_printf_i+0x15a>
 800434a:	6823      	ldr	r3, [r4, #0]
 800434c:	079b      	lsls	r3, r3, #30
 800434e:	d413      	bmi.n	8004378 <_printf_i+0x22c>
 8004350:	68e0      	ldr	r0, [r4, #12]
 8004352:	9b03      	ldr	r3, [sp, #12]
 8004354:	4298      	cmp	r0, r3
 8004356:	bfb8      	it	lt
 8004358:	4618      	movlt	r0, r3
 800435a:	e7a6      	b.n	80042aa <_printf_i+0x15e>
 800435c:	2301      	movs	r3, #1
 800435e:	4632      	mov	r2, r6
 8004360:	4649      	mov	r1, r9
 8004362:	4640      	mov	r0, r8
 8004364:	47d0      	blx	sl
 8004366:	3001      	adds	r0, #1
 8004368:	d09d      	beq.n	80042a6 <_printf_i+0x15a>
 800436a:	3501      	adds	r5, #1
 800436c:	68e3      	ldr	r3, [r4, #12]
 800436e:	9903      	ldr	r1, [sp, #12]
 8004370:	1a5b      	subs	r3, r3, r1
 8004372:	42ab      	cmp	r3, r5
 8004374:	dcf2      	bgt.n	800435c <_printf_i+0x210>
 8004376:	e7eb      	b.n	8004350 <_printf_i+0x204>
 8004378:	2500      	movs	r5, #0
 800437a:	f104 0619 	add.w	r6, r4, #25
 800437e:	e7f5      	b.n	800436c <_printf_i+0x220>
 8004380:	080047ff 	.word	0x080047ff
 8004384:	08004810 	.word	0x08004810

08004388 <__sflush_r>:
 8004388:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800438c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800438e:	0716      	lsls	r6, r2, #28
 8004390:	4605      	mov	r5, r0
 8004392:	460c      	mov	r4, r1
 8004394:	d454      	bmi.n	8004440 <__sflush_r+0xb8>
 8004396:	684b      	ldr	r3, [r1, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	dc02      	bgt.n	80043a2 <__sflush_r+0x1a>
 800439c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800439e:	2b00      	cmp	r3, #0
 80043a0:	dd48      	ble.n	8004434 <__sflush_r+0xac>
 80043a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80043a4:	2e00      	cmp	r6, #0
 80043a6:	d045      	beq.n	8004434 <__sflush_r+0xac>
 80043a8:	2300      	movs	r3, #0
 80043aa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80043ae:	682f      	ldr	r7, [r5, #0]
 80043b0:	6a21      	ldr	r1, [r4, #32]
 80043b2:	602b      	str	r3, [r5, #0]
 80043b4:	d030      	beq.n	8004418 <__sflush_r+0x90>
 80043b6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80043b8:	89a3      	ldrh	r3, [r4, #12]
 80043ba:	0759      	lsls	r1, r3, #29
 80043bc:	d505      	bpl.n	80043ca <__sflush_r+0x42>
 80043be:	6863      	ldr	r3, [r4, #4]
 80043c0:	1ad2      	subs	r2, r2, r3
 80043c2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80043c4:	b10b      	cbz	r3, 80043ca <__sflush_r+0x42>
 80043c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80043c8:	1ad2      	subs	r2, r2, r3
 80043ca:	2300      	movs	r3, #0
 80043cc:	4628      	mov	r0, r5
 80043ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80043d0:	6a21      	ldr	r1, [r4, #32]
 80043d2:	47b0      	blx	r6
 80043d4:	1c43      	adds	r3, r0, #1
 80043d6:	89a3      	ldrh	r3, [r4, #12]
 80043d8:	d106      	bne.n	80043e8 <__sflush_r+0x60>
 80043da:	6829      	ldr	r1, [r5, #0]
 80043dc:	291d      	cmp	r1, #29
 80043de:	d82b      	bhi.n	8004438 <__sflush_r+0xb0>
 80043e0:	4a28      	ldr	r2, [pc, #160]	@ (8004484 <__sflush_r+0xfc>)
 80043e2:	40ca      	lsrs	r2, r1
 80043e4:	07d6      	lsls	r6, r2, #31
 80043e6:	d527      	bpl.n	8004438 <__sflush_r+0xb0>
 80043e8:	2200      	movs	r2, #0
 80043ea:	6062      	str	r2, [r4, #4]
 80043ec:	6922      	ldr	r2, [r4, #16]
 80043ee:	04d9      	lsls	r1, r3, #19
 80043f0:	6022      	str	r2, [r4, #0]
 80043f2:	d504      	bpl.n	80043fe <__sflush_r+0x76>
 80043f4:	1c42      	adds	r2, r0, #1
 80043f6:	d101      	bne.n	80043fc <__sflush_r+0x74>
 80043f8:	682b      	ldr	r3, [r5, #0]
 80043fa:	b903      	cbnz	r3, 80043fe <__sflush_r+0x76>
 80043fc:	6560      	str	r0, [r4, #84]	@ 0x54
 80043fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004400:	602f      	str	r7, [r5, #0]
 8004402:	b1b9      	cbz	r1, 8004434 <__sflush_r+0xac>
 8004404:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004408:	4299      	cmp	r1, r3
 800440a:	d002      	beq.n	8004412 <__sflush_r+0x8a>
 800440c:	4628      	mov	r0, r5
 800440e:	f7ff fbf5 	bl	8003bfc <_free_r>
 8004412:	2300      	movs	r3, #0
 8004414:	6363      	str	r3, [r4, #52]	@ 0x34
 8004416:	e00d      	b.n	8004434 <__sflush_r+0xac>
 8004418:	2301      	movs	r3, #1
 800441a:	4628      	mov	r0, r5
 800441c:	47b0      	blx	r6
 800441e:	4602      	mov	r2, r0
 8004420:	1c50      	adds	r0, r2, #1
 8004422:	d1c9      	bne.n	80043b8 <__sflush_r+0x30>
 8004424:	682b      	ldr	r3, [r5, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0c6      	beq.n	80043b8 <__sflush_r+0x30>
 800442a:	2b1d      	cmp	r3, #29
 800442c:	d001      	beq.n	8004432 <__sflush_r+0xaa>
 800442e:	2b16      	cmp	r3, #22
 8004430:	d11d      	bne.n	800446e <__sflush_r+0xe6>
 8004432:	602f      	str	r7, [r5, #0]
 8004434:	2000      	movs	r0, #0
 8004436:	e021      	b.n	800447c <__sflush_r+0xf4>
 8004438:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800443c:	b21b      	sxth	r3, r3
 800443e:	e01a      	b.n	8004476 <__sflush_r+0xee>
 8004440:	690f      	ldr	r7, [r1, #16]
 8004442:	2f00      	cmp	r7, #0
 8004444:	d0f6      	beq.n	8004434 <__sflush_r+0xac>
 8004446:	0793      	lsls	r3, r2, #30
 8004448:	bf18      	it	ne
 800444a:	2300      	movne	r3, #0
 800444c:	680e      	ldr	r6, [r1, #0]
 800444e:	bf08      	it	eq
 8004450:	694b      	ldreq	r3, [r1, #20]
 8004452:	1bf6      	subs	r6, r6, r7
 8004454:	600f      	str	r7, [r1, #0]
 8004456:	608b      	str	r3, [r1, #8]
 8004458:	2e00      	cmp	r6, #0
 800445a:	ddeb      	ble.n	8004434 <__sflush_r+0xac>
 800445c:	4633      	mov	r3, r6
 800445e:	463a      	mov	r2, r7
 8004460:	4628      	mov	r0, r5
 8004462:	6a21      	ldr	r1, [r4, #32]
 8004464:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004468:	47e0      	blx	ip
 800446a:	2800      	cmp	r0, #0
 800446c:	dc07      	bgt.n	800447e <__sflush_r+0xf6>
 800446e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004472:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004476:	f04f 30ff 	mov.w	r0, #4294967295
 800447a:	81a3      	strh	r3, [r4, #12]
 800447c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800447e:	4407      	add	r7, r0
 8004480:	1a36      	subs	r6, r6, r0
 8004482:	e7e9      	b.n	8004458 <__sflush_r+0xd0>
 8004484:	20400001 	.word	0x20400001

08004488 <_fflush_r>:
 8004488:	b538      	push	{r3, r4, r5, lr}
 800448a:	690b      	ldr	r3, [r1, #16]
 800448c:	4605      	mov	r5, r0
 800448e:	460c      	mov	r4, r1
 8004490:	b913      	cbnz	r3, 8004498 <_fflush_r+0x10>
 8004492:	2500      	movs	r5, #0
 8004494:	4628      	mov	r0, r5
 8004496:	bd38      	pop	{r3, r4, r5, pc}
 8004498:	b118      	cbz	r0, 80044a2 <_fflush_r+0x1a>
 800449a:	6a03      	ldr	r3, [r0, #32]
 800449c:	b90b      	cbnz	r3, 80044a2 <_fflush_r+0x1a>
 800449e:	f7ff f9b3 	bl	8003808 <__sinit>
 80044a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d0f3      	beq.n	8004492 <_fflush_r+0xa>
 80044aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80044ac:	07d0      	lsls	r0, r2, #31
 80044ae:	d404      	bmi.n	80044ba <_fflush_r+0x32>
 80044b0:	0599      	lsls	r1, r3, #22
 80044b2:	d402      	bmi.n	80044ba <_fflush_r+0x32>
 80044b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80044b6:	f7ff fb9e 	bl	8003bf6 <__retarget_lock_acquire_recursive>
 80044ba:	4628      	mov	r0, r5
 80044bc:	4621      	mov	r1, r4
 80044be:	f7ff ff63 	bl	8004388 <__sflush_r>
 80044c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80044c4:	4605      	mov	r5, r0
 80044c6:	07da      	lsls	r2, r3, #31
 80044c8:	d4e4      	bmi.n	8004494 <_fflush_r+0xc>
 80044ca:	89a3      	ldrh	r3, [r4, #12]
 80044cc:	059b      	lsls	r3, r3, #22
 80044ce:	d4e1      	bmi.n	8004494 <_fflush_r+0xc>
 80044d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80044d2:	f7ff fb91 	bl	8003bf8 <__retarget_lock_release_recursive>
 80044d6:	e7dd      	b.n	8004494 <_fflush_r+0xc>

080044d8 <__swhatbuf_r>:
 80044d8:	b570      	push	{r4, r5, r6, lr}
 80044da:	460c      	mov	r4, r1
 80044dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044e0:	4615      	mov	r5, r2
 80044e2:	2900      	cmp	r1, #0
 80044e4:	461e      	mov	r6, r3
 80044e6:	b096      	sub	sp, #88	@ 0x58
 80044e8:	da0c      	bge.n	8004504 <__swhatbuf_r+0x2c>
 80044ea:	89a3      	ldrh	r3, [r4, #12]
 80044ec:	2100      	movs	r1, #0
 80044ee:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80044f2:	bf14      	ite	ne
 80044f4:	2340      	movne	r3, #64	@ 0x40
 80044f6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80044fa:	2000      	movs	r0, #0
 80044fc:	6031      	str	r1, [r6, #0]
 80044fe:	602b      	str	r3, [r5, #0]
 8004500:	b016      	add	sp, #88	@ 0x58
 8004502:	bd70      	pop	{r4, r5, r6, pc}
 8004504:	466a      	mov	r2, sp
 8004506:	f000 f849 	bl	800459c <_fstat_r>
 800450a:	2800      	cmp	r0, #0
 800450c:	dbed      	blt.n	80044ea <__swhatbuf_r+0x12>
 800450e:	9901      	ldr	r1, [sp, #4]
 8004510:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004514:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004518:	4259      	negs	r1, r3
 800451a:	4159      	adcs	r1, r3
 800451c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004520:	e7eb      	b.n	80044fa <__swhatbuf_r+0x22>

08004522 <__smakebuf_r>:
 8004522:	898b      	ldrh	r3, [r1, #12]
 8004524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004526:	079d      	lsls	r5, r3, #30
 8004528:	4606      	mov	r6, r0
 800452a:	460c      	mov	r4, r1
 800452c:	d507      	bpl.n	800453e <__smakebuf_r+0x1c>
 800452e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004532:	6023      	str	r3, [r4, #0]
 8004534:	6123      	str	r3, [r4, #16]
 8004536:	2301      	movs	r3, #1
 8004538:	6163      	str	r3, [r4, #20]
 800453a:	b003      	add	sp, #12
 800453c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800453e:	466a      	mov	r2, sp
 8004540:	ab01      	add	r3, sp, #4
 8004542:	f7ff ffc9 	bl	80044d8 <__swhatbuf_r>
 8004546:	9f00      	ldr	r7, [sp, #0]
 8004548:	4605      	mov	r5, r0
 800454a:	4639      	mov	r1, r7
 800454c:	4630      	mov	r0, r6
 800454e:	f7ff fbbf 	bl	8003cd0 <_malloc_r>
 8004552:	b948      	cbnz	r0, 8004568 <__smakebuf_r+0x46>
 8004554:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004558:	059a      	lsls	r2, r3, #22
 800455a:	d4ee      	bmi.n	800453a <__smakebuf_r+0x18>
 800455c:	f023 0303 	bic.w	r3, r3, #3
 8004560:	f043 0302 	orr.w	r3, r3, #2
 8004564:	81a3      	strh	r3, [r4, #12]
 8004566:	e7e2      	b.n	800452e <__smakebuf_r+0xc>
 8004568:	89a3      	ldrh	r3, [r4, #12]
 800456a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800456e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004572:	81a3      	strh	r3, [r4, #12]
 8004574:	9b01      	ldr	r3, [sp, #4]
 8004576:	6020      	str	r0, [r4, #0]
 8004578:	b15b      	cbz	r3, 8004592 <__smakebuf_r+0x70>
 800457a:	4630      	mov	r0, r6
 800457c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004580:	f000 f81e 	bl	80045c0 <_isatty_r>
 8004584:	b128      	cbz	r0, 8004592 <__smakebuf_r+0x70>
 8004586:	89a3      	ldrh	r3, [r4, #12]
 8004588:	f023 0303 	bic.w	r3, r3, #3
 800458c:	f043 0301 	orr.w	r3, r3, #1
 8004590:	81a3      	strh	r3, [r4, #12]
 8004592:	89a3      	ldrh	r3, [r4, #12]
 8004594:	431d      	orrs	r5, r3
 8004596:	81a5      	strh	r5, [r4, #12]
 8004598:	e7cf      	b.n	800453a <__smakebuf_r+0x18>
	...

0800459c <_fstat_r>:
 800459c:	b538      	push	{r3, r4, r5, lr}
 800459e:	2300      	movs	r3, #0
 80045a0:	4d06      	ldr	r5, [pc, #24]	@ (80045bc <_fstat_r+0x20>)
 80045a2:	4604      	mov	r4, r0
 80045a4:	4608      	mov	r0, r1
 80045a6:	4611      	mov	r1, r2
 80045a8:	602b      	str	r3, [r5, #0]
 80045aa:	f7fc fc2f 	bl	8000e0c <_fstat>
 80045ae:	1c43      	adds	r3, r0, #1
 80045b0:	d102      	bne.n	80045b8 <_fstat_r+0x1c>
 80045b2:	682b      	ldr	r3, [r5, #0]
 80045b4:	b103      	cbz	r3, 80045b8 <_fstat_r+0x1c>
 80045b6:	6023      	str	r3, [r4, #0]
 80045b8:	bd38      	pop	{r3, r4, r5, pc}
 80045ba:	bf00      	nop
 80045bc:	20000410 	.word	0x20000410

080045c0 <_isatty_r>:
 80045c0:	b538      	push	{r3, r4, r5, lr}
 80045c2:	2300      	movs	r3, #0
 80045c4:	4d05      	ldr	r5, [pc, #20]	@ (80045dc <_isatty_r+0x1c>)
 80045c6:	4604      	mov	r4, r0
 80045c8:	4608      	mov	r0, r1
 80045ca:	602b      	str	r3, [r5, #0]
 80045cc:	f7fc fc2d 	bl	8000e2a <_isatty>
 80045d0:	1c43      	adds	r3, r0, #1
 80045d2:	d102      	bne.n	80045da <_isatty_r+0x1a>
 80045d4:	682b      	ldr	r3, [r5, #0]
 80045d6:	b103      	cbz	r3, 80045da <_isatty_r+0x1a>
 80045d8:	6023      	str	r3, [r4, #0]
 80045da:	bd38      	pop	{r3, r4, r5, pc}
 80045dc:	20000410 	.word	0x20000410

080045e0 <_sbrk_r>:
 80045e0:	b538      	push	{r3, r4, r5, lr}
 80045e2:	2300      	movs	r3, #0
 80045e4:	4d05      	ldr	r5, [pc, #20]	@ (80045fc <_sbrk_r+0x1c>)
 80045e6:	4604      	mov	r4, r0
 80045e8:	4608      	mov	r0, r1
 80045ea:	602b      	str	r3, [r5, #0]
 80045ec:	f7fc fc34 	bl	8000e58 <_sbrk>
 80045f0:	1c43      	adds	r3, r0, #1
 80045f2:	d102      	bne.n	80045fa <_sbrk_r+0x1a>
 80045f4:	682b      	ldr	r3, [r5, #0]
 80045f6:	b103      	cbz	r3, 80045fa <_sbrk_r+0x1a>
 80045f8:	6023      	str	r3, [r4, #0]
 80045fa:	bd38      	pop	{r3, r4, r5, pc}
 80045fc:	20000410 	.word	0x20000410

08004600 <memchr>:
 8004600:	4603      	mov	r3, r0
 8004602:	b510      	push	{r4, lr}
 8004604:	b2c9      	uxtb	r1, r1
 8004606:	4402      	add	r2, r0
 8004608:	4293      	cmp	r3, r2
 800460a:	4618      	mov	r0, r3
 800460c:	d101      	bne.n	8004612 <memchr+0x12>
 800460e:	2000      	movs	r0, #0
 8004610:	e003      	b.n	800461a <memchr+0x1a>
 8004612:	7804      	ldrb	r4, [r0, #0]
 8004614:	3301      	adds	r3, #1
 8004616:	428c      	cmp	r4, r1
 8004618:	d1f6      	bne.n	8004608 <memchr+0x8>
 800461a:	bd10      	pop	{r4, pc}

0800461c <_init>:
 800461c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461e:	bf00      	nop
 8004620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004622:	bc08      	pop	{r3}
 8004624:	469e      	mov	lr, r3
 8004626:	4770      	bx	lr

08004628 <_fini>:
 8004628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800462a:	bf00      	nop
 800462c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800462e:	bc08      	pop	{r3}
 8004630:	469e      	mov	lr, r3
 8004632:	4770      	bx	lr
