
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)


-- Parsing `/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v
Parsing Verilog input from `/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v' to AST representation.
Generating RTLIL representation for module `\parser'.
Generating RTLIL representation for module `\fta'.
Warning: Replacing memory \digits with list of registers. See /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:364, /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:360
Generating RTLIL representation for module `\atf'.
/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:419: Warning: Range select [135:128] out of bounds on signal `\ascii_array': Setting all 8 result bits to undef.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\multiplier'.
Generating RTLIL representation for module `\divider'.
Generating RTLIL representation for module `\fixedCompare'.
Generating RTLIL representation for module `\fsinFixed'.
Generating RTLIL representation for module `\fcosFixed'.
Generating RTLIL representation for module `\ftanFixed'.
Generating RTLIL representation for module `\fexpFixed'.
Successfully finished Verilog frontend.

-- Parsing `/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v
Parsing Verilog input from `/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v' to AST representation.
Generating RTLIL representation for module `\main'.
Warning: reg '\LCD_EN' is assigned in a continuous assignment at /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:130.12-130.23.
Warning: reg '\LCD_RS' is assigned in a continuous assignment at /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:131.12-131.23.
Warning: reg '\DATA' is assigned in a continuous assignment at /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:132.12-132.25.
Successfully finished Verilog frontend.

-- Running command `tcl /root/symbiflow/quicklogic-arch-defs/share/quicklogic/synth.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

3. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\CLOCK_CELL'.
Generating RTLIL representation for module `\BIDIR_CELL'.
Generating RTLIL representation for module `\SDIOMUX_CELL'.
Generating RTLIL representation for module `\T_FRAG'.
Generating RTLIL representation for module `\B_FRAG'.
Generating RTLIL representation for module `\Q_FRAG'.
Generating RTLIL representation for module `\F_FRAG'.
Generating RTLIL representation for module `\C_FRAG'.
Generating RTLIL representation for module `\ASSP'.
Generating RTLIL representation for module `\MULT'.
Generating RTLIL representation for module `\GMUX_IP'.
Generating RTLIL representation for module `\GMUX_IC'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v' to AST representation.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB2_VPR'.
Successfully finished Verilog frontend.

5. Executing SYNTH_QUICKLOGIC pass.

5.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/cells_sim.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\AND2I0'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux2x1'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\ahb_gen_bfm'.
Generating RTLIL representation for module `\oscillator_s1'.
Generating RTLIL representation for module `\sdma_bfm'.
Generating RTLIL representation for module `\ahb2fb_asynbrig_if'.
Generating RTLIL representation for module `\fb2ahb_asynbrig_if'.
Generating RTLIL representation for module `\ahb2fb_asynbrig'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro_bfm'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\fifo_controller_model'.
Generating RTLIL representation for module `\ram'.
Warning: Replacing memory \ram with list of registers. See /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3671, /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3585, /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3560
Generating RTLIL representation for module `\x2_model'.
Generating RTLIL representation for module `\ram_block_8K'.
Generating RTLIL representation for module `\sw_mux'.
Generating RTLIL representation for module `\ram8k_2x1_cell'.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Generating RTLIL representation for module `\gpio_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\signed_mult'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Generating RTLIL representation for module `\RAM_8K_BLK'.
Generating RTLIL representation for module `\RAM_16K_BLK'.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.3.1. Finding top of design hierarchy..
root of   3 design levels: main                
root of   1 design levels: fexpFixed           
root of   1 design levels: ftanFixed           
root of   1 design levels: fcosFixed           
root of   1 design levels: fsinFixed           
root of   0 design levels: fixedCompare        
root of   0 design levels: divider             
root of   0 design levels: multiplier          
root of   0 design levels: adder               
root of   0 design levels: atf                 
root of   0 design levels: fta                 
root of   2 design levels: parser              
Automatically selected main as design top module.

5.3.2. Analyzing design hierarchy..
Top module:  \main
Used module:     \parser
Used module:         \fta
Used module:         \fexpFixed
Used module:             \fixedCompare
Used module:             \adder
Used module:             \multiplier
Used module:         \ftanFixed
Used module:         \fcosFixed
Used module:         \fsinFixed
Used module:         \divider
Used module:         \atf
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 16

5.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fta'.
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 16
Generating RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=16'.
Warning: Replacing memory \digits with list of registers. See /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:364, /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:360
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 16
Found cached RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=16'.
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 16
Found cached RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=16'.
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 16
Found cached RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=16'.
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 16
Found cached RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=16'.
Parameter \N = 64
Parameter \Q = 47

5.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fexpFixed'.
Parameter \N = 64
Parameter \Q = 47
Generating RTLIL representation for module `$paramod\fexpFixed\N=64\Q=47'.
Parameter \N = 64
Parameter \Q = 47

5.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ftanFixed'.
Parameter \N = 64
Parameter \Q = 47
Generating RTLIL representation for module `$paramod\ftanFixed\N=64\Q=47'.
Parameter \N = 64
Parameter \Q = 47

5.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fcosFixed'.
Parameter \N = 64
Parameter \Q = 47
Generating RTLIL representation for module `$paramod\fcosFixed\N=64\Q=47'.
Parameter \N = 64
Parameter \Q = 47

5.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fsinFixed'.
Parameter \N = 64
Parameter \Q = 47
Generating RTLIL representation for module `$paramod\fsinFixed\N=64\Q=47'.
Parameter \Q = 47
Parameter \N = 64

5.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\divider'.
Parameter \Q = 47
Parameter \N = 64
Generating RTLIL representation for module `$paramod\divider\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64

5.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\multiplier'.
Parameter \Q = 47
Parameter \N = 64
Generating RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64

5.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Parameter \Q = 47
Parameter \N = 64
Generating RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \N = 64
Parameter \Q = 47
Parameter \INLEN = 16

5.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\atf'.
Parameter \N = 64
Parameter \Q = 47
Parameter \INLEN = 16
Generating RTLIL representation for module `$paramod\atf\N=64\Q=47\INLEN=16'.
/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:419: Warning: Range select [135:128] out of bounds on signal `\ascii_array': Setting all 8 result bits to undef.
Parameter \N = 64
Parameter \Q = 47
Parameter \INLEN = 16
Found cached RTLIL representation for module `$paramod\atf\N=64\Q=47\INLEN=16'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \OUTLEN = 10
Parameter \N = 64
Parameter \Q = 47

5.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\parser'.
Parameter \OUTLEN = 10
Parameter \N = 64
Parameter \Q = 47
Generating RTLIL representation for module `$paramod\parser\OUTLEN=10\N=64\Q=47'.

5.3.13. Analyzing design hierarchy..
Top module:  \main
Used module:     $paramod\parser\OUTLEN=10\N=64\Q=47
Used module:         \fta
Used module:         \fexpFixed
Used module:             \fixedCompare
Used module:             $paramod\adder\Q=47\N=64
Used module:             $paramod\multiplier\Q=47\N=64
Used module:         \ftanFixed
Used module:         \fcosFixed
Used module:         \fsinFixed
Used module:         \divider
Used module:         \multiplier
Used module:         \adder
Used module:         \atf
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 10

5.3.14. Executing AST frontend in derive mode using pre-parsed AST for module `\fta'.
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 10
Generating RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=10'.
Warning: Replacing memory \digits with list of registers. See /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:364, /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:360
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 10
Found cached RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=10'.
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 10
Found cached RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=10'.
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 10
Found cached RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=10'.
Parameter \N = 64
Parameter \Q = 47
Parameter \OUTLEN = 10
Found cached RTLIL representation for module `$paramod\fta\N=64\Q=47\OUTLEN=10'.
Parameter \N = 64
Parameter \Q = 47
Found cached RTLIL representation for module `$paramod\fexpFixed\N=64\Q=47'.
Parameter \N = 64
Parameter \Q = 47
Found cached RTLIL representation for module `$paramod\ftanFixed\N=64\Q=47'.
Parameter \N = 64
Parameter \Q = 47
Found cached RTLIL representation for module `$paramod\fcosFixed\N=64\Q=47'.
Parameter \N = 64
Parameter \Q = 47
Found cached RTLIL representation for module `$paramod\fsinFixed\N=64\Q=47'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\divider\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \N = 64
Parameter \Q = 47
Parameter \INLEN = 10

5.3.15. Executing AST frontend in derive mode using pre-parsed AST for module `\atf'.
Parameter \N = 64
Parameter \Q = 47
Parameter \INLEN = 10
Generating RTLIL representation for module `$paramod\atf\N=64\Q=47\INLEN=10'.
/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:419: Warning: Range select [87:80] out of bounds on signal `\ascii_array': Setting all 8 result bits to undef.
Parameter \N = 64
Parameter \Q = 47
Parameter \INLEN = 10
Found cached RTLIL representation for module `$paramod\atf\N=64\Q=47\INLEN=10'.

5.3.16. Analyzing design hierarchy..
Top module:  \main
Used module:     $paramod\parser\OUTLEN=10\N=64\Q=47
Used module:         $paramod\fta\N=64\Q=47\OUTLEN=10
Used module:         $paramod\fexpFixed\N=64\Q=47
Used module:             \fixedCompare
Used module:             \adder
Used module:             \multiplier
Used module:         $paramod\ftanFixed\N=64\Q=47
Used module:         $paramod\fcosFixed\N=64\Q=47
Used module:         $paramod\fsinFixed\N=64\Q=47
Used module:         $paramod\divider\Q=47\N=64
Used module:         $paramod\multiplier\Q=47\N=64
Used module:         $paramod\adder\Q=47\N=64
Used module:         $paramod\atf\N=64\Q=47\INLEN=10
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\adder\Q=47\N=64'.
Parameter \Q = 47
Parameter \N = 64
Found cached RTLIL representation for module `$paramod\multiplier\Q=47\N=64'.

5.3.17. Analyzing design hierarchy..
Top module:  \main
Used module:     $paramod\parser\OUTLEN=10\N=64\Q=47
Used module:         $paramod\fta\N=64\Q=47\OUTLEN=10
Used module:         $paramod\fexpFixed\N=64\Q=47
Used module:             \fixedCompare
Used module:             $paramod\adder\Q=47\N=64
Used module:             $paramod\multiplier\Q=47\N=64
Used module:         $paramod\ftanFixed\N=64\Q=47
Used module:         $paramod\fcosFixed\N=64\Q=47
Used module:         $paramod\fsinFixed\N=64\Q=47
Used module:         $paramod\divider\Q=47\N=64
Used module:         $paramod\atf\N=64\Q=47\INLEN=10

5.3.18. Analyzing design hierarchy..
Top module:  \main
Used module:     $paramod\parser\OUTLEN=10\N=64\Q=47
Used module:         $paramod\fta\N=64\Q=47\OUTLEN=10
Used module:         $paramod\fexpFixed\N=64\Q=47
Used module:             \fixedCompare
Used module:             $paramod\adder\Q=47\N=64
Used module:             $paramod\multiplier\Q=47\N=64
Used module:         $paramod\ftanFixed\N=64\Q=47
Used module:         $paramod\fcosFixed\N=64\Q=47
Used module:         $paramod\fsinFixed\N=64\Q=47
Used module:         $paramod\divider\Q=47\N=64
Used module:         $paramod\atf\N=64\Q=47\INLEN=10
Removing unused module `$paramod\atf\N=64\Q=47\INLEN=16'.
Removing unused module `$paramod\fta\N=64\Q=47\OUTLEN=16'.
Removing unused module `\fexpFixed'.
Removing unused module `\ftanFixed'.
Removing unused module `\fcosFixed'.
Removing unused module `\fsinFixed'.
Removing unused module `\divider'.
Removing unused module `\multiplier'.
Removing unused module `\adder'.
Removing unused module `\atf'.
Removing unused module `\fta'.
Removing unused module `\parser'.
Removed 12 unused modules.

5.4. Executing PROC pass (convert processes to netlists).

5.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$3840 in module MULT.
Marked 2 switch rules as full_case in process $proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$3822 in module Q_FRAG.
Marked 5 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794 in module main.
Marked 50 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337 in module $paramod\parser\OUTLEN=10\N=64\Q=47.
Marked 1 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294 in module $paramod\parser\OUTLEN=10\N=64\Q=47.
Marked 88 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783 in module $paramod\atf\N=64\Q=47\INLEN=10.
Marked 1 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:499$6759 in module $paramod\multiplier\Q=47\N=64.
Marked 5 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729 in module $paramod\divider\Q=47\N=64.
Marked 2 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:662$6722 in module $paramod\fsinFixed\N=64\Q=47.
Marked 2 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:731$6717 in module $paramod\fcosFixed\N=64\Q=47.
Marked 2 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:810$6711 in module $paramod\ftanFixed\N=64\Q=47.
Marked 2 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:870$6708 in module $paramod\fexpFixed\N=64\Q=47.
Marked 20 switch rules as full_case in process $proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473 in module $paramod\fta\N=64\Q=47\OUTLEN=10.
Removed a total of 0 dead cases.

5.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 108 assignments to connections.

5.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$3823'.
  Set init value: \QZ = 1'0

5.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \QST in `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$3822'.
Found async reset \QRT in `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$3822'.
Found async reset \rst in `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
Found async reset \rst in `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
Found async reset \rst in `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.

5.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MULT.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$3840'.
     1/2: $0\Cmult[63:0] [63:32]
     2/2: $0\Cmult[63:0] [31:0]
Creating decoders for process `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$3823'.
Creating decoders for process `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$3822'.
     1/1: $0\QZ[0:0]
Creating decoders for process `\main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
     1/7: $0\data[3:0]
     2/7: $0\rs[0:0]
     3/7: $0\en[0:0]
     4/7: $0\nibble[0:0]
     5/7: $0\lcd_state[3:0]
     6/7: $0\char_idx[3:0]
     7/7: $0\count[15:0]
Creating decoders for process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
     1/655: $0\display[79:0] [79:72]
     2/655: $14$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8430
     3/655: $14$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8429
     4/655: $25$lookahead\ascii_num1$7335[79:0]$8416
     5/655: $13$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8413
     6/655: $13$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8412
     7/655: $13$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8415
     8/655: $13$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8414
     9/655: $24$lookahead\ascii_num1$7335[79:0]$8399
    10/655: $12$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8394
    11/655: $12$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8393
    12/655: $12$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8398
    13/655: $12$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8397
    14/655: $12$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8396
    15/655: $12$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8395
    16/655: $23$lookahead\ascii_num1$7335[79:0]$8380
    17/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$8373
    18/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$8372
    19/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8379
    20/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8378
    21/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8377
    22/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8376
    23/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8375
    24/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8374
    25/655: $22$lookahead\ascii_num1$7335[79:0]$8359
    26/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$8350
    27/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$8349
    28/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8358
    29/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8357
    30/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8356
    31/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8355
    32/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8354
    33/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8353
    34/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$8352
    35/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$8351
    36/655: $21$lookahead\ascii_num1$7335[79:0]$8336
    37/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281[79:0]$8325
    38/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280[79:0]$8324
    39/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8335
    40/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8334
    41/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8333
    42/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8332
    43/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8331
    44/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8330
    45/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$8329
    46/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$8328
    47/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$8327
    48/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$8326
    49/655: $20$lookahead\ascii_num1$7335[79:0]$8311
    50/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7279[79:0]$8298
    51/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7278[79:0]$8297
    52/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8310
    53/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8309
    54/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8308
    55/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8307
    56/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8306
    57/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8305
    58/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$8304
    59/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$8303
    60/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$8302
    61/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$8301
    62/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281[79:0]$8300
    63/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280[79:0]$8299
    64/655: $19$lookahead\ascii_num1$7335[79:0]$8284
    65/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7277[79:0]$8269
    66/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7276[79:0]$8268
    67/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8283
    68/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8282
    69/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8281
    70/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8280
    71/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8279
    72/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8278
    73/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$8277
    74/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$8276
    75/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$8275
    76/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$8274
    77/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281[79:0]$8273
    78/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280[79:0]$8272
    79/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7279[79:0]$8271
    80/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7278[79:0]$8270
    81/655: $18$lookahead\ascii_num1$7335[79:0]$8255
    82/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7275[79:0]$8238
    83/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7274[79:0]$8237
    84/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8254
    85/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8253
    86/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8252
    87/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8251
    88/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8250
    89/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8249
    90/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$8248
    91/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$8247
    92/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$8246
    93/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$8245
    94/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281[79:0]$8244
    95/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280[79:0]$8243
    96/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7279[79:0]$8242
    97/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7278[79:0]$8241
    98/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7277[79:0]$8240
    99/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7276[79:0]$8239
   100/655: $17$lookahead\ascii_num1$7335[79:0]$8224
   101/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7273[79:0]$8205
   102/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7272[79:0]$8204
   103/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8223
   104/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8222
   105/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8221
   106/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8220
   107/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8219
   108/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8218
   109/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$8217
   110/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$8216
   111/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$8215
   112/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$8214
   113/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281[79:0]$8213
   114/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280[79:0]$8212
   115/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7279[79:0]$8211
   116/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7278[79:0]$8210
   117/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7277[79:0]$8209
   118/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7276[79:0]$8208
   119/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7275[79:0]$8207
   120/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7274[79:0]$8206
   121/655: $16$lookahead\ascii_num1$7335[79:0]$8191
   122/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7271[79:0]$8170
   123/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7270[79:0]$8169
   124/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8190
   125/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8189
   126/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8188
   127/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8187
   128/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8186
   129/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8185
   130/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$8184
   131/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$8183
   132/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$8182
   133/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$8181
   134/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281[79:0]$8180
   135/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280[79:0]$8179
   136/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7279[79:0]$8178
   137/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7278[79:0]$8177
   138/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7277[79:0]$8176
   139/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7276[79:0]$8175
   140/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7275[79:0]$8174
   141/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7274[79:0]$8173
   142/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7273[79:0]$8172
   143/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7272[79:0]$8171
   144/655: $0\display[79:0] [63:56]
   145/655: $26$lookahead\ascii_num1$7335[79:0]$8431
   146/655: $0\display[79:0] [71:64]
   147/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$8167
   148/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$8166
   149/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$8165
   150/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$8164
   151/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$8163
   152/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$8162
   153/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$8161
   154/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$8160
   155/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$8159
   156/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$8158
   157/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281[79:0]$8157
   158/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280[79:0]$8156
   159/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7279[79:0]$8155
   160/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7278[79:0]$8154
   161/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7277[79:0]$8153
   162/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7276[79:0]$8152
   163/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7275[79:0]$8151
   164/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7274[79:0]$8150
   165/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7273[79:0]$8149
   166/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7272[79:0]$8148
   167/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7271[79:0]$8147
   168/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7270[79:0]$8146
   169/655: $0\display[79:0] [55:0]
   170/655: $14$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$8132
   171/655: $14$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$8131
   172/655: $13$lookahead\ascii_num2$7336[79:0]$8118
   173/655: $13$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$8115
   174/655: $13$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$8114
   175/655: $13$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$8117
   176/655: $13$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$8116
   177/655: $12$lookahead\ascii_num2$7336[79:0]$8101
   178/655: $12$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$8096
   179/655: $12$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$8095
   180/655: $12$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$8100
   181/655: $12$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$8099
   182/655: $12$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$8098
   183/655: $12$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$8097
   184/655: $11$lookahead\ascii_num2$7336[79:0]$8082
   185/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$8075
   186/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$8074
   187/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$8081
   188/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$8080
   189/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$8079
   190/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$8078
   191/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$8077
   192/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$8076
   193/655: $10$lookahead\ascii_num2$7336[79:0]$8061
   194/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$8052
   195/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$8051
   196/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$8060
   197/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$8059
   198/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$8058
   199/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$8057
   200/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$8056
   201/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$8055
   202/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$8054
   203/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$8053
   204/655: $9$lookahead\ascii_num2$7336[79:0]$8038
   205/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259[79:0]$8027
   206/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258[79:0]$8026
   207/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$8037
   208/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$8036
   209/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$8035
   210/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$8034
   211/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$8033
   212/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$8032
   213/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$8031
   214/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$8030
   215/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$8029
   216/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$8028
   217/655: $8$lookahead\ascii_num2$7336[79:0]$8013
   218/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7257[79:0]$8000
   219/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7256[79:0]$7999
   220/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$8012
   221/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$8011
   222/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$8010
   223/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$8009
   224/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$8008
   225/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$8007
   226/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$8006
   227/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$8005
   228/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$8004
   229/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$8003
   230/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259[79:0]$8002
   231/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258[79:0]$8001
   232/655: $7$lookahead\ascii_num2$7336[79:0]$7986
   233/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7255[79:0]$7971
   234/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7254[79:0]$7970
   235/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$7985
   236/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$7984
   237/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$7983
   238/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$7982
   239/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$7981
   240/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$7980
   241/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$7979
   242/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$7978
   243/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$7977
   244/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$7976
   245/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259[79:0]$7975
   246/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258[79:0]$7974
   247/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7257[79:0]$7973
   248/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7256[79:0]$7972
   249/655: $6$lookahead\ascii_num2$7336[79:0]$7957
   250/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7253[79:0]$7940
   251/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7252[79:0]$7939
   252/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$7956
   253/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$7955
   254/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$7954
   255/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$7953
   256/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$7952
   257/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$7951
   258/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$7950
   259/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$7949
   260/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$7948
   261/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$7947
   262/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259[79:0]$7946
   263/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258[79:0]$7945
   264/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7257[79:0]$7944
   265/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7256[79:0]$7943
   266/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7255[79:0]$7942
   267/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7254[79:0]$7941
   268/655: $5$lookahead\ascii_num2$7336[79:0]$7926
   269/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7251[79:0]$7907
   270/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7250[79:0]$7906
   271/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$7925
   272/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$7924
   273/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$7923
   274/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$7922
   275/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$7921
   276/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$7920
   277/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$7919
   278/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$7918
   279/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$7917
   280/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$7916
   281/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259[79:0]$7915
   282/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258[79:0]$7914
   283/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7257[79:0]$7913
   284/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7256[79:0]$7912
   285/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7255[79:0]$7911
   286/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7254[79:0]$7910
   287/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7253[79:0]$7909
   288/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7252[79:0]$7908
   289/655: $4$lookahead\ascii_num2$7336[79:0]$7893
   290/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7249[79:0]$7872
   291/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7248[79:0]$7871
   292/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$7892
   293/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$7891
   294/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$7890
   295/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$7889
   296/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$7888
   297/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$7887
   298/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$7886
   299/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$7885
   300/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$7884
   301/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$7883
   302/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259[79:0]$7882
   303/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258[79:0]$7881
   304/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7257[79:0]$7880
   305/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7256[79:0]$7879
   306/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7255[79:0]$7878
   307/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7254[79:0]$7877
   308/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7253[79:0]$7876
   309/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7252[79:0]$7875
   310/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7251[79:0]$7874
   311/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7250[79:0]$7873
   312/655: $15$lookahead\ascii_num1$7335[79:0]$8168
   313/655: $14$lookahead\ascii_num2$7336[79:0]$8133
   314/655: $14$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7850
   315/655: $14$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7849
   316/655: $13$lookahead\ascii_num1$7335[79:0]$7836
   317/655: $13$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7833
   318/655: $13$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7832
   319/655: $13$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7835
   320/655: $13$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7834
   321/655: $12$lookahead\ascii_num1$7335[79:0]$7819
   322/655: $12$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7814
   323/655: $12$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7813
   324/655: $12$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7818
   325/655: $12$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7817
   326/655: $12$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7816
   327/655: $12$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7815
   328/655: $11$lookahead\ascii_num1$7335[79:0]$7800
   329/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7793
   330/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7792
   331/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7799
   332/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7798
   333/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7797
   334/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7796
   335/655: $11$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7795
   336/655: $11$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7794
   337/655: $10$lookahead\ascii_num1$7335[79:0]$7779
   338/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7770
   339/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7769
   340/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7778
   341/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7777
   342/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7776
   343/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7775
   344/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7774
   345/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7773
   346/655: $10$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7772
   347/655: $10$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7771
   348/655: $9$lookahead\ascii_num1$7335[79:0]$7756
   349/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237[79:0]$7745
   350/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236[79:0]$7744
   351/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7755
   352/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7754
   353/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7753
   354/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7752
   355/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7751
   356/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7750
   357/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7749
   358/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7748
   359/655: $9$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7747
   360/655: $9$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7746
   361/655: $8$lookahead\ascii_num1$7335[79:0]$7731
   362/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7235[79:0]$7718
   363/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7234[79:0]$7717
   364/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7730
   365/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7729
   366/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7728
   367/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7727
   368/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7726
   369/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7725
   370/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7724
   371/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7723
   372/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7722
   373/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7721
   374/655: $8$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237[79:0]$7720
   375/655: $8$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236[79:0]$7719
   376/655: $7$lookahead\ascii_num1$7335[79:0]$7704
   377/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7233[79:0]$7689
   378/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7232[79:0]$7688
   379/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7703
   380/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7702
   381/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7701
   382/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7700
   383/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7699
   384/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7698
   385/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7697
   386/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7696
   387/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7695
   388/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7694
   389/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237[79:0]$7693
   390/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236[79:0]$7692
   391/655: $7$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7235[79:0]$7691
   392/655: $7$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7234[79:0]$7690
   393/655: $6$lookahead\ascii_num1$7335[79:0]$7675
   394/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7231[79:0]$7658
   395/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7230[79:0]$7657
   396/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7674
   397/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7673
   398/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7672
   399/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7671
   400/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7670
   401/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7669
   402/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7668
   403/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7667
   404/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7666
   405/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7665
   406/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237[79:0]$7664
   407/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236[79:0]$7663
   408/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7235[79:0]$7662
   409/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7234[79:0]$7661
   410/655: $6$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7233[79:0]$7660
   411/655: $6$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7232[79:0]$7659
   412/655: $5$lookahead\ascii_num1$7335[79:0]$7644
   413/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7229[79:0]$7625
   414/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7228[79:0]$7624
   415/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7643
   416/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7642
   417/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7641
   418/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7640
   419/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7639
   420/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7638
   421/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7637
   422/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7636
   423/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7635
   424/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7634
   425/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237[79:0]$7633
   426/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236[79:0]$7632
   427/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7235[79:0]$7631
   428/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7234[79:0]$7630
   429/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7233[79:0]$7629
   430/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7232[79:0]$7628
   431/655: $5$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7231[79:0]$7627
   432/655: $5$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7230[79:0]$7626
   433/655: $4$lookahead\ascii_num1$7335[79:0]$7611
   434/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7227[79:0]$7590
   435/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7226[79:0]$7589
   436/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7610
   437/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7609
   438/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7608
   439/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7607
   440/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7606
   441/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7605
   442/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7604
   443/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7603
   444/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7602
   445/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7601
   446/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237[79:0]$7600
   447/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236[79:0]$7599
   448/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7235[79:0]$7598
   449/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7234[79:0]$7597
   450/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7233[79:0]$7596
   451/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7232[79:0]$7595
   452/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7231[79:0]$7594
   453/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7230[79:0]$7593
   454/655: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7229[79:0]$7592
   455/655: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7228[79:0]$7591
   456/655: $3$lookahead\ascii_num1$7335[79:0]$7587
   457/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7564
   458/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7563
   459/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7562
   460/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7561
   461/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7560
   462/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7559
   463/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7558
   464/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7557
   465/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7556
   466/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7555
   467/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237[79:0]$7554
   468/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236[79:0]$7553
   469/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7235[79:0]$7552
   470/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7234[79:0]$7551
   471/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7233[79:0]$7550
   472/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7232[79:0]$7549
   473/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7231[79:0]$7548
   474/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7230[79:0]$7547
   475/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7229[79:0]$7546
   476/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7228[79:0]$7545
   477/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7227[79:0]$7544
   478/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7226[79:0]$7543
   479/655: $3$lookahead\ascii_num2$7336[79:0]$7588
   480/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$7586
   481/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$7585
   482/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$7584
   483/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$7583
   484/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$7582
   485/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$7581
   486/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$7580
   487/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$7579
   488/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$7578
   489/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$7577
   490/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259[79:0]$7576
   491/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258[79:0]$7575
   492/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7257[79:0]$7574
   493/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7256[79:0]$7573
   494/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7255[79:0]$7572
   495/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7254[79:0]$7571
   496/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7253[79:0]$7570
   497/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7252[79:0]$7569
   498/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7251[79:0]$7568
   499/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7250[79:0]$7567
   500/655: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7249[79:0]$7566
   501/655: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7248[79:0]$7565
   502/655: $2$lookahead\ascii_num2$7336[79:0]$7542
   503/655: $2$lookahead\ascii_num1$7335[79:0]$7541
   504/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$7518
   505/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$7517
   506/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$7516
   507/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$7515
   508/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$7514
   509/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$7513
   510/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$7512
   511/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$7511
   512/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$7510
   513/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$7509
   514/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259[79:0]$7508
   515/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258[79:0]$7507
   516/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7257[79:0]$7506
   517/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7256[79:0]$7505
   518/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7255[79:0]$7504
   519/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7254[79:0]$7503
   520/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7253[79:0]$7502
   521/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7252[79:0]$7501
   522/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7251[79:0]$7500
   523/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7250[79:0]$7499
   524/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7249[79:0]$7498
   525/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7248[79:0]$7497
   526/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7496
   527/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7495
   528/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7494
   529/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7493
   530/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7492
   531/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7491
   532/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7490
   533/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7489
   534/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7488
   535/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7487
   536/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237[79:0]$7486
   537/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236[79:0]$7485
   538/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7235[79:0]$7484
   539/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7234[79:0]$7483
   540/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7233[79:0]$7482
   541/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7232[79:0]$7481
   542/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7231[79:0]$7480
   543/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7230[79:0]$7479
   544/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7229[79:0]$7478
   545/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7228[79:0]$7477
   546/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7227[79:0]$7476
   547/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7226[79:0]$7475
   548/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$7540
   549/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$7539
   550/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$7538
   551/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$7537
   552/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$7536
   553/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$7535
   554/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$7534
   555/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$7533
   556/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$7532
   557/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$7531
   558/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281[79:0]$7530
   559/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280[79:0]$7529
   560/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7279[79:0]$7528
   561/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7278[79:0]$7527
   562/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7277[79:0]$7526
   563/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7276[79:0]$7525
   564/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7275[79:0]$7524
   565/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7274[79:0]$7523
   566/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7273[79:0]$7522
   567/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7272[79:0]$7521
   568/655: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7271[79:0]$7520
   569/655: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7270[79:0]$7519
   570/655: $1$lookahead\ascii_num2$7336[79:0]$7473
   571/655: $1$lookahead\ascii_num1$7335[79:0]$7472
   572/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291[79:0]$7471
   573/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290[79:0]$7470
   574/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289[79:0]$7469
   575/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288[79:0]$7468
   576/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287[79:0]$7467
   577/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286[79:0]$7466
   578/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285[79:0]$7465
   579/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284[79:0]$7464
   580/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283[79:0]$7463
   581/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282[79:0]$7462
   582/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281[79:0]$7461
   583/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280[79:0]$7460
   584/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7279[79:0]$7459
   585/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7278[79:0]$7458
   586/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7277[79:0]$7457
   587/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7276[79:0]$7456
   588/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7275[79:0]$7455
   589/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7274[79:0]$7454
   590/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7273[79:0]$7453
   591/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7272[79:0]$7452
   592/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7271[79:0]$7451
   593/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7270[79:0]$7450
   594/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269[79:0]$7449
   595/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268[79:0]$7448
   596/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267[79:0]$7447
   597/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266[79:0]$7446
   598/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265[79:0]$7445
   599/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264[79:0]$7444
   600/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263[79:0]$7443
   601/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262[79:0]$7442
   602/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261[79:0]$7441
   603/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260[79:0]$7440
   604/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259[79:0]$7439
   605/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258[79:0]$7438
   606/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7257[79:0]$7437
   607/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7256[79:0]$7436
   608/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7255[79:0]$7435
   609/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7254[79:0]$7434
   610/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7253[79:0]$7433
   611/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7252[79:0]$7432
   612/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7251[79:0]$7431
   613/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7250[79:0]$7430
   614/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7249[79:0]$7429
   615/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7248[79:0]$7428
   616/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247[79:0]$7427
   617/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246[79:0]$7426
   618/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245[79:0]$7425
   619/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244[79:0]$7424
   620/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243[79:0]$7423
   621/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242[79:0]$7422
   622/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241[79:0]$7421
   623/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240[79:0]$7420
   624/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239[79:0]$7419
   625/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238[79:0]$7418
   626/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237[79:0]$7417
   627/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236[79:0]$7416
   628/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7235[79:0]$7415
   629/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7234[79:0]$7414
   630/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7233[79:0]$7413
   631/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7232[79:0]$7412
   632/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7231[79:0]$7411
   633/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7230[79:0]$7410
   634/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7229[79:0]$7409
   635/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7228[79:0]$7408
   636/655: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7227[79:0]$7407
   637/655: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7226[79:0]$7406
   638/655: $0\exp_rst[0:0]
   639/655: $0\tan_rst[0:0]
   640/655: $0\cos_rst[0:0]
   641/655: $0\sin_rst[0:0]
   642/655: $0\exp_start[0:0]
   643/655: $0\tan_start[0:0]
   644/655: $0\cos_start[0:0]
   645/655: $0\sin_start[0:0]
   646/655: $0\div_start[0:0]
   647/655: $0\result_reg[63:0]
   648/655: $0\op[3:0]
   649/655: $0\idx_num2[4:0]
   650/655: $0\idx_num1[4:0]
   651/655: $0\state[3:0]
   652/655: $0\done[0:0]
   653/655: $0\val2_out[63:0]
   654/655: $0\val1_out[63:0]
   655/655: $14$lookahead\ascii_num1$7335[79:0]$7851
Creating decoders for process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
     1/20: $0\bexp_prev[0:0]
     2/20: $0\btan_prev[0:0]
     3/20: $0\bcos_prev[0:0]
     4/20: $0\bsin_prev[0:0]
     5/20: $0\bmult_prev[0:0]
     6/20: $0\bdiv_prev[0:0]
     7/20: $0\bminus_prev[0:0]
     8/20: $0\bplus_prev[0:0]
     9/20: $0\bdecim_prev[0:0]
    10/20: $0\benter_prev[0:0]
    11/20: $0\b9_prev[0:0]
    12/20: $0\b8_prev[0:0]
    13/20: $0\b7_prev[0:0]
    14/20: $0\b6_prev[0:0]
    15/20: $0\b5_prev[0:0]
    16/20: $0\b4_prev[0:0]
    17/20: $0\b3_prev[0:0]
    18/20: $0\b2_prev[0:0]
    19/20: $0\b1_prev[0:0]
    20/20: $0\b0_prev[0:0]
Creating decoders for process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
     1/220: $1\value[63:0]
     2/220: $7\frac_scale[31:0]
     3/220: $6\frac_scale[31:0]
     4/220: $5\frac_scale[31:0]
     5/220: $4\frac_scale[31:0]
     6/220: $3\frac_scale[31:0]
     7/220: $2\frac_scale[31:0]
     8/220: $1\result[63:0]
     9/220: $1\j[31:0]
    10/220: $1\frac_scale[31:0]
    11/220: $40\frac_digits[31:0]
    12/220: $40\frac_accum[19:0]
    13/220: $39\frac_accum[19:0]
    14/220: $39\frac_digits[31:0]
    15/220: $50\state[31:0]
    16/220: $30\int_digits[31:0]
    17/220: $30\int_accum[15:0]
    18/220: $49\state[31:0]
    19/220: $29\int_accum[15:0]
    20/220: $29\int_digits[31:0]
    21/220: $48\state[31:0]
    22/220: $38\frac_accum[19:0]
    23/220: $38\frac_digits[31:0]
    24/220: $20\sign[0:0]
    25/220: $47\state[31:0]
    26/220: $19\sign[0:0]
    27/220: $37\frac_accum[19:0]
    28/220: $28\int_accum[15:0]
    29/220: $28\int_digits[31:0]
    30/220: $37\frac_digits[31:0]
    31/220: $46\state[31:0]
    32/220: $36\frac_digits[31:0]
    33/220: $36\frac_accum[19:0]
    34/220: $35\frac_accum[19:0]
    35/220: $35\frac_digits[31:0]
    36/220: $45\state[31:0]
    37/220: $27\int_digits[31:0]
    38/220: $27\int_accum[15:0]
    39/220: $44\state[31:0]
    40/220: $26\int_accum[15:0]
    41/220: $26\int_digits[31:0]
    42/220: $43\state[31:0]
    43/220: $34\frac_accum[19:0]
    44/220: $34\frac_digits[31:0]
    45/220: $18\sign[0:0]
    46/220: $42\state[31:0]
    47/220: $17\sign[0:0]
    48/220: $33\frac_accum[19:0]
    49/220: $25\int_accum[15:0]
    50/220: $25\int_digits[31:0]
    51/220: $33\frac_digits[31:0]
    52/220: $41\state[31:0]
    53/220: $32\frac_digits[31:0]
    54/220: $32\frac_accum[19:0]
    55/220: $31\frac_accum[19:0]
    56/220: $31\frac_digits[31:0]
    57/220: $40\state[31:0]
    58/220: $24\int_digits[31:0]
    59/220: $24\int_accum[15:0]
    60/220: $39\state[31:0]
    61/220: $23\int_accum[15:0]
    62/220: $23\int_digits[31:0]
    63/220: $38\state[31:0]
    64/220: $30\frac_accum[19:0]
    65/220: $30\frac_digits[31:0]
    66/220: $16\sign[0:0]
    67/220: $37\state[31:0]
    68/220: $15\sign[0:0]
    69/220: $29\frac_accum[19:0]
    70/220: $22\int_accum[15:0]
    71/220: $22\int_digits[31:0]
    72/220: $29\frac_digits[31:0]
    73/220: $36\state[31:0]
    74/220: $28\frac_digits[31:0]
    75/220: $28\frac_accum[19:0]
    76/220: $27\frac_accum[19:0]
    77/220: $27\frac_digits[31:0]
    78/220: $35\state[31:0]
    79/220: $21\int_digits[31:0]
    80/220: $21\int_accum[15:0]
    81/220: $34\state[31:0]
    82/220: $20\int_accum[15:0]
    83/220: $20\int_digits[31:0]
    84/220: $33\state[31:0]
    85/220: $26\frac_accum[19:0]
    86/220: $26\frac_digits[31:0]
    87/220: $14\sign[0:0]
    88/220: $32\state[31:0]
    89/220: $13\sign[0:0]
    90/220: $25\frac_accum[19:0]
    91/220: $19\int_accum[15:0]
    92/220: $19\int_digits[31:0]
    93/220: $25\frac_digits[31:0]
    94/220: $31\state[31:0]
    95/220: $24\frac_digits[31:0]
    96/220: $24\frac_accum[19:0]
    97/220: $23\frac_accum[19:0]
    98/220: $23\frac_digits[31:0]
    99/220: $30\state[31:0]
   100/220: $18\int_digits[31:0]
   101/220: $18\int_accum[15:0]
   102/220: $29\state[31:0]
   103/220: $17\int_accum[15:0]
   104/220: $17\int_digits[31:0]
   105/220: $28\state[31:0]
   106/220: $22\frac_accum[19:0]
   107/220: $22\frac_digits[31:0]
   108/220: $12\sign[0:0]
   109/220: $27\state[31:0]
   110/220: $11\sign[0:0]
   111/220: $21\frac_accum[19:0]
   112/220: $16\int_accum[15:0]
   113/220: $16\int_digits[31:0]
   114/220: $21\frac_digits[31:0]
   115/220: $26\state[31:0]
   116/220: $20\frac_digits[31:0]
   117/220: $20\frac_accum[19:0]
   118/220: $19\frac_accum[19:0]
   119/220: $19\frac_digits[31:0]
   120/220: $25\state[31:0]
   121/220: $15\int_digits[31:0]
   122/220: $15\int_accum[15:0]
   123/220: $24\state[31:0]
   124/220: $14\int_accum[15:0]
   125/220: $14\int_digits[31:0]
   126/220: $23\state[31:0]
   127/220: $18\frac_accum[19:0]
   128/220: $18\frac_digits[31:0]
   129/220: $10\sign[0:0]
   130/220: $22\state[31:0]
   131/220: $9\sign[0:0]
   132/220: $17\frac_accum[19:0]
   133/220: $13\int_accum[15:0]
   134/220: $13\int_digits[31:0]
   135/220: $17\frac_digits[31:0]
   136/220: $21\state[31:0]
   137/220: $16\frac_digits[31:0]
   138/220: $16\frac_accum[19:0]
   139/220: $15\frac_accum[19:0]
   140/220: $15\frac_digits[31:0]
   141/220: $20\state[31:0]
   142/220: $12\int_digits[31:0]
   143/220: $12\int_accum[15:0]
   144/220: $19\state[31:0]
   145/220: $11\int_accum[15:0]
   146/220: $11\int_digits[31:0]
   147/220: $18\state[31:0]
   148/220: $14\frac_accum[19:0]
   149/220: $14\frac_digits[31:0]
   150/220: $8\sign[0:0]
   151/220: $17\state[31:0]
   152/220: $7\sign[0:0]
   153/220: $13\frac_accum[19:0]
   154/220: $10\int_accum[15:0]
   155/220: $10\int_digits[31:0]
   156/220: $13\frac_digits[31:0]
   157/220: $16\state[31:0]
   158/220: $12\frac_digits[31:0]
   159/220: $12\frac_accum[19:0]
   160/220: $11\frac_accum[19:0]
   161/220: $11\frac_digits[31:0]
   162/220: $15\state[31:0]
   163/220: $9\int_digits[31:0]
   164/220: $9\int_accum[15:0]
   165/220: $14\state[31:0]
   166/220: $8\int_accum[15:0]
   167/220: $8\int_digits[31:0]
   168/220: $13\state[31:0]
   169/220: $10\frac_accum[19:0]
   170/220: $10\frac_digits[31:0]
   171/220: $6\sign[0:0]
   172/220: $12\state[31:0]
   173/220: $5\sign[0:0]
   174/220: $9\frac_accum[19:0]
   175/220: $7\int_accum[15:0]
   176/220: $7\int_digits[31:0]
   177/220: $9\frac_digits[31:0]
   178/220: $11\state[31:0]
   179/220: $8\frac_digits[31:0]
   180/220: $8\frac_accum[19:0]
   181/220: $7\frac_accum[19:0]
   182/220: $7\frac_digits[31:0]
   183/220: $10\state[31:0]
   184/220: $6\int_digits[31:0]
   185/220: $6\int_accum[15:0]
   186/220: $9\state[31:0]
   187/220: $5\int_accum[15:0]
   188/220: $5\int_digits[31:0]
   189/220: $8\state[31:0]
   190/220: $6\frac_accum[19:0]
   191/220: $6\frac_digits[31:0]
   192/220: $4\sign[0:0]
   193/220: $7\state[31:0]
   194/220: $3\sign[0:0]
   195/220: $5\frac_accum[19:0]
   196/220: $4\int_accum[15:0]
   197/220: $4\int_digits[31:0]
   198/220: $5\frac_digits[31:0]
   199/220: $6\state[31:0]
   200/220: $4\frac_digits[31:0]
   201/220: $4\frac_accum[19:0]
   202/220: $3\frac_accum[19:0]
   203/220: $3\frac_digits[31:0]
   204/220: $5\state[31:0]
   205/220: $3\int_digits[31:0]
   206/220: $3\int_accum[15:0]
   207/220: $4\state[31:0]
   208/220: $2\int_accum[15:0]
   209/220: $2\int_digits[31:0]
   210/220: $3\state[31:0]
   211/220: $2\frac_accum[19:0]
   212/220: $2\frac_digits[31:0]
   213/220: $2\sign[0:0]
   214/220: $2\state[31:0]
   215/220: $1\sign[0:0]
   216/220: $1\frac_accum[19:0]
   217/220: $1\int_accum[15:0]
   218/220: $1\int_digits[31:0]
   219/220: $1\frac_digits[31:0]
   220/220: $1\state[31:0]
Creating decoders for process `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:510$6764'.
     1/1: $1\ovr[0:0]
Creating decoders for process `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:499$6759'.
     1/2: $0\ovr[0:0]
     2/2: $0\result[127:0]
Creating decoders for process `\fixedCompare.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:608$3774'.
Creating decoders for process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
     1/22: $0\quotient[63:0] [63]
     2/22: $0\quotient[63:0] [62:0]
     3/22: $4$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6727[172:0]$6748
     4/22: $4$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6726[172:0]$6747
     5/22: $3$lookahead\working_quotient$6728[172:0]$6744
     6/22: $3$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6727[172:0]$6743
     7/22: $3$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6726[172:0]$6742
     8/22: $0\working_divisor[172:0] [172:110]
     9/22: $0\working_divisor[172:0] [109:0]
    10/22: $4$lookahead\working_quotient$6728[172:0]$6749
    11/22: $2$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6727[172:0]$6738
    12/22: $2$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6726[172:0]$6737
    13/22: $1$lookahead\working_quotient$6728[172:0]$6735
    14/22: $1$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6727[172:0]$6734
    15/22: $1$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6726[172:0]$6733
    16/22: $0\count[110:0]
    17/22: $0\working_dividend[109:0] [46:0]
    18/22: $2$lookahead\working_quotient$6728[172:0]$6739
    19/22: $0\sign[0:0]
    20/22: $0\overflow[0:0]
    21/22: $0\working_dividend[109:0] [109:47]
    22/22: $0\done[0:0]
Creating decoders for process `$paramod\fsinFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:662$6722'.
     1/5: $0\ypp[63:0]
     2/5: $0\yp[63:0]
     3/5: $0\y[63:0]
     4/5: $0\i[63:0]
     5/5: $0\done[0:0]
Creating decoders for process `$paramod\fcosFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:731$6717'.
     1/5: $0\ypp[63:0]
     2/5: $0\yp[63:0]
     3/5: $0\y[63:0]
     4/5: $0\i[63:0]
     5/5: $0\done[0:0]
Creating decoders for process `$paramod\ftanFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:810$6711'.
     1/4: $0\yp[63:0]
     2/4: $0\y[63:0]
     3/4: $0\i[63:0]
     4/4: $0\done[0:0]
Creating decoders for process `$paramod\fexpFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:870$6708'.
     1/4: $0\yp[63:0]
     2/4: $0\y[63:0]
     3/4: $0\i[63:0]
     4/4: $0\done[0:0]
Creating decoders for process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
     1/1062: $20\temp_ascii[79:0] [79]
     2/1062: $20\temp_ascii[79:0] [68]
     3/1062: $20\temp_ascii[79:0] [66]
     4/1062: $20\temp_ascii[79:0] [64]
     5/1062: $20\temp_ascii[79:0] [62]
     6/1062: $20\temp_ascii[79:0] [60]
     7/1062: $20\temp_ascii[79:0] [58]
     8/1062: $20\temp_ascii[79:0] [56]
     9/1062: $20\temp_ascii[79:0] [54]
    10/1062: $20\temp_ascii[79:0] [52]
    11/1062: $20\temp_ascii[79:0] [50]
    12/1062: $20\temp_ascii[79:0] [48]
    13/1062: $20\temp_ascii[79:0] [46]
    14/1062: $20\temp_ascii[79:0] [44]
    15/1062: $20\temp_ascii[79:0] [42]
    16/1062: $20\temp_ascii[79:0] [40]
    17/1062: $20\temp_ascii[79:0] [38]
    18/1062: $20\temp_ascii[79:0] [36]
    19/1062: $20\temp_ascii[79:0] [34]
    20/1062: $20\temp_ascii[79:0] [32]
    21/1062: $20\temp_ascii[79:0] [30]
    22/1062: $20\temp_ascii[79:0] [28]
    23/1062: $20\temp_ascii[79:0] [26]
    24/1062: $20\temp_ascii[79:0] [24]
    25/1062: $20\temp_ascii[79:0] [22]
    26/1062: $20\temp_ascii[79:0] [20]
    27/1062: $20\temp_ascii[79:0] [18]
    28/1062: $20\temp_ascii[79:0] [16]
    29/1062: $20\temp_ascii[79:0] [14]
    30/1062: $20\temp_ascii[79:0] [12]
    31/1062: $20\temp_ascii[79:0] [10]
    32/1062: $20\temp_ascii[79:0] [8]
    33/1062: $20\temp_ascii[79:0] [6]
    34/1062: $20\temp_ascii[79:0] [4]
    35/1062: $20\temp_ascii[79:0] [2]
    36/1062: $20\temp_ascii[79:0] [0]
    37/1062: $20\temp_ascii[79:0] [78]
    38/1062: $20\temp_ascii[79:0] [75]
    39/1062: $20\temp_ascii[79:0] [73]
    40/1062: $20\temp_ascii[79:0] [71]
    41/1062: $20\temp_ascii[79:0] [67]
    42/1062: $20\temp_ascii[79:0] [63]
    43/1062: $20\temp_ascii[79:0] [61]
    44/1062: $20\temp_ascii[79:0] [57]
    45/1062: $20\temp_ascii[79:0] [53]
    46/1062: $20\temp_ascii[79:0] [49]
    47/1062: $20\temp_ascii[79:0] [45]
    48/1062: $20\temp_ascii[79:0] [41]
    49/1062: $20\temp_ascii[79:0] [37]
    50/1062: $20\temp_ascii[79:0] [33]
    51/1062: $20\temp_ascii[79:0] [29]
    52/1062: $20\temp_ascii[79:0] [25]
    53/1062: $20\temp_ascii[79:0] [21]
    54/1062: $20\temp_ascii[79:0] [17]
    55/1062: $20\temp_ascii[79:0] [13]
    56/1062: $20\temp_ascii[79:0] [9]
    57/1062: $20\temp_ascii[79:0] [5]
    58/1062: $20\temp_ascii[79:0] [1]
    59/1062: $20\temp_ascii[79:0] [76]
    60/1062: $20\temp_ascii[79:0] [72]
    61/1062: $20\temp_ascii[79:0] [65]
    62/1062: $20\temp_ascii[79:0] [59]
    63/1062: $20\temp_ascii[79:0] [51]
    64/1062: $20\temp_ascii[79:0] [43]
    65/1062: $20\temp_ascii[79:0] [35]
    66/1062: $20\temp_ascii[79:0] [27]
    67/1062: $20\temp_ascii[79:0] [77]
    68/1062: $20\temp_ascii[79:0] [19]
    69/1062: $20\temp_ascii[79:0] [69]
    70/1062: $20\temp_ascii[79:0] [11]
    71/1062: $20\temp_ascii[79:0] [55]
    72/1062: $20\temp_ascii[79:0] [3]
    73/1062: $20\temp_ascii[79:0] [39]
    74/1062: $20\temp_ascii[79:0] [70]
    75/1062: $20\temp_ascii[79:0] [23]
    76/1062: $20\temp_ascii[79:0] [31]
    77/1062: $20\temp_ascii[79:0] [74]
    78/1062: $20\temp_ascii[79:0] [47]
    79/1062: $20\temp_ascii[79:0] [15]
    80/1062: $20\temp_ascii[79:0] [7]
    81/1062: $19\temp_ascii[79:0] [79]
    82/1062: $19\temp_ascii[79:0] [68]
    83/1062: $19\temp_ascii[79:0] [66]
    84/1062: $19\temp_ascii[79:0] [64]
    85/1062: $19\temp_ascii[79:0] [62]
    86/1062: $19\temp_ascii[79:0] [60]
    87/1062: $19\temp_ascii[79:0] [58]
    88/1062: $19\temp_ascii[79:0] [56]
    89/1062: $19\temp_ascii[79:0] [54]
    90/1062: $19\temp_ascii[79:0] [52]
    91/1062: $19\temp_ascii[79:0] [50]
    92/1062: $19\temp_ascii[79:0] [48]
    93/1062: $19\temp_ascii[79:0] [46]
    94/1062: $19\temp_ascii[79:0] [44]
    95/1062: $19\temp_ascii[79:0] [42]
    96/1062: $19\temp_ascii[79:0] [40]
    97/1062: $19\temp_ascii[79:0] [38]
    98/1062: $19\temp_ascii[79:0] [36]
    99/1062: $19\temp_ascii[79:0] [34]
   100/1062: $19\temp_ascii[79:0] [32]
   101/1062: $19\temp_ascii[79:0] [30]
   102/1062: $19\temp_ascii[79:0] [28]
   103/1062: $19\temp_ascii[79:0] [26]
   104/1062: $19\temp_ascii[79:0] [24]
   105/1062: $19\temp_ascii[79:0] [22]
   106/1062: $19\temp_ascii[79:0] [20]
   107/1062: $19\temp_ascii[79:0] [18]
   108/1062: $19\temp_ascii[79:0] [16]
   109/1062: $19\temp_ascii[79:0] [14]
   110/1062: $19\temp_ascii[79:0] [12]
   111/1062: $19\temp_ascii[79:0] [10]
   112/1062: $19\temp_ascii[79:0] [8]
   113/1062: $19\temp_ascii[79:0] [6]
   114/1062: $19\temp_ascii[79:0] [4]
   115/1062: $19\temp_ascii[79:0] [2]
   116/1062: $19\temp_ascii[79:0] [0]
   117/1062: $19\temp_ascii[79:0] [78]
   118/1062: $19\temp_ascii[79:0] [75]
   119/1062: $19\temp_ascii[79:0] [73]
   120/1062: $19\temp_ascii[79:0] [71]
   121/1062: $19\temp_ascii[79:0] [67]
   122/1062: $19\temp_ascii[79:0] [63]
   123/1062: $19\temp_ascii[79:0] [61]
   124/1062: $19\temp_ascii[79:0] [57]
   125/1062: $19\temp_ascii[79:0] [53]
   126/1062: $19\temp_ascii[79:0] [49]
   127/1062: $19\temp_ascii[79:0] [45]
   128/1062: $19\temp_ascii[79:0] [41]
   129/1062: $19\temp_ascii[79:0] [37]
   130/1062: $19\temp_ascii[79:0] [33]
   131/1062: $19\temp_ascii[79:0] [29]
   132/1062: $19\temp_ascii[79:0] [25]
   133/1062: $19\temp_ascii[79:0] [21]
   134/1062: $19\temp_ascii[79:0] [17]
   135/1062: $19\temp_ascii[79:0] [13]
   136/1062: $19\temp_ascii[79:0] [9]
   137/1062: $19\temp_ascii[79:0] [5]
   138/1062: $19\temp_ascii[79:0] [1]
   139/1062: $19\temp_ascii[79:0] [76]
   140/1062: $19\temp_ascii[79:0] [72]
   141/1062: $19\temp_ascii[79:0] [65]
   142/1062: $19\temp_ascii[79:0] [59]
   143/1062: $19\temp_ascii[79:0] [51]
   144/1062: $19\temp_ascii[79:0] [43]
   145/1062: $19\temp_ascii[79:0] [35]
   146/1062: $19\temp_ascii[79:0] [27]
   147/1062: $19\temp_ascii[79:0] [77]
   148/1062: $19\temp_ascii[79:0] [19]
   149/1062: $19\temp_ascii[79:0] [69]
   150/1062: $19\temp_ascii[79:0] [11]
   151/1062: $19\temp_ascii[79:0] [55]
   152/1062: $19\temp_ascii[79:0] [3]
   153/1062: $19\temp_ascii[79:0] [39]
   154/1062: $19\temp_ascii[79:0] [70]
   155/1062: $19\temp_ascii[79:0] [23]
   156/1062: $19\temp_ascii[79:0] [31]
   157/1062: $19\temp_ascii[79:0] [74]
   158/1062: $19\temp_ascii[79:0] [47]
   159/1062: $19\temp_ascii[79:0] [15]
   160/1062: $19\temp_ascii[79:0] [7]
   161/1062: $18\temp_ascii[79:0] [79]
   162/1062: $18\temp_ascii[79:0] [68]
   163/1062: $18\temp_ascii[79:0] [66]
   164/1062: $18\temp_ascii[79:0] [64]
   165/1062: $18\temp_ascii[79:0] [62]
   166/1062: $18\temp_ascii[79:0] [60]
   167/1062: $18\temp_ascii[79:0] [58]
   168/1062: $18\temp_ascii[79:0] [56]
   169/1062: $18\temp_ascii[79:0] [54]
   170/1062: $18\temp_ascii[79:0] [52]
   171/1062: $18\temp_ascii[79:0] [50]
   172/1062: $18\temp_ascii[79:0] [48]
   173/1062: $18\temp_ascii[79:0] [46]
   174/1062: $18\temp_ascii[79:0] [44]
   175/1062: $18\temp_ascii[79:0] [42]
   176/1062: $18\temp_ascii[79:0] [40]
   177/1062: $18\temp_ascii[79:0] [38]
   178/1062: $18\temp_ascii[79:0] [36]
   179/1062: $18\temp_ascii[79:0] [34]
   180/1062: $18\temp_ascii[79:0] [32]
   181/1062: $18\temp_ascii[79:0] [30]
   182/1062: $18\temp_ascii[79:0] [28]
   183/1062: $18\temp_ascii[79:0] [26]
   184/1062: $18\temp_ascii[79:0] [24]
   185/1062: $18\temp_ascii[79:0] [22]
   186/1062: $18\temp_ascii[79:0] [20]
   187/1062: $18\temp_ascii[79:0] [18]
   188/1062: $18\temp_ascii[79:0] [16]
   189/1062: $18\temp_ascii[79:0] [14]
   190/1062: $18\temp_ascii[79:0] [12]
   191/1062: $18\temp_ascii[79:0] [10]
   192/1062: $18\temp_ascii[79:0] [8]
   193/1062: $18\temp_ascii[79:0] [6]
   194/1062: $18\temp_ascii[79:0] [4]
   195/1062: $18\temp_ascii[79:0] [2]
   196/1062: $18\temp_ascii[79:0] [0]
   197/1062: $18\temp_ascii[79:0] [78]
   198/1062: $18\temp_ascii[79:0] [75]
   199/1062: $18\temp_ascii[79:0] [73]
   200/1062: $18\temp_ascii[79:0] [71]
   201/1062: $18\temp_ascii[79:0] [67]
   202/1062: $18\temp_ascii[79:0] [63]
   203/1062: $18\temp_ascii[79:0] [61]
   204/1062: $18\temp_ascii[79:0] [57]
   205/1062: $18\temp_ascii[79:0] [53]
   206/1062: $18\temp_ascii[79:0] [49]
   207/1062: $18\temp_ascii[79:0] [45]
   208/1062: $18\temp_ascii[79:0] [41]
   209/1062: $18\temp_ascii[79:0] [37]
   210/1062: $18\temp_ascii[79:0] [33]
   211/1062: $18\temp_ascii[79:0] [29]
   212/1062: $18\temp_ascii[79:0] [25]
   213/1062: $18\temp_ascii[79:0] [21]
   214/1062: $18\temp_ascii[79:0] [17]
   215/1062: $18\temp_ascii[79:0] [13]
   216/1062: $18\temp_ascii[79:0] [9]
   217/1062: $18\temp_ascii[79:0] [5]
   218/1062: $18\temp_ascii[79:0] [1]
   219/1062: $18\temp_ascii[79:0] [76]
   220/1062: $18\temp_ascii[79:0] [72]
   221/1062: $18\temp_ascii[79:0] [65]
   222/1062: $18\temp_ascii[79:0] [59]
   223/1062: $18\temp_ascii[79:0] [51]
   224/1062: $18\temp_ascii[79:0] [43]
   225/1062: $18\temp_ascii[79:0] [35]
   226/1062: $18\temp_ascii[79:0] [27]
   227/1062: $18\temp_ascii[79:0] [77]
   228/1062: $18\temp_ascii[79:0] [19]
   229/1062: $18\temp_ascii[79:0] [69]
   230/1062: $18\temp_ascii[79:0] [11]
   231/1062: $18\temp_ascii[79:0] [55]
   232/1062: $18\temp_ascii[79:0] [3]
   233/1062: $18\temp_ascii[79:0] [39]
   234/1062: $18\temp_ascii[79:0] [70]
   235/1062: $18\temp_ascii[79:0] [23]
   236/1062: $18\temp_ascii[79:0] [31]
   237/1062: $18\temp_ascii[79:0] [74]
   238/1062: $18\temp_ascii[79:0] [47]
   239/1062: $18\temp_ascii[79:0] [15]
   240/1062: $18\temp_ascii[79:0] [7]
   241/1062: $17\temp_ascii[79:0] [79]
   242/1062: $17\temp_ascii[79:0] [68]
   243/1062: $17\temp_ascii[79:0] [66]
   244/1062: $17\temp_ascii[79:0] [64]
   245/1062: $17\temp_ascii[79:0] [62]
   246/1062: $17\temp_ascii[79:0] [60]
   247/1062: $17\temp_ascii[79:0] [58]
   248/1062: $17\temp_ascii[79:0] [56]
   249/1062: $17\temp_ascii[79:0] [54]
   250/1062: $17\temp_ascii[79:0] [52]
   251/1062: $17\temp_ascii[79:0] [50]
   252/1062: $17\temp_ascii[79:0] [48]
   253/1062: $17\temp_ascii[79:0] [46]
   254/1062: $17\temp_ascii[79:0] [44]
   255/1062: $17\temp_ascii[79:0] [42]
   256/1062: $17\temp_ascii[79:0] [40]
   257/1062: $17\temp_ascii[79:0] [38]
   258/1062: $17\temp_ascii[79:0] [36]
   259/1062: $17\temp_ascii[79:0] [34]
   260/1062: $17\temp_ascii[79:0] [32]
   261/1062: $17\temp_ascii[79:0] [30]
   262/1062: $17\temp_ascii[79:0] [28]
   263/1062: $17\temp_ascii[79:0] [26]
   264/1062: $17\temp_ascii[79:0] [24]
   265/1062: $17\temp_ascii[79:0] [22]
   266/1062: $17\temp_ascii[79:0] [20]
   267/1062: $17\temp_ascii[79:0] [18]
   268/1062: $17\temp_ascii[79:0] [16]
   269/1062: $17\temp_ascii[79:0] [14]
   270/1062: $17\temp_ascii[79:0] [12]
   271/1062: $17\temp_ascii[79:0] [10]
   272/1062: $17\temp_ascii[79:0] [8]
   273/1062: $17\temp_ascii[79:0] [6]
   274/1062: $17\temp_ascii[79:0] [4]
   275/1062: $17\temp_ascii[79:0] [2]
   276/1062: $17\temp_ascii[79:0] [0]
   277/1062: $17\temp_ascii[79:0] [78]
   278/1062: $17\temp_ascii[79:0] [75]
   279/1062: $17\temp_ascii[79:0] [73]
   280/1062: $17\temp_ascii[79:0] [71]
   281/1062: $17\temp_ascii[79:0] [67]
   282/1062: $17\temp_ascii[79:0] [63]
   283/1062: $17\temp_ascii[79:0] [61]
   284/1062: $17\temp_ascii[79:0] [57]
   285/1062: $17\temp_ascii[79:0] [53]
   286/1062: $17\temp_ascii[79:0] [49]
   287/1062: $17\temp_ascii[79:0] [45]
   288/1062: $17\temp_ascii[79:0] [41]
   289/1062: $17\temp_ascii[79:0] [37]
   290/1062: $17\temp_ascii[79:0] [33]
   291/1062: $17\temp_ascii[79:0] [29]
   292/1062: $17\temp_ascii[79:0] [25]
   293/1062: $17\temp_ascii[79:0] [21]
   294/1062: $17\temp_ascii[79:0] [17]
   295/1062: $17\temp_ascii[79:0] [13]
   296/1062: $17\temp_ascii[79:0] [9]
   297/1062: $17\temp_ascii[79:0] [5]
   298/1062: $17\temp_ascii[79:0] [1]
   299/1062: $17\temp_ascii[79:0] [76]
   300/1062: $17\temp_ascii[79:0] [72]
   301/1062: $17\temp_ascii[79:0] [65]
   302/1062: $17\temp_ascii[79:0] [59]
   303/1062: $17\temp_ascii[79:0] [51]
   304/1062: $17\temp_ascii[79:0] [43]
   305/1062: $17\temp_ascii[79:0] [35]
   306/1062: $17\temp_ascii[79:0] [27]
   307/1062: $17\temp_ascii[79:0] [77]
   308/1062: $17\temp_ascii[79:0] [19]
   309/1062: $17\temp_ascii[79:0] [69]
   310/1062: $17\temp_ascii[79:0] [11]
   311/1062: $17\temp_ascii[79:0] [55]
   312/1062: $17\temp_ascii[79:0] [3]
   313/1062: $17\temp_ascii[79:0] [39]
   314/1062: $17\temp_ascii[79:0] [70]
   315/1062: $17\temp_ascii[79:0] [23]
   316/1062: $17\temp_ascii[79:0] [31]
   317/1062: $17\temp_ascii[79:0] [74]
   318/1062: $17\temp_ascii[79:0] [47]
   319/1062: $17\temp_ascii[79:0] [15]
   320/1062: $17\temp_ascii[79:0] [7]
   321/1062: $16\temp_ascii[79:0] [79]
   322/1062: $16\temp_ascii[79:0] [68]
   323/1062: $16\temp_ascii[79:0] [66]
   324/1062: $16\temp_ascii[79:0] [64]
   325/1062: $16\temp_ascii[79:0] [62]
   326/1062: $16\temp_ascii[79:0] [60]
   327/1062: $16\temp_ascii[79:0] [58]
   328/1062: $16\temp_ascii[79:0] [56]
   329/1062: $16\temp_ascii[79:0] [54]
   330/1062: $16\temp_ascii[79:0] [52]
   331/1062: $16\temp_ascii[79:0] [50]
   332/1062: $16\temp_ascii[79:0] [48]
   333/1062: $16\temp_ascii[79:0] [46]
   334/1062: $16\temp_ascii[79:0] [44]
   335/1062: $16\temp_ascii[79:0] [42]
   336/1062: $16\temp_ascii[79:0] [40]
   337/1062: $16\temp_ascii[79:0] [38]
   338/1062: $16\temp_ascii[79:0] [36]
   339/1062: $16\temp_ascii[79:0] [34]
   340/1062: $16\temp_ascii[79:0] [32]
   341/1062: $16\temp_ascii[79:0] [30]
   342/1062: $16\temp_ascii[79:0] [28]
   343/1062: $16\temp_ascii[79:0] [26]
   344/1062: $16\temp_ascii[79:0] [24]
   345/1062: $16\temp_ascii[79:0] [22]
   346/1062: $16\temp_ascii[79:0] [20]
   347/1062: $16\temp_ascii[79:0] [18]
   348/1062: $16\temp_ascii[79:0] [16]
   349/1062: $16\temp_ascii[79:0] [14]
   350/1062: $16\temp_ascii[79:0] [12]
   351/1062: $16\temp_ascii[79:0] [10]
   352/1062: $16\temp_ascii[79:0] [8]
   353/1062: $16\temp_ascii[79:0] [6]
   354/1062: $16\temp_ascii[79:0] [4]
   355/1062: $16\temp_ascii[79:0] [2]
   356/1062: $16\temp_ascii[79:0] [0]
   357/1062: $16\temp_ascii[79:0] [78]
   358/1062: $16\temp_ascii[79:0] [75]
   359/1062: $16\temp_ascii[79:0] [73]
   360/1062: $16\temp_ascii[79:0] [71]
   361/1062: $16\temp_ascii[79:0] [67]
   362/1062: $16\temp_ascii[79:0] [63]
   363/1062: $16\temp_ascii[79:0] [61]
   364/1062: $16\temp_ascii[79:0] [57]
   365/1062: $16\temp_ascii[79:0] [53]
   366/1062: $16\temp_ascii[79:0] [49]
   367/1062: $16\temp_ascii[79:0] [45]
   368/1062: $16\temp_ascii[79:0] [41]
   369/1062: $16\temp_ascii[79:0] [37]
   370/1062: $16\temp_ascii[79:0] [33]
   371/1062: $16\temp_ascii[79:0] [29]
   372/1062: $16\temp_ascii[79:0] [25]
   373/1062: $16\temp_ascii[79:0] [21]
   374/1062: $16\temp_ascii[79:0] [17]
   375/1062: $16\temp_ascii[79:0] [13]
   376/1062: $16\temp_ascii[79:0] [9]
   377/1062: $16\temp_ascii[79:0] [5]
   378/1062: $16\temp_ascii[79:0] [1]
   379/1062: $16\temp_ascii[79:0] [76]
   380/1062: $16\temp_ascii[79:0] [72]
   381/1062: $16\temp_ascii[79:0] [65]
   382/1062: $16\temp_ascii[79:0] [59]
   383/1062: $16\temp_ascii[79:0] [51]
   384/1062: $16\temp_ascii[79:0] [43]
   385/1062: $16\temp_ascii[79:0] [35]
   386/1062: $16\temp_ascii[79:0] [27]
   387/1062: $16\temp_ascii[79:0] [77]
   388/1062: $16\temp_ascii[79:0] [19]
   389/1062: $16\temp_ascii[79:0] [69]
   390/1062: $16\temp_ascii[79:0] [11]
   391/1062: $16\temp_ascii[79:0] [55]
   392/1062: $16\temp_ascii[79:0] [3]
   393/1062: $16\temp_ascii[79:0] [39]
   394/1062: $16\temp_ascii[79:0] [70]
   395/1062: $16\temp_ascii[79:0] [23]
   396/1062: $16\temp_ascii[79:0] [31]
   397/1062: $16\temp_ascii[79:0] [74]
   398/1062: $16\temp_ascii[79:0] [47]
   399/1062: $16\temp_ascii[79:0] [15]
   400/1062: $16\temp_ascii[79:0] [7]
   401/1062: $15\temp_ascii[79:0] [79]
   402/1062: $15\temp_ascii[79:0] [68]
   403/1062: $15\temp_ascii[79:0] [66]
   404/1062: $15\temp_ascii[79:0] [64]
   405/1062: $15\temp_ascii[79:0] [62]
   406/1062: $15\temp_ascii[79:0] [60]
   407/1062: $15\temp_ascii[79:0] [58]
   408/1062: $15\temp_ascii[79:0] [56]
   409/1062: $15\temp_ascii[79:0] [54]
   410/1062: $15\temp_ascii[79:0] [52]
   411/1062: $15\temp_ascii[79:0] [50]
   412/1062: $15\temp_ascii[79:0] [48]
   413/1062: $15\temp_ascii[79:0] [46]
   414/1062: $15\temp_ascii[79:0] [44]
   415/1062: $15\temp_ascii[79:0] [42]
   416/1062: $15\temp_ascii[79:0] [40]
   417/1062: $15\temp_ascii[79:0] [38]
   418/1062: $15\temp_ascii[79:0] [36]
   419/1062: $15\temp_ascii[79:0] [34]
   420/1062: $15\temp_ascii[79:0] [32]
   421/1062: $15\temp_ascii[79:0] [30]
   422/1062: $15\temp_ascii[79:0] [28]
   423/1062: $15\temp_ascii[79:0] [26]
   424/1062: $15\temp_ascii[79:0] [24]
   425/1062: $15\temp_ascii[79:0] [22]
   426/1062: $15\temp_ascii[79:0] [20]
   427/1062: $15\temp_ascii[79:0] [18]
   428/1062: $15\temp_ascii[79:0] [16]
   429/1062: $15\temp_ascii[79:0] [14]
   430/1062: $15\temp_ascii[79:0] [12]
   431/1062: $15\temp_ascii[79:0] [10]
   432/1062: $15\temp_ascii[79:0] [8]
   433/1062: $15\temp_ascii[79:0] [6]
   434/1062: $15\temp_ascii[79:0] [4]
   435/1062: $15\temp_ascii[79:0] [2]
   436/1062: $15\temp_ascii[79:0] [0]
   437/1062: $15\temp_ascii[79:0] [78]
   438/1062: $15\temp_ascii[79:0] [75]
   439/1062: $15\temp_ascii[79:0] [73]
   440/1062: $15\temp_ascii[79:0] [71]
   441/1062: $15\temp_ascii[79:0] [67]
   442/1062: $15\temp_ascii[79:0] [63]
   443/1062: $15\temp_ascii[79:0] [61]
   444/1062: $15\temp_ascii[79:0] [57]
   445/1062: $15\temp_ascii[79:0] [53]
   446/1062: $15\temp_ascii[79:0] [49]
   447/1062: $15\temp_ascii[79:0] [45]
   448/1062: $15\temp_ascii[79:0] [41]
   449/1062: $15\temp_ascii[79:0] [37]
   450/1062: $15\temp_ascii[79:0] [33]
   451/1062: $15\temp_ascii[79:0] [29]
   452/1062: $15\temp_ascii[79:0] [25]
   453/1062: $15\temp_ascii[79:0] [21]
   454/1062: $15\temp_ascii[79:0] [17]
   455/1062: $15\temp_ascii[79:0] [13]
   456/1062: $15\temp_ascii[79:0] [9]
   457/1062: $15\temp_ascii[79:0] [5]
   458/1062: $15\temp_ascii[79:0] [1]
   459/1062: $15\temp_ascii[79:0] [76]
   460/1062: $15\temp_ascii[79:0] [72]
   461/1062: $15\temp_ascii[79:0] [65]
   462/1062: $15\temp_ascii[79:0] [59]
   463/1062: $15\temp_ascii[79:0] [51]
   464/1062: $15\temp_ascii[79:0] [43]
   465/1062: $15\temp_ascii[79:0] [35]
   466/1062: $15\temp_ascii[79:0] [27]
   467/1062: $15\temp_ascii[79:0] [77]
   468/1062: $15\temp_ascii[79:0] [19]
   469/1062: $15\temp_ascii[79:0] [69]
   470/1062: $15\temp_ascii[79:0] [11]
   471/1062: $15\temp_ascii[79:0] [55]
   472/1062: $15\temp_ascii[79:0] [3]
   473/1062: $15\temp_ascii[79:0] [39]
   474/1062: $15\temp_ascii[79:0] [70]
   475/1062: $15\temp_ascii[79:0] [23]
   476/1062: $15\temp_ascii[79:0] [31]
   477/1062: $15\temp_ascii[79:0] [74]
   478/1062: $15\temp_ascii[79:0] [47]
   479/1062: $15\temp_ascii[79:0] [15]
   480/1062: $15\temp_ascii[79:0] [7]
   481/1062: $14\temp_ascii[79:0] [79]
   482/1062: $14\temp_ascii[79:0] [68]
   483/1062: $14\temp_ascii[79:0] [66]
   484/1062: $14\temp_ascii[79:0] [64]
   485/1062: $14\temp_ascii[79:0] [62]
   486/1062: $14\temp_ascii[79:0] [60]
   487/1062: $14\temp_ascii[79:0] [58]
   488/1062: $14\temp_ascii[79:0] [56]
   489/1062: $14\temp_ascii[79:0] [54]
   490/1062: $14\temp_ascii[79:0] [52]
   491/1062: $14\temp_ascii[79:0] [50]
   492/1062: $14\temp_ascii[79:0] [48]
   493/1062: $14\temp_ascii[79:0] [46]
   494/1062: $14\temp_ascii[79:0] [44]
   495/1062: $14\temp_ascii[79:0] [42]
   496/1062: $14\temp_ascii[79:0] [40]
   497/1062: $14\temp_ascii[79:0] [38]
   498/1062: $14\temp_ascii[79:0] [36]
   499/1062: $14\temp_ascii[79:0] [34]
   500/1062: $14\temp_ascii[79:0] [32]
   501/1062: $14\temp_ascii[79:0] [30]
   502/1062: $14\temp_ascii[79:0] [28]
   503/1062: $14\temp_ascii[79:0] [26]
   504/1062: $14\temp_ascii[79:0] [24]
   505/1062: $14\temp_ascii[79:0] [22]
   506/1062: $14\temp_ascii[79:0] [20]
   507/1062: $14\temp_ascii[79:0] [18]
   508/1062: $14\temp_ascii[79:0] [16]
   509/1062: $14\temp_ascii[79:0] [14]
   510/1062: $14\temp_ascii[79:0] [12]
   511/1062: $14\temp_ascii[79:0] [10]
   512/1062: $14\temp_ascii[79:0] [8]
   513/1062: $14\temp_ascii[79:0] [6]
   514/1062: $14\temp_ascii[79:0] [4]
   515/1062: $14\temp_ascii[79:0] [2]
   516/1062: $14\temp_ascii[79:0] [0]
   517/1062: $14\temp_ascii[79:0] [78]
   518/1062: $14\temp_ascii[79:0] [75]
   519/1062: $14\temp_ascii[79:0] [73]
   520/1062: $14\temp_ascii[79:0] [71]
   521/1062: $14\temp_ascii[79:0] [67]
   522/1062: $14\temp_ascii[79:0] [63]
   523/1062: $14\temp_ascii[79:0] [61]
   524/1062: $14\temp_ascii[79:0] [57]
   525/1062: $14\temp_ascii[79:0] [53]
   526/1062: $14\temp_ascii[79:0] [49]
   527/1062: $14\temp_ascii[79:0] [45]
   528/1062: $14\temp_ascii[79:0] [41]
   529/1062: $14\temp_ascii[79:0] [37]
   530/1062: $14\temp_ascii[79:0] [33]
   531/1062: $14\temp_ascii[79:0] [29]
   532/1062: $14\temp_ascii[79:0] [25]
   533/1062: $14\temp_ascii[79:0] [21]
   534/1062: $14\temp_ascii[79:0] [17]
   535/1062: $14\temp_ascii[79:0] [13]
   536/1062: $14\temp_ascii[79:0] [9]
   537/1062: $14\temp_ascii[79:0] [5]
   538/1062: $14\temp_ascii[79:0] [1]
   539/1062: $14\temp_ascii[79:0] [76]
   540/1062: $14\temp_ascii[79:0] [72]
   541/1062: $14\temp_ascii[79:0] [65]
   542/1062: $14\temp_ascii[79:0] [59]
   543/1062: $14\temp_ascii[79:0] [51]
   544/1062: $14\temp_ascii[79:0] [43]
   545/1062: $14\temp_ascii[79:0] [35]
   546/1062: $14\temp_ascii[79:0] [27]
   547/1062: $14\temp_ascii[79:0] [77]
   548/1062: $14\temp_ascii[79:0] [19]
   549/1062: $14\temp_ascii[79:0] [69]
   550/1062: $14\temp_ascii[79:0] [11]
   551/1062: $14\temp_ascii[79:0] [55]
   552/1062: $14\temp_ascii[79:0] [3]
   553/1062: $14\temp_ascii[79:0] [39]
   554/1062: $14\temp_ascii[79:0] [70]
   555/1062: $14\temp_ascii[79:0] [23]
   556/1062: $14\temp_ascii[79:0] [31]
   557/1062: $14\temp_ascii[79:0] [74]
   558/1062: $14\temp_ascii[79:0] [47]
   559/1062: $14\temp_ascii[79:0] [15]
   560/1062: $14\temp_ascii[79:0] [7]
   561/1062: $7\i[31:0]
   562/1062: $13\temp_ascii[79:0]
   563/1062: $12\temp_ascii[79:0] [79]
   564/1062: $12\temp_ascii[79:0] [68]
   565/1062: $12\temp_ascii[79:0] [66]
   566/1062: $12\temp_ascii[79:0] [64]
   567/1062: $12\temp_ascii[79:0] [62]
   568/1062: $12\temp_ascii[79:0] [60]
   569/1062: $12\temp_ascii[79:0] [58]
   570/1062: $12\temp_ascii[79:0] [56]
   571/1062: $12\temp_ascii[79:0] [54]
   572/1062: $12\temp_ascii[79:0] [52]
   573/1062: $12\temp_ascii[79:0] [50]
   574/1062: $12\temp_ascii[79:0] [48]
   575/1062: $12\temp_ascii[79:0] [46]
   576/1062: $12\temp_ascii[79:0] [44]
   577/1062: $12\temp_ascii[79:0] [42]
   578/1062: $12\temp_ascii[79:0] [40]
   579/1062: $12\temp_ascii[79:0] [38]
   580/1062: $12\temp_ascii[79:0] [36]
   581/1062: $12\temp_ascii[79:0] [34]
   582/1062: $12\temp_ascii[79:0] [32]
   583/1062: $12\temp_ascii[79:0] [30]
   584/1062: $12\temp_ascii[79:0] [28]
   585/1062: $12\temp_ascii[79:0] [26]
   586/1062: $12\temp_ascii[79:0] [24]
   587/1062: $12\temp_ascii[79:0] [22]
   588/1062: $12\temp_ascii[79:0] [20]
   589/1062: $12\temp_ascii[79:0] [18]
   590/1062: $12\temp_ascii[79:0] [16]
   591/1062: $12\temp_ascii[79:0] [14]
   592/1062: $12\temp_ascii[79:0] [12]
   593/1062: $12\temp_ascii[79:0] [10]
   594/1062: $12\temp_ascii[79:0] [8]
   595/1062: $12\temp_ascii[79:0] [6]
   596/1062: $12\temp_ascii[79:0] [4]
   597/1062: $12\temp_ascii[79:0] [2]
   598/1062: $12\temp_ascii[79:0] [0]
   599/1062: $12\temp_ascii[79:0] [78]
   600/1062: $12\temp_ascii[79:0] [75]
   601/1062: $12\temp_ascii[79:0] [73]
   602/1062: $12\temp_ascii[79:0] [71]
   603/1062: $12\temp_ascii[79:0] [67]
   604/1062: $12\temp_ascii[79:0] [63]
   605/1062: $12\temp_ascii[79:0] [61]
   606/1062: $12\temp_ascii[79:0] [57]
   607/1062: $12\temp_ascii[79:0] [53]
   608/1062: $12\temp_ascii[79:0] [49]
   609/1062: $12\temp_ascii[79:0] [45]
   610/1062: $12\temp_ascii[79:0] [41]
   611/1062: $12\temp_ascii[79:0] [37]
   612/1062: $12\temp_ascii[79:0] [33]
   613/1062: $12\temp_ascii[79:0] [29]
   614/1062: $12\temp_ascii[79:0] [25]
   615/1062: $12\temp_ascii[79:0] [21]
   616/1062: $12\temp_ascii[79:0] [17]
   617/1062: $12\temp_ascii[79:0] [13]
   618/1062: $12\temp_ascii[79:0] [9]
   619/1062: $12\temp_ascii[79:0] [5]
   620/1062: $12\temp_ascii[79:0] [1]
   621/1062: $12\temp_ascii[79:0] [76]
   622/1062: $12\temp_ascii[79:0] [72]
   623/1062: $12\temp_ascii[79:0] [65]
   624/1062: $12\temp_ascii[79:0] [59]
   625/1062: $12\temp_ascii[79:0] [51]
   626/1062: $12\temp_ascii[79:0] [43]
   627/1062: $12\temp_ascii[79:0] [35]
   628/1062: $12\temp_ascii[79:0] [27]
   629/1062: $12\temp_ascii[79:0] [77]
   630/1062: $12\temp_ascii[79:0] [19]
   631/1062: $12\temp_ascii[79:0] [69]
   632/1062: $12\temp_ascii[79:0] [11]
   633/1062: $12\temp_ascii[79:0] [55]
   634/1062: $12\temp_ascii[79:0] [3]
   635/1062: $12\temp_ascii[79:0] [39]
   636/1062: $12\temp_ascii[79:0] [70]
   637/1062: $12\temp_ascii[79:0] [23]
   638/1062: $12\temp_ascii[79:0] [31]
   639/1062: $12\temp_ascii[79:0] [74]
   640/1062: $12\temp_ascii[79:0] [47]
   641/1062: $12\temp_ascii[79:0] [15]
   642/1062: $12\temp_ascii[79:0] [7]
   643/1062: $6\i[31:0]
   644/1062: $11\temp_ascii[79:0]
   645/1062: $10\temp_ascii[79:0] [79]
   646/1062: $10\temp_ascii[79:0] [68]
   647/1062: $10\temp_ascii[79:0] [66]
   648/1062: $10\temp_ascii[79:0] [64]
   649/1062: $10\temp_ascii[79:0] [62]
   650/1062: $10\temp_ascii[79:0] [60]
   651/1062: $10\temp_ascii[79:0] [58]
   652/1062: $10\temp_ascii[79:0] [56]
   653/1062: $10\temp_ascii[79:0] [54]
   654/1062: $10\temp_ascii[79:0] [52]
   655/1062: $10\temp_ascii[79:0] [50]
   656/1062: $10\temp_ascii[79:0] [48]
   657/1062: $10\temp_ascii[79:0] [46]
   658/1062: $10\temp_ascii[79:0] [44]
   659/1062: $10\temp_ascii[79:0] [42]
   660/1062: $10\temp_ascii[79:0] [40]
   661/1062: $10\temp_ascii[79:0] [38]
   662/1062: $10\temp_ascii[79:0] [36]
   663/1062: $10\temp_ascii[79:0] [34]
   664/1062: $10\temp_ascii[79:0] [32]
   665/1062: $10\temp_ascii[79:0] [30]
   666/1062: $10\temp_ascii[79:0] [28]
   667/1062: $10\temp_ascii[79:0] [26]
   668/1062: $10\temp_ascii[79:0] [24]
   669/1062: $10\temp_ascii[79:0] [22]
   670/1062: $10\temp_ascii[79:0] [20]
   671/1062: $10\temp_ascii[79:0] [18]
   672/1062: $10\temp_ascii[79:0] [16]
   673/1062: $10\temp_ascii[79:0] [14]
   674/1062: $10\temp_ascii[79:0] [12]
   675/1062: $10\temp_ascii[79:0] [10]
   676/1062: $10\temp_ascii[79:0] [8]
   677/1062: $10\temp_ascii[79:0] [6]
   678/1062: $10\temp_ascii[79:0] [4]
   679/1062: $10\temp_ascii[79:0] [2]
   680/1062: $10\temp_ascii[79:0] [0]
   681/1062: $10\temp_ascii[79:0] [78]
   682/1062: $10\temp_ascii[79:0] [75]
   683/1062: $10\temp_ascii[79:0] [73]
   684/1062: $10\temp_ascii[79:0] [71]
   685/1062: $10\temp_ascii[79:0] [67]
   686/1062: $10\temp_ascii[79:0] [63]
   687/1062: $10\temp_ascii[79:0] [61]
   688/1062: $10\temp_ascii[79:0] [57]
   689/1062: $10\temp_ascii[79:0] [53]
   690/1062: $10\temp_ascii[79:0] [49]
   691/1062: $10\temp_ascii[79:0] [45]
   692/1062: $10\temp_ascii[79:0] [41]
   693/1062: $10\temp_ascii[79:0] [37]
   694/1062: $10\temp_ascii[79:0] [33]
   695/1062: $10\temp_ascii[79:0] [29]
   696/1062: $10\temp_ascii[79:0] [25]
   697/1062: $10\temp_ascii[79:0] [21]
   698/1062: $10\temp_ascii[79:0] [17]
   699/1062: $10\temp_ascii[79:0] [13]
   700/1062: $10\temp_ascii[79:0] [9]
   701/1062: $10\temp_ascii[79:0] [5]
   702/1062: $10\temp_ascii[79:0] [1]
   703/1062: $10\temp_ascii[79:0] [76]
   704/1062: $10\temp_ascii[79:0] [72]
   705/1062: $10\temp_ascii[79:0] [65]
   706/1062: $10\temp_ascii[79:0] [59]
   707/1062: $10\temp_ascii[79:0] [51]
   708/1062: $10\temp_ascii[79:0] [43]
   709/1062: $10\temp_ascii[79:0] [35]
   710/1062: $10\temp_ascii[79:0] [27]
   711/1062: $10\temp_ascii[79:0] [77]
   712/1062: $10\temp_ascii[79:0] [19]
   713/1062: $10\temp_ascii[79:0] [69]
   714/1062: $10\temp_ascii[79:0] [11]
   715/1062: $10\temp_ascii[79:0] [55]
   716/1062: $10\temp_ascii[79:0] [3]
   717/1062: $10\temp_ascii[79:0] [39]
   718/1062: $10\temp_ascii[79:0] [70]
   719/1062: $10\temp_ascii[79:0] [23]
   720/1062: $10\temp_ascii[79:0] [31]
   721/1062: $10\temp_ascii[79:0] [74]
   722/1062: $10\temp_ascii[79:0] [47]
   723/1062: $10\temp_ascii[79:0] [15]
   724/1062: $10\temp_ascii[79:0] [7]
   725/1062: $5\i[31:0]
   726/1062: $9\temp_ascii[79:0]
   727/1062: $8\temp_ascii[79:0] [79]
   728/1062: $8\temp_ascii[79:0] [68]
   729/1062: $8\temp_ascii[79:0] [66]
   730/1062: $8\temp_ascii[79:0] [64]
   731/1062: $8\temp_ascii[79:0] [62]
   732/1062: $8\temp_ascii[79:0] [60]
   733/1062: $8\temp_ascii[79:0] [58]
   734/1062: $8\temp_ascii[79:0] [56]
   735/1062: $8\temp_ascii[79:0] [54]
   736/1062: $8\temp_ascii[79:0] [52]
   737/1062: $8\temp_ascii[79:0] [50]
   738/1062: $8\temp_ascii[79:0] [48]
   739/1062: $8\temp_ascii[79:0] [46]
   740/1062: $8\temp_ascii[79:0] [44]
   741/1062: $8\temp_ascii[79:0] [42]
   742/1062: $8\temp_ascii[79:0] [40]
   743/1062: $8\temp_ascii[79:0] [38]
   744/1062: $8\temp_ascii[79:0] [36]
   745/1062: $8\temp_ascii[79:0] [34]
   746/1062: $8\temp_ascii[79:0] [32]
   747/1062: $8\temp_ascii[79:0] [30]
   748/1062: $8\temp_ascii[79:0] [28]
   749/1062: $8\temp_ascii[79:0] [26]
   750/1062: $8\temp_ascii[79:0] [24]
   751/1062: $8\temp_ascii[79:0] [22]
   752/1062: $8\temp_ascii[79:0] [20]
   753/1062: $8\temp_ascii[79:0] [18]
   754/1062: $8\temp_ascii[79:0] [16]
   755/1062: $8\temp_ascii[79:0] [14]
   756/1062: $8\temp_ascii[79:0] [12]
   757/1062: $8\temp_ascii[79:0] [10]
   758/1062: $8\temp_ascii[79:0] [8]
   759/1062: $8\temp_ascii[79:0] [6]
   760/1062: $8\temp_ascii[79:0] [4]
   761/1062: $8\temp_ascii[79:0] [2]
   762/1062: $8\temp_ascii[79:0] [0]
   763/1062: $8\temp_ascii[79:0] [78]
   764/1062: $8\temp_ascii[79:0] [75]
   765/1062: $8\temp_ascii[79:0] [73]
   766/1062: $8\temp_ascii[79:0] [71]
   767/1062: $8\temp_ascii[79:0] [67]
   768/1062: $8\temp_ascii[79:0] [63]
   769/1062: $8\temp_ascii[79:0] [61]
   770/1062: $8\temp_ascii[79:0] [57]
   771/1062: $8\temp_ascii[79:0] [53]
   772/1062: $8\temp_ascii[79:0] [49]
   773/1062: $8\temp_ascii[79:0] [45]
   774/1062: $8\temp_ascii[79:0] [41]
   775/1062: $8\temp_ascii[79:0] [37]
   776/1062: $8\temp_ascii[79:0] [33]
   777/1062: $8\temp_ascii[79:0] [29]
   778/1062: $8\temp_ascii[79:0] [25]
   779/1062: $8\temp_ascii[79:0] [21]
   780/1062: $8\temp_ascii[79:0] [17]
   781/1062: $8\temp_ascii[79:0] [13]
   782/1062: $8\temp_ascii[79:0] [9]
   783/1062: $8\temp_ascii[79:0] [5]
   784/1062: $8\temp_ascii[79:0] [1]
   785/1062: $8\temp_ascii[79:0] [76]
   786/1062: $8\temp_ascii[79:0] [72]
   787/1062: $8\temp_ascii[79:0] [65]
   788/1062: $8\temp_ascii[79:0] [59]
   789/1062: $8\temp_ascii[79:0] [51]
   790/1062: $8\temp_ascii[79:0] [43]
   791/1062: $8\temp_ascii[79:0] [35]
   792/1062: $8\temp_ascii[79:0] [27]
   793/1062: $8\temp_ascii[79:0] [77]
   794/1062: $8\temp_ascii[79:0] [19]
   795/1062: $8\temp_ascii[79:0] [69]
   796/1062: $8\temp_ascii[79:0] [11]
   797/1062: $8\temp_ascii[79:0] [55]
   798/1062: $8\temp_ascii[79:0] [3]
   799/1062: $8\temp_ascii[79:0] [39]
   800/1062: $8\temp_ascii[79:0] [70]
   801/1062: $8\temp_ascii[79:0] [23]
   802/1062: $8\temp_ascii[79:0] [31]
   803/1062: $8\temp_ascii[79:0] [74]
   804/1062: $8\temp_ascii[79:0] [47]
   805/1062: $8\temp_ascii[79:0] [15]
   806/1062: $8\temp_ascii[79:0] [7]
   807/1062: $4\i[31:0]
   808/1062: $7\temp_ascii[79:0]
   809/1062: $6\temp_ascii[79:0] [79]
   810/1062: $6\temp_ascii[79:0] [68]
   811/1062: $6\temp_ascii[79:0] [66]
   812/1062: $6\temp_ascii[79:0] [64]
   813/1062: $6\temp_ascii[79:0] [62]
   814/1062: $6\temp_ascii[79:0] [60]
   815/1062: $6\temp_ascii[79:0] [58]
   816/1062: $6\temp_ascii[79:0] [56]
   817/1062: $6\temp_ascii[79:0] [54]
   818/1062: $6\temp_ascii[79:0] [52]
   819/1062: $6\temp_ascii[79:0] [50]
   820/1062: $6\temp_ascii[79:0] [48]
   821/1062: $6\temp_ascii[79:0] [46]
   822/1062: $6\temp_ascii[79:0] [44]
   823/1062: $6\temp_ascii[79:0] [42]
   824/1062: $6\temp_ascii[79:0] [40]
   825/1062: $6\temp_ascii[79:0] [38]
   826/1062: $6\temp_ascii[79:0] [36]
   827/1062: $6\temp_ascii[79:0] [34]
   828/1062: $6\temp_ascii[79:0] [32]
   829/1062: $6\temp_ascii[79:0] [30]
   830/1062: $6\temp_ascii[79:0] [28]
   831/1062: $6\temp_ascii[79:0] [26]
   832/1062: $6\temp_ascii[79:0] [24]
   833/1062: $6\temp_ascii[79:0] [22]
   834/1062: $6\temp_ascii[79:0] [20]
   835/1062: $6\temp_ascii[79:0] [18]
   836/1062: $6\temp_ascii[79:0] [16]
   837/1062: $6\temp_ascii[79:0] [14]
   838/1062: $6\temp_ascii[79:0] [12]
   839/1062: $6\temp_ascii[79:0] [10]
   840/1062: $6\temp_ascii[79:0] [8]
   841/1062: $6\temp_ascii[79:0] [6]
   842/1062: $6\temp_ascii[79:0] [4]
   843/1062: $6\temp_ascii[79:0] [2]
   844/1062: $6\temp_ascii[79:0] [0]
   845/1062: $6\temp_ascii[79:0] [78]
   846/1062: $6\temp_ascii[79:0] [75]
   847/1062: $6\temp_ascii[79:0] [73]
   848/1062: $6\temp_ascii[79:0] [71]
   849/1062: $6\temp_ascii[79:0] [67]
   850/1062: $6\temp_ascii[79:0] [63]
   851/1062: $6\temp_ascii[79:0] [61]
   852/1062: $6\temp_ascii[79:0] [57]
   853/1062: $6\temp_ascii[79:0] [53]
   854/1062: $6\temp_ascii[79:0] [49]
   855/1062: $6\temp_ascii[79:0] [45]
   856/1062: $6\temp_ascii[79:0] [41]
   857/1062: $6\temp_ascii[79:0] [37]
   858/1062: $6\temp_ascii[79:0] [33]
   859/1062: $6\temp_ascii[79:0] [29]
   860/1062: $6\temp_ascii[79:0] [25]
   861/1062: $6\temp_ascii[79:0] [21]
   862/1062: $6\temp_ascii[79:0] [17]
   863/1062: $6\temp_ascii[79:0] [13]
   864/1062: $6\temp_ascii[79:0] [9]
   865/1062: $6\temp_ascii[79:0] [5]
   866/1062: $6\temp_ascii[79:0] [1]
   867/1062: $6\temp_ascii[79:0] [76]
   868/1062: $6\temp_ascii[79:0] [72]
   869/1062: $6\temp_ascii[79:0] [65]
   870/1062: $6\temp_ascii[79:0] [59]
   871/1062: $6\temp_ascii[79:0] [51]
   872/1062: $6\temp_ascii[79:0] [43]
   873/1062: $6\temp_ascii[79:0] [35]
   874/1062: $6\temp_ascii[79:0] [27]
   875/1062: $6\temp_ascii[79:0] [77]
   876/1062: $6\temp_ascii[79:0] [19]
   877/1062: $6\temp_ascii[79:0] [69]
   878/1062: $6\temp_ascii[79:0] [11]
   879/1062: $6\temp_ascii[79:0] [55]
   880/1062: $6\temp_ascii[79:0] [3]
   881/1062: $6\temp_ascii[79:0] [39]
   882/1062: $6\temp_ascii[79:0] [70]
   883/1062: $6\temp_ascii[79:0] [23]
   884/1062: $6\temp_ascii[79:0] [31]
   885/1062: $6\temp_ascii[79:0] [74]
   886/1062: $6\temp_ascii[79:0] [47]
   887/1062: $6\temp_ascii[79:0] [15]
   888/1062: $6\temp_ascii[79:0] [7]
   889/1062: $3\i[31:0]
   890/1062: $5\temp_ascii[79:0]
   891/1062: $4\temp_ascii[79:0] [79]
   892/1062: $4\temp_ascii[79:0] [68]
   893/1062: $4\temp_ascii[79:0] [66]
   894/1062: $4\temp_ascii[79:0] [64]
   895/1062: $4\temp_ascii[79:0] [62]
   896/1062: $4\temp_ascii[79:0] [60]
   897/1062: $4\temp_ascii[79:0] [58]
   898/1062: $4\temp_ascii[79:0] [56]
   899/1062: $4\temp_ascii[79:0] [54]
   900/1062: $4\temp_ascii[79:0] [52]
   901/1062: $4\temp_ascii[79:0] [50]
   902/1062: $4\temp_ascii[79:0] [48]
   903/1062: $4\temp_ascii[79:0] [46]
   904/1062: $4\temp_ascii[79:0] [44]
   905/1062: $4\temp_ascii[79:0] [42]
   906/1062: $4\temp_ascii[79:0] [40]
   907/1062: $4\temp_ascii[79:0] [38]
   908/1062: $4\temp_ascii[79:0] [36]
   909/1062: $4\temp_ascii[79:0] [34]
   910/1062: $4\temp_ascii[79:0] [32]
   911/1062: $4\temp_ascii[79:0] [30]
   912/1062: $4\temp_ascii[79:0] [28]
   913/1062: $4\temp_ascii[79:0] [26]
   914/1062: $4\temp_ascii[79:0] [24]
   915/1062: $4\temp_ascii[79:0] [22]
   916/1062: $4\temp_ascii[79:0] [20]
   917/1062: $4\temp_ascii[79:0] [18]
   918/1062: $4\temp_ascii[79:0] [16]
   919/1062: $4\temp_ascii[79:0] [14]
   920/1062: $4\temp_ascii[79:0] [12]
   921/1062: $4\temp_ascii[79:0] [10]
   922/1062: $4\temp_ascii[79:0] [8]
   923/1062: $4\temp_ascii[79:0] [6]
   924/1062: $4\temp_ascii[79:0] [4]
   925/1062: $4\temp_ascii[79:0] [2]
   926/1062: $4\temp_ascii[79:0] [0]
   927/1062: $4\temp_ascii[79:0] [78]
   928/1062: $4\temp_ascii[79:0] [75]
   929/1062: $4\temp_ascii[79:0] [73]
   930/1062: $4\temp_ascii[79:0] [71]
   931/1062: $4\temp_ascii[79:0] [67]
   932/1062: $4\temp_ascii[79:0] [63]
   933/1062: $4\temp_ascii[79:0] [61]
   934/1062: $4\temp_ascii[79:0] [57]
   935/1062: $4\temp_ascii[79:0] [53]
   936/1062: $4\temp_ascii[79:0] [49]
   937/1062: $4\temp_ascii[79:0] [45]
   938/1062: $4\temp_ascii[79:0] [41]
   939/1062: $4\temp_ascii[79:0] [37]
   940/1062: $4\temp_ascii[79:0] [33]
   941/1062: $4\temp_ascii[79:0] [29]
   942/1062: $4\temp_ascii[79:0] [25]
   943/1062: $4\temp_ascii[79:0] [21]
   944/1062: $4\temp_ascii[79:0] [17]
   945/1062: $4\temp_ascii[79:0] [13]
   946/1062: $4\temp_ascii[79:0] [9]
   947/1062: $4\temp_ascii[79:0] [5]
   948/1062: $4\temp_ascii[79:0] [1]
   949/1062: $4\temp_ascii[79:0] [76]
   950/1062: $4\temp_ascii[79:0] [72]
   951/1062: $4\temp_ascii[79:0] [65]
   952/1062: $4\temp_ascii[79:0] [59]
   953/1062: $4\temp_ascii[79:0] [51]
   954/1062: $4\temp_ascii[79:0] [43]
   955/1062: $4\temp_ascii[79:0] [35]
   956/1062: $4\temp_ascii[79:0] [27]
   957/1062: $4\temp_ascii[79:0] [77]
   958/1062: $4\temp_ascii[79:0] [19]
   959/1062: $4\temp_ascii[79:0] [69]
   960/1062: $4\temp_ascii[79:0] [11]
   961/1062: $4\temp_ascii[79:0] [55]
   962/1062: $4\temp_ascii[79:0] [3]
   963/1062: $4\temp_ascii[79:0] [39]
   964/1062: $4\temp_ascii[79:0] [70]
   965/1062: $4\temp_ascii[79:0] [23]
   966/1062: $4\temp_ascii[79:0] [31]
   967/1062: $4\temp_ascii[79:0] [74]
   968/1062: $4\temp_ascii[79:0] [47]
   969/1062: $4\temp_ascii[79:0] [15]
   970/1062: $4\temp_ascii[79:0] [7]
   971/1062: $2\i[31:0]
   972/1062: $3\temp_ascii[79:0]
   973/1062: $1\digits[4][3:0]
   974/1062: $1\digits[3][3:0]
   975/1062: $1\digits[2][3:0]
   976/1062: $1\digits[1][3:0]
   977/1062: $1\digits[0][3:0]
   978/1062: $1\k[31:0]
   979/1062: $1\j[31:0]
   980/1062: $1\int_copy[15:0]
   981/1062: $2\temp_ascii[79:0] [79]
   982/1062: $2\temp_ascii[79:0] [68]
   983/1062: $2\temp_ascii[79:0] [66]
   984/1062: $2\temp_ascii[79:0] [64]
   985/1062: $2\temp_ascii[79:0] [62]
   986/1062: $2\temp_ascii[79:0] [60]
   987/1062: $2\temp_ascii[79:0] [58]
   988/1062: $2\temp_ascii[79:0] [56]
   989/1062: $2\temp_ascii[79:0] [54]
   990/1062: $2\temp_ascii[79:0] [52]
   991/1062: $2\temp_ascii[79:0] [50]
   992/1062: $2\temp_ascii[79:0] [48]
   993/1062: $2\temp_ascii[79:0] [46]
   994/1062: $2\temp_ascii[79:0] [44]
   995/1062: $2\temp_ascii[79:0] [42]
   996/1062: $2\temp_ascii[79:0] [40]
   997/1062: $2\temp_ascii[79:0] [38]
   998/1062: $2\temp_ascii[79:0] [36]
   999/1062: $2\temp_ascii[79:0] [34]
  1000/1062: $2\temp_ascii[79:0] [32]
  1001/1062: $2\temp_ascii[79:0] [30]
  1002/1062: $2\temp_ascii[79:0] [28]
  1003/1062: $2\temp_ascii[79:0] [26]
  1004/1062: $2\temp_ascii[79:0] [24]
  1005/1062: $2\temp_ascii[79:0] [22]
  1006/1062: $2\temp_ascii[79:0] [20]
  1007/1062: $2\temp_ascii[79:0] [18]
  1008/1062: $2\temp_ascii[79:0] [16]
  1009/1062: $2\temp_ascii[79:0] [14]
  1010/1062: $2\temp_ascii[79:0] [12]
  1011/1062: $2\temp_ascii[79:0] [10]
  1012/1062: $2\temp_ascii[79:0] [8]
  1013/1062: $2\temp_ascii[79:0] [6]
  1014/1062: $2\temp_ascii[79:0] [4]
  1015/1062: $2\temp_ascii[79:0] [2]
  1016/1062: $2\temp_ascii[79:0] [0]
  1017/1062: $2\temp_ascii[79:0] [78]
  1018/1062: $2\temp_ascii[79:0] [75]
  1019/1062: $2\temp_ascii[79:0] [73]
  1020/1062: $2\temp_ascii[79:0] [71]
  1021/1062: $2\temp_ascii[79:0] [67]
  1022/1062: $2\temp_ascii[79:0] [63]
  1023/1062: $2\temp_ascii[79:0] [61]
  1024/1062: $2\temp_ascii[79:0] [57]
  1025/1062: $2\temp_ascii[79:0] [53]
  1026/1062: $2\temp_ascii[79:0] [49]
  1027/1062: $2\temp_ascii[79:0] [45]
  1028/1062: $2\temp_ascii[79:0] [41]
  1029/1062: $2\temp_ascii[79:0] [37]
  1030/1062: $2\temp_ascii[79:0] [33]
  1031/1062: $2\temp_ascii[79:0] [29]
  1032/1062: $2\temp_ascii[79:0] [25]
  1033/1062: $2\temp_ascii[79:0] [21]
  1034/1062: $2\temp_ascii[79:0] [17]
  1035/1062: $2\temp_ascii[79:0] [13]
  1036/1062: $2\temp_ascii[79:0] [9]
  1037/1062: $2\temp_ascii[79:0] [5]
  1038/1062: $2\temp_ascii[79:0] [1]
  1039/1062: $2\temp_ascii[79:0] [76]
  1040/1062: $2\temp_ascii[79:0] [72]
  1041/1062: $2\temp_ascii[79:0] [65]
  1042/1062: $2\temp_ascii[79:0] [59]
  1043/1062: $2\temp_ascii[79:0] [51]
  1044/1062: $2\temp_ascii[79:0] [43]
  1045/1062: $2\temp_ascii[79:0] [35]
  1046/1062: $2\temp_ascii[79:0] [27]
  1047/1062: $2\temp_ascii[79:0] [77]
  1048/1062: $2\temp_ascii[79:0] [19]
  1049/1062: $2\temp_ascii[79:0] [69]
  1050/1062: $2\temp_ascii[79:0] [11]
  1051/1062: $2\temp_ascii[79:0] [55]
  1052/1062: $2\temp_ascii[79:0] [3]
  1053/1062: $2\temp_ascii[79:0] [39]
  1054/1062: $2\temp_ascii[79:0] [70]
  1055/1062: $2\temp_ascii[79:0] [23]
  1056/1062: $2\temp_ascii[79:0] [31]
  1057/1062: $2\temp_ascii[79:0] [74]
  1058/1062: $2\temp_ascii[79:0] [47]
  1059/1062: $2\temp_ascii[79:0] [15]
  1060/1062: $2\temp_ascii[79:0] [7]
  1061/1062: $1\i[31:0]
  1062/1062: $1\temp_ascii[79:0]

5.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\state' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\i' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\value' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\sign' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\frac_digits' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\int_digits' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\int_accum' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\frac_accum' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\result' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
No latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\current' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
Latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\j' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783': $auto$proc_dlatch.cc:417:proc_dlatch$78276
Latch inferred for signal `$paramod\atf\N=64\Q=47\INLEN=10.\frac_scale' from process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783': $auto$proc_dlatch.cc:417:proc_dlatch$78279
No latch inferred for signal `$paramod\multiplier\Q=47\N=64.\retVal' from process `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:510$6764'.
Latch inferred for signal `$paramod\multiplier\Q=47\N=64.\ovr' from process `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:510$6764': $auto$proc_dlatch.cc:417:proc_dlatch$78290
No latch inferred for signal `$paramod\multiplier\Q=47\N=64.\ovr' from process `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:499$6759'.
No latch inferred for signal `$paramod\multiplier\Q=47\N=64.\result' from process `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:499$6759'.
No latch inferred for signal `\fixedCompare.\result' from process `\fixedCompare.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:608$3774'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\i' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\ascii_array' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\sign' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\abs' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\int_part' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\frac_part' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\frac_scaled' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\temp_ascii' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\m' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
No latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\frac_digits' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
Latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\int_copy' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473': $auto$proc_dlatch.cc:417:proc_dlatch$78299
Latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\j' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473': $auto$proc_dlatch.cc:417:proc_dlatch$78302
Latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\k' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473': $auto$proc_dlatch.cc:417:proc_dlatch$78305
Latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\digits[0]' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473': $auto$proc_dlatch.cc:417:proc_dlatch$78308
Latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\digits[1]' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473': $auto$proc_dlatch.cc:417:proc_dlatch$78311
Latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\digits[2]' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473': $auto$proc_dlatch.cc:417:proc_dlatch$78314
Latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\digits[3]' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473': $auto$proc_dlatch.cc:417:proc_dlatch$78317
Latch inferred for signal `$paramod\fta\N=64\Q=47\OUTLEN=10.\digits[4]' from process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473': $auto$proc_dlatch.cc:417:proc_dlatch$78320

5.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MULT.\Cmult' using process `\MULT.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$3840'.
  created direct connection (no actual register cell created).
Creating register for signal `\Q_FRAG.\QZ' using process `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$3822'.
Warning: Complex async reset for dff `\QZ'.
  created $dffsr cell `$procdff$78333' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\main.\count' using process `\main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
  created $dff cell `$procdff$78334' with positive edge clock.
Creating register for signal `\main.\char_idx' using process `\main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
  created $dff cell `$procdff$78335' with positive edge clock.
Creating register for signal `\main.\lcd_state' using process `\main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
  created $dff cell `$procdff$78336' with positive edge clock.
Creating register for signal `\main.\nibble' using process `\main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
  created $dff cell `$procdff$78337' with positive edge clock.
Creating register for signal `\main.\en' using process `\main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
  created $dff cell `$procdff$78338' with positive edge clock.
Creating register for signal `\main.\rs' using process `\main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
  created $dff cell `$procdff$78339' with positive edge clock.
Creating register for signal `\main.\data' using process `\main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
  created $dff cell `$procdff$78340' with positive edge clock.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\display' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78341' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\val1_out' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78342' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\val2_out' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78343' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\done' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78344' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\state' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78345' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\ascii_num1' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78346' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\ascii_num2' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78347' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\idx_num1' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78348' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\idx_num2' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78349' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\op' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78350' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\result_reg' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78351' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\div_start' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78352' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\sin_start' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78353' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\cos_start' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78354' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\tan_start' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78355' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\exp_start' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78356' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\sin_rst' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78357' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\cos_rst' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78358' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\tan_rst' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78359' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\exp_rst' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78360' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7226' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78361' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:138$7227' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78362' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7228' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78363' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:139$7229' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78364' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7230' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78365' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:140$7231' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78366' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7232' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78367' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:141$7233' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78368' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7234' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78369' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:142$7235' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78370' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7236' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78371' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:143$7237' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78372' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7238' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78373' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:144$7239' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78374' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7240' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78375' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:145$7241' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78376' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7242' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78377' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:146$7243' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78378' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7244' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78379' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:147$7245' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78380' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7246' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78381' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:148$7247' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78382' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7248' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78383' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:170$7249' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78384' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7250' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78385' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:171$7251' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78386' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7252' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78387' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:172$7253' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78388' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7254' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78389' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:173$7255' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78390' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7256' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78391' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:174$7257' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78392' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7258' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78393' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:175$7259' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78394' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7260' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78395' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:176$7261' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78396' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7262' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78397' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:177$7263' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78398' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7264' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78399' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:178$7265' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78400' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7266' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78401' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:179$7267' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78402' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7268' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78403' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:180$7269' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78404' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7270' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78405' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:248$7271' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78406' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7272' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78407' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:249$7273' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78408' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7274' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78409' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:250$7275' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78410' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7276' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78411' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:251$7277' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78412' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7278' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78413' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:252$7279' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78414' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7280' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78415' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:253$7281' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78416' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7282' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78417' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:254$7283' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78418' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7284' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78419' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:255$7285' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78420' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7286' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78421' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:256$7287' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78422' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7288' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78423' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:257$7289' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78424' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7290' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78425' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:258$7291' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78426' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$lookahead\ascii_num1$7335' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78427' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.$lookahead\ascii_num2$7336' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
  created $adff cell `$procdff$78428' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b0_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78429' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b1_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78430' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b2_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78431' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b3_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78432' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b4_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78433' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b5_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78434' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b6_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78435' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b7_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78436' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b8_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78437' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\b9_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78438' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\benter_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78439' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\bdecim_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78440' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\bplus_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78441' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\bminus_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78442' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\bdiv_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78443' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\bmult_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78444' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\bsin_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78445' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\bcos_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78446' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\btan_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78447' with positive edge clock and positive level reset.
Creating register for signal `$paramod\parser\OUTLEN=10\N=64\Q=47.\bexp_prev' using process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
  created $adff cell `$procdff$78448' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.\done' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78449' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.\quotient' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78450' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.\overflow' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78451' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.\sign' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78452' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.\working_quotient' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78453' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.\working_dividend' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78454' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.\working_divisor' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78455' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.\count' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78456' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.$bitselwrite$mask$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6726' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78457' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.$bitselwrite$data$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:578$6727' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78458' with positive edge clock and positive level reset.
Creating register for signal `$paramod\divider\Q=47\N=64.$lookahead\working_quotient$6728' using process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
  created $adff cell `$procdff$78459' with positive edge clock and positive level reset.
Creating register for signal `$paramod\fsinFixed\N=64\Q=47.\done' using process `$paramod\fsinFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:662$6722'.
  created $dff cell `$procdff$78460' with positive edge clock.
Creating register for signal `$paramod\fsinFixed\N=64\Q=47.\i' using process `$paramod\fsinFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:662$6722'.
  created $dff cell `$procdff$78461' with positive edge clock.
Creating register for signal `$paramod\fsinFixed\N=64\Q=47.\y' using process `$paramod\fsinFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:662$6722'.
  created $dff cell `$procdff$78462' with positive edge clock.
Creating register for signal `$paramod\fsinFixed\N=64\Q=47.\yp' using process `$paramod\fsinFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:662$6722'.
  created $dff cell `$procdff$78463' with positive edge clock.
Creating register for signal `$paramod\fsinFixed\N=64\Q=47.\ypp' using process `$paramod\fsinFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:662$6722'.
  created $dff cell `$procdff$78464' with positive edge clock.
Creating register for signal `$paramod\fcosFixed\N=64\Q=47.\done' using process `$paramod\fcosFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:731$6717'.
  created $dff cell `$procdff$78465' with positive edge clock.
Creating register for signal `$paramod\fcosFixed\N=64\Q=47.\i' using process `$paramod\fcosFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:731$6717'.
  created $dff cell `$procdff$78466' with positive edge clock.
Creating register for signal `$paramod\fcosFixed\N=64\Q=47.\y' using process `$paramod\fcosFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:731$6717'.
  created $dff cell `$procdff$78467' with positive edge clock.
Creating register for signal `$paramod\fcosFixed\N=64\Q=47.\yp' using process `$paramod\fcosFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:731$6717'.
  created $dff cell `$procdff$78468' with positive edge clock.
Creating register for signal `$paramod\fcosFixed\N=64\Q=47.\ypp' using process `$paramod\fcosFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:731$6717'.
  created $dff cell `$procdff$78469' with positive edge clock.
Creating register for signal `$paramod\ftanFixed\N=64\Q=47.\done' using process `$paramod\ftanFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:810$6711'.
  created $dff cell `$procdff$78470' with positive edge clock.
Creating register for signal `$paramod\ftanFixed\N=64\Q=47.\i' using process `$paramod\ftanFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:810$6711'.
  created $dff cell `$procdff$78471' with positive edge clock.
Creating register for signal `$paramod\ftanFixed\N=64\Q=47.\y' using process `$paramod\ftanFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:810$6711'.
  created $dff cell `$procdff$78472' with positive edge clock.
Creating register for signal `$paramod\ftanFixed\N=64\Q=47.\yp' using process `$paramod\ftanFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:810$6711'.
  created $dff cell `$procdff$78473' with positive edge clock.
Creating register for signal `$paramod\fexpFixed\N=64\Q=47.\done' using process `$paramod\fexpFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:870$6708'.
  created $dff cell `$procdff$78474' with positive edge clock.
Creating register for signal `$paramod\fexpFixed\N=64\Q=47.\i' using process `$paramod\fexpFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:870$6708'.
  created $dff cell `$procdff$78475' with positive edge clock.
Creating register for signal `$paramod\fexpFixed\N=64\Q=47.\y' using process `$paramod\fexpFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:870$6708'.
  created $dff cell `$procdff$78476' with positive edge clock.
Creating register for signal `$paramod\fexpFixed\N=64\Q=47.\yp' using process `$paramod\fexpFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:870$6708'.
  created $dff cell `$procdff$78477' with positive edge clock.

5.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\MULT.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$3840'.
Removing empty process `MULT.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$3840'.
Removing empty process `Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$3823'.
Found and cleaned up 1 empty switch in `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$3822'.
Removing empty process `Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$3822'.
Found and cleaned up 6 empty switches in `\main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
Removing empty process `main.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64$3794'.
Found and cleaned up 62 empty switches in `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
Removing empty process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:122$7337'.
Removing empty process `$paramod\parser\OUTLEN=10\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:85$7294'.
Found and cleaned up 88 empty switches in `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
Removing empty process `$paramod\atf\N=64\Q=47\INLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:408$9783'.
Found and cleaned up 1 empty switch in `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:510$6764'.
Removing empty process `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:510$6764'.
Found and cleaned up 1 empty switch in `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:499$6759'.
Removing empty process `$paramod\multiplier\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:499$6759'.
Removing empty process `fixedCompare.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:608$3774'.
Found and cleaned up 5 empty switches in `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
Removing empty process `$paramod\divider\Q=47\N=64.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:546$6729'.
Found and cleaned up 3 empty switches in `$paramod\fsinFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:662$6722'.
Removing empty process `$paramod\fsinFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:662$6722'.
Found and cleaned up 3 empty switches in `$paramod\fcosFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:731$6717'.
Removing empty process `$paramod\fcosFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:731$6717'.
Found and cleaned up 3 empty switches in `$paramod\ftanFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:810$6711'.
Removing empty process `$paramod\ftanFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:810$6711'.
Found and cleaned up 3 empty switches in `$paramod\fexpFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:870$6708'.
Removing empty process `$paramod\fexpFixed\N=64\Q=47.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:870$6708'.
Found and cleaned up 20 empty switches in `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
Removing empty process `$paramod\fta\N=64\Q=47\OUTLEN=10.$proc$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:336$8473'.
Cleaned up 200 empty switches.

5.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\parser\OUTLEN=10\N=64\Q=47.
Deleting now unused module $paramod\atf\N=64\Q=47\INLEN=10.
Deleting now unused module $paramod\adder\Q=47\N=64.
Deleting now unused module $paramod\multiplier\Q=47\N=64.
Deleting now unused module fixedCompare.
Deleting now unused module $paramod\divider\Q=47\N=64.
Deleting now unused module $paramod\fsinFixed\N=64\Q=47.
Deleting now unused module $paramod\fcosFixed\N=64\Q=47.
Deleting now unused module $paramod\ftanFixed\N=64\Q=47.
Deleting now unused module $paramod\fexpFixed\N=64\Q=47.
Deleting now unused module $paramod\fta\N=64\Q=47\OUTLEN=10.
<suppressed ~33 debug messages>

5.6. Executing TRIBUF pass.

5.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.
<suppressed ~3922 debug messages>

5.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 58913 unused cells and 71843 unused wires.
<suppressed ~59335 debug messages>

5.9. Executing DEMINOUT pass (demote inout ports to input or output).

5.10. Executing OPT pass (performing simple optimizations).

5.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

5.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

5.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 47 unused wires.
<suppressed ~35 debug messages>

5.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.10.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
    New ctrl vector for $pmux cell $procmux$10153: { $procmux$10084_CMP $auto$opt_reduce.cc:134:opt_mux$78479 $procmux$10127_CMP }
  Optimizing cells in module \main.
Performed a total of 1 changes.

5.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

5.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.10.16. Rerunning OPT passes. (Maybe there is more to do..)

5.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

5.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

5.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.10.23. Finished OPT passes. (There is nothing left to do.)

5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.13. Executing CHECK pass (checking for obvious problems).
checking module main..
Warning: Wire main.\curr_char [3] is used but has no driver.
Warning: Wire main.\curr_char [2] is used but has no driver.
Warning: Wire main.\curr_char [1] is used but has no driver.
Warning: Wire main.\curr_char [0] is used but has no driver.
Warning: Wire main.\curr_char [7] is used but has no driver.
Warning: Wire main.\curr_char [6] is used but has no driver.
Warning: Wire main.\curr_char [5] is used but has no driver.
Warning: Wire main.\curr_char [4] is used but has no driver.
found and reported 8 problems.

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.14.9. Finished OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from mux cell main.$procmux$10129 ($mux).
Removed top 1 bits (of 4) from port B of cell main.$procmux$10127_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell main.$procmux$10123_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell main.$procmux$10118_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell main.$procmux$10104_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell main.$procmux$10084_CMP0 ($eq).
Removed top 27 bits (of 32) from port B of cell main.$lt$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:89$3796 ($lt).
Removed top 21 bits (of 32) from port B of cell main.$lt$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:112$3801 ($lt).
Removed top 31 bits (of 32) from port B of cell main.$add$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:112$3802 ($add).
Removed top 16 bits (of 32) from port Y of cell main.$add$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:112$3802 ($add).
Removed top 16 bits (of 32) from wire main.$add$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:112$3802_Y.
Removed top 1 bits (of 4) from wire main.$procmux$10129_Y.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing PMUXTREE pass.

5.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 6 unused cells and 11 unused wires.
<suppressed ~7 debug messages>

5.19. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module main:
  creating $macc model for $add$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:112$3802 ($add).
  creating $alu model for $macc $add$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:112$3802.
  creating $alu model for $lt$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:112$3801 ($lt): new $alu
  creating $alu model for $lt$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:89$3796 ($lt): new $alu
  creating $alu cell for $lt$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:89$3796: $auto$alumacc.cc:485:replace_alu$78524
  creating $alu cell for $lt$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:112$3801: $auto$alumacc.cc:485:replace_alu$78535
  creating $alu cell for $add$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:112$3802: $auto$alumacc.cc:485:replace_alu$78546
  created 3 $alu and 0 $macc cells.

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.
<suppressed ~7 debug messages>

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

5.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.20.9. Rerunning OPT passes. (Maybe there is more to do..)

5.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

5.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

5.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.20.16. Finished OPT passes. (There is nothing left to do.)

5.21. Executing FSM pass (extract and optimize FSM).

5.21.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking main.data as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register main.lcd_state.

5.21.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\lcd_state' from module `\main'.
  found $dff cell for state register: $procdff$78336
  root of input selection tree: $0\lcd_state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $auto$rtlil.cc:1944:ReduceOr$78507
  found ctrl input: $auto$rtlil.cc:1971:Or$78503
  found ctrl input: $procmux$10140_CMP
  found state code: 4'0001
  found ctrl input: $procmux$10104_CMP
  found state code: 4'0010
  found ctrl input: $auto$rtlil.cc:1971:Or$78532
  found state code: 4'0011
  found ctrl input: $procmux$10123_CMP
  found ctrl input: $procmux$10127_CMP
  found ctrl input: \nibble
  found state code: 4'0100
  found ctrl input: $auto$rtlil.cc:1971:Or$78543
  found state code: 4'0101
  found state code: 4'0000
  found ctrl output: $procmux$10140_CMP
  found ctrl output: $procmux$10127_CMP
  found ctrl output: $procmux$10123_CMP
  found ctrl output: $procmux$10118_CMP
  found ctrl output: $procmux$10104_CMP
  found ctrl output: $procmux$10084_CMP
  ctrl inputs: { $auto$rtlil.cc:1971:Or$78503 $auto$rtlil.cc:1971:Or$78543 \nibble $auto$rtlil.cc:1944:ReduceOr$78507 $auto$rtlil.cc:1971:Or$78532 \rst }
  ctrl outputs: { $0\lcd_state[3:0] $procmux$10084_CMP $procmux$10104_CMP $procmux$10118_CMP $procmux$10123_CMP $procmux$10127_CMP $procmux$10140_CMP }
  transition:     4'0000 6'-----0 ->     4'0001 10'0001000001
  transition:     4'0000 6'-----1 ->     4'0000 10'0000000001
  transition:     4'0100 6'-0---0 ->     4'0100 10'0100000010
  transition:     4'0100 6'-1---0 ->     4'0101 10'0101000010
  transition:     4'0100 6'-----1 ->     4'0000 10'0000000010
  transition:     4'0010 6'----00 ->     4'0010 10'0010010000
  transition:     4'0010 6'----10 ->     4'0011 10'0011010000
  transition:     4'0010 6'-----1 ->     4'0000 10'0000010000
  transition:     4'0001 6'-----0 ->     4'0010 10'0010100000
  transition:     4'0001 6'-----1 ->     4'0000 10'0000100000
  transition:     4'0101 6'-----0 ->     4'0000 10'0000000100
  transition:     4'0101 6'-----1 ->     4'0000 10'0000000100
  transition:     4'0011 6'----00 ->     4'0011 10'0011001000
  transition:     4'0011 6'--0-10 ->     4'0001 10'0001001000
  transition:     4'0011 6'--1-10 ->     4'0100 10'0100001000
  transition:     4'0011 6'-----1 ->     4'0000 10'0000001000

5.21.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\lcd_state$78549' from module `\main'.
  Merging pattern 6'-----0 and 6'-----1 from group (4 0 10'0000000100).
  Merging pattern 6'-----1 and 6'-----0 from group (4 0 10'0000000100).
  Removing unused input signal $auto$rtlil.cc:1971:Or$78503.
  Removing unused input signal $auto$rtlil.cc:1944:ReduceOr$78507.

5.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 20 unused cells and 20 unused wires.
<suppressed ~21 debug messages>

5.21.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\lcd_state$78549' from module `\main'.
  Removing unused output signal $procmux$10140_CMP.
  Removing unused output signal $procmux$10123_CMP.
  Removing unused output signal $0\lcd_state[3:0] [0].
  Removing unused output signal $0\lcd_state[3:0] [1].
  Removing unused output signal $0\lcd_state[3:0] [2].
  Removing unused output signal $0\lcd_state[3:0] [3].

5.21.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\lcd_state$78549' from module `\main' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----1
  0100 -> ----1-
  0010 -> ---1--
  0001 -> --1---
  0101 -> -1----
  0011 -> 1-----

5.21.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\lcd_state$78549' from module `main':
-------------------------------------

  Information on FSM $fsm$\lcd_state$78549 (\lcd_state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       6

  Input signals:
    0: \rst
    1: $auto$rtlil.cc:1971:Or$78532
    2: \nibble
    3: $auto$rtlil.cc:1971:Or$78543

  Output signals:
    0: $procmux$10127_CMP
    1: $procmux$10118_CMP
    2: $procmux$10104_CMP
    3: $procmux$10084_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---1   ->     0 4'0000
      1:     0 4'---0   ->     3 4'0000
      2:     1 4'---1   ->     0 4'0001
      3:     1 4'0--0   ->     1 4'0001
      4:     1 4'1--0   ->     4 4'0001
      5:     2 4'---1   ->     0 4'0100
      6:     2 4'--00   ->     2 4'0100
      7:     2 4'--10   ->     5 4'0100
      8:     3 4'---1   ->     0 4'1000
      9:     3 4'---0   ->     2 4'1000
     10:     4 4'----   ->     0 4'0000
     11:     5 4'---1   ->     0 4'0010
     12:     5 4'-110   ->     1 4'0010
     13:     5 4'-010   ->     3 4'0010
     14:     5 4'--00   ->     5 4'0010

-------------------------------------

5.21.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\lcd_state$78549' from module `\main'.

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.
<suppressed ~6 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing MEMORY pass.

5.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.23.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

5.23.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.23.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.23.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.23.6. Executing MEMORY_COLLECT pass (generating $mem cells).

5.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.25. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

5.26. Executing PP3_BRAMINIT pass.
cell type $auto$alumacc.cc:485:replace_alu$78524
cell type $auto$alumacc.cc:485:replace_alu$78535
cell type $auto$alumacc.cc:485:replace_alu$78546
cell type $auto$alumacc.cc:67:get_gt$78531
cell type $auto$alumacc.cc:67:get_gt$78542
cell type $auto$alumacc.cc:75:get_eq$78529
cell type $auto$alumacc.cc:75:get_eq$78540
cell type $auto$alumacc.cc:89:get_cf$78527
cell type $auto$alumacc.cc:89:get_cf$78538
cell type $auto$fsm_map.cc:121:implement_pattern_cache$78567
cell type $auto$fsm_map.cc:121:implement_pattern_cache$78571
cell type $auto$fsm_map.cc:121:implement_pattern_cache$78576
cell type $auto$fsm_map.cc:121:implement_pattern_cache$78580
cell type $auto$fsm_map.cc:121:implement_pattern_cache$78585
cell type $auto$fsm_map.cc:121:implement_pattern_cache$78589
cell type $auto$fsm_map.cc:121:implement_pattern_cache$78594
cell type $auto$fsm_map.cc:121:implement_pattern_cache$78598
cell type $auto$fsm_map.cc:121:implement_pattern_cache$78602
cell type $auto$fsm_map.cc:144:implement_pattern_cache$78563
cell type $auto$fsm_map.cc:144:implement_pattern_cache$78572
cell type $auto$fsm_map.cc:144:implement_pattern_cache$78581
cell type $auto$fsm_map.cc:144:implement_pattern_cache$78590
cell type $auto$fsm_map.cc:144:implement_pattern_cache$78603
cell type $auto$fsm_map.cc:172:map_fsm$78558
cell type $auto$fsm_map.cc:77:implement_pattern_cache$78565
cell type $auto$fsm_map.cc:77:implement_pattern_cache$78569
cell type $auto$fsm_map.cc:77:implement_pattern_cache$78583
cell type $auto$fsm_map.cc:77:implement_pattern_cache$78587
cell type $auto$fsm_map.cc:77:implement_pattern_cache$78592
cell type $auto$fsm_map.cc:77:implement_pattern_cache$78596
cell type $auto$fsm_map.cc:77:implement_pattern_cache$78600
cell type $auto$opt_reduce.cc:128:opt_mux$78478
cell type $auto$pmuxtree.cc:35:or_generator$78518
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$78486
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$78488
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$78514
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$78516
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$78520
cell type $procdff$78334
cell type $procdff$78337
cell type $procdff$78338
cell type $procdff$78339
cell type $procdff$78340
cell type $procmux$10083
cell type $procmux$10086
cell type $procmux$10092
cell type $procmux$10095
cell type $procmux$10101
cell type $procmux$10107
cell type $procmux$10112
cell type $procmux$10115
cell type $procmux$10117
cell type $procmux$10120
cell type $procmux$10151
cell type $procmux$10156
cell type $procmux$10165
cell type $ternary$/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:82$3795
cell type u_qlal4s3b_cell_macro

5.27. Executing TECHMAP pass (map to technology primitives).

5.27.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB16K'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:21: Warning: Identifier `\VCC' is implicitly declared.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:22: Warning: Identifier `\GND' is implicitly declared.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB8K'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:235: Warning: Identifier `\GND' is implicitly declared.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:236: Warning: Identifier `\VCC' is implicitly declared.
Generating RTLIL representation for module `\RAM_8K_BLK'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:538: Warning: Range [17:0] select out of bounds on signal `\out_reg0': Setting 2 MSB bits to undef.
Generating RTLIL representation for module `\RAM_16K_BLK'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:824: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:998: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 20 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:1249: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Successfully finished Verilog frontend.

5.27.2. Continuing TECHMAP pass.
No more expansions possible.

5.28. Executing OPT pass (performing simple optimizations).

5.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.
<suppressed ~50 debug messages>

5.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.28.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.28.5. Finished fast OPT passes.

5.29. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

5.30. Executing OPT pass (performing simple optimizations).

5.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

5.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

5.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.30.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.30.9. Finished OPT passes. (There is nothing left to do.)

5.31. Executing TECHMAP pass (map to technology primitives).

5.31.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/techmap.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=11\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=16 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~439 debug messages>

5.32. Executing OPT pass (performing simple optimizations).

5.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.
<suppressed ~259 debug messages>

5.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
<suppressed ~228 debug messages>
Removed a total of 76 cells.

5.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 65 unused cells and 239 unused wires.
<suppressed ~66 debug messages>

5.32.5. Finished fast OPT passes.

5.33. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module main..
  Treeifying 113 MUXes:
    Found tree with 6 MUXes at root $0\count[15:0] [0].
    Found tree with 6 MUXes at root $0\count[15:0] [1].
    Found tree with 6 MUXes at root $0\count[15:0] [2].
    Found tree with 6 MUXes at root $0\count[15:0] [3].
    Found tree with 6 MUXes at root $0\count[15:0] [4].
    Found tree with 6 MUXes at root $0\count[15:0] [5].
    Found tree with 6 MUXes at root $0\count[15:0] [6].
    Found tree with 6 MUXes at root $0\count[15:0] [7].
    Found tree with 6 MUXes at root $0\count[15:0] [8].
    Found tree with 6 MUXes at root $0\count[15:0] [9].
    Found tree with 6 MUXes at root $0\count[15:0] [10].
    Found tree with 6 MUXes at root $0\count[15:0] [11].
    Found tree with 6 MUXes at root $0\count[15:0] [12].
    Found tree with 6 MUXes at root $0\count[15:0] [13].
    Found tree with 6 MUXes at root $0\count[15:0] [14].
    Found tree with 6 MUXes at root $0\count[15:0] [15].
    Found tree with 3 MUXes at root $0\nibble[0:0].
    Found tree with 4 MUXes at root $0\en[0:0].
    Found tree with 2 MUXes at root $0\rs[0:0].
    Found tree with 2 MUXes at root $0\data[3:0] [0].
    Found tree with 2 MUXes at root $0\data[3:0] [1].
    Found tree with 2 MUXes at root $0\data[3:0] [2].
    Found tree with 2 MUXes at root $0\data[3:0] [3].
    Finished treeification: Found 23 trees.
  Covering trees:
    Replaced tree at $0\count[15:0] [0]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [1]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [2]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [3]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [4]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [5]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [6]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [7]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [8]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [9]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [10]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [11]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [12]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [13]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [14]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\count[15:0] [15]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\nibble[0:0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\en[0:0]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\rs[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\data[3:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\data[3:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\data[3:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $0\data[3:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 2 decoder MUXes.
<suppressed ~2956 debug messages>

5.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.35. Executing OPT pass (performing simple optimizations).

5.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.35.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

5.35.5. Finished fast OPT passes.

5.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.38. Executing OPT_RMDFF pass (remove dff with constant values).

5.39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.40. Executing OPT pass (performing simple optimizations).

5.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

5.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.40.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.40.9. Finished OPT passes. (There is nothing left to do.)

5.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.42. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Transforming FF to FF+Enable cells in module main:
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$79668 for $0\nibble[0:0] -> \nibble.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$78882.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$79678 for $0\rs[0:0] -> \rs.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$78884.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$79688 for $0\data[3:0] [0] -> \data [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$78885.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$79698 for $0\data[3:0] [1] -> \data [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$78886.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$79708 for $0\data[3:0] [2] -> \data [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$78887.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$79718 for $0\data[3:0] [3] -> \data [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$78888.

5.43. Executing TECHMAP pass (map to technology primitives).

5.43.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

5.43.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~29 debug messages>

5.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.
<suppressed ~27 debug messages>

5.45. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.48. Executing OPT_RMDFF pass (remove dff with constant values).

5.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 118 unused wires.
<suppressed ~1 debug messages>

5.50. Executing OPT pass (performing simple optimizations).

5.50.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.50.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.50.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.50.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

5.50.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

5.50.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.50.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

5.50.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

5.50.9. Finished OPT passes. (There is nothing left to do.)

5.51. Executing TECHMAP pass (map to technology primitives).

5.51.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_latches_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

5.51.2. Continuing TECHMAP pass.
No more expansions possible.

5.52. Executing ABC pass (technology mapping using ABC).

5.52.1. Extracting gate netlist of module `\main' to `<abc-temp-dir>/input.blif'..
Extracted 188 gates and 230 wires to a netlist network with 41 inputs and 61 outputs.

5.52.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.52.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       69
ABC RESULTS:        internal signals:      128
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       61
Removing temp directory.

5.53. Executing TECHMAP pass (map to technology primitives).

5.53.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

5.53.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 0 unused cells and 134 unused wires.

5.54. Executing TECHMAP pass (map to technology primitives).

5.54.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:44: Warning: Identifier `\Valid_mult_w' is implicitly declared.
Successfully finished Verilog frontend.

5.54.2. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.54.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template \$_MUX4_ for cells of type $_MUX4_.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
No more expansions possible.
<suppressed ~346 debug messages>
Removed 0 unused cells and 274 unused wires.

5.55. Executing Quicklogic_EQN pass (calculate equations for luts).

5.56. Updated 69 of LUT* elements with equation.

5.57. Executing AUTONAME pass.
Renamed 1798 objects in module main (35 iterations).
<suppressed ~186 debug messages>

5.58. Executing HIERARCHY pass (managing design hierarchy).

5.58.1. Analyzing design hierarchy..
Top module:  \main

5.58.2. Analyzing design hierarchy..
Top module:  \main
Removed 0 unused modules.

5.59. Printing statistics.

=== main ===

   Number of wires:                171
   Number of wire bits:           2076
   Number of public wires:         171
   Number of public wire bits:    2076
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     LUT2                           33
     LUT3                           29
     LUT4                            7
     dff                            23
     dffe                            6
     mux4x0                         17
     qlal4s3b_cell_macro             1

5.60. Executing CHECK pass (checking for obvious problems).
checking module main..
found and reported 0 problems.

5.61. Executing CLKBUFMAP pass (inserting global clock buffers).
Inserting $_BUF_ on main.clk[0].

5.62. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port main.DATA using outpad.
Mapping port main.LCD_EN using outpad.
Mapping port main.LCD_RS using outpad.
Mapping port main.b0 using inpad.
Mapping port main.b1 using inpad.
Mapping port main.b2 using inpad.
Mapping port main.b3 using inpad.
Mapping port main.b4 using inpad.
Mapping port main.b5 using inpad.
Mapping port main.b6 using inpad.
Mapping port main.b7 using inpad.
Mapping port main.b8 using inpad.
Mapping port main.b9 using inpad.
Mapping port main.bcos using inpad.
Mapping port main.bdecim using inpad.
Mapping port main.bdiv using inpad.
Mapping port main.benter using inpad.
Mapping port main.bexp using inpad.
Mapping port main.bminus using inpad.
Mapping port main.bmult using inpad.
Mapping port main.bplus using inpad.
Mapping port main.bsin using inpad.
Mapping port main.btan using inpad.
Mapping port main.rst using inpad.
Mapping port main.toggle using inpad.

5.63. Executing SPLITNETS pass (splitting up multi-bit signals).

5.64. Executing SETUNDEF pass (replace undef values with defined constants).

5.65. Executing HILOMAP pass (mapping to constant drivers).

5.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 1939 unused wires.
<suppressed ~1910 debug messages>

5.67. Executing CHECK pass (checking for obvious problems).
checking module main..
found and reported 0 problems.

6. Printing statistics.

=== main ===

   Number of wires:                168
   Number of wire bits:            168
   Number of public wires:         168
   Number of public wire bits:     168
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     LUT2                           33
     LUT3                           29
     LUT4                            7
     dff                            23
     dffe                            6
     inpad                          22
     logic_0                         1
     logic_1                         1
     mux4x0                         17
     outpad                          6
     qlal4s3b_cell_macro             1

Loading PCF from '/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/quickfeather.pcf'...
Loading pinmap CSV from '/root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/pinmap_PU64.csv'...
Processing cells...
  type       | net        | pad        | loc      | type     | instance
 ------------+------------+------------+----------+----------+-----------
  outpad     | DATA(4)    | 27         | X10Y32   | BIDIR    | $iopadmap$main.DATA
  outpad     | DATA(5)    |            |          |          | $iopadmap$main.DATA_1
  outpad     | DATA(6)    | 30         | X14Y32   | BIDIR    | $iopadmap$main.DATA_2
  outpad     | DATA(7)    |            |          |          | $iopadmap$main.DATA_3
  outpad     | LCD_EN     | 33         | X20Y32   | BIDIR    | $iopadmap$main.LCD_EN
  outpad     | LCD_RS     | 32         | X18Y32   | BIDIR    | $iopadmap$main.LCD_RS
  inpad      | b0         | 5          | X6Y3     | BIDIR    | $iopadmap$main.b0
  inpad      | b1         | 6          | X8Y3     | BIDIR    | $iopadmap$main.b1
  inpad      | b2         | 2          | X10Y3    | BIDIR    | $iopadmap$main.b2
  inpad      | b3         | 3          | X12Y3    | BIDIR    | $iopadmap$main.b3
  inpad      | b4         | 64         | X14Y3    | BIDIR    | $iopadmap$main.b4
  inpad      | b5         | 62         | X16Y3    | BIDIR    | $iopadmap$main.b5
  inpad      | b6         | 63         | X18Y3    | BIDIR    | $iopadmap$main.b6
  inpad      | b7         | 61         | X20Y3    | BIDIR    | $iopadmap$main.b7
  inpad      | b8         | 60         | X22Y3    | BIDIR    | $iopadmap$main.b8
  inpad      | b9         | 59         | X24Y3    | BIDIR    | $iopadmap$main.b9
  inpad      | bcos       | 40         | X34Y32   | BIDIR    | $iopadmap$main.bcos
  inpad      | bdecim     | 37         | X26Y32   | BIDIR    | $iopadmap$main.bdecim
  inpad      | bdiv       | 54         | X32Y3    | BIDIR    | $iopadmap$main.bdiv
  inpad      | benter     | 36         | X28Y32   | BIDIR    | $iopadmap$main.benter
  inpad      | bexp       | 38         | X30Y32   | BIDIR    | $iopadmap$main.bexp
  inpad      | bminus     | 56         | X28Y3    | BIDIR    | $iopadmap$main.bminus
  inpad      | bmult      | 55         | X30Y3    | BIDIR    | $iopadmap$main.bmult
  inpad      | bplus      | 57         | X26Y3    | BIDIR    | $iopadmap$main.bplus
  inpad      | bsin       | 53         | X34Y3    | BIDIR    | $iopadmap$main.bsin
  inpad      | btan       | 42         | X32Y32   | BIDIR    | $iopadmap$main.btan
  inpad      | rst        | 39         | X24Y32   | BIDIR    | $iopadmap$main.rst
  inpad      | toggle     | 34         | X22Y32   | BIDIR    | $iopadmap$main.toggle

7. Executing Verilog backend.
Dumping module `\main'.

8. Executing TECHMAP pass (map to technology primitives).

8.1. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

8.2. Continuing TECHMAP pass.
Using template logic_0 for cells of type logic_0.
Using template logic_1 for cells of type logic_1.
No more expansions possible.
<suppressed ~2 debug messages>

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Using template $paramod$666d57638572eef64b702648a4829c6da6ea5f7a\inpad for cells of type inpad.
Using template qlal4s3b_cell_macro for cells of type qlal4s3b_cell_macro.
Using template $paramod$c3282e3eab8c3eb4c8b0da8a0e74df208804655b\inpad for cells of type inpad.
Using template $paramod$ef89328d7363dd7125c1eba8428f7d9cbe4f3212\LUT2 for cells of type LUT2.
Using template dff for cells of type dff.
Using template $paramod$a3585111a807d9eb68f35b3cdf72c072f00fd2ee\LUT2 for cells of type LUT2.
Using template $paramod$fe12650b80e312c5bb4db546ed03c40b6321bc03\LUT3 for cells of type LUT3.
Using template mux4x0 for cells of type mux4x0.
Using template $paramod$3d8b5074d7a57ec09a018a5522f0514962b45f9f\LUT3 for cells of type LUT3.
Using template $paramod$bf21fee4b6975de7353dd955d4b3a8eef751c7c5\LUT2 for cells of type LUT2.
Using template $paramod$08b61d33fc5053edb3ff48cc7932a6bed21127f8\LUT3 for cells of type LUT3.
Using template $paramod$f0c04d4601257658361e82c84d099e4deadc5e3d\LUT4 for cells of type LUT4.
Using template $paramod$0bac8de66bcfb448c202f31a4c603d45054ce4da\LUT4 for cells of type LUT4.
Using template $paramod$a09b45f5bbc85786106af6ed47f779f6891d5bd8\LUT3 for cells of type LUT3.
Using template $paramod$87cd7dec804f029779d71d3358ab6277eb12ec01\LUT4 for cells of type LUT4.
Using template $paramod$0dee8c45763e54f30353b4988d9129c450b64183\LUT3 for cells of type LUT3.
Using template $paramod$d6994d0c267e294db2ae8ab4933a797e47cb57af\LUT3 for cells of type LUT3.
Using template $paramod$86fc6f3441a6779c63af6935d48b3ebd1c0460a9\LUT3 for cells of type LUT3.
Using template $paramod$03eed137224500a5a8c1bb8d02f1b39dd96a7b82\LUT2 for cells of type LUT2.
Using template $paramod$5e72dc4e5623af7d91f16d2f3df3af922e71a50e\LUT4 for cells of type LUT4.
Using template $paramod$0069e49a6c3a8f171dcf44d93f5a1375aa9e5678\LUT4 for cells of type LUT4.
Using template $paramod$a29fbc6a90f3f74f03beb13f1e9f6984833d21cb\LUT4 for cells of type LUT4.
Using template dffe for cells of type dffe.
Using template $paramod$5312816914ac0257eca33ac3be87fd42e64349ca\LUT3 for cells of type LUT3.
Using template $paramod$83ada7f46a0f26debc431c9e2d1ec0d9e0b7a4aa\LUT3 for cells of type LUT3.
Using template $paramod$29e89fab0547648913ed3fa95d7f1e783e7c0291\outpad for cells of type outpad.
Using template $paramod$ed30829c13b3acb9519b3f008c9df903da206e61\inpad for cells of type inpad.
Using template $paramod$479164122f6233c90fb1301d4db36001bb032146\inpad for cells of type inpad.
Using template $paramod$3494bf91dff70d828c5f5312272dede938de1112\inpad for cells of type inpad.
Using template $paramod$fa3380cd31d3eaf3369d75f1d1b91f2cba5e8470\inpad for cells of type inpad.
Using template $paramod$c50629772bb8827234fdc3e9ca2a8ac7a0f84632\inpad for cells of type inpad.
Using template $paramod$4da62a2f3593426548f45892aaeb7356ad46a6a4\inpad for cells of type inpad.
Using template $paramod$f5daf5da90f21c5bda92fdff65c455b33f449aa8\inpad for cells of type inpad.
Using template $paramod$982ff93d743c8d80be37c4baf5ddbb155e9c2e84\inpad for cells of type inpad.
Using template $paramod$8710e5724ea7597aec6f86bf8982eb7dcf6e45e0\inpad for cells of type inpad.
Using template $paramod$02aa829d7bb4d3bbae67ad5ee2e5a326704559e9\inpad for cells of type inpad.
Using template $paramod$2c475bfb33a84408237163aa5b74c1e4b533cae5\inpad for cells of type inpad.
Using template $paramod\outpad\IO_PAD=0'\IO_LOC=0'\IO_TYPE=0' for cells of type outpad.
Using template $paramod$c599e89c9780e796e92f510903bafaf1550744d3\outpad for cells of type outpad.
Using template $paramod$9e35db09801d44e7d3829ca6d3166367119eac5f\LUT3 for cells of type LUT3.
Using template $paramod$ae47c976ba5930346fb14d9bb1acd7fd0cc69258\inpad for cells of type inpad.
Using template $paramod$d8b4ab69a8b5413c066ad38d899c9d4a3dedc93a\inpad for cells of type inpad.
Using template $paramod$015025681cdfe240841a43078d1bf56412ef4b33\outpad for cells of type outpad.
Using template $paramod$03fa78d84bd5e07f6e124fa217a4ce84543d615a\inpad for cells of type inpad.
Using template $paramod$ec2e10a4dc22318e1d99dd999636a51b75ecbd47\outpad for cells of type outpad.
Using template $paramod$5b9e7b43709c63157e375124a8cadf61254db805\inpad for cells of type inpad.
Using template $paramod$49ac275091341c6b3545739eefd0128158c45134\inpad for cells of type inpad.
Using template $paramod$adb3e2998d36d23e78e72d530fe94019908a146e\inpad for cells of type inpad.
Using template $paramod$ef1a7edb200c1b1534825302234a1d0bce5a3341\inpad for cells of type inpad.
Using template $paramod$20836409dd4d4eddd1bf52e531e01fc3f9ef0633\inpad for cells of type inpad.
Using template $paramod$1ff3cb955baebb34bce84175d8b64f00bac588c5\inpad for cells of type inpad.
No more expansions possible.
<suppressed ~809 debug messages>

10. Executing TECHMAP pass (map to technology primitives).

10.1. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v' to AST representation.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Successfully finished Verilog frontend.

10.2. Continuing TECHMAP pass.
No more expansions possible.

11. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.
<suppressed ~417 debug messages>

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 21 unused cells and 215 unused wires.
<suppressed ~43 debug messages>

13. Executing SETUNDEF pass (replace undef values with defined constants).

14. Printing statistics.

=== main ===

   Number of wires:               1002
   Number of wire bits:           1119
   Number of public wires:         979
   Number of public wire bits:     979
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                123
     ASSP                            1
     BIDIR_CELL                      7
     C_FRAG                          7
     Q_FRAG                         29
     T_FRAG                         79

15. Executing JSON backend.

16. Executing Verilog backend.
Dumping module `\main'.

Warnings: 22 unique messages, 28 total
End of script. Logfile hash: 05210d138a, CPU: user 15.04s system 0.26s, MEM: 752.51 MB peak
Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)
Time spent: 38% 28x opt_expr (5 sec), 19% 2x proc_mux (3 sec), ...
