{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port btn3 -pg 1 -y 1020 -defaultsOSRD
preplace port clk -pg 1 -y 790 -defaultsOSRD
preplace portBus led -pg 1 -y 600 -defaultsOSRD
preplace inst stage_EM_0 -pg 1 -lvl 5 -y 720 -defaultsOSRD
preplace inst instruction_clear_0 -pg 1 -lvl 14 -y 1110 -defaultsOSRD
preplace inst RV32I_0 -pg 1 -lvl 8 -y 280 -defaultsOSRD
preplace inst pc_shift_down_0 -pg 1 -lvl 13 -y 620 -defaultsOSRD
preplace inst mux_reg_write_0 -pg 1 -lvl 14 -y 970 -defaultsOSRD
preplace inst program_counter_1 -pg 1 -lvl 12 -y 800 -defaultsOSRD
preplace inst pre_memory_logic_0 -pg 1 -lvl 5 -y 930 -defaultsOSRD
preplace inst clock_div_0 -pg 1 -lvl 4 -y 790 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 2 -y 470 -defaultsOSRD
preplace inst post_memory_logic_0 -pg 1 -lvl 6 -y 750 -defaultsOSRD
preplace inst mux_output_0 -pg 1 -lvl 4 -y 630 -defaultsOSRD
preplace inst hazard_logic_0 -pg 1 -lvl 8 -y 780 -defaultsOSRD
preplace inst debounce_0 -pg 1 -lvl 11 -y 1030 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 14 -y 730 -defaultsOSRD
preplace inst stage_FD_0 -pg 1 -lvl 13 -y 780 -defaultsOSRD
preplace inst registers_0 -pg 1 -lvl 15 -y 580 -defaultsOSRD
preplace inst mux_reg_descr_alu_0 -pg 1 -lvl 1 -y 470 -defaultsOSRD
preplace inst Descrambler_0 -pg 1 -lvl 8 -y 100 -defaultsOSRD
preplace inst pc_logic_0 -pg 1 -lvl 11 -y 590 -defaultsOSRD
preplace inst mux_reg_pc_alu_0 -pg 1 -lvl 1 -y 300 -defaultsOSRD
preplace inst hazard_count_0 -pg 1 -lvl 10 -y 740 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -y 790 -defaultsOSRD
preplace inst stage_MW_0 -pg 1 -lvl 7 -y 720 -defaultsOSRD
preplace inst brach_logic_0 -pg 1 -lvl 10 -y 410 -defaultsOSRD
preplace inst alu_signals_0 -pg 1 -lvl 3 -y 470 -defaultsOSRD
preplace inst stage_DE_0 -pg 1 -lvl 9 -y 240 -defaultsOSRD
preplace netloc clk_2 1 3 12 1040 710 1420 590 NJ 590 2470 590 NJ 590 3360 590 4060 620 4430 750 4850 660 5200 890 5540 530 NJ
preplace netloc stage_DE_0_immediate_DE 1 0 10 30 630 NJ 630 NJ 630 1030 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 3960
preplace netloc ALU_0_sum 1 3 1 1020
preplace netloc stage_MW_0_PC_MW 1 7 7 NJ 670 3350J 840 NJ 840 NJ 840 4870J 710 5140J 950 5540
preplace netloc clk_in1_0_1 1 0 3 NJ 790 NJ 790 NJ
preplace netloc stage_DE_0_reg_1_DE 1 0 10 40 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 2950J 460 NJ 460 3940
preplace netloc ALU_0_zero 1 3 7 1050J 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 4040
preplace netloc RV32I_0_mux_reg_write 1 8 1 3350
preplace netloc RV32I_0_mux_output 1 8 1 N
preplace netloc stage_DE_0_pc_DE 1 0 11 20 570 NJ 570 NJ 570 1050J 550 1440 570 NJ 570 NJ 570 NJ 570 NJ 570 4030 570 4460J
preplace netloc ALU_0_alu_out_33 1 2 1 N
preplace netloc program_counter_0_PC 1 10 3 4480 730 4810J 630 5180
preplace netloc pre_memory_logic_0_byte_enable 1 5 9 1960 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 5580J
preplace netloc mux_output_0_output_bus 1 4 7 1430 860 NJ 860 NJ 860 2980J 610 NJ 610 NJ 610 4480
preplace netloc RV32I_0_control_mem_logic 1 8 1 3430
preplace netloc hazard_logic_0_new_hazard 1 8 2 3400 750 NJ
preplace netloc stage_DE_0_control_branch_DE 1 9 1 4060
preplace netloc hazard_shift_counter_0_hazard 1 10 3 4470 740 4840J 690 5190J
preplace netloc post_memory_logic_0_memory_access_out1_out 1 6 1 2420
preplace netloc stage_DE_0_mux_reg_pc_alu_DE 1 0 10 20 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 3930
preplace netloc stage_EM_0_output_bus_EM 1 5 2 1960 650 2460
preplace netloc ALU_0_overflow 1 3 7 1010J 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 4060
preplace netloc brach_logic_0_mux_next_pc 1 10 1 4470
preplace netloc RV32I_0_control_reg_writeenable 1 8 1 N
preplace netloc registers_0_debug_leds 1 15 1 N
preplace netloc brach_logic_0_branch 1 8 5 3450 470 4020J 320 4480 430 NJ 430 5230J
preplace netloc RV32I_0_mux_reg_descr_alu 1 8 1 3390
preplace netloc blk_mem_gen_0_douta1 1 13 1 5590
preplace netloc stage_EM_0_mux_reg_write_EM 1 5 2 1940J 840 2460
preplace netloc stage_DE_0_control_mem_logic_DE 1 4 6 1490 1030 NJ 1030 NJ 1030 NJ 1030 NJ 1030 3980
preplace netloc stage_DE_0_control_alu_DE 1 1 9 380 560 NJ 560 1010J 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 3950
preplace netloc pc_logic_0_PC_out 1 11 1 4830
preplace netloc RV32I_0_control_branch 1 8 1 3370
preplace netloc stage_EM_0_control_reg_writeenable_EM 1 5 2 1930J 830 2470
preplace netloc debounce_0_dbnc 1 11 1 4880
preplace netloc mux_reg_descr_alu_0_alu_B 1 1 1 N
preplace netloc mux_reg_write_0_reg_write_input 1 14 1 6010
preplace netloc stage_MW_0_control_reg_writeenable_MW 1 7 8 2950J 580 NJ 580 NJ 580 4450J 480 NJ 480 NJ 480 NJ 480 5990
preplace netloc stage_MW_0_mux_reg_write_MW 1 7 7 2960J 640 NJ 640 NJ 640 4410J 720 4820J 680 5160J 930 5580
preplace netloc btn_0_1 1 0 11 NJ 1020 NJ 1020 NJ 1020 NJ 1020 1430J 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 4410J
preplace netloc Descrambler_0_descr_imm 1 8 1 3410J
preplace netloc stage_EM_0_PC_EM 1 5 2 NJ 670 2440
preplace netloc stage_MW_0_instruction_MW 1 7 8 2990 560 NJ 560 NJ 560 4430J 460 NJ 460 NJ 460 NJ 460 6010
preplace netloc mux_reg_pc_alu_0_alu_A 1 1 1 380
preplace netloc clk_wiz_0_locked 1 3 1 N
preplace netloc RV32I_0_mux_reg_pc_alu 1 8 1 3380
preplace netloc stage_MW_0_output_bus_MW 1 7 7 2970J 650 NJ 650 NJ 650 4450J 700 4800J 650 5170J 960 5530
preplace netloc stage_EM_0_instruction_EM 1 5 3 1930J 660 2430 870 2950J
preplace netloc stage_DE_0_mux_output_DE 1 3 7 1050 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 4000
preplace netloc stage_DE_0_control_reg_writeenable_DE 1 4 6 1470 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 3970
preplace netloc stage_DE_0_mux_reg_write_DE 1 4 6 1480 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 3990
preplace netloc stage_FD_0_instruction_clear_out 1 13 1 5550
preplace netloc hazard_logic_0_hazard_stage 1 8 2 N 770 NJ
preplace netloc stage_DE_0_mux_reg_descr_alu_DE 1 0 10 10 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 3940
preplace netloc stage_DE_0_instruction_DE 1 4 6 1460 1020 NJ 1020 NJ 1020 3000 620 NJ 620 3930
preplace netloc clock_div_0_div_clk 1 4 11 1450 850 NJ 850 2450 850 3010J 690 3420 730 4060 830 NJ 830 4790 670 5210 680 5580 550 NJ
preplace netloc pre_memory_logic_0_addr1_out 1 5 9 1940 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 5560J
preplace netloc stage_MW_0_memory_access_out1_MW 1 7 7 2960J 870 NJ 870 NJ 870 NJ 870 4860J 700 5150J 940 5570
preplace netloc ALU_0_sign 1 3 7 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 4050
preplace netloc stage_FD_0_PC_FD 1 8 6 3440 630 NJ 630 4460 710 4780J 640 5220J 880 5530
preplace netloc registers_0_reg_2_out 1 8 8 3470 550 NJ 550 4440J 470 NJ 470 NJ 470 NJ 470 NJ 470 6350
preplace netloc blk_mem_gen_0_douta 1 7 8 3020 470 3430 530 NJ 530 4410J 440 NJ 440 NJ 440 NJ 440 6000
preplace netloc pc_shift_down_0_pc_out 1 13 1 5560J
preplace netloc blk_mem_gen_0_doutb 1 5 9 1960 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 5570J
preplace netloc registers_0_reg_1_out 1 8 8 3460 500 NJ 500 4420J 450 NJ 450 NJ 450 NJ 450 NJ 450 6360
preplace netloc RV32I_0_control_alu 1 8 1 N
preplace netloc stage_DE_0_reg_2_DE 1 0 14 40 580 NJ 580 NJ 580 1030J 540 NJ 540 NJ 540 NJ 540 NJ 540 NJ 540 4010 310 NJ 310 NJ 310 NJ 310 5570J
preplace netloc stage_EM_0_control_mem_logic_EM 1 5 1 1950
levelinfo -pg 1 -10 210 530 850 1240 1710 2190 2710 3190 3710 4240 4630 5010 5380 5790 6180 6380 -top 0 -bot 1180
"
}
0
