// Seed: 2214646799
module module_0 (
    input wand id_0,
    input tri0 id_1
);
  id_3 :
  assert property (@(posedge id_0) -1 - id_3 ? id_1 : id_1)
  else $clog2(59);
  ;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    output wor  id_2,
    input  tri0 id_3,
    output tri  id_4
);
  assign #(id_0) id_2 = -1 ? -1'b0 : -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  logic id_6 = -1;
endmodule
