$date
	Thu Nov 28 09:37:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var integer 32 & seed [31:0] $end
$scope module dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # eq $end
$var wire 1 " gt $end
$var wire 1 ! lt $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10111111110011111100000 &
0%
0$
1#
0"
0!
$end
#2
1"
0#
1$
b10011011100110000111001100001 &
#4
b1111001001111100111000010101110 &
#6
b10110011011001110001000101010111 &
#8
1!
0"
0$
1%
b11110110110000010100110110101100 &
#10
1"
0!
1$
0%
b10110111011010001110111010111101 &
#12
0"
1#
1%
b100001111000111100011001011010 &
#14
1!
0#
0$
b1111010110100100110100000010011 &
#16
0!
1#
1$
b1110001110110010100111000111000 &
#18
0$
0%
b10000010001101000111101011011001 &
#20
