void F_1 ( void )\r\n{\r\nV_1 = 1 ;\r\n}\r\nstatic void F_2 ( struct V_2 * V_3 ,\r\nstruct V_4 * V_5 , struct V_6 * V_7 ,\r\nT_1 V_8 , T_1 V_9 )\r\n{\r\nstruct V_2 * V_10 = V_3 ;\r\nstruct V_2 * V_11 = V_10 -> V_12 ;\r\nstruct V_2 * V_13 ;\r\nV_13 = F_3 ( sizeof( * V_13 ) , V_14 ) ;\r\nif ( ! V_13 ) {\r\nF_4 ( L_1 ) ;\r\nreturn;\r\n}\r\nV_13 -> V_12 = V_11 ;\r\nV_13 -> V_7 = V_7 ;\r\nV_13 -> V_5 = V_5 ;\r\nV_13 -> V_15 = V_7 -> V_15 ;\r\nV_13 -> V_16 = V_7 -> V_16 ;\r\nV_13 -> V_17 = V_7 -> V_17 ;\r\nV_13 -> V_8 = V_8 ;\r\nV_13 -> V_9 = V_9 ;\r\nV_10 -> V_12 = V_13 ;\r\n}\r\nstatic void F_5 ( struct V_2 * V_3 ,\r\nstruct V_4 * V_5 , struct V_6 * V_7 )\r\n{\r\nF_2 ( V_3 , V_5 , V_7 ,\r\n0 ,\r\n0 ) ;\r\n}\r\nstatic void F_6 ( struct V_4 * V_5 ,\r\nstruct V_18 * V_3 )\r\n{\r\nT_2 V_19 = V_5 -> V_19 >> 8 ;\r\nif ( V_19 == V_20 || V_19 == V_21 )\r\nreturn;\r\nif ( V_19 == V_22 ) {\r\nT_2 V_23 ;\r\nF_7 ( V_5 , V_24 , & V_23 ) ;\r\nif ( V_23 & ( V_25 | V_26 ) )\r\nreturn;\r\n}\r\nF_8 ( V_5 , V_3 ) ;\r\n}\r\nstatic inline void F_9 ( struct V_6 * V_7 )\r\n{\r\nV_7 -> V_15 = 0 ;\r\nV_7 -> V_16 = 0 ;\r\nV_7 -> V_17 = 0 ;\r\n}\r\nstatic void F_10 ( struct V_2 * V_27 ,\r\nstruct V_18 * V_3 )\r\n{\r\nstruct V_6 * V_7 ;\r\nstruct V_2 * V_10 , * V_13 , * V_28 ;\r\nstruct V_18 * V_29 ;\r\nT_1 V_8 ;\r\nint V_30 ;\r\nV_28 = V_27 ;\r\nfor ( V_10 = V_27 -> V_12 ; V_10 ; ) {\r\nV_7 = V_10 -> V_7 ;\r\nif ( ! V_7 -> V_17 )\r\ngoto V_31;\r\nfor ( V_29 = V_3 -> V_12 ; V_29 && V_29 -> V_7 != V_7 ;\r\nV_29 = V_29 -> V_12 ) ;\r\nif ( ! V_29 ) {\r\nV_28 = V_10 ;\r\nV_10 = V_10 -> V_12 ;\r\ncontinue;\r\n}\r\nV_30 = V_7 - & V_10 -> V_5 -> V_6 [ 0 ] ;\r\nV_8 = V_10 -> V_8 ;\r\nif ( ! F_11 ( V_7 ) ) {\r\nV_7 -> V_15 = V_10 -> V_15 ;\r\nV_7 -> V_16 = V_7 -> V_15 + V_8 - 1 ;\r\nif( F_12 ( V_10 -> V_5 , V_30 ) )\r\nF_9 ( V_7 ) ;\r\n} else {\r\nT_1 V_32 = V_10 -> V_9 ;\r\nV_7 -> V_17 |= V_10 -> V_17 & ( V_33 | V_34 ) ;\r\nif ( F_13 ( V_10 -> V_5 , V_30 , V_8 , V_32 ) )\r\nF_14 ( V_35 , & V_10 -> V_5 -> V_5 , L_2 ,\r\nV_7 ) ;\r\n}\r\nV_31:\r\nV_13 = V_10 ;\r\nV_28 -> V_12 = V_10 = V_10 -> V_12 ;\r\nF_15 ( V_13 ) ;\r\n}\r\n}\r\nstatic void F_16 ( struct V_18 * V_3 ,\r\nstruct V_2 * V_36 )\r\n{\r\nstruct V_6 * V_7 ;\r\nstruct V_18 * V_10 ;\r\nint V_30 ;\r\nfor ( V_10 = V_3 -> V_12 ; V_10 ; V_10 = V_10 -> V_12 ) {\r\nV_7 = V_10 -> V_7 ;\r\nV_30 = V_7 - & V_10 -> V_5 -> V_6 [ 0 ] ;\r\nif ( F_11 ( V_7 ) && F_12 ( V_10 -> V_5 , V_30 ) ) {\r\nif ( V_36 && ! F_17 ( V_10 -> V_5 -> V_37 ) ) {\r\nif ( ! ( ( V_30 == V_38 ) &&\r\n( ! ( V_7 -> V_17 & V_39 ) ) ) )\r\nF_5 ( V_36 , V_10 -> V_5 , V_7 ) ;\r\n}\r\nF_9 ( V_7 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_18 ( struct V_18 * V_3 ,\r\nstruct V_2 * V_27 ,\r\nstruct V_2 * V_36 )\r\n{\r\nF_16 ( V_3 , V_36 ) ;\r\nif ( V_27 )\r\nF_10 ( V_27 , V_3 ) ;\r\nF_19 ( V_18 , V_3 ) ;\r\n}\r\nstatic void F_20 ( struct V_4 * V_5 ,\r\nstruct V_2 * V_36 )\r\n{\r\nstruct V_18 V_3 ;\r\nV_3 . V_12 = NULL ;\r\nF_6 ( V_5 , & V_3 ) ;\r\nF_18 ( & V_3 , NULL , V_36 ) ;\r\n}\r\nstatic void F_21 ( const struct V_40 * V_37 ,\r\nstruct V_2 * V_27 ,\r\nstruct V_2 * V_36 )\r\n{\r\nstruct V_4 * V_5 ;\r\nstruct V_18 V_3 ;\r\nV_3 . V_12 = NULL ;\r\nF_22 (dev, &bus->devices, bus_list)\r\nF_6 ( V_5 , & V_3 ) ;\r\nF_18 ( & V_3 , V_27 , V_36 ) ;\r\n}\r\nvoid F_23 ( struct V_40 * V_37 )\r\n{\r\nstruct V_4 * V_41 = V_37 -> V_42 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_43 V_44 ;\r\nF_24 ( & V_41 -> V_5 , L_3 ,\r\nV_37 -> V_45 , V_37 -> V_46 ) ;\r\nV_7 = V_37 -> V_6 [ 0 ] ;\r\nF_25 ( V_41 , & V_44 , V_7 ) ;\r\nif ( V_7 -> V_17 & V_47 ) {\r\nF_24 ( & V_41 -> V_5 , L_4 , V_7 ) ;\r\nF_26 ( V_41 , V_48 ,\r\nV_44 . V_15 ) ;\r\nF_26 ( V_41 , V_49 ,\r\nV_44 . V_16 ) ;\r\n}\r\nV_7 = V_37 -> V_6 [ 1 ] ;\r\nF_25 ( V_41 , & V_44 , V_7 ) ;\r\nif ( V_7 -> V_17 & V_47 ) {\r\nF_24 ( & V_41 -> V_5 , L_4 , V_7 ) ;\r\nF_26 ( V_41 , V_50 ,\r\nV_44 . V_15 ) ;\r\nF_26 ( V_41 , V_51 ,\r\nV_44 . V_16 ) ;\r\n}\r\nV_7 = V_37 -> V_6 [ 2 ] ;\r\nF_25 ( V_41 , & V_44 , V_7 ) ;\r\nif ( V_7 -> V_17 & V_52 ) {\r\nF_24 ( & V_41 -> V_5 , L_4 , V_7 ) ;\r\nF_26 ( V_41 , V_53 ,\r\nV_44 . V_15 ) ;\r\nF_26 ( V_41 , V_54 ,\r\nV_44 . V_16 ) ;\r\n}\r\nV_7 = V_37 -> V_6 [ 3 ] ;\r\nF_25 ( V_41 , & V_44 , V_7 ) ;\r\nif ( V_7 -> V_17 & V_52 ) {\r\nF_24 ( & V_41 -> V_5 , L_4 , V_7 ) ;\r\nF_26 ( V_41 , V_55 ,\r\nV_44 . V_15 ) ;\r\nF_26 ( V_41 , V_56 ,\r\nV_44 . V_16 ) ;\r\n}\r\n}\r\nstatic void F_27 ( struct V_40 * V_37 )\r\n{\r\nstruct V_4 * V_41 = V_37 -> V_42 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_43 V_44 ;\r\nT_3 V_57 , V_58 ;\r\nV_7 = V_37 -> V_6 [ 0 ] ;\r\nF_25 ( V_41 , & V_44 , V_7 ) ;\r\nif ( V_7 -> V_17 & V_47 ) {\r\nF_28 ( V_41 , V_59 , & V_57 ) ;\r\nV_57 &= 0xffff0000 ;\r\nV_57 |= ( V_44 . V_15 >> 8 ) & 0x00f0 ;\r\nV_57 |= V_44 . V_16 & 0xf000 ;\r\nV_58 = ( V_44 . V_16 & 0xffff0000 ) | ( V_44 . V_15 >> 16 ) ;\r\nF_24 ( & V_41 -> V_5 , L_4 , V_7 ) ;\r\n} else {\r\nV_58 = 0 ;\r\nV_57 = 0x00f0 ;\r\n}\r\nF_26 ( V_41 , V_60 , 0x0000ffff ) ;\r\nF_26 ( V_41 , V_59 , V_57 ) ;\r\nF_26 ( V_41 , V_60 , V_58 ) ;\r\n}\r\nstatic void F_29 ( struct V_40 * V_37 )\r\n{\r\nstruct V_4 * V_41 = V_37 -> V_42 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_43 V_44 ;\r\nT_3 V_57 ;\r\nV_7 = V_37 -> V_6 [ 1 ] ;\r\nF_25 ( V_41 , & V_44 , V_7 ) ;\r\nif ( V_7 -> V_17 & V_52 ) {\r\nV_57 = ( V_44 . V_15 >> 16 ) & 0xfff0 ;\r\nV_57 |= V_44 . V_16 & 0xfff00000 ;\r\nF_24 ( & V_41 -> V_5 , L_4 , V_7 ) ;\r\n} else {\r\nV_57 = 0x0000fff0 ;\r\n}\r\nF_26 ( V_41 , V_61 , V_57 ) ;\r\n}\r\nstatic void F_30 ( struct V_40 * V_37 )\r\n{\r\nstruct V_4 * V_41 = V_37 -> V_42 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_43 V_44 ;\r\nT_3 V_57 , V_62 , V_63 ;\r\nF_26 ( V_41 , V_64 , 0 ) ;\r\nV_62 = V_63 = 0 ;\r\nV_7 = V_37 -> V_6 [ 2 ] ;\r\nF_25 ( V_41 , & V_44 , V_7 ) ;\r\nif ( V_7 -> V_17 & V_65 ) {\r\nV_57 = ( V_44 . V_15 >> 16 ) & 0xfff0 ;\r\nV_57 |= V_44 . V_16 & 0xfff00000 ;\r\nif ( V_7 -> V_17 & V_66 ) {\r\nV_62 = F_31 ( V_44 . V_15 ) ;\r\nV_63 = F_31 ( V_44 . V_16 ) ;\r\n}\r\nF_24 ( & V_41 -> V_5 , L_4 , V_7 ) ;\r\n} else {\r\nV_57 = 0x0000fff0 ;\r\n}\r\nF_26 ( V_41 , V_67 , V_57 ) ;\r\nF_26 ( V_41 , V_68 , V_62 ) ;\r\nF_26 ( V_41 , V_64 , V_63 ) ;\r\n}\r\nstatic void F_32 ( struct V_40 * V_37 , unsigned long type )\r\n{\r\nstruct V_4 * V_41 = V_37 -> V_42 ;\r\nF_24 ( & V_41 -> V_5 , L_5 ,\r\nV_37 -> V_45 , V_37 -> V_46 ) ;\r\nif ( type & V_47 )\r\nF_27 ( V_37 ) ;\r\nif ( type & V_52 )\r\nF_29 ( V_37 ) ;\r\nif ( type & V_65 )\r\nF_30 ( V_37 ) ;\r\nF_33 ( V_41 , V_69 , V_37 -> V_70 ) ;\r\n}\r\nvoid F_34 ( struct V_40 * V_37 )\r\n{\r\nunsigned long type = V_47 | V_52 |\r\nV_65 ;\r\nF_32 ( V_37 , type ) ;\r\n}\r\nstatic void F_35 ( struct V_40 * V_37 )\r\n{\r\nT_2 V_71 ;\r\nT_3 V_72 ;\r\nstruct V_4 * V_41 = V_37 -> V_42 ;\r\nstruct V_6 * V_73 ;\r\nV_73 = & V_41 -> V_6 [ V_74 ] ;\r\nV_73 [ 1 ] . V_17 |= V_52 ;\r\nF_7 ( V_41 , V_59 , & V_71 ) ;\r\nif ( ! V_71 ) {\r\nF_33 ( V_41 , V_59 , 0xf0f0 ) ;\r\nF_7 ( V_41 , V_59 , & V_71 ) ;\r\nF_33 ( V_41 , V_59 , 0x0 ) ;\r\n}\r\nif ( V_71 )\r\nV_73 [ 0 ] . V_17 |= V_47 ;\r\nif ( V_41 -> V_75 == V_76 && V_41 -> V_77 == 0x0001 )\r\nreturn;\r\nF_28 ( V_41 , V_67 , & V_72 ) ;\r\nif ( ! V_72 ) {\r\nF_26 ( V_41 , V_67 ,\r\n0xfff0fff0 ) ;\r\nF_28 ( V_41 , V_67 , & V_72 ) ;\r\nF_26 ( V_41 , V_67 , 0x0 ) ;\r\n}\r\nif ( V_72 ) {\r\nV_73 [ 2 ] . V_17 |= V_52 | V_65 ;\r\nif ( ( V_72 & V_78 ) ==\r\nV_79 ) {\r\nV_73 [ 2 ] . V_17 |= V_66 ;\r\nV_73 [ 2 ] . V_17 |= V_79 ;\r\n}\r\n}\r\nif ( V_73 [ 2 ] . V_17 & V_66 ) {\r\nT_3 V_80 , V_13 ;\r\nF_28 ( V_41 , V_68 ,\r\n& V_80 ) ;\r\nF_26 ( V_41 , V_68 ,\r\n0xffffffff ) ;\r\nF_28 ( V_41 , V_68 , & V_13 ) ;\r\nif ( ! V_13 )\r\nV_73 [ 2 ] . V_17 &= ~ V_66 ;\r\nF_26 ( V_41 , V_68 ,\r\nV_80 ) ;\r\n}\r\n}\r\nstatic struct V_6 * F_36 ( struct V_40 * V_37 , unsigned long type )\r\n{\r\nint V_81 ;\r\nstruct V_6 * V_82 ;\r\nunsigned long V_83 = V_47 | V_52 |\r\nV_65 ;\r\nF_37 (bus, r, i) {\r\nif ( V_82 == & V_84 || V_82 == & V_85 )\r\ncontinue;\r\nif ( V_82 && ( V_82 -> V_17 & V_83 ) == type && ! V_82 -> V_86 )\r\nreturn V_82 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstatic T_1 F_38 ( T_1 V_87 ,\r\nT_1 V_88 ,\r\nT_1 V_89 ,\r\nT_1 V_90 ,\r\nT_1 V_32 )\r\n{\r\nif ( V_87 < V_88 )\r\nV_87 = V_88 ;\r\nif ( V_90 == 1 )\r\nV_90 = 0 ;\r\n#if F_39 ( V_91 ) || F_39 ( V_92 )\r\nV_87 = ( V_87 & 0xff ) + ( ( V_87 & ~ 0xffUL ) << 2 ) ;\r\n#endif\r\nV_87 = F_40 ( V_87 + V_89 , V_32 ) ;\r\nif ( V_87 < V_90 )\r\nV_87 = V_90 ;\r\nreturn V_87 ;\r\n}\r\nstatic T_1 F_41 ( T_1 V_87 ,\r\nT_1 V_88 ,\r\nT_1 V_89 ,\r\nT_1 V_90 ,\r\nT_1 V_32 )\r\n{\r\nif ( V_87 < V_88 )\r\nV_87 = V_88 ;\r\nif ( V_90 == 1 )\r\nV_90 = 0 ;\r\nif ( V_87 < V_90 )\r\nV_87 = V_90 ;\r\nV_87 = F_40 ( V_87 + V_89 , V_32 ) ;\r\nreturn V_87 ;\r\n}\r\nstatic T_1 F_42 ( struct V_2 * V_27 ,\r\nstruct V_6 * V_7 )\r\n{\r\nstruct V_2 * V_10 ;\r\nfor ( V_10 = V_27 -> V_12 ; V_10 && V_10 -> V_7 != V_7 ;\r\nV_10 = V_10 -> V_12 ) ;\r\nif ( V_10 )\r\nreturn V_10 -> V_8 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_43 ( struct V_40 * V_37 , T_1 V_88 ,\r\nT_1 V_8 , struct V_2 * V_27 )\r\n{\r\nstruct V_4 * V_5 ;\r\nstruct V_6 * V_73 = F_36 ( V_37 , V_47 ) ;\r\nunsigned long V_87 = 0 , V_93 = 0 , V_89 = 0 ;\r\nT_1 V_94 = 0 ;\r\nif ( ! V_73 )\r\nreturn;\r\nF_22 (dev, &bus->devices, bus_list) {\r\nint V_81 ;\r\nfor ( V_81 = 0 ; V_81 < V_95 ; V_81 ++ ) {\r\nstruct V_6 * V_82 = & V_5 -> V_6 [ V_81 ] ;\r\nunsigned long V_96 ;\r\nif ( V_82 -> V_86 || ! ( V_82 -> V_17 & V_47 ) )\r\ncontinue;\r\nV_96 = F_11 ( V_82 ) ;\r\nif ( V_96 < 0x400 )\r\nV_87 += V_96 ;\r\nelse\r\nV_89 += V_96 ;\r\nif ( V_27 )\r\nV_94 += F_42 ( V_27 , V_82 ) ;\r\n}\r\n}\r\nV_93 = F_38 ( V_87 , V_88 , V_89 ,\r\nF_11 ( V_73 ) , 4096 ) ;\r\nif ( V_94 > V_8 )\r\nV_8 = V_94 ;\r\nV_89 = ( ! V_27 || ( V_27 && ! V_8 ) ) ? V_93 :\r\nF_38 ( V_87 , V_88 + V_8 , V_89 ,\r\nF_11 ( V_73 ) , 4096 ) ;\r\nif ( ! V_93 && ! V_89 ) {\r\nif ( V_73 -> V_15 || V_73 -> V_16 )\r\nF_24 ( & V_37 -> V_42 -> V_5 , L_6\r\nL_7 , V_73 ,\r\nV_37 -> V_45 , V_37 -> V_46 ) ;\r\nV_73 -> V_17 = 0 ;\r\nreturn;\r\n}\r\nV_73 -> V_15 = 4096 ;\r\nV_73 -> V_16 = V_73 -> V_15 + V_93 - 1 ;\r\nV_73 -> V_17 |= V_33 ;\r\nif ( V_89 > V_93 && V_27 )\r\nF_2 ( V_27 , V_37 -> V_42 , V_73 , V_89 - V_93 , 4096 ) ;\r\n}\r\nstatic int F_44 ( struct V_40 * V_37 , unsigned long V_97 ,\r\nunsigned long type , T_1 V_88 ,\r\nT_1 V_8 ,\r\nstruct V_2 * V_27 )\r\n{\r\nstruct V_4 * V_5 ;\r\nT_1 V_9 , V_32 , V_87 , V_93 , V_89 ;\r\nT_1 V_98 [ 12 ] ;\r\nint V_99 , V_100 ;\r\nstruct V_6 * V_73 = F_36 ( V_37 , type ) ;\r\nunsigned int V_101 = 0 ;\r\nT_1 V_94 = 0 ;\r\nif ( ! V_73 )\r\nreturn 0 ;\r\nmemset ( V_98 , 0 , sizeof( V_98 ) ) ;\r\nV_100 = 0 ;\r\nV_87 = 0 ;\r\nV_101 = V_73 -> V_17 & V_66 ;\r\nV_73 -> V_17 &= ~ V_66 ;\r\nF_22 (dev, &bus->devices, bus_list) {\r\nint V_81 ;\r\nfor ( V_81 = 0 ; V_81 < V_95 ; V_81 ++ ) {\r\nstruct V_6 * V_82 = & V_5 -> V_6 [ V_81 ] ;\r\nT_1 V_96 ;\r\nif ( V_82 -> V_86 || ( V_82 -> V_17 & V_97 ) != type )\r\ncontinue;\r\nV_96 = F_11 ( V_82 ) ;\r\n#ifdef F_45\r\nif ( V_27 && V_81 >= V_102 &&\r\nV_81 <= V_103 ) {\r\nV_82 -> V_16 = V_82 -> V_15 - 1 ;\r\nF_2 ( V_27 , V_5 , V_82 , V_96 , 0 ) ;\r\nV_94 += V_96 ;\r\ncontinue;\r\n}\r\n#endif\r\nV_32 = F_46 ( V_5 , V_82 ) ;\r\nV_99 = F_47 ( V_32 ) - 20 ;\r\nif ( V_99 > 11 ) {\r\nF_48 ( & V_5 -> V_5 , L_8\r\nL_9 , V_81 , V_82 ,\r\n( unsigned long long ) V_32 ) ;\r\nV_82 -> V_17 = 0 ;\r\ncontinue;\r\n}\r\nV_87 += V_96 ;\r\nif ( V_99 < 0 )\r\nV_99 = 0 ;\r\nif ( V_96 == V_32 )\r\nV_98 [ V_99 ] += V_32 ;\r\nif ( V_99 > V_100 )\r\nV_100 = V_99 ;\r\nV_101 &= V_82 -> V_17 & V_66 ;\r\nif ( V_27 )\r\nV_94 += F_42 ( V_27 , V_82 ) ;\r\n}\r\n}\r\nV_32 = 0 ;\r\nV_9 = 0 ;\r\nfor ( V_99 = 0 ; V_99 <= V_100 ; V_99 ++ ) {\r\nT_1 V_104 = 1 ;\r\nV_104 <<= ( V_99 + 20 ) ;\r\nif ( ! V_32 )\r\nV_9 = V_104 ;\r\nelse if ( F_40 ( V_32 + V_9 , V_9 ) < V_104 )\r\nV_9 = V_104 >> 1 ;\r\nV_32 += V_98 [ V_99 ] ;\r\n}\r\nV_93 = F_41 ( V_87 , V_88 , 0 , F_11 ( V_73 ) , V_9 ) ;\r\nif ( V_94 > V_8 )\r\nV_8 = V_94 ;\r\nV_89 = ( ! V_27 || ( V_27 && ! V_8 ) ) ? V_93 :\r\nF_41 ( V_87 , V_88 + V_8 , 0 ,\r\nF_11 ( V_73 ) , V_9 ) ;\r\nif ( ! V_93 && ! V_89 ) {\r\nif ( V_73 -> V_15 || V_73 -> V_16 )\r\nF_24 ( & V_37 -> V_42 -> V_5 , L_6\r\nL_7 , V_73 ,\r\nV_37 -> V_45 , V_37 -> V_46 ) ;\r\nV_73 -> V_17 = 0 ;\r\nreturn 1 ;\r\n}\r\nV_73 -> V_15 = V_9 ;\r\nV_73 -> V_16 = V_93 + V_9 - 1 ;\r\nV_73 -> V_17 |= V_33 | V_101 ;\r\nif ( V_89 > V_93 && V_27 )\r\nF_2 ( V_27 , V_37 -> V_42 , V_73 , V_89 - V_93 , V_9 ) ;\r\nreturn 1 ;\r\n}\r\nunsigned long F_49 ( struct V_6 * V_7 )\r\n{\r\nif ( V_7 -> V_17 & V_47 )\r\nreturn V_105 ;\r\nif ( V_7 -> V_17 & V_52 )\r\nreturn V_106 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_50 ( struct V_40 * V_37 ,\r\nstruct V_2 * V_27 )\r\n{\r\nstruct V_4 * V_41 = V_37 -> V_42 ;\r\nstruct V_6 * V_73 = & V_41 -> V_6 [ V_74 ] ;\r\nT_2 V_107 ;\r\nV_73 [ 0 ] . V_15 = 0 ;\r\nV_73 [ 0 ] . V_17 |= V_47 | V_34 ;\r\nif ( V_27 )\r\nF_2 ( V_27 , V_41 , V_73 , V_105 , 0 ) ;\r\nV_73 [ 1 ] . V_15 = 0 ;\r\nV_73 [ 1 ] . V_17 |= V_47 | V_34 ;\r\nif ( V_27 )\r\nF_2 ( V_27 , V_41 , V_73 + 1 , V_105 , 0 ) ;\r\nF_7 ( V_41 , V_108 , & V_107 ) ;\r\nif ( ! ( V_107 & V_109 ) ) {\r\nV_107 |= V_109 ;\r\nF_33 ( V_41 , V_108 , V_107 ) ;\r\nF_7 ( V_41 , V_108 , & V_107 ) ;\r\n}\r\nif ( V_107 & V_109 ) {\r\nV_73 [ 2 ] . V_15 = 0 ;\r\nV_73 [ 2 ] . V_17 |= V_52 | V_65 | V_34 ;\r\nif ( V_27 )\r\nF_2 ( V_27 , V_41 , V_73 + 2 , V_106 , 0 ) ;\r\nV_73 [ 3 ] . V_15 = 0 ;\r\nV_73 [ 3 ] . V_17 |= V_52 | V_34 ;\r\nif ( V_27 )\r\nF_2 ( V_27 , V_41 , V_73 + 3 , V_106 , 0 ) ;\r\n} else {\r\nV_73 [ 3 ] . V_15 = 0 ;\r\nV_73 [ 3 ] . V_17 |= V_52 | V_34 ;\r\nif ( V_27 )\r\nF_2 ( V_27 , V_41 , V_73 + 3 , V_106 * 2 , 0 ) ;\r\n}\r\nV_73 [ 0 ] . V_15 = V_73 [ 1 ] . V_15 = V_73 [ 2 ] . V_15 = V_73 [ 3 ] . V_15 = 1 ;\r\nV_73 [ 0 ] . V_16 = V_73 [ 1 ] . V_16 = V_73 [ 2 ] . V_16 = V_73 [ 3 ] . V_16 = 0 ;\r\n}\r\nvoid T_4 F_51 ( struct V_40 * V_37 ,\r\nstruct V_2 * V_27 )\r\n{\r\nstruct V_4 * V_5 ;\r\nunsigned long V_97 , V_110 ;\r\nT_1 V_111 = 0 , V_112 = 0 ;\r\nF_22 (dev, &bus->devices, bus_list) {\r\nstruct V_40 * V_113 = V_5 -> V_46 ;\r\nif ( ! V_113 )\r\ncontinue;\r\nswitch ( V_5 -> V_19 >> 8 ) {\r\ncase V_114 :\r\nF_50 ( V_113 , V_27 ) ;\r\nbreak;\r\ncase V_115 :\r\ndefault:\r\nF_51 ( V_113 , V_27 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_37 -> V_42 )\r\nreturn;\r\nswitch ( V_37 -> V_42 -> V_19 >> 8 ) {\r\ncase V_114 :\r\nbreak;\r\ncase V_115 :\r\nF_35 ( V_37 ) ;\r\nif ( V_37 -> V_42 -> V_116 ) {\r\nV_112 = V_117 ;\r\nV_111 = V_118 ;\r\n}\r\ndefault:\r\nF_43 ( V_37 , 0 , V_112 , V_27 ) ;\r\nV_97 = V_52 ;\r\nV_110 = V_52 | V_65 ;\r\nif ( F_44 ( V_37 , V_110 , V_110 , 0 , V_111 , V_27 ) )\r\nV_97 = V_110 ;\r\nelse\r\nV_111 += V_111 ;\r\nF_44 ( V_37 , V_97 , V_52 , 0 , V_111 , V_27 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid T_4 F_52 ( struct V_40 * V_37 )\r\n{\r\nF_51 ( V_37 , NULL ) ;\r\n}\r\nstatic void T_4 F_53 ( const struct V_40 * V_37 ,\r\nstruct V_2 * V_27 ,\r\nstruct V_2 * V_36 )\r\n{\r\nstruct V_40 * V_113 ;\r\nstruct V_4 * V_5 ;\r\nF_21 ( V_37 , V_27 , V_36 ) ;\r\nF_22 (dev, &bus->devices, bus_list) {\r\nV_113 = V_5 -> V_46 ;\r\nif ( ! V_113 )\r\ncontinue;\r\nF_53 ( V_113 , V_27 , V_36 ) ;\r\nswitch ( V_5 -> V_19 >> 8 ) {\r\ncase V_115 :\r\nif ( ! F_54 ( V_5 ) )\r\nF_34 ( V_113 ) ;\r\nbreak;\r\ncase V_114 :\r\nF_23 ( V_113 ) ;\r\nbreak;\r\ndefault:\r\nF_24 ( & V_5 -> V_5 , L_10\r\nL_11 , F_55 ( V_113 ) , V_113 -> V_119 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nvoid T_4 F_56 ( const struct V_40 * V_37 )\r\n{\r\nF_53 ( V_37 , NULL , NULL ) ;\r\n}\r\nstatic void T_4 F_57 ( const struct V_4 * V_41 ,\r\nstruct V_2 * V_36 )\r\n{\r\nstruct V_40 * V_113 ;\r\nF_20 ( (struct V_4 * ) V_41 , V_36 ) ;\r\nV_113 = V_41 -> V_46 ;\r\nif ( ! V_113 )\r\nreturn;\r\nF_53 ( V_113 , NULL , V_36 ) ;\r\nswitch ( V_41 -> V_19 >> 8 ) {\r\ncase V_115 :\r\nF_34 ( V_113 ) ;\r\nbreak;\r\ncase V_114 :\r\nF_23 ( V_113 ) ;\r\nbreak;\r\ndefault:\r\nF_24 ( & V_41 -> V_5 , L_10\r\nL_11 , F_55 ( V_113 ) , V_113 -> V_119 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_58 ( struct V_40 * V_37 ,\r\nunsigned long type )\r\n{\r\nint V_30 ;\r\nbool V_120 = false ;\r\nstruct V_4 * V_5 ;\r\nstruct V_6 * V_82 ;\r\nunsigned long V_83 = V_47 | V_52 |\r\nV_65 ;\r\nV_5 = V_37 -> V_42 ;\r\nfor ( V_30 = V_74 ; V_30 <= V_121 ;\r\nV_30 ++ ) {\r\nV_82 = & V_5 -> V_6 [ V_30 ] ;\r\nif ( ( V_82 -> V_17 & V_83 ) != type )\r\ncontinue;\r\nif ( ! V_82 -> V_86 )\r\ncontinue;\r\nF_59 ( V_82 ) ;\r\nif ( ! F_60 ( V_82 ) ) {\r\nF_14 ( V_35 , & V_5 -> V_5 ,\r\nL_12 , V_30 , V_82 ) ;\r\nV_82 -> V_16 = F_11 ( V_82 ) - 1 ;\r\nV_82 -> V_15 = 0 ;\r\nV_82 -> V_17 = 0 ;\r\nV_120 = true ;\r\n}\r\n}\r\nif ( V_120 ) {\r\nif ( type & V_65 )\r\ntype = V_65 ;\r\nF_32 ( V_37 , type ) ;\r\n}\r\n}\r\nstatic void T_4 F_61 ( struct V_40 * V_37 ,\r\nunsigned long type ,\r\nenum V_122 V_123 )\r\n{\r\nstruct V_4 * V_5 ;\r\nbool V_124 = true ;\r\nF_22 (dev, &bus->devices, bus_list) {\r\nstruct V_40 * V_113 = V_5 -> V_46 ;\r\nif ( ! V_113 )\r\ncontinue;\r\nV_124 = false ;\r\nif ( ( V_5 -> V_19 >> 8 ) != V_115 )\r\ncontinue;\r\nif ( V_123 == V_125 )\r\nF_61 ( V_113 , type ,\r\nV_125 ) ;\r\n}\r\nif ( F_17 ( V_37 ) )\r\nreturn;\r\nif ( ( V_37 -> V_42 -> V_19 >> 8 ) != V_115 )\r\nreturn;\r\nif ( ( V_123 == V_125 ) || V_124 )\r\nF_58 ( V_37 , type ) ;\r\n}\r\nstatic void F_62 ( struct V_40 * V_37 )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_81 ;\r\nF_37 (bus, res, i) {\r\nif ( ! V_7 || ! V_7 -> V_16 || ! V_7 -> V_17 )\r\ncontinue;\r\nF_14 ( V_35 , & V_37 -> V_5 , L_13 , V_81 , V_7 ) ;\r\n}\r\n}\r\nstatic void F_63 ( struct V_40 * V_37 )\r\n{\r\nstruct V_40 * V_113 ;\r\nstruct V_4 * V_5 ;\r\nF_62 ( V_37 ) ;\r\nF_22 (dev, &bus->devices, bus_list) {\r\nV_113 = V_5 -> V_46 ;\r\nif ( ! V_113 )\r\ncontinue;\r\nF_63 ( V_113 ) ;\r\n}\r\n}\r\nstatic int T_5 F_64 ( struct V_40 * V_37 )\r\n{\r\nint V_126 = 0 ;\r\nstruct V_4 * V_5 ;\r\nF_22 (dev, &bus->devices, bus_list) {\r\nint V_127 ;\r\nstruct V_40 * V_113 = V_5 -> V_46 ;\r\nif ( ! V_113 )\r\ncontinue;\r\nV_127 = F_64 ( V_113 ) ;\r\nif ( V_127 + 1 > V_126 )\r\nV_126 = V_127 + 1 ;\r\n}\r\nreturn V_126 ;\r\n}\r\nstatic int T_5 F_65 ( void )\r\n{\r\nint V_126 = 0 ;\r\nstruct V_40 * V_37 ;\r\nF_22 (bus, &pci_root_buses, node) {\r\nint V_127 ;\r\nV_127 = F_64 ( V_37 ) ;\r\nif ( V_127 > V_126 )\r\nV_126 = V_127 ;\r\n}\r\nreturn V_126 ;\r\n}\r\nvoid T_5\r\nF_66 ( void )\r\n{\r\nstruct V_40 * V_37 ;\r\nstruct V_2 V_128 ;\r\nint V_129 = 0 ;\r\nenum V_122 V_123 = V_130 ;\r\nstruct V_2 V_3 , * V_10 ;\r\nunsigned long V_83 = V_47 | V_52 |\r\nV_65 ;\r\nunsigned long V_131 ;\r\nint V_132 = F_65 () ;\r\nint V_133 ;\r\nV_3 . V_12 = NULL ;\r\nV_128 . V_12 = NULL ;\r\nV_133 = V_132 + 1 ;\r\nF_67 ( V_35 L_14 ,\r\nV_132 , V_133 ) ;\r\nV_134:\r\nF_22 (bus, &pci_root_buses, node)\r\nF_51 ( V_37 , & V_128 ) ;\r\nF_22 (bus, &pci_root_buses, node)\r\nF_53 ( V_37 , & V_128 , & V_3 ) ;\r\nF_68 ( V_128 . V_12 ) ;\r\nV_129 ++ ;\r\nif ( ! V_3 . V_12 )\r\ngoto V_135;\r\nif ( ! F_69 () ) {\r\nF_19 ( V_2 , & V_3 ) ;\r\ngoto V_135;\r\n}\r\nV_131 = 0 ;\r\nfor ( V_10 = V_3 . V_12 ; V_10 ; ) {\r\nV_131 |= V_10 -> V_17 ;\r\nV_10 = V_10 -> V_12 ;\r\n}\r\nV_131 &= V_83 ;\r\nif ( ( V_131 == V_47 ) || ( V_129 >= V_133 ) ) {\r\nF_19 ( V_2 , & V_3 ) ;\r\ngoto V_135;\r\n}\r\nF_67 ( V_35 L_15 ,\r\nV_129 + 1 ) ;\r\nif ( ( V_129 + 1 ) > 2 )\r\nV_123 = V_125 ;\r\nfor ( V_10 = V_3 . V_12 ; V_10 ; ) {\r\nV_37 = V_10 -> V_5 -> V_37 ;\r\nF_61 ( V_37 , V_10 -> V_17 & V_83 ,\r\nV_123 ) ;\r\nV_10 = V_10 -> V_12 ;\r\n}\r\nfor ( V_10 = V_3 . V_12 ; V_10 ; ) {\r\nstruct V_6 * V_7 = V_10 -> V_7 ;\r\nV_7 -> V_15 = V_10 -> V_15 ;\r\nV_7 -> V_16 = V_10 -> V_16 ;\r\nV_7 -> V_17 = V_10 -> V_17 ;\r\nif ( V_10 -> V_5 -> V_46 )\r\nV_7 -> V_17 = 0 ;\r\nV_10 = V_10 -> V_12 ;\r\n}\r\nF_19 ( V_2 , & V_3 ) ;\r\ngoto V_134;\r\nV_135:\r\nF_22 (bus, &pci_root_buses, node)\r\nF_70 ( V_37 ) ;\r\nF_22 (bus, &pci_root_buses, node)\r\nF_63 ( V_37 ) ;\r\n}\r\nvoid F_71 ( struct V_4 * V_41 )\r\n{\r\nstruct V_40 * V_86 = V_41 -> V_46 ;\r\nint V_129 = 0 ;\r\nstruct V_2 V_3 , * V_10 ;\r\nint V_136 ;\r\nunsigned long V_83 = V_47 | V_52 |\r\nV_65 ;\r\nV_3 . V_12 = NULL ;\r\nV_134:\r\nF_52 ( V_86 ) ;\r\nF_57 ( V_41 , & V_3 ) ;\r\nV_129 ++ ;\r\nif ( ! V_3 . V_12 )\r\ngoto V_137;\r\nif ( V_129 >= 2 ) {\r\nF_19 ( V_2 , & V_3 ) ;\r\ngoto V_137;\r\n}\r\nF_67 ( V_35 L_15 ,\r\nV_129 + 1 ) ;\r\nfor ( V_10 = V_3 . V_12 ; V_10 ; ) {\r\nstruct V_40 * V_37 = V_10 -> V_5 -> V_37 ;\r\nunsigned long V_17 = V_10 -> V_17 ;\r\nF_61 ( V_37 , V_17 & V_83 ,\r\nV_125 ) ;\r\nV_10 = V_10 -> V_12 ;\r\n}\r\nfor ( V_10 = V_3 . V_12 ; V_10 ; ) {\r\nstruct V_6 * V_7 = V_10 -> V_7 ;\r\nV_7 -> V_15 = V_10 -> V_15 ;\r\nV_7 -> V_16 = V_10 -> V_16 ;\r\nV_7 -> V_17 = V_10 -> V_17 ;\r\nif ( V_10 -> V_5 -> V_46 )\r\nV_7 -> V_17 = 0 ;\r\nV_10 = V_10 -> V_12 ;\r\n}\r\nF_19 ( V_2 , & V_3 ) ;\r\ngoto V_134;\r\nV_137:\r\nV_136 = F_72 ( V_41 ) ;\r\nF_73 ( V_41 ) ;\r\nF_70 ( V_86 ) ;\r\n}
