// Seed: 3106444724
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input wand id_4,
    input supply0 id_5,
    input wire id_6
);
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    output uwire id_4,
    input tri0 id_5,
    output wand id_6,
    output tri0 id_7,
    input wor id_8,
    input wor id_9,
    input wire id_10,
    output supply0 id_11,
    input wor id_12,
    output tri0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    output wire id_16,
    output supply0 id_17,
    input supply1 id_18,
    output wand id_19,
    output wire id_20,
    input wor id_21,
    input tri0 id_22,
    input supply1 id_23,
    input tri1 id_24
);
  logic [-1 : 1] id_26;
  ;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_16,
      id_8,
      id_18,
      id_24
  );
  assign modCall_1.id_4 = 0;
endmodule
