Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May  3 00:06:12 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/generated-src/framework.fpga.arty100t.Arty100THarness.SmallRocketArty100TConfig/obj/report/timing.txt -max_paths 10
| Design       : Arty100THarness
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.234        0.000                      0                51756        0.055        0.000                      0                51755        0.187        0.000                       0                 19291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
JTCK                                                                                                                                                             {0.000 50.000}       100.000         10.000          
sys_clock                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_harnessSysPLLNode                                                                                                                                     {0.000 10.000}       20.000          50.000          
  clk_out2_harnessSysPLLNode                                                                                                                                     {0.000 3.000}        6.000           166.667         
    freq_refclk                                                                                                                                                  {0.000 0.750}        1.500           666.667         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.500}        3.000           333.333         
        iserdes_clkdiv                                                                                                                                           {0.000 6.000}        12.000          83.333          
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.500}        3.000           333.333         
        iserdes_clkdiv_1                                                                                                                                         {0.000 6.000}        12.000          83.333          
    mem_refclk                                                                                                                                                   {0.000 1.500}        3.000           333.333         
      oserdes_clk                                                                                                                                                {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv                                                                                                                                           {0.000 6.000}        12.000          83.333          
      oserdes_clk_1                                                                                                                                              {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_1                                                                                                                                         {0.000 6.000}        12.000          83.333          
      oserdes_clk_2                                                                                                                                              {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_2                                                                                                                                         {0.000 3.000}        6.000           166.667         
      oserdes_clk_3                                                                                                                                              {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_3                                                                                                                                         {0.000 3.000}        6.000           166.667         
    pll_clk3_out                                                                                                                                                 {0.000 6.000}        12.000          83.333          
      clk_pll_i                                                                                                                                                  {0.000 6.000}        12.000          83.333          
    pll_clkfbout                                                                                                                                                 {0.000 3.000}        6.000           166.667         
    sync_pulse                                                                                                                                                   {1.312 4.313}        48.000          20.833          
  clk_out3_harnessSysPLLNode                                                                                                                                     {0.000 2.500}        5.000           200.000         
  clkfbout_harnessSysPLLNode                                                                                                                                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTCK                                                                                                                                                                  42.276        0.000                      0                  553        0.151        0.000                      0                  553       49.500        0.000                       0                   292  
sys_clock                                                                                                                                                              3.099        0.000                      0                   53        0.319        0.000                      0                   53        3.000        0.000                       0                    29  
  clk_out1_harnessSysPLLNode                                                                                                                                           2.297        0.000                      0                32915        0.057        0.000                      0                32915        8.750        0.000                       0                 11352  
  clk_out2_harnessSysPLLNode                                                                                                                                                                                                                                                                                       1.500        0.000                       0                     3  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.187        0.000                       0                     8  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.333        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 9.887        0.000                      0                   33        0.071        0.000                      0                   33        3.850        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.333        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               9.940        0.000                      0                   33        0.071        0.000                      0                   33        3.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.825        0.000                      0                    1        0.336        0.000                      0                    1        0.875        0.000                       0                     8  
      oserdes_clk                                                                                                                                                                                                                                                                                                  1.333        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                10.035        0.000                      0                   44        0.090        0.000                      0                   44        3.850        0.000                       0                    12  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.333        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                              10.351        0.000                      0                   48        0.094        0.000                      0                   48        3.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.407        0.000                      0                    4        0.413        0.000                      0                    4        1.333        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               4.354        0.000                      0                   36        0.092        0.000                      0                   36        0.850        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    1.423        0.000                      0                    4        0.408        0.000                      0                    4        1.333        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               4.581        0.000                      0                   36        0.086        0.000                      0                   36        0.850        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        3.367        0.000                      0                17470        0.055        0.000                      0                17470        3.850        0.000                       0                  7374  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   4.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.750        0.000                       0                     8  
  clk_out3_harnessSysPLLNode                                                                                                                                           2.199        0.000                      0                  126        0.131        0.000                      0                  126        0.264        0.000                       0                    64  
  clkfbout_harnessSysPLLNode                                                                                                                                                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_harnessSysPLLNode                                                                                                                                 sys_clock                                                                                                                                                        4.009        0.000                      0                   27        0.343        0.000                      0                   27  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       10.083        0.000                      0                    8       45.367        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        8.340        0.000                      0                    8       46.264        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       1.234        0.000                      0                    1        0.867        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   2.088        0.000                      0                   12        0.095        0.000                      0                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 2.088        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 2.064        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 2.088        0.000                      0                   15        0.095        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           JTCK                        JTCK                             46.490        0.000                      0                   53        0.889        0.000                      0                   53  
**async_default**           clk_out1_harnessSysPLLNode  clk_out1_harnessSysPLLNode        9.188        0.000                      0                  160        0.561        0.000                      0                  160  
**async_default**           clk_pll_i                   clk_pll_i                         3.287        0.000                      0                  114        0.614        0.000                      0                  114  
**default**                 clk_pll_i                                                     2.938        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       42.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.276ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.268ns  (logic 1.091ns (15.011%)  route 6.177ns (84.989%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 105.145 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.306    60.096    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    60.220 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2__0/O
                         net (fo=6, routed)           0.825    61.045    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    61.169 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.770    62.939    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525   105.145    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
                         clock pessimism              0.493   105.637    
                         clock uncertainty           -0.252   105.385    
    SLICE_X10Y51         FDRE (Setup_fdre_C_CE)      -0.169   105.216    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                         -62.939    
  -------------------------------------------------------------------
                         slack                                 42.276    

Slack (MET) :             42.276ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.268ns  (logic 1.091ns (15.011%)  route 6.177ns (84.989%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 105.145 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.306    60.096    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    60.220 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2__0/O
                         net (fo=6, routed)           0.825    61.045    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    61.169 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.770    62.939    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525   105.145    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
                         clock pessimism              0.493   105.637    
                         clock uncertainty           -0.252   105.385    
    SLICE_X10Y51         FDRE (Setup_fdre_C_CE)      -0.169   105.216    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                         -62.939    
  -------------------------------------------------------------------
                         slack                                 42.276    

Slack (MET) :             42.276ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.268ns  (logic 1.091ns (15.011%)  route 6.177ns (84.989%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 105.145 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.306    60.096    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    60.220 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2__0/O
                         net (fo=6, routed)           0.825    61.045    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    61.169 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.770    62.939    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525   105.145    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
                         clock pessimism              0.493   105.637    
                         clock uncertainty           -0.252   105.385    
    SLICE_X10Y51         FDRE (Setup_fdre_C_CE)      -0.169   105.216    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                         -62.939    
  -------------------------------------------------------------------
                         slack                                 42.276    

Slack (MET) :             42.276ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.268ns  (logic 1.091ns (15.011%)  route 6.177ns (84.989%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 105.145 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.306    60.096    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    60.220 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2__0/O
                         net (fo=6, routed)           0.825    61.045    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    61.169 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.770    62.939    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525   105.145    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/C
                         clock pessimism              0.493   105.637    
                         clock uncertainty           -0.252   105.385    
    SLICE_X10Y51         FDRE (Setup_fdre_C_CE)      -0.169   105.216    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                         -62.939    
  -------------------------------------------------------------------
                         slack                                 42.276    

Slack (MET) :             42.276ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.268ns  (logic 1.091ns (15.011%)  route 6.177ns (84.989%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 105.145 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.306    60.096    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    60.220 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2__0/O
                         net (fo=6, routed)           0.825    61.045    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    61.169 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.770    62.939    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525   105.145    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/C
                         clock pessimism              0.493   105.637    
                         clock uncertainty           -0.252   105.385    
    SLICE_X10Y51         FDRE (Setup_fdre_C_CE)      -0.169   105.216    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                         -62.939    
  -------------------------------------------------------------------
                         slack                                 42.276    

Slack (MET) :             42.276ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.268ns  (logic 1.091ns (15.011%)  route 6.177ns (84.989%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 105.145 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.306    60.096    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    60.220 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2__0/O
                         net (fo=6, routed)           0.825    61.045    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    61.169 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.770    62.939    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525   105.145    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
                         clock pessimism              0.493   105.637    
                         clock uncertainty           -0.252   105.385    
    SLICE_X10Y51         FDRE (Setup_fdre_C_CE)      -0.169   105.216    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                         -62.939    
  -------------------------------------------------------------------
                         slack                                 42.276    

Slack (MET) :             42.463ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.273ns  (logic 1.215ns (16.705%)  route 6.058ns (83.295%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 105.139 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.655    60.446    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X31Y54         LUT6 (Prop_lut6_I0_O)        0.124    60.570 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__3/O
                         net (fo=8, routed)           1.327    61.896    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_op_reg[1]_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I2_O)        0.124    62.020 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/mem_0_hrmask_0_i_2/O
                         net (fo=1, routed)           0.800    62.821    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/mem_0_hrmask_0_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124    62.945 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/mem_0_hrmask_0_i_1/O
                         net (fo=1, routed)           0.000    62.945    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg_0
    SLICE_X29Y50         FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.519   105.139    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/C
                         clock pessimism              0.493   105.631    
                         clock uncertainty           -0.252   105.379    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.029   105.408    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg
  -------------------------------------------------------------------
                         required time                        105.408    
                         arrival time                         -62.945    
  -------------------------------------------------------------------
                         slack                                 42.463    

Slack (MET) :             42.564ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.945ns  (logic 1.091ns (15.710%)  route 5.854ns (84.290%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 105.145 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.306    60.096    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    60.220 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2__0/O
                         net (fo=6, routed)           0.825    61.045    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    61.169 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.447    62.616    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X11Y50         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525   105.145    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
                         clock pessimism              0.493   105.637    
                         clock uncertainty           -0.252   105.385    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205   105.180    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        105.180    
                         arrival time                         -62.616    
  -------------------------------------------------------------------
                         slack                                 42.564    

Slack (MET) :             42.564ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.945ns  (logic 1.091ns (15.710%)  route 5.854ns (84.290%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 105.145 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.306    60.096    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    60.220 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2__0/O
                         net (fo=6, routed)           0.825    61.045    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    61.169 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.447    62.616    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X11Y50         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525   105.145    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C
                         clock pessimism              0.493   105.637    
                         clock uncertainty           -0.252   105.385    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.205   105.180    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        105.180    
                         arrival time                         -62.616    
  -------------------------------------------------------------------
                         slack                                 42.564    

Slack (MET) :             42.600ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.945ns  (logic 1.091ns (15.710%)  route 5.854ns (84.290%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 105.145 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns = ( 55.671 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481    51.481 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455    53.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.032 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639    55.671    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.422    56.093 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/Q
                         net (fo=6, routed)           0.970    57.063    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.297    57.360 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.307    58.666    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    58.790 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=49, routed)          1.306    60.096    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    60.220 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2__0/O
                         net (fo=6, routed)           0.825    61.045    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    61.169 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.447    62.616    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y50         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525   105.145    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
                         clock pessimism              0.493   105.637    
                         clock uncertainty           -0.252   105.385    
    SLICE_X10Y50         FDRE (Setup_fdre_C_CE)      -0.169   105.216    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                         -62.616    
  -------------------------------------------------------------------
                         slack                                 42.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_34_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.021%)  route 0.069ns (32.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.570     1.875    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_34_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  chiptop0/system/dtm/dmiAccessChain/regs_34_reg/Q
                         net (fo=2, routed)           0.069     2.085    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_addr[0]
    SLICE_X28Y53         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.840     2.495    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
                         clock pessimism             -0.607     1.888    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.046     1.934    chiptop0/system/dtm/dmiReqReg_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_38_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.570     1.875    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_38_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  chiptop0/system/dtm/dmiAccessChain/regs_38_reg/Q
                         net (fo=2, routed)           0.072     2.088    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_addr[4]
    SLICE_X28Y55         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.840     2.495    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[4]/C
                         clock pessimism             -0.607     1.888    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.047     1.935    chiptop0/system/dtm/dmiReqReg_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.574     1.879    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     2.043 r  chiptop0/system/dtm/dmiReqReg_data_reg[24]/Q
                         net (fo=1, routed)           0.052     2.095    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_0[21]
    SLICE_X13Y52         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.845     2.500    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/C
                         clock pessimism             -0.608     1.892    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.047     1.939    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.574     1.879    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.148     2.027 r  chiptop0/system/dtm/dmiReqReg_data_reg[27]/Q
                         net (fo=1, routed)           0.059     2.086    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_0[24]
    SLICE_X13Y52         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.845     2.500    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]/C
                         clock pessimism             -0.608     1.892    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.023     1.915    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_29_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.574     1.879    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X15Y52         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     2.020 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/Q
                         net (fo=1, routed)           0.122     2.142    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_33_reg_0[26]
    SLICE_X14Y52         LUT5 (Prop_lut5_I0_O)        0.045     2.187 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_29_i_1/O
                         net (fo=1, routed)           0.000     2.187    chiptop0/system/dtm/dmiAccessChain/regs_29_reg_0
    SLICE_X14Y52         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_29_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.845     2.500    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_29_reg/C
                         clock pessimism             -0.608     1.892    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.121     2.013    chiptop0/system/dtm/dmiAccessChain/regs_29_reg
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_40_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.570     1.875    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/Q
                         net (fo=2, routed)           0.123     2.139    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_addr[6]
    SLICE_X28Y55         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.840     2.495    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
                         clock pessimism             -0.604     1.891    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.071     1.962    chiptop0/system/dtm/dmiReqReg_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_39_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.324%)  route 0.128ns (47.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.570     1.875    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_39_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  chiptop0/system/dtm/dmiAccessChain/regs_39_reg/Q
                         net (fo=2, routed)           0.128     2.145    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_addr[5]
    SLICE_X28Y55         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.840     2.495    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[5]/C
                         clock pessimism             -0.604     1.891    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.075     1.966    chiptop0/system/dtm/dmiReqReg_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.573     1.878    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y53         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     2.042 r  chiptop0/system/dtm/dmiReqReg_data_reg[7]/Q
                         net (fo=1, routed)           0.113     2.155    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_0[4]
    SLICE_X11Y52         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.845     2.500    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X11Y52         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[7]/C
                         clock pessimism             -0.605     1.895    
    SLICE_X11Y52         FDRE (Hold_fdre_C_D)         0.078     1.973    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_27_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.794%)  route 0.110ns (40.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.574     1.879    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_27_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     2.043 r  chiptop0/system/dtm/dmiAccessChain/regs_27_reg/Q
                         net (fo=2, routed)           0.110     2.153    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[25]
    SLICE_X12Y52         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.845     2.500    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[25]/C
                         clock pessimism             -0.605     1.895    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.076     1.971    chiptop0/system/dtm/dmiReqReg_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_33_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.526%)  route 0.133ns (48.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.570     1.875    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_33_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  chiptop0/system/dtm/dmiAccessChain/regs_33_reg/Q
                         net (fo=2, routed)           0.133     2.149    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[31]
    SLICE_X28Y53         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.840     2.495    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[31]/C
                         clock pessimism             -0.607     1.888    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.078     1.966    chiptop0/system/dtm/dmiReqReg_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_jtag_TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  jtag_jtag_TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X30Y54   chiptop0/system/dtm/busyReg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y53   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y53   chiptop0/system/dtm/dmiReqReg_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y54   chiptop0/system/dtm/busyReg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y54   chiptop0/system/dtm/busyReg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y53   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y53   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y54   chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y54   chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y53   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y53   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y55   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 0.828ns (13.260%)  route 5.416ns (86.740%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          3.523    11.257    dutWrangler_n_3
    SLICE_X45Y60         FDRE                                         r  REG_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.117    14.529    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[20]/C
                         clock pessimism              0.509    15.037    
                         clock uncertainty           -0.252    14.785    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429    14.356    REG_reg[20]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 0.828ns (13.260%)  route 5.416ns (86.740%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          3.523    11.257    dutWrangler_n_3
    SLICE_X45Y60         FDRE                                         r  REG_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.117    14.529    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[21]/C
                         clock pessimism              0.509    15.037    
                         clock uncertainty           -0.252    14.785    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429    14.356    REG_reg[21]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 0.828ns (13.260%)  route 5.416ns (86.740%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          3.523    11.257    dutWrangler_n_3
    SLICE_X45Y60         FDRE                                         r  REG_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.117    14.529    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[22]/C
                         clock pessimism              0.509    15.037    
                         clock uncertainty           -0.252    14.785    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429    14.356    REG_reg[22]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 0.828ns (13.260%)  route 5.416ns (86.740%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          3.523    11.257    dutWrangler_n_3
    SLICE_X45Y60         FDRE                                         r  REG_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.117    14.529    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[23]/C
                         clock pessimism              0.509    15.037    
                         clock uncertainty           -0.252    14.785    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429    14.356    REG_reg[23]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.828ns (17.546%)  route 3.891ns (82.454%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.997     9.732    dutWrangler_n_3
    SLICE_X45Y55         FDRE                                         r  REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.061    14.473    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[0]/C
                         clock pessimism              0.417    14.889    
                         clock uncertainty           -0.252    14.637    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429    14.208    REG_reg[0]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.828ns (17.546%)  route 3.891ns (82.454%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.997     9.732    dutWrangler_n_3
    SLICE_X45Y55         FDRE                                         r  REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.061    14.473    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[1]/C
                         clock pessimism              0.417    14.889    
                         clock uncertainty           -0.252    14.637    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429    14.208    REG_reg[1]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.828ns (17.546%)  route 3.891ns (82.454%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.997     9.732    dutWrangler_n_3
    SLICE_X45Y55         FDRE                                         r  REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.061    14.473    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[2]/C
                         clock pessimism              0.417    14.889    
                         clock uncertainty           -0.252    14.637    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429    14.208    REG_reg[2]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.828ns (17.546%)  route 3.891ns (82.454%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.997     9.732    dutWrangler_n_3
    SLICE_X45Y55         FDRE                                         r  REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.061    14.473    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[3]/C
                         clock pessimism              0.417    14.889    
                         clock uncertainty           -0.252    14.637    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429    14.208    REG_reg[3]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.828ns (18.121%)  route 3.741ns (81.880%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.848     9.582    dutWrangler_n_3
    SLICE_X45Y58         FDRE                                         r  REG_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.935    14.347    _sys_clock_ibufg_O
    SLICE_X45Y58         FDRE                                         r  REG_reg[12]/C
                         clock pessimism              0.417    14.763    
                         clock uncertainty           -0.252    14.511    
    SLICE_X45Y58         FDRE (Setup_fdre_C_R)       -0.429    14.082    REG_reg[12]
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 REG_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.828ns (18.121%)  route 3.741ns (81.880%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.456     5.469 r  REG_reg[19]/Q
                         net (fo=3, routed)           0.982     6.451    REG_reg[19]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.575 r  REG[0]_i_8/O
                         net (fo=1, routed)           0.401     6.977    REG[0]_i_8_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  REG[0]_i_4/O
                         net (fo=1, routed)           0.510     7.610    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG_reg[0]_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.848     9.582    dutWrangler_n_3
    SLICE_X45Y58         FDRE                                         r  REG_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.935    14.347    _sys_clock_ibufg_O
    SLICE_X45Y58         FDRE                                         r  REG_reg[13]/C
                         clock pessimism              0.417    14.763    
                         clock uncertainty           -0.252    14.511    
    SLICE_X45Y58         FDRE (Setup_fdre_C_R)       -0.429    14.082    REG_reg[13]
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  4.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.535     1.785    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     1.926 f  REG_reg[0]/Q
                         net (fo=3, routed)           0.168     2.094    REG_reg[0]
    SLICE_X45Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.139 r  REG[0]_i_6/O
                         net (fo=1, routed)           0.000     2.139    REG[0]_i_6_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.209 r  REG_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.209    REG_reg[0]_i_2_n_7
    SLICE_X45Y55         FDRE                                         r  REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.786     2.224    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[0]/C
                         clock pessimism             -0.439     1.785    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.105     1.890    REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 REG_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.454%)  route 0.194ns (43.546%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.475     1.725    _sys_clock_ibufg_O
    SLICE_X45Y58         FDRE                                         r  REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     1.866 r  REG_reg[13]/Q
                         net (fo=3, routed)           0.194     2.060    REG_reg[13]
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.170 r  REG_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.170    REG_reg[12]_i_1_n_6
    SLICE_X45Y58         FDRE                                         r  REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.716     2.154    _sys_clock_ibufg_O
    SLICE_X45Y58         FDRE                                         r  REG_reg[13]/C
                         clock pessimism             -0.429     1.725    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.105     1.830    REG_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.252ns (55.346%)  route 0.203ns (44.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.530     1.780    _sys_clock_ibufg_O
    SLICE_X45Y56         FDRE                                         r  REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  REG_reg[6]/Q
                         net (fo=3, routed)           0.203     2.124    REG_reg[6]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.235 r  REG_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.235    REG_reg[4]_i_1_n_5
    SLICE_X45Y56         FDRE                                         r  REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.779     2.217    _sys_clock_ibufg_O
    SLICE_X45Y56         FDRE                                         r  REG_reg[6]/C
                         clock pessimism             -0.437     1.780    
    SLICE_X45Y56         FDRE (Hold_fdre_C_D)         0.105     1.885    REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.445%)  route 0.168ns (36.555%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.535     1.785    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     1.926 f  REG_reg[0]/Q
                         net (fo=3, routed)           0.168     2.094    REG_reg[0]
    SLICE_X45Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.139 r  REG[0]_i_6/O
                         net (fo=1, routed)           0.000     2.139    REG[0]_i_6_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.245 r  REG_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.245    REG_reg[0]_i_2_n_6
    SLICE_X45Y55         FDRE                                         r  REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.786     2.224    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[1]/C
                         clock pessimism             -0.439     1.785    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.105     1.890    REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 REG_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.252ns (54.028%)  route 0.214ns (45.972%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.484     1.734    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     1.875 r  REG_reg[18]/Q
                         net (fo=3, routed)           0.214     2.089    REG_reg[18]
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.200 r  REG_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    REG_reg[16]_i_1_n_5
    SLICE_X45Y59         FDRE                                         r  REG_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.731     2.169    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[18]/C
                         clock pessimism             -0.435     1.734    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.105     1.839    REG_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 REG_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.355ns (62.344%)  route 0.214ns (37.656%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.484     1.734    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     1.875 r  REG_reg[18]/Q
                         net (fo=3, routed)           0.214     2.089    REG_reg[18]
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.249 r  REG_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.249    REG_reg[16]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.303 r  REG_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.303    REG_reg[20]_i_1_n_7
    SLICE_X45Y60         FDRE                                         r  REG_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.780     2.218    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[20]/C
                         clock pessimism             -0.394     1.824    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.105     1.929    REG_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 REG_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.252ns (51.997%)  route 0.233ns (48.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.527     1.777    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     1.918 r  REG_reg[22]/Q
                         net (fo=3, routed)           0.233     2.151    REG_reg[22]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.262 r  REG_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.262    REG_reg[20]_i_1_n_5
    SLICE_X45Y60         FDRE                                         r  REG_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.780     2.218    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[22]/C
                         clock pessimism             -0.441     1.777    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.105     1.882    REG_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.252ns (51.612%)  route 0.236ns (48.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.535     1.785    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     1.926 r  REG_reg[2]/Q
                         net (fo=3, routed)           0.236     2.162    REG_reg[2]
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.273 r  REG_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.273    REG_reg[0]_i_2_n_5
    SLICE_X45Y55         FDRE                                         r  REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.786     2.224    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[2]/C
                         clock pessimism             -0.439     1.785    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.105     1.890    REG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.285ns (58.364%)  route 0.203ns (41.636%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.530     1.780    _sys_clock_ibufg_O
    SLICE_X45Y56         FDRE                                         r  REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  REG_reg[6]/Q
                         net (fo=3, routed)           0.203     2.124    REG_reg[6]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.268 r  REG_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.268    REG_reg[4]_i_1_n_4
    SLICE_X45Y56         FDRE                                         r  REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.779     2.217    _sys_clock_ibufg_O
    SLICE_X45Y56         FDRE                                         r  REG_reg[7]/C
                         clock pessimism             -0.437     1.780    
    SLICE_X45Y56         FDRE (Hold_fdre_C_D)         0.105     1.885    REG_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 REG_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.251ns (50.657%)  route 0.244ns (49.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.518     1.767    _sys_clock_ibufg_O
    SLICE_X45Y57         FDRE                                         r  REG_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.908 r  REG_reg[9]/Q
                         net (fo=3, routed)           0.244     2.153    REG_reg[9]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.263 r  REG_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.263    REG_reg[8]_i_1_n_6
    SLICE_X45Y57         FDRE                                         r  REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.762     2.199    _sys_clock_ibufg_O
    SLICE_X45Y57         FDRE                                         r  REG_reg[9]/C
                         clock pessimism             -0.432     1.767    
    SLICE_X45Y57         FDRE (Hold_fdre_C_D)         0.105     1.872    REG_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X44Y58     REG_1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y55     REG_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y57     REG_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y57     REG_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y58     REG_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y58     REG_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y58     REG_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y58     REG_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y59     REG_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y58     REG_1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y58     REG_1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y55     REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y55     REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y57     REG_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y57     REG_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y57     REG_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y57     REG_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y58     REG_1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y58     REG_1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y55     REG_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y55     REG_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y57     REG_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y57     REG_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y57     REG_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y57     REG_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_harnessSysPLLNode
  To Clock:  clk_out1_harnessSysPLLNode

Setup :            0  Failing Endpoints,  Worst Slack        2.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.819ns  (logic 2.917ns (17.343%)  route 13.902ns (82.657%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.150    16.086    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X48Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.667    18.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X48Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[34]/C
                         clock pessimism              0.496    19.142    
                         clock uncertainty           -0.122    19.020    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.637    18.383    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[34]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.819ns  (logic 2.917ns (17.343%)  route 13.902ns (82.657%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.150    16.086    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X48Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.667    18.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X48Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[40]/C
                         clock pessimism              0.496    19.142    
                         clock uncertainty           -0.122    19.020    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.637    18.383    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[40]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.809ns  (logic 2.917ns (17.354%)  route 13.892ns (82.646%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.140    16.075    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X48Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.663    18.642    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X48Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[46]/C
                         clock pessimism              0.496    19.138    
                         clock uncertainty           -0.122    19.016    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.637    18.379    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[46]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                         -16.075    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.809ns  (logic 2.917ns (17.354%)  route 13.892ns (82.646%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.140    16.075    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X48Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.663    18.642    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X48Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[51]/C
                         clock pessimism              0.496    19.138    
                         clock uncertainty           -0.122    19.016    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.637    18.379    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[51]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                         -16.075    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.809ns  (logic 2.917ns (17.354%)  route 13.892ns (82.646%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.140    16.075    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X48Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.663    18.642    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X48Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[52]/C
                         clock pessimism              0.496    19.138    
                         clock uncertainty           -0.122    19.016    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.637    18.379    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[52]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                         -16.075    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.809ns  (logic 2.917ns (17.354%)  route 13.892ns (82.646%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.140    16.075    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X48Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.663    18.642    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X48Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[53]/C
                         clock pessimism              0.496    19.138    
                         clock uncertainty           -0.122    19.016    
    SLICE_X48Y23         FDRE (Setup_fdre_C_R)       -0.637    18.379    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[53]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                         -16.075    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.805ns  (logic 2.917ns (17.358%)  route 13.888ns (82.642%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.136    16.071    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X47Y21         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.666    18.645    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X47Y21         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[38]/C
                         clock pessimism              0.496    19.141    
                         clock uncertainty           -0.122    19.019    
    SLICE_X47Y21         FDRE (Setup_fdre_C_R)       -0.637    18.382    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[38]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                         -16.071    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.805ns  (logic 2.917ns (17.358%)  route 13.888ns (82.642%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.136    16.071    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X47Y21         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.666    18.645    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X47Y21         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[44]/C
                         clock pessimism              0.496    19.141    
                         clock uncertainty           -0.122    19.019    
    SLICE_X47Y21         FDRE (Setup_fdre_C_R)       -0.637    18.382    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[44]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                         -16.071    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.802ns  (logic 2.917ns (17.361%)  route 13.885ns (82.639%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.133    16.068    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X44Y22         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.666    18.645    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X44Y22         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[42]/C
                         clock pessimism              0.496    19.141    
                         clock uncertainty           -0.122    19.019    
    SLICE_X44Y22         FDRE (Setup_fdre_C_R)       -0.637    18.382    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[42]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                         -16.068    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        16.802ns  (logic 2.917ns (17.361%)  route 13.885ns (82.639%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.806    -0.734    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X64Y5          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_dout_0_reg[17]/Q
                         net (fo=9, routed)           1.752     1.437    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_4_data_reg[31]_0[17]
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.325     1.762 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_8/O
                         net (fo=1, routed)           0.433     2.195    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_data[17]
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.326     2.521 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.551     4.072    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.152     4.224 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.084     5.308    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.634 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.615     6.250    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.374 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.350     7.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.798     8.646    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X21Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.770 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7/O
                         net (fo=6, routed)           0.618     9.388    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_rxs2_i_7_n_0
    SLICE_X20Y4          LUT4 (Prop_lut4_I2_O)        0.150     9.538 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4/O
                         net (fo=6, routed)           0.965    10.503    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[2]_i_4_n_0
    SLICE_X26Y5          LUT4 (Prop_lut4_I0_O)        0.326    10.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2/O
                         net (fo=4, routed)           0.690    11.519    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[0]_i_2_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_13/O
                         net (fo=5, routed)           1.017    12.660    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_2_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    12.784 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_4/O
                         net (fo=3, routed)           0.829    13.613    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_reg_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          1.050    14.786    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.149    14.935 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.133    16.068    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X44Y22         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.666    18.645    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X44Y22         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[43]/C
                         clock pessimism              0.496    19.141    
                         clock uncertainty           -0.122    19.019    
    SLICE_X44Y22         FDRE (Setup_fdre_C_R)       -0.637    18.382    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[43]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                         -16.068    
  -------------------------------------------------------------------
                         slack                                  2.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/COMMANDRdData_control_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.445%)  route 0.298ns (61.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.576    -0.588    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X9Y50          FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/Q
                         net (fo=25, routed)          0.298    -0.149    chiptop0/dmactiveAck_dmactiveAck/output_chain/Q[0]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.104 r  chiptop0/dmactiveAck_dmactiveAck/output_chain/ABSTRACTAUTOReg_autoexecprogbuf[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.104    chiptop0/system/tlDM/dmInner/dmInner/COMMANDRdData_cmdtype_reg[7]_0[0]
    SLICE_X15Y48         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/COMMANDRdData_control_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.917    -0.756    chiptop0/system/tlDM/dmInner/dmInner/clk_out1
    SLICE_X15Y48         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/COMMANDRdData_control_reg[16]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.091    -0.161    chiptop0/system/tlDM/dmInner/dmInner/COMMANDRdData_control_reg[16]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_13_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.847%)  route 0.364ns (66.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.576    -0.588    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X9Y50          FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/Q
                         net (fo=25, routed)          0.364    -0.084    chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/programBufferMem_7_reg[7]_0[12]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.045    -0.039 r  chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/abstractDataMem_13[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_13_reg[4]_1
    SLICE_X6Y49          FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_13_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.947    -0.726    chiptop0/system/tlDM/dmInner/dmInner/clk_out1
    SLICE_X6Y49          FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_13_reg[4]/C
                         clock pessimism              0.504    -0.222    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121    -0.101    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_13_reg[4]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/deint/qs_queue_11/ram_ext/Memory_reg_0_7_54_59/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.143%)  route 0.327ns (69.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.564    -0.600    mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X44Y86         FDRE                                         r  mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[55]/Q
                         net (fo=16, routed)          0.327    -0.133    mig/deint/qs_queue_11/ram_ext/Memory_reg_0_7_54_59/DIB0
    SLICE_X56Y82         RAMD32                                       r  mig/deint/qs_queue_11/ram_ext/Memory_reg_0_7_54_59/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.827    -0.846    mig/deint/qs_queue_11/ram_ext/Memory_reg_0_7_54_59/WCLK
    SLICE_X56Y82         RAMD32                                       r  mig/deint/qs_queue_11/ram_ext/Memory_reg_0_7_54_59/RAMB/CLK
                         clock pessimism              0.504    -0.342    
    SLICE_X56Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.196    mig/deint/qs_queue_11/ram_ext/Memory_reg_0_7_54_59/RAMB
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.226ns (53.582%)  route 0.196ns (46.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.631    -0.533    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/clk_out1
    SLICE_X53Y1          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_data_reg[9]/Q
                         net (fo=5, routed)           0.196    -0.209    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_data[9]
    SLICE_X51Y0          LUT6 (Prop_lut6_I3_O)        0.098    -0.111 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_data[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_data_reg[15]_2[9]
    SLICE_X51Y0          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.906    -0.767    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/clk_out1
    SLICE_X51Y0          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_data_reg[9]/C
                         clock pessimism              0.501    -0.267    
    SLICE_X51Y0          FDRE (Hold_fdre_C_D)         0.091    -0.176    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/deint/qs_queue_7/ram_ext/Memory_reg_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.927%)  route 0.319ns (66.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.560    -0.604    mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X54Y84         FDRE                                         r  mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/Q
                         net (fo=16, routed)          0.319    -0.121    mig/deint/qs_queue_7/ram_ext/Memory_reg_0_7_18_23/DIA0
    SLICE_X46Y90         RAMD32                                       r  mig/deint/qs_queue_7/ram_ext/Memory_reg_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.836    -0.837    mig/deint/qs_queue_7/ram_ext/Memory_reg_0_7_18_23/WCLK
    SLICE_X46Y90         RAMD32                                       r  mig/deint/qs_queue_7/ram_ext/Memory_reg_0_7_18_23/RAMA/CLK
                         clock pessimism              0.504    -0.333    
    SLICE_X46Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.186    mig/deint/qs_queue_7/ram_ext/Memory_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.512%)  route 0.241ns (56.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.629    -0.535    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X52Y9          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[27]/Q
                         net (fo=8, routed)           0.241    -0.152    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[26]
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.045    -0.107 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc[27]_i_1_n_0
    SLICE_X51Y7          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.904    -0.769    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/clk_out1
    SLICE_X51Y7          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc_reg[27]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X51Y7          FDRE (Hold_fdre_C_D)         0.092    -0.177    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.265%)  route 0.244ns (56.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.629    -0.535    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X52Y9          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[31]/Q
                         net (fo=8, routed)           0.244    -0.150    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[30]
    SLICE_X51Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.105 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_pc[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/_frontend_io_cpu_resp_bits_pc[30]
    SLICE_X51Y11         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.903    -0.770    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/clk_out1
    SLICE_X51Y11         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_pc_reg[31]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.092    -0.178    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/enq_ptr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.859%)  route 0.275ns (66.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.623    -0.541    chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/clk_out1
    SLICE_X48Y29         FDRE                                         r  chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/enq_ptr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/enq_ptr_value_reg[1]/Q
                         net (fo=99, routed)          0.275    -0.124    chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/ADDRD1
    SLICE_X50Y28         RAMD32                                       r  chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.893    -0.780    chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/WCLK
    SLICE_X50Y28         RAMD32                                       r  chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMA/CLK
                         clock pessimism              0.272    -0.509    
    SLICE_X50Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.200    chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/enq_ptr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.859%)  route 0.275ns (66.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.623    -0.541    chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/clk_out1
    SLICE_X48Y29         FDRE                                         r  chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/enq_ptr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/enq_ptr_value_reg[1]/Q
                         net (fo=99, routed)          0.275    -0.124    chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/ADDRD1
    SLICE_X50Y28         RAMD32                                       r  chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.893    -0.780    chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/WCLK
    SLICE_X50Y28         RAMD32                                       r  chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism              0.272    -0.509    
    SLICE_X50Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.200    chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/enq_ptr_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.859%)  route 0.275ns (66.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.623    -0.541    chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/clk_out1
    SLICE_X48Y29         FDRE                                         r  chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/enq_ptr_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/enq_ptr_value_reg[1]/Q
                         net (fo=99, routed)          0.275    -0.124    chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/ADDRD1
    SLICE_X50Y28         RAMD32                                       r  chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.893    -0.780    chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/WCLK
    SLICE_X50Y28         RAMD32                                       r  chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMB/CLK
                         clock pessimism              0.272    -0.509    
    SLICE_X50Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.200    chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_harnessSysPLLNode
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y2      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y1      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y4      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y7      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y9      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y12     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y10     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y5      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y6      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_harnessSysPLLNode
  To Clock:  clk_out2_harnessSysPLLNode

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_harnessSysPLLNode
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.000       3.845      BUFGCTRL_X0Y17   harnessSysPLLNode/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.000       4.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.000       46.633     PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.000       207.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.500       0.251      PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.500       0.251      PHASER_REF_X1Y1      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.500       1.001      PHASER_REF_X1Y1      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.500       158.500    PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.750       0.188      PHASER_REF_X1Y1      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.750       0.188      PHASER_REF_X1Y1      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y7   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y7   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y76  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y76  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y77  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y77  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y78  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y78  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y79  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y79  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y80  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y80  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        9.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.887ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.425ns (38.045%)  route 0.692ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.452     2.109    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.534 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.692     3.226    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D6[0])
                                                     -0.476    13.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                  9.887    

Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.107    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.061    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    13.017    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.107    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.060    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    13.017    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.107    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.060    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    13.017    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.107    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.060    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    13.017    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             10.006ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    13.064    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 10.006    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.058    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    13.064    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.058    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.524    13.064    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.058    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.524    13.064    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.009ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    13.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 10.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.153 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.153    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     1.082    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.252    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.382 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.592    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     1.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.252    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.382 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.593    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     1.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.252    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.382 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.593    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     1.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.250    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.380 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.590    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     1.049    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.250    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.380 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.590    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     1.049    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.250    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.380 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.591    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     1.049    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.250    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.380 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.591    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     1.049    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     1.047    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     1.047    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.000      7.000      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y76  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y77  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y78  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y79  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y80  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y83  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y84  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y85  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y88  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y88  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y89  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y89  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y90  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y90  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y91  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y91  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y92  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y92  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        9.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.114    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.539 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.068    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    13.007    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  9.940    

Slack (MET) :             9.941ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.114    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.539 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    13.007    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  9.941    

Slack (MET) :             9.941ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.114    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.539 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    13.007    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  9.941    

Slack (MET) :             9.941ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.114    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.539 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    13.007    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  9.941    

Slack (MET) :             9.989ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.066    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    13.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  9.989    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    13.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.524    13.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.524    13.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             9.992ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.066    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    13.057    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.057    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  9.992    

Slack (MET) :             9.993ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    13.057    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.057    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  9.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.147 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.147    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     1.076    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.251    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.381 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.591    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     1.053    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.251    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.381 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.591    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     1.053    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.251    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.381 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.592    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     1.053    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.251    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.381 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.592    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     1.053    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     1.043    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     1.043    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.590    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     1.043    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.590    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     1.043    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     1.248    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y91         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.378 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.588    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     1.041    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.000      7.000      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y88  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y89  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y90  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y91  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y92  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y95  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y96  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y97  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (mem_refclk rise@3.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 2.196 - 3.000 ) 
    Source Clock Delay      (SCD):    -0.165ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.165    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     0.457 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     0.928    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     2.196    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.639     2.835    
                         clock uncertainty           -0.071     2.764    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     2.753    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  1.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195    -0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313    -0.040 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     0.106    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215    -0.570    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.217    -0.353    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123    -0.230    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.000       1.525      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.000       1.751      PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.000       157.000    PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.500       0.937      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.500       0.937      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y51  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y50  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y52  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y53  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y54  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y55  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y56  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y59  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y60  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y61  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       10.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.035ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.674ns (40.087%)  route 1.007ns (59.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, routed)           1.007     4.101    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                 10.035    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.674ns (40.111%)  route 1.006ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[6]
                         net (fo=1, routed)           1.006     4.100    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.674ns (40.207%)  route 1.002ns (59.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[5]
                         net (fo=1, routed)           1.002     4.096    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.225ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.674ns (45.206%)  route 0.817ns (54.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[4]
                         net (fo=1, routed)           0.817     3.910    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                 10.225    

Slack (MET) :             10.553ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.489     3.583    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 10.553    

Slack (MET) :             10.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.827    
                         clock uncertainty           -0.071    14.756    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 10.570    

Slack (MET) :             10.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.827    
                         clock uncertainty           -0.071    14.756    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 10.570    

Slack (MET) :             10.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.827    
                         clock uncertainty           -0.071    14.756    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 10.570    

Slack (MET) :             10.571ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.561    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.827    
                         clock uncertainty           -0.071    14.756    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 10.571    

Slack (MET) :             10.572ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 14.117 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    14.117    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.829    
                         clock uncertainty           -0.071    14.758    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 10.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.004    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.023    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.004    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.023    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.004    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.023    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.000      7.000      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y51   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y50   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y52   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y53   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y54   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y55   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y56   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y59   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y60   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y63  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y69  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y70  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y64  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y65  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y66  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y67  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y68  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y71  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y72  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       10.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.351ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.674ns (49.834%)  route 0.678ns (50.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q0[1]
                         net (fo=1, routed)           0.678     3.761    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y63         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.808    
                         clock uncertainty           -0.071    14.737    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 10.351    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.106    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.993    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.012    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.993    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.012    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.993    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.012    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.000      7.000      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y63   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y69   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y70   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y64   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y65   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y66   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y67   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y68   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y71   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5.698 - 3.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.046 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.608 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.084    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.298 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.698    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.748     6.446    
                         clock uncertainty           -0.071     6.375    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.885     5.490    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.490    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5.698 - 3.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.046 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.596 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     4.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.298 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.698    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.748     6.446    
                         clock uncertainty           -0.071     6.375    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834     5.541    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.541    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5.698 - 3.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.046 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.596 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     4.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.298 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.698    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.748     6.446    
                         clock uncertainty           -0.071     6.375    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.834     5.541    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.541    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5.698 - 3.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.046 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.608 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.084    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.298 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.698    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.748     6.446    
                         clock uncertainty           -0.071     6.375    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.788     5.587    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.587    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  1.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.717 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.868    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.243 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.128     2.547    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.093     2.454    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.717 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.869    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.243 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.128     2.547    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     2.454    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.722 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.883    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.243 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.128     2.547    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.113     2.434    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.722 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.883    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.243 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.128     2.547    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.113     2.434    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y76  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y77  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y78  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y79  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y80  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y83  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y84  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y85  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y86  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y81  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.674ns (49.834%)  route 0.678ns (50.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.678     3.772    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.822    
                         clock uncertainty           -0.071     8.751    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.126    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.822    
                         clock uncertainty           -0.071     8.751    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.126    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.822    
                         clock uncertainty           -0.071     8.751    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.126    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.561    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.822    
                         clock uncertainty           -0.071     8.751    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.126    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.002    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.021    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.002    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.021    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.002    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.021    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.000       1.000      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y76   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y77   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y78   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y79   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y80   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y83   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y84   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y85   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y86   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 5.704 - 3.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.035 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.597 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.073    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.288 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.704    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.747     6.451    
                         clock uncertainty           -0.071     6.380    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D1)      -0.885     5.495    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.495    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 5.704 - 3.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.035 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.585 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     4.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.288 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.704    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.747     6.451    
                         clock uncertainty           -0.071     6.380    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D1)      -0.834     5.546    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 5.704 - 3.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.035 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.585 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     4.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.288 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.704    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.747     6.451    
                         clock uncertainty           -0.071     6.380    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D2)      -0.834     5.546    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 5.704 - 3.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.035 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.597 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.073    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.288 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.704    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.747     6.451    
                         clock uncertainty           -0.071     6.380    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D2)      -0.788     5.592    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.592    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  1.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.364 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.710 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.861    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.234 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.415    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.130     2.545    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D2)       -0.093     2.452    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.364 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.710 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.862    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.234 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.415    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.130     2.545    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D1)       -0.093     2.452    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.364 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.715 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.876    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.234 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.415    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.130     2.545    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D1)       -0.113     2.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.364 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.715 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.876    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.234 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.415    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.130     2.545    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D2)       -0.113     2.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y88  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y89  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y90  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y91  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y92  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y95  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y96  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y97  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y98  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y93  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        4.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.827    
                         clock uncertainty           -0.071     8.756    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.827    
                         clock uncertainty           -0.071     8.756    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.827    
                         clock uncertainty           -0.071     8.756    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.550    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.827    
                         clock uncertainty           -0.071     8.756    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.106    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.836    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.001    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.836    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.001    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.836    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.001    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     2.109    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.836    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.001    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.000       1.000      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y88   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y89   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y90   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y91   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y92   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y95   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y96   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y97   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y98   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         12.000      9.845      BUFHCE_X1Y12     mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.000      10.751     MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         12.000      10.751     PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.000      88.000     MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       12.000      148.000    PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 1.997ns (23.462%)  route 6.515ns (76.538%))
  Logic Levels:           5  (CARRY4=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.675ns = ( 12.675 - 12.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.626     1.448    mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X51Y62         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDCE (Prop_fdce_C_Q)         0.456     1.904 r  mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/Q
                         net (fo=70, routed)          1.329     3.233    mig/island/axi4asink/_source_valid_io_out
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.357 r  mig/island/axi4asink/blackbox_i_2/O
                         net (fo=21, routed)          1.523     4.880    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/s_axi_wvalid
    SLICE_X61Y71         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.660     5.540 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=1, routed)           0.413     5.953    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/word_complete_next_wrap_last
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.313     6.266 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA_VALID_WRITE.FDRE_I1_i_2/O
                         net (fo=186, routed)         1.679     7.945    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst_0
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.118     8.063 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/data_Exists_I_i_2__0/O
                         net (fo=1, routed)           1.571     9.634    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.326     9.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_i_1/O
                         net (fo=1, routed)           0.000     9.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/next_Data_Exists
    SLICE_X58Y62         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.502    12.675    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X58Y62         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/C
                         clock pessimism              0.657    13.332    
                         clock uncertainty           -0.086    13.246    
    SLICE_X58Y62         FDRE (Setup_fdre_C_D)        0.081    13.327    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         13.327    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 1.008ns (12.502%)  route 7.055ns (87.498%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 12.681 - 12.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.626     1.448    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X62Y62         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.518     1.966 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=437, routed)         5.826     7.792    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X60Y92         LUT3 (Prop_lut3_I1_O)        0.150     7.942 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[104]_i_1/O
                         net (fo=3, routed)           0.485     8.427    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[104]
    SLICE_X60Y92         LUT5 (Prop_lut5_I0_O)        0.340     8.767 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_i_4/O
                         net (fo=1, routed)           0.744     9.511    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/DIB0
    SLICE_X70Y92         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.508    12.681    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X70Y92         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB/CLK
                         clock pessimism              0.729    13.410    
                         clock uncertainty           -0.086    13.324    
    SLICE_X70Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    13.139    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 1.023ns (12.741%)  route 7.006ns (87.259%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 12.682 - 12.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.626     1.448    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X62Y62         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.518     1.966 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=437, routed)         5.446     7.412    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X48Y100        LUT3 (Prop_lut3_I1_O)        0.152     7.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[52]_i_1/O
                         net (fo=3, routed)           0.471     8.036    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[52]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.353     8.389 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_i_2/O
                         net (fo=1, routed)           1.089     9.478    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/DIA0
    SLICE_X62Y97         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.509    12.682    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/WCLK
    SLICE_X62Y97         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/RAMA/CLK
                         clock pessimism              0.729    13.411    
                         clock uncertainty           -0.086    13.325    
    SLICE_X62Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    13.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 1.000ns (12.648%)  route 6.906ns (87.352%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 12.682 - 12.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.626     1.448    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X62Y62         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.518     1.966 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=437, routed)         5.866     7.832    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.150     7.982 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[41]_i_1/O
                         net (fo=3, routed)           0.282     8.265    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[41]
    SLICE_X63Y95         LUT5 (Prop_lut5_I0_O)        0.332     8.597 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_i_1/O
                         net (fo=1, routed)           0.758     9.354    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/DIA1
    SLICE_X70Y95         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.509    12.682    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/WCLK
    SLICE_X70Y95         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.729    13.411    
                         clock uncertainty           -0.086    13.325    
    SLICE_X70Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    13.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 1.058ns (13.066%)  route 7.039ns (86.934%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.894ns = ( 12.894 - 12.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.628     1.450    mig/island/axi4asink/x1_aw_sink/ui_clk
    SLICE_X51Y60         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.456     1.906 r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/Q
                         net (fo=10, routed)          1.451     3.357    mig/island/axi4asink/valid_reg_12
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.152     3.509 r  mig/island/axi4asink/ridx_gray[2]_i_2__0/O
                         net (fo=2, routed)           0.696     4.205    mig/island/axi4asink/ridx_gray[2]_i_2__0_n_0
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.326     4.531 r  mig/island/axi4asink/ridx_gray[2]_i_1__0/O
                         net (fo=2, routed)           0.651     5.183    mig/island/axi4asink/ridx_gray[2]_i_1__0_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     5.307 r  mig/island/axi4asink/cdc_reg[60]_i_1__0/O
                         net (fo=39, routed)          4.241     9.548    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X79Y39         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.722    12.894    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X79Y39         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[34]/C
                         clock pessimism              0.657    13.552    
                         clock uncertainty           -0.086    13.466    
    SLICE_X79Y39         FDRE (Setup_fdre_C_CE)      -0.205    13.261    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 1.058ns (13.066%)  route 7.039ns (86.934%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.894ns = ( 12.894 - 12.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.628     1.450    mig/island/axi4asink/x1_aw_sink/ui_clk
    SLICE_X51Y60         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.456     1.906 r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/Q
                         net (fo=10, routed)          1.451     3.357    mig/island/axi4asink/valid_reg_12
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.152     3.509 r  mig/island/axi4asink/ridx_gray[2]_i_2__0/O
                         net (fo=2, routed)           0.696     4.205    mig/island/axi4asink/ridx_gray[2]_i_2__0_n_0
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.326     4.531 r  mig/island/axi4asink/ridx_gray[2]_i_1__0/O
                         net (fo=2, routed)           0.651     5.183    mig/island/axi4asink/ridx_gray[2]_i_1__0_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     5.307 r  mig/island/axi4asink/cdc_reg[60]_i_1__0/O
                         net (fo=39, routed)          4.241     9.548    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X79Y39         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.722    12.894    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X79Y39         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[45]/C
                         clock pessimism              0.657    13.552    
                         clock uncertainty           -0.086    13.466    
    SLICE_X79Y39         FDRE (Setup_fdre_C_CE)      -0.205    13.261    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 1.008ns (12.758%)  route 6.893ns (87.242%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 12.682 - 12.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.626     1.448    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X62Y62         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.518     1.966 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=437, routed)         5.343     7.309    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X60Y98         LUT3 (Prop_lut3_I1_O)        0.150     7.459 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[17]_i_1/O
                         net (fo=3, routed)           0.647     8.106    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[17]
    SLICE_X61Y98         LUT5 (Prop_lut5_I0_O)        0.340     8.446 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_i_1/O
                         net (fo=1, routed)           0.903     9.349    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0/DIA1
    SLICE_X70Y94         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.509    12.682    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0/WCLK
    SLICE_X70Y94         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.729    13.411    
                         clock uncertainty           -0.086    13.325    
    SLICE_X70Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    13.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 1.058ns (13.274%)  route 6.912ns (86.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.894ns = ( 12.894 - 12.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.628     1.450    mig/island/axi4asink/x1_aw_sink/ui_clk
    SLICE_X51Y60         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.456     1.906 r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/Q
                         net (fo=10, routed)          1.451     3.357    mig/island/axi4asink/valid_reg_12
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.152     3.509 r  mig/island/axi4asink/ridx_gray[2]_i_2__0/O
                         net (fo=2, routed)           0.696     4.205    mig/island/axi4asink/ridx_gray[2]_i_2__0_n_0
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.326     4.531 r  mig/island/axi4asink/ridx_gray[2]_i_1__0/O
                         net (fo=2, routed)           0.651     5.183    mig/island/axi4asink/ridx_gray[2]_i_1__0_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     5.307 r  mig/island/axi4asink/cdc_reg[60]_i_1__0/O
                         net (fo=39, routed)          4.114     9.421    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X81Y40         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.722    12.894    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X81Y40         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[37]/C
                         clock pessimism              0.657    13.552    
                         clock uncertainty           -0.086    13.466    
    SLICE_X81Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.261    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 1.058ns (13.296%)  route 6.899ns (86.704%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.894ns = ( 12.894 - 12.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.628     1.450    mig/island/axi4asink/x1_aw_sink/ui_clk
    SLICE_X51Y60         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.456     1.906 r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/Q
                         net (fo=10, routed)          1.451     3.357    mig/island/axi4asink/valid_reg_12
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.152     3.509 r  mig/island/axi4asink/ridx_gray[2]_i_2__0/O
                         net (fo=2, routed)           0.696     4.205    mig/island/axi4asink/ridx_gray[2]_i_2__0_n_0
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.326     4.531 r  mig/island/axi4asink/ridx_gray[2]_i_1__0/O
                         net (fo=2, routed)           0.651     5.183    mig/island/axi4asink/ridx_gray[2]_i_1__0_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     5.307 r  mig/island/axi4asink/cdc_reg[60]_i_1__0/O
                         net (fo=39, routed)          4.101     9.408    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X79Y40         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.722    12.894    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X79Y40         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
                         clock pessimism              0.657    13.552    
                         clock uncertainty           -0.086    13.466    
    SLICE_X79Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.261    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 1.058ns (13.296%)  route 6.899ns (86.704%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.894ns = ( 12.894 - 12.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.628     1.450    mig/island/axi4asink/x1_aw_sink/ui_clk
    SLICE_X51Y60         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.456     1.906 r  mig/island/axi4asink/x1_aw_sink/valid_reg_reg/Q
                         net (fo=10, routed)          1.451     3.357    mig/island/axi4asink/valid_reg_12
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.152     3.509 r  mig/island/axi4asink/ridx_gray[2]_i_2__0/O
                         net (fo=2, routed)           0.696     4.205    mig/island/axi4asink/ridx_gray[2]_i_2__0_n_0
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.326     4.531 r  mig/island/axi4asink/ridx_gray[2]_i_1__0/O
                         net (fo=2, routed)           0.651     5.183    mig/island/axi4asink/ridx_gray[2]_i_1__0_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     5.307 r  mig/island/axi4asink/cdc_reg[60]_i_1__0/O
                         net (fo=39, routed)          4.101     9.408    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X79Y40         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.722    12.894    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X79Y40         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[38]/C
                         clock pessimism              0.657    13.552    
                         clock uncertainty           -0.086    13.466    
    SLICE_X79Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.261    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  3.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][92]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.187ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.557     0.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y79         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     0.274 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[92]/Q
                         net (fo=1, routed)           0.110     0.384    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/storage_data2_reg[130][92]
    SLICE_X70Y78         SRLC32E                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][92]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.826     0.187    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X70Y78         SRLC32E                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][92]_srl32/CLK
                         clock pessimism             -0.041     0.146    
    SLICE_X70Y78         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.329    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][92]_srl32
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.236ns
    Source Clock Delay      (SCD):    0.181ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.605     0.181    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X82Y99         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     0.322 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r_reg/Q
                         net (fo=2, routed)           0.230     0.552    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r
    SLICE_X82Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.597 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_1/O
                         net (fo=1, routed)           0.000     0.597    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.874     0.236    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X82Y102        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_reg/C
                         clock pessimism              0.215     0.451    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.091     0.542    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_reg
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.212ns (47.786%)  route 0.232ns (52.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.195ns
    Source Clock Delay      (SCD):    0.141ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.565     0.141    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X46Y97         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/Q
                         net (fo=3, routed)           0.232     0.536    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdata_d2[3]
    SLICE_X56Y97         LUT3 (Prop_lut3_I0_O)        0.048     0.584 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[3]_i_1/O
                         net (fo=3, routed)           0.000     0.584    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst[3]
    SLICE_X56Y97         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.834     0.195    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X56Y97         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[3]/C
                         clock pessimism              0.210     0.405    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.123     0.528    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mig/island/axi4asink/x1_ar_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.018%)  route 0.250ns (63.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.191ns
    Source Clock Delay      (SCD):    0.138ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.562     0.138    mig/island/axi4asink/x1_ar_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X51Y58         FDRE                                         r  mig/island/axi4asink/x1_ar_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     0.279 r  mig/island/axi4asink/x1_ar_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/Q
                         net (fo=1, routed)           0.250     0.529    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[61]_0[8]
    SLICE_X55Y60         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.830     0.191    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/CLK
    SLICE_X55Y60         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[32]/C
                         clock pessimism              0.210     0.401    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.070     0.471    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mig/island/axi4asink/x1_ar_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.222%)  route 0.248ns (63.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.563     0.139    mig/island/axi4asink/x1_ar_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X48Y57         FDRE                                         r  mig/island/axi4asink/x1_ar_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     0.280 r  mig/island/axi4asink/x1_ar_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/Q
                         net (fo=1, routed)           0.248     0.528    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[61]_0[3]
    SLICE_X55Y56         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.832     0.193    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/CLK
    SLICE_X55Y56         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[23]/C
                         clock pessimism              0.210     0.403    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.066     0.469    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.062%)  route 0.250ns (63.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.142ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.566     0.142    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X45Y54         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     0.283 r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/Q
                         net (fo=1, routed)           0.250     0.533    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[61]_0[1]
    SLICE_X57Y54         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.833     0.194    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/CLK
    SLICE_X57Y54         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[20]/C
                         clock pessimism              0.210     0.404    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.066     0.470    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.648%)  route 0.204ns (47.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.228ns
    Source Clock Delay      (SCD):    0.172ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.596     0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X75Y99         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128     0.300 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4][0]/Q
                         net (fo=1, routed)           0.204     0.504    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4]_199
    SLICE_X75Y100        LUT4 (Prop_lut4_I3_O)        0.099     0.603 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.603    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r[4]_i_1_n_0
    SLICE_X75Y100        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.867     0.228    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X75Y100        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]/C
                         clock pessimism              0.215     0.443    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.092     0.535    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.713%)  route 0.173ns (51.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.209ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.633     0.209    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/CLK
    SLICE_X70Y49         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.373 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/Q
                         net (fo=2, routed)           0.173     0.546    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg_n_0_[18]
    SLICE_X69Y52         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.839     0.200    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/CLK
    SLICE_X69Y52         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_reg[18]/C
                         clock pessimism              0.210     0.410    
    SLICE_X69Y52         FDRE (Hold_fdre_C_D)         0.066     0.476    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axaddr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.261ns (48.191%)  route 0.281ns (51.809%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.270ns
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.567     0.143    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/CLK
    SLICE_X68Y50         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axaddr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.141     0.284 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axaddr_reg[19]/Q
                         net (fo=2, routed)           0.281     0.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_reg[27]_0[11]
    SLICE_X70Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.609 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/app_addr_r1[18]_i_3/O
                         net (fo=1, routed)           0.000     0.609    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_addr_r1_reg[18]_0
    SLICE_X70Y49         MUXF7 (Prop_muxf7_I1_O)      0.075     0.684 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_addr_r1_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.684    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/D[15]
    SLICE_X70Y49         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.909     0.270    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/CLK
    SLICE_X70Y49         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/C
                         clock pessimism              0.210     0.480    
    SLICE_X70Y49         FDRE (Hold_fdre_C_D)         0.134     0.614    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.901%)  route 0.334ns (67.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.270ns
    Source Clock Delay      (SCD):    0.143ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.567     0.143    mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/ui_clk
    SLICE_X70Y50         FDRE                                         r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.164     0.307 r  mig/island/axi4asink/x1_aw_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[47]/Q
                         net (fo=1, routed)           0.334     0.641    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[61]_0[28]
    SLICE_X66Y48         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.909     0.270    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/CLK
    SLICE_X66Y48         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[52]/C
                         clock pessimism              0.210     0.480    
    SLICE_X66Y48         FDRE (Hold_fdre_C_D)         0.089     0.569    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.000      7.000      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.000      7.000      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y7     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         12.000      9.050      PHY_CONTROL_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.000      9.640      IDELAY_X1Y76      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.000      9.640      IDELAY_X1Y77      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.000      9.640      IDELAY_X1Y78      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.000      88.000     MMCME2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.000      201.360    MMCME2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.000       46.633     PLLE2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.000       154.000    PLLE2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.312 4.312 }
Period(ns):         48.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         48.000      46.751     PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       48.000      112.000    PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y7   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y7   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_harnessSysPLLNode
  To Clock:  clk_out3_harnessSysPLLNode

Setup :            0  Failing Endpoints,  Worst Slack        2.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.580ns (25.747%)  route 1.673ns (74.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.751     0.276    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.124     0.400 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.922     1.322    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.494     3.473    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.083     3.950    
    SLICE_X31Y118        FDRE (Setup_fdre_C_R)       -0.429     3.521    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.580ns (25.747%)  route 1.673ns (74.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.751     0.276    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.124     0.400 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.922     1.322    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.494     3.473    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.083     3.950    
    SLICE_X31Y118        FDRE (Setup_fdre_C_R)       -0.429     3.521    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.580ns (25.747%)  route 1.673ns (74.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.751     0.276    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.124     0.400 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.922     1.322    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.494     3.473    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.083     3.950    
    SLICE_X31Y118        FDRE (Setup_fdre_C_R)       -0.429     3.521    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.580ns (25.747%)  route 1.673ns (74.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.751     0.276    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.124     0.400 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.922     1.322    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.494     3.473    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.083     3.950    
    SLICE_X31Y118        FDRE (Setup_fdre_C_R)       -0.429     3.521    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.580ns (25.747%)  route 1.673ns (74.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.751     0.276    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.124     0.400 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.922     1.322    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.494     3.473    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.083     3.950    
    SLICE_X31Y118        FDRE (Setup_fdre_C_R)       -0.429     3.521    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.580ns (25.747%)  route 1.673ns (74.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/Q
                         net (fo=3, routed)           0.751     0.276    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.124     0.400 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.922     1.322    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.494     3.473    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y118        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.083     3.950    
    SLICE_X31Y118        FDRE (Setup_fdre_C_R)       -0.429     3.521    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.419ns (21.747%)  route 1.508ns (78.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.419    -0.512 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.508     0.996    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y128        FDSE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.493     3.472    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDSE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.083     3.949    
    SLICE_X29Y128        FDSE (Setup_fdse_C_S)       -0.604     3.345    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.345    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.419ns (21.747%)  route 1.508ns (78.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.419    -0.512 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.508     0.996    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y128        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.493     3.472    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.083     3.949    
    SLICE_X29Y128        FDRE (Setup_fdre_C_R)       -0.604     3.345    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.345    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.419ns (21.747%)  route 1.508ns (78.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.419    -0.512 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.508     0.996    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y128        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.493     3.472    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.083     3.949    
    SLICE_X29Y128        FDRE (Setup_fdre_C_R)       -0.604     3.345    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.345    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.419ns (21.747%)  route 1.508ns (78.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.609    -0.931    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.419    -0.512 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.508     0.996    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y128        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.493     3.472    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.083     3.949    
    SLICE_X29Y128        FDRE (Setup_fdre_C_R)       -0.604     3.345    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.345    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  2.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.556    -0.608    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.065    -0.402    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X28Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.822    -0.850    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism              0.242    -0.608    
    SLICE_X28Y122        FDRE (Hold_fdre_C_D)         0.075    -0.533    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.140%)  route 0.115ns (44.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.554    -0.610    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.115    -0.354    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.075    -0.502    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.200%)  route 0.110ns (43.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.554    -0.610    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.359    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.047    -0.530    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.473%)  route 0.113ns (44.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.553    -0.611    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.357    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[0]
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.046    -0.531    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.651    -0.513    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X81Y35         FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.372 r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/Q
                         net (fo=1, routed)           0.104    -0.267    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][10]
    SLICE_X81Y35         FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.926    -0.747    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X81Y35         FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X81Y35         FDPE (Hold_fdpe_C_D)         0.047    -0.466    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.651    -0.513    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X81Y35         FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.372 r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/Q
                         net (fo=1, routed)           0.112    -0.259    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][12]
    SLICE_X81Y35         FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.926    -0.747    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X81Y35         FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X81Y35         FDPE (Hold_fdpe_C_D)         0.047    -0.466    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.786%)  route 0.125ns (40.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.556    -0.608    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.125    -0.342    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.045    -0.297 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000    -0.297    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.822    -0.850    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism              0.255    -0.595    
    SLICE_X29Y127        FDRE (Hold_fdre_C_D)         0.091    -0.504    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.991%)  route 0.172ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.554    -0.610    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/Q
                         net (fo=1, routed)           0.172    -0.297    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[7]
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.072    -0.505    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.479%)  route 0.176ns (55.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.554    -0.610    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.176    -0.293    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.071    -0.506    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.553    -0.611    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/Q
                         net (fo=1, routed)           0.119    -0.364    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[2]
    SLICE_X29Y125        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.820    -0.853    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y125        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                         clock pessimism              0.255    -0.598    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.016    -0.582    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_harnessSysPLLNode
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   harnessSysPLLNode/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y128    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_harnessSysPLLNode
  To Clock:  clkfbout_harnessSysPLLNode

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_harnessSysPLLNode
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   harnessSysPLLNode/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_harnessSysPLLNode
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.700ns  (logic 0.580ns (5.420%)  route 10.120ns (94.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          3.523     9.784    dutWrangler_n_3
    SLICE_X45Y60         FDRE                                         r  REG_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.117    14.529    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[20]/C
                         clock pessimism              0.071    14.599    
                         clock uncertainty           -0.377    14.222    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429    13.793    REG_reg[20]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.700ns  (logic 0.580ns (5.420%)  route 10.120ns (94.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          3.523     9.784    dutWrangler_n_3
    SLICE_X45Y60         FDRE                                         r  REG_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.117    14.529    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[21]/C
                         clock pessimism              0.071    14.599    
                         clock uncertainty           -0.377    14.222    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429    13.793    REG_reg[21]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.700ns  (logic 0.580ns (5.420%)  route 10.120ns (94.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          3.523     9.784    dutWrangler_n_3
    SLICE_X45Y60         FDRE                                         r  REG_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.117    14.529    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[22]/C
                         clock pessimism              0.071    14.599    
                         clock uncertainty           -0.377    14.222    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429    13.793    REG_reg[22]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.700ns  (logic 0.580ns (5.420%)  route 10.120ns (94.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          3.523     9.784    dutWrangler_n_3
    SLICE_X45Y60         FDRE                                         r  REG_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.117    14.529    _sys_clock_ibufg_O
    SLICE_X45Y60         FDRE                                         r  REG_reg[23]/C
                         clock pessimism              0.071    14.599    
                         clock uncertainty           -0.377    14.222    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429    13.793    REG_reg[23]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 0.580ns (6.322%)  route 8.595ns (93.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.997     8.259    dutWrangler_n_3
    SLICE_X45Y55         FDRE                                         r  REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.061    14.473    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[0]/C
                         clock pessimism              0.071    14.543    
                         clock uncertainty           -0.377    14.166    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429    13.737    REG_reg[0]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 0.580ns (6.322%)  route 8.595ns (93.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.997     8.259    dutWrangler_n_3
    SLICE_X45Y55         FDRE                                         r  REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.061    14.473    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[1]/C
                         clock pessimism              0.071    14.543    
                         clock uncertainty           -0.377    14.166    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429    13.737    REG_reg[1]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 0.580ns (6.322%)  route 8.595ns (93.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.997     8.259    dutWrangler_n_3
    SLICE_X45Y55         FDRE                                         r  REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.061    14.473    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[2]/C
                         clock pessimism              0.071    14.543    
                         clock uncertainty           -0.377    14.166    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429    13.737    REG_reg[2]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 0.580ns (6.322%)  route 8.595ns (93.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 14.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.997     8.259    dutWrangler_n_3
    SLICE_X45Y55         FDRE                                         r  REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.061    14.473    _sys_clock_ibufg_O
    SLICE_X45Y55         FDRE                                         r  REG_reg[3]/C
                         clock pessimism              0.071    14.543    
                         clock uncertainty           -0.377    14.166    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.429    13.737    REG_reg[3]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 0.580ns (6.426%)  route 8.445ns (93.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.848     8.110    dutWrangler_n_3
    SLICE_X45Y58         FDRE                                         r  REG_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.935    14.347    _sys_clock_ibufg_O
    SLICE_X45Y58         FDRE                                         r  REG_reg[12]/C
                         clock pessimism              0.071    14.417    
                         clock uncertainty           -0.377    14.040    
    SLICE_X45Y58         FDRE (Setup_fdre_C_R)       -0.429    13.611    REG_reg[12]
  -------------------------------------------------------------------
                         required time                         13.611    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock rise@10.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 0.580ns (6.426%)  route 8.445ns (93.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           6.598     6.138    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.262 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.848     8.110    dutWrangler_n_3
    SLICE_X45Y58         FDRE                                         r  REG_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          2.935    14.347    _sys_clock_ibufg_O
    SLICE_X45Y58         FDRE                                         r  REG_reg[13]/C
                         clock pessimism              0.071    14.417    
                         clock uncertainty           -0.377    14.040    
    SLICE_X45Y58         FDRE (Setup_fdre_C_R)       -0.429    13.611    REG_reg[13]
  -------------------------------------------------------------------
                         required time                         13.611    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  5.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.467ns (6.473%)  route 6.747ns (93.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.068ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.152     5.697    dutWrangler_n_3
    SLICE_X45Y56         FDRE                                         r  REG_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.586     5.068    _sys_clock_ibufg_O
    SLICE_X45Y56         FDRE                                         r  REG_reg[4]/C
                         clock pessimism             -0.071     4.998    
                         clock uncertainty            0.377     5.375    
    SLICE_X45Y56         FDRE (Hold_fdre_C_R)        -0.020     5.355    REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.355    
                         arrival time                           5.697    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.467ns (6.473%)  route 6.747ns (93.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.068ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.152     5.697    dutWrangler_n_3
    SLICE_X45Y56         FDRE                                         r  REG_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.586     5.068    _sys_clock_ibufg_O
    SLICE_X45Y56         FDRE                                         r  REG_reg[5]/C
                         clock pessimism             -0.071     4.998    
                         clock uncertainty            0.377     5.375    
    SLICE_X45Y56         FDRE (Hold_fdre_C_R)        -0.020     5.355    REG_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.355    
                         arrival time                           5.697    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.467ns (6.473%)  route 6.747ns (93.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.068ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.152     5.697    dutWrangler_n_3
    SLICE_X45Y56         FDRE                                         r  REG_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.586     5.068    _sys_clock_ibufg_O
    SLICE_X45Y56         FDRE                                         r  REG_reg[6]/C
                         clock pessimism             -0.071     4.998    
                         clock uncertainty            0.377     5.375    
    SLICE_X45Y56         FDRE (Hold_fdre_C_R)        -0.020     5.355    REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.355    
                         arrival time                           5.697    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.467ns (6.473%)  route 6.747ns (93.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.068ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.152     5.697    dutWrangler_n_3
    SLICE_X45Y56         FDRE                                         r  REG_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.586     5.068    _sys_clock_ibufg_O
    SLICE_X45Y56         FDRE                                         r  REG_reg[7]/C
                         clock pessimism             -0.071     4.998    
                         clock uncertainty            0.377     5.375    
    SLICE_X45Y56         FDRE (Hold_fdre_C_R)        -0.020     5.355    REG_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.355    
                         arrival time                           5.697    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.467ns (6.264%)  route 6.988ns (93.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.393     5.938    dutWrangler_n_3
    SLICE_X45Y61         FDRE                                         r  REG_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.386     4.868    _sys_clock_ibufg_O
    SLICE_X45Y61         FDRE                                         r  REG_reg[24]/C
                         clock pessimism             -0.071     4.798    
                         clock uncertainty            0.377     5.175    
    SLICE_X45Y61         FDRE (Hold_fdre_C_R)        -0.020     5.155    REG_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.155    
                         arrival time                           5.938    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.467ns (6.264%)  route 6.988ns (93.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.393     5.938    dutWrangler_n_3
    SLICE_X45Y61         FDRE                                         r  REG_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.386     4.868    _sys_clock_ibufg_O
    SLICE_X45Y61         FDRE                                         r  REG_reg[25]/C
                         clock pessimism             -0.071     4.798    
                         clock uncertainty            0.377     5.175    
    SLICE_X45Y61         FDRE (Hold_fdre_C_R)        -0.020     5.155    REG_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.155    
                         arrival time                           5.938    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.467ns (6.142%)  route 7.137ns (93.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.541     6.086    dutWrangler_n_3
    SLICE_X45Y59         FDRE                                         r  REG_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[16]/C
                         clock pessimism             -0.071     4.942    
                         clock uncertainty            0.377     5.319    
    SLICE_X45Y59         FDRE (Hold_fdre_C_R)        -0.020     5.299    REG_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.299    
                         arrival time                           6.086    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.467ns (6.142%)  route 7.137ns (93.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.541     6.086    dutWrangler_n_3
    SLICE_X45Y59         FDRE                                         r  REG_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[17]/C
                         clock pessimism             -0.071     4.942    
                         clock uncertainty            0.377     5.319    
    SLICE_X45Y59         FDRE (Hold_fdre_C_R)        -0.020     5.299    REG_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.299    
                         arrival time                           6.086    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.467ns (6.142%)  route 7.137ns (93.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.541     6.086    dutWrangler_n_3
    SLICE_X45Y59         FDRE                                         r  REG_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[18]/C
                         clock pessimism             -0.071     4.942    
                         clock uncertainty            0.377     5.319    
    SLICE_X45Y59         FDRE (Hold_fdre_C_R)        -0.020     5.299    REG_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.299    
                         arrival time                           6.086    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.467ns (6.142%)  route 7.137ns (93.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     2.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.503    -1.517    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.150 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           5.596     4.445    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.100     4.545 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/REG[0]_i_1/O
                         net (fo=26, routed)          1.541     6.086    dutWrangler_n_3
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          3.531     5.013    _sys_clock_ibufg_O
    SLICE_X45Y59         FDRE                                         r  REG_reg[19]/C
                         clock pessimism             -0.071     4.942    
                         clock uncertainty            0.377     5.319    
    SLICE_X45Y59         FDRE (Hold_fdre_C_R)        -0.020     5.299    REG_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.299    
                         arrival time                           6.086    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       45.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.083ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 3.867ns (60.395%)  route 2.536ns (39.605%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 2.719 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.536     4.428    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.024 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.024    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.839 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    17.719    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y85         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.327    
                         clock uncertainty           -0.240    18.087    
    ILOGIC_X1Y85         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.922    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 10.083    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 3.867ns (61.757%)  route 2.395ns (38.243%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 2.717 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.395     4.287    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.883 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.883    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.698 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.698    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    17.717    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.325    
                         clock uncertainty           -0.240    18.085    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.920    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.234ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 3.867ns (61.853%)  route 2.385ns (38.147%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 2.719 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.385     4.277    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.873 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.873    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.688 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.688    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    17.719    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.327    
                         clock uncertainty           -0.240    18.087    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.922    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                 10.234    

Slack (MET) :             10.702ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 3.867ns (66.913%)  route 1.912ns (33.087%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.715 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.912     3.804    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.400 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.400    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.215 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.215    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.715    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.323    
                         clock uncertainty           -0.240    18.083    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.918    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 10.702    

Slack (MET) :             10.853ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 3.867ns (68.707%)  route 1.761ns (31.293%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.715 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.761     3.654    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.250 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.250    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.065 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.715    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.323    
                         clock uncertainty           -0.240    18.083    
    ILOGIC_X1Y79         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.918    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                 10.853    

Slack (MET) :             11.014ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 3.867ns (70.728%)  route 1.600ns (29.272%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.715 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.600     3.493    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    R3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.089    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.904 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.904    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.715    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.323    
                         clock uncertainty           -0.240    18.083    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.918    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                 11.014    

Slack (MET) :             11.165ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 3.867ns (72.735%)  route 1.450ns (27.265%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.715 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.450     3.342    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.938 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.938    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.753 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.753    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.715    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.323    
                         clock uncertainty           -0.240    18.083    
    ILOGIC_X1Y77         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.918    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 11.165    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 3.867ns (74.860%)  route 1.299ns (25.140%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 2.716 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.299     3.191    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.787 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.787    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.602 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.602    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    17.716    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.324    
                         clock uncertainty           -0.240    18.084    
    ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.919    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.919    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 11.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.367ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.759ns  (logic 1.068ns (60.729%)  route 0.691ns (39.271%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.691    60.963    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.647    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.890 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.890    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.990    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.227    
                         clock uncertainty            0.240    16.467    
    ILOGIC_X1Y76         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.523    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.523    
                         arrival time                          61.890    
  -------------------------------------------------------------------
                         slack                                 45.367    

Slack (MET) :             45.432ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.824ns  (logic 1.068ns (58.567%)  route 0.756ns (41.433%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.756    61.028    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.712 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.712    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.955    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.990    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.227    
                         clock uncertainty            0.240    16.467    
    ILOGIC_X1Y77         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.523    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.523    
                         arrival time                          61.955    
  -------------------------------------------------------------------
                         slack                                 45.432    

Slack (MET) :             45.497ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.888ns  (logic 1.068ns (56.554%)  route 0.820ns (43.446%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.820    61.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    R3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.777 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.777    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.020 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.990    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.227    
                         clock uncertainty            0.240    16.467    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.523    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.523    
                         arrival time                          62.020    
  -------------------------------------------------------------------
                         slack                                 45.497    

Slack (MET) :             45.573ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.963ns  (logic 1.068ns (54.400%)  route 0.895ns (45.600%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.895    61.168    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.852 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.852    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.095    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y79         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          62.095    
  -------------------------------------------------------------------
                         slack                                 45.573    

Slack (MET) :             45.638ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.028ns  (logic 1.068ns (52.659%)  route 0.960ns (47.341%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.960    61.233    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.917 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.160 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.160    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          62.160    
  -------------------------------------------------------------------
                         slack                                 45.638    

Slack (MET) :             45.853ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.247ns  (logic 1.068ns (47.532%)  route 1.179ns (52.468%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.179    61.452    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.136 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.136    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.379    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    15.992    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y84         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.229    
                         clock uncertainty            0.240    16.469    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.525    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.525    
                         arrival time                          62.379    
  -------------------------------------------------------------------
                         slack                                 45.853    

Slack (MET) :             45.860ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.253ns  (logic 1.068ns (47.411%)  route 1.185ns (52.589%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.185    61.457    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.141 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.141    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.384 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.384    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    15.991    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.228    
                         clock uncertainty            0.240    16.468    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.524    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.524    
                         arrival time                          62.384    
  -------------------------------------------------------------------
                         slack                                 45.860    

Slack (MET) :             45.918ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.312ns  (logic 1.068ns (46.197%)  route 1.244ns (53.803%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.244    61.517    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.201 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.201    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.444 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.444    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    15.992    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y85         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.229    
                         clock uncertainty            0.240    16.469    
    ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.525    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.525    
                         arrival time                          62.444    
  -------------------------------------------------------------------
                         slack                                 45.918    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       46.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 3.867ns (47.434%)  route 4.285ns (52.566%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 2.726 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          4.285     6.178    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    M1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.774 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.774    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.589 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y97         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    17.726    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y97         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.334    
                         clock uncertainty           -0.240    18.094    
    ILOGIC_X1Y97         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.929    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.351ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 3.867ns (47.495%)  route 4.275ns (52.505%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 2.726 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          4.275     6.167    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    K3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.763 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.763    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.578 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.578    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y96         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    17.726    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y96         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.334    
                         clock uncertainty           -0.240    18.094    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.929    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  8.351    

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 3.867ns (48.331%)  route 4.134ns (51.669%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 2.724 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          4.134     6.026    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    L3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.622 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.622    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.437 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.437    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    17.724    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.332    
                         clock uncertainty           -0.240    18.092    
    ILOGIC_X1Y95         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.927    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.927    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 3.867ns (50.359%)  route 3.812ns (49.641%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.812     5.704    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    M3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.300 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.300    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.115 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.722    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.330    
                         clock uncertainty           -0.240    18.090    
    ILOGIC_X1Y92         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.925    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.925    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.961ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 3.867ns (51.371%)  route 3.661ns (48.629%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.661     5.553    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    K5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.149 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.149    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.964 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.964    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.722    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.330    
                         clock uncertainty           -0.240    18.090    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.925    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.925    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  8.961    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 3.867ns (52.129%)  route 3.551ns (47.871%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.551     5.443    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    M2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.039 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.039    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.854 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.854    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.722    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.330    
                         clock uncertainty           -0.240    18.090    
    ILOGIC_X1Y91         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.925    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.925    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 3.867ns (53.437%)  route 3.370ns (46.563%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.370     5.262    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    L4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.858 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.858    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.673 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.722    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.330    
                         clock uncertainty           -0.240    18.090    
    ILOGIC_X1Y89         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.925    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.925    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.253ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 3.867ns (53.437%)  route 3.370ns (46.563%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 2.723 - 1.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.614     1.436    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.456     1.892 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.370     5.262    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    L6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.858 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.858    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.673 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    17.723    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.331    
                         clock uncertainty           -0.240    18.091    
    ILOGIC_X1Y88         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.926    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.926    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  9.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.264ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.655ns  (logic 1.068ns (40.232%)  route 1.587ns (59.768%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.587    61.859    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    L6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.543 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.543    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.786 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.786    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          62.786    
  -------------------------------------------------------------------
                         slack                                 46.264    

Slack (MET) :             46.264ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.655ns  (logic 1.068ns (40.232%)  route 1.587ns (59.768%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.587    61.859    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    L4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.543 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.543    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.786 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.786    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y89         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          62.786    
  -------------------------------------------------------------------
                         slack                                 46.264    

Slack (MET) :             46.364ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.753ns  (logic 1.068ns (38.791%)  route 1.685ns (61.209%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.685    61.958    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    M2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.642 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.642    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.885 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.885    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    15.988    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.225    
                         clock uncertainty            0.240    16.465    
    ILOGIC_X1Y91         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.521    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.521    
                         arrival time                          62.885    
  -------------------------------------------------------------------
                         slack                                 46.364    

Slack (MET) :             46.420ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.811ns  (logic 1.068ns (37.999%)  route 1.743ns (62.001%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.743    62.015    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    K5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.699 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.699    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.942 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.942    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y90         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          62.942    
  -------------------------------------------------------------------
                         slack                                 46.420    

Slack (MET) :             46.490ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.880ns  (logic 1.068ns (37.085%)  route 1.812ns (62.915%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.812    62.085    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    M3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.769 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.769    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.012 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.012    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    15.988    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.225    
                         clock uncertainty            0.240    16.465    
    ILOGIC_X1Y92         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.521    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.521    
                         arrival time                          63.012    
  -------------------------------------------------------------------
                         slack                                 46.490    

Slack (MET) :             46.643ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        3.034ns  (logic 1.068ns (35.199%)  route 1.966ns (64.801%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.966    62.239    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    L3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.923 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.923    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.166 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.166    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    15.990    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.227    
                         clock uncertainty            0.240    16.467    
    ILOGIC_X1Y95         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.523    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.523    
                         arrival time                          63.166    
  -------------------------------------------------------------------
                         slack                                 46.643    

Slack (MET) :             46.697ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        3.089ns  (logic 1.068ns (34.575%)  route 2.021ns (65.425%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.021    62.294    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    K3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.978 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.978    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.221 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.221    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y96         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    15.991    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y96         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.228    
                         clock uncertainty            0.240    16.468    
    ILOGIC_X1Y96         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.524    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.524    
                         arrival time                          63.221    
  -------------------------------------------------------------------
                         slack                                 46.697    

Slack (MET) :             46.711ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        3.103ns  (logic 1.068ns (34.414%)  route 2.035ns (65.586%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.556    60.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141    60.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.035    62.308    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    M1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.992 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.992    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.235 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.235    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y97         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    15.991    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y97         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.228    
                         clock uncertainty            0.240    16.468    
    ILOGIC_X1Y97         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.524    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.524    
                         arrival time                          63.235    
  -------------------------------------------------------------------
                         slack                                 46.711    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.312ns fall@4.312ns period=48.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.687ns  (mem_refclk rise@6.000ns - sync_pulse fall@4.312ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.196 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 3.527 - 4.312 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      4.312     4.312 f  
    E3                                                0.000     4.312 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.312    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     5.794 f  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     7.027    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -0.043 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     1.676    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.772 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     3.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.527 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     4.148    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     5.196    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.607     5.803    
                         clock uncertainty           -0.240     5.564    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     5.382    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.382    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  1.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.312ns fall@4.312ns period=48.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.312ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.312ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.165ns
    Source Clock Delay      (SCD):    -1.393ns = ( -0.081 - 1.312 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.312     1.312 r  
    E3                                                0.000     1.312 r  sys_clock (IN)
                         net (fo=0)                   0.000     1.312    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     2.724 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     3.886    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -3.438 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -1.799    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.708 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    -0.164    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    -0.081 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     0.508    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.165    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.607    -0.772    
                         clock uncertainty            0.240    -0.533    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174    -0.359    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.867    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@9.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 13.707 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      9.000     9.000 r  
    E3                                                0.000     9.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    10.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233    11.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     4.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     6.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     8.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     8.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434    11.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    11.600 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.600    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    13.707    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.703    14.410    
                         clock uncertainty           -0.071    14.339    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    13.688    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        3.048ns  (logic 0.517ns (16.959%)  route 2.531ns (83.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.531    11.311    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        3.036ns  (logic 0.517ns (17.029%)  route 2.519ns (82.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.519    11.298    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y51         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y51         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y51         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.894ns  (logic 0.517ns (17.862%)  route 2.377ns (82.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.377    11.157    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.882ns  (logic 0.517ns (17.940%)  route 2.365ns (82.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.365    11.144    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.730ns  (logic 0.517ns (18.937%)  route 2.213ns (81.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.213    10.992    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.718ns  (logic 0.517ns (19.025%)  route 2.201ns (80.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 14.117 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.201    10.980    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    14.117    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.820    
                         clock uncertainty           -0.071    14.749    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.900    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.566ns  (logic 0.517ns (20.150%)  route 2.049ns (79.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 14.117 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.049    10.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    14.117    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.820    
                         clock uncertainty           -0.071    14.749    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.900    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.524ns  (logic 0.517ns (20.482%)  route 2.007ns (79.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 14.118 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.007    10.787    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.411    14.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.821    
                         clock uncertainty           -0.071    14.750    
    OLOGIC_X1Y62         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.901    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.399ns  (logic 0.517ns (21.550%)  route 1.882ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.882    10.661    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.818    
                         clock uncertainty           -0.071    14.747    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.898    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  3.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.913 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.913    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.661    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.168     1.829    
    OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.818    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.272ns (27.204%)  route 0.728ns (72.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.728     2.741    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y61         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y61         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.009    
    OLOGIC_X1Y61         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.054%)  route 0.733ns (72.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.733     2.746    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y60         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y60         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.008    
    OLOGIC_X1Y60         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.272ns (25.419%)  route 0.798ns (74.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.798     2.811    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.007    
    OLOGIC_X1Y59         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.566    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.272ns (23.739%)  route 0.874ns (76.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.874     2.887    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.007    
    OLOGIC_X1Y56         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.566    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.272ns (22.931%)  route 0.914ns (77.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.914     2.927    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.009    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.272ns (22.285%)  route 0.949ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.949     2.961    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.007    
    OLOGIC_X1Y55         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.566    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.272ns (22.185%)  route 0.954ns (77.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.954     2.967    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.008    
    OLOGIC_X1Y54         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.272ns (20.910%)  route 1.029ns (79.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.029     3.042    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.008    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.272ns (20.822%)  route 1.034ns (79.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.034     3.047    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.008    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@9.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 13.697 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      9.000     9.000 r  
    E3                                                0.000     9.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    10.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233    11.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     4.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     6.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     8.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434    11.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    11.589 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    13.697    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.702    14.399    
                         clock uncertainty           -0.071    14.328    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    13.677    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.712ns  (logic 0.517ns (19.067%)  route 2.195ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.195    10.963    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y63         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.799    
                         clock uncertainty           -0.071    14.728    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.879    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.699ns  (logic 0.517ns (19.155%)  route 2.182ns (80.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.182    10.950    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.799    
                         clock uncertainty           -0.071    14.728    
    OLOGIC_X1Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.879    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.557ns  (logic 0.517ns (20.216%)  route 2.040ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.040    10.809    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.799    
                         clock uncertainty           -0.071    14.728    
    OLOGIC_X1Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.879    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.545ns  (logic 0.517ns (20.316%)  route 2.028ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.028    10.796    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.799    
                         clock uncertainty           -0.071    14.728    
    OLOGIC_X1Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.879    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.498ns  (logic 0.517ns (20.701%)  route 1.981ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 14.096 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.981    10.749    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.096    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.798    
                         clock uncertainty           -0.071    14.727    
    OLOGIC_X1Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.878    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.393ns  (logic 0.517ns (21.604%)  route 1.876ns (78.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 14.095 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.876    10.645    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    14.095    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.797    
                         clock uncertainty           -0.071    14.726    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.877    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.381ns  (logic 0.517ns (21.718%)  route 1.864ns (78.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 14.095 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.864    10.632    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    14.095    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.797    
                         clock uncertainty           -0.071    14.726    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.877    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.374ns  (logic 0.517ns (21.777%)  route 1.857ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.857    10.626    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.795    
                         clock uncertainty           -0.071    14.724    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.875    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.359ns  (logic 0.517ns (21.915%)  route 1.842ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 14.096 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.842    10.611    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.096    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.798    
                         clock uncertainty           -0.071    14.727    
    OLOGIC_X1Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.878    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  3.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.906 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.906    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.652    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.170     1.822    
    OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.811    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.272ns (26.216%)  route 0.766ns (73.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.766     2.771    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.272ns (24.802%)  route 0.825ns (75.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.825     2.831    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.272ns (24.709%)  route 0.829ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.829     2.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y72         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y72         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.997    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.556    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.272ns (23.630%)  route 0.879ns (76.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.879     2.885    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.272ns (23.366%)  route 0.892ns (76.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.892     2.898    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.998    
    OLOGIC_X1Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.557    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.272ns (23.316%)  route 0.895ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.895     2.900    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.272ns (23.206%)  route 0.900ns (76.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.900     2.906    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.272ns (22.341%)  route 0.946ns (77.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.946     2.951    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.998    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.557    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.272ns (21.815%)  route 0.975ns (78.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.975     2.981    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.997    
    OLOGIC_X1Y66         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.556    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        2.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.517ns (14.484%)  route 3.052ns (85.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.113 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          3.052     5.832    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.816    
                         clock uncertainty           -0.071     8.745    
    OLOGIC_X1Y86         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.896    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 7.707 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     5.600 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.600    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.707    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.703     8.410    
                         clock uncertainty           -0.071     8.339    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     7.688    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.517ns (15.068%)  route 2.914ns (84.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.113 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.914     5.693    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y85         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y85         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.816    
                         clock uncertainty           -0.071     8.745    
    OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.896    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.008    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     8.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.008    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     8.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.008    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     8.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.008    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     8.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.517ns (15.749%)  route 2.766ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.113 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.766     5.545    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y84         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.816    
                         clock uncertainty           -0.071     8.745    
    OLOGIC_X1Y84         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.896    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.517ns (16.494%)  route 2.617ns (83.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.617     5.397    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.893    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.517ns (18.170%)  route 2.328ns (81.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.328     5.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.893    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                  2.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.913 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.913    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.661    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.168     1.829    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.818    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.878 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.038    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.878 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.038    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.878 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.038    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.878 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.038    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.272ns (25.901%)  route 0.778ns (74.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.778     2.791    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.006    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.565    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.272ns (24.429%)  route 0.841ns (75.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.841     2.854    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y78         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y78         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.006    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.565    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.272ns (23.549%)  route 0.883ns (76.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.883     2.896    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.006    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.565    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.272ns (23.115%)  route 0.905ns (76.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.905     2.918    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.272ns (21.935%)  route 0.968ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.968     2.981    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 7.697 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     5.589 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.697    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.702     8.399    
                         clock uncertainty           -0.071     8.328    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     7.677    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.517ns (15.377%)  route 2.845ns (84.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 8.119 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.845     5.614    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.821    
                         clock uncertainty           -0.071     8.750    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.901    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.521 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.997    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     8.362    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.521 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.997    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     8.362    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.521 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.997    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     8.362    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.521 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.997    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     8.362    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.517ns (16.037%)  route 2.707ns (83.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 8.119 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.707     5.475    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.821    
                         clock uncertainty           -0.071     8.750    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.901    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.517ns (16.810%)  route 2.558ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 8.119 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.558     5.327    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y96         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y96         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.821    
                         clock uncertainty           -0.071     8.750    
    OLOGIC_X1Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.901    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.517ns (17.662%)  route 2.410ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.410     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.898    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.517ns (19.598%)  route 2.121ns (80.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.121     4.889    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.898    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  3.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.906 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.906    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.652    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.170     1.822    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.811    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.871 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.031    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.916    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.871 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.031    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.916    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.871 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.031    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.916    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.871 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.031    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.916    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.272ns (26.912%)  route 0.739ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.739     2.745    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     2.005    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.272ns (25.675%)  route 0.787ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.787     2.793    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     2.005    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.272ns (25.433%)  route 0.797ns (74.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.797     2.803    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.563    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.272ns (24.012%)  route 0.861ns (75.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.861     2.867    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.563    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.272ns (23.184%)  route 0.901ns (76.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.901     2.907    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     2.005    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.343    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       46.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.490ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.606ns (23.071%)  route 2.021ns (76.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 55.135 - 50.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.875     8.298    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X31Y59         FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410    51.410 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118    53.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.619 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.515    55.135    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X31Y59         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C  (IS_INVERTED)
                         clock pessimism              0.510    55.644    
                         clock uncertainty           -0.252    55.392    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.604    54.788    chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg
  -------------------------------------------------------------------
                         required time                         54.788    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 46.490    

Slack (MET) :             46.629ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.606ns (24.354%)  route 1.882ns (75.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 55.136 - 50.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.737     8.159    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X31Y58         FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410    51.410 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118    53.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.619 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.516    55.136    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X31Y58         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.510    55.645    
                         clock uncertainty           -0.252    55.393    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.604    54.789    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]
  -------------------------------------------------------------------
                         required time                         54.789    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                 46.629    

Slack (MET) :             46.629ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.606ns (24.354%)  route 1.882ns (75.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 55.136 - 50.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.737     8.159    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X31Y58         FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410    51.410 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118    53.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.619 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.516    55.136    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X31Y58         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.510    55.645    
                         clock uncertainty           -0.252    55.393    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.604    54.789    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]
  -------------------------------------------------------------------
                         required time                         54.789    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                 46.629    

Slack (MET) :             46.675ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.606ns (24.354%)  route 1.882ns (75.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 55.136 - 50.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.737     8.159    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X31Y58         FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410    51.410 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118    53.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.619 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.516    55.136    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X31Y58         FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.510    55.645    
                         clock uncertainty           -0.252    55.393    
    SLICE_X31Y58         FDPE (Recov_fdpe_C_PRE)     -0.558    54.835    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]
  -------------------------------------------------------------------
                         required time                         54.835    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                 46.675    

Slack (MET) :             46.824ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.606ns (26.410%)  route 1.689ns (73.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 55.137 - 50.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.543     7.966    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X32Y56         FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410    51.410 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118    53.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.619 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.517    55.137    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.510    55.646    
                         clock uncertainty           -0.252    55.394    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.604    54.790    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]
  -------------------------------------------------------------------
                         required time                         54.790    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                 46.824    

Slack (MET) :             46.824ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.606ns (26.410%)  route 1.689ns (73.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 55.137 - 50.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.543     7.966    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X32Y56         FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F3                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410    51.410 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118    53.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.619 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.517    55.137    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X32Y56         FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.510    55.646    
                         clock uncertainty           -0.252    55.394    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.604    54.790    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]
  -------------------------------------------------------------------
                         required time                         54.790    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                 46.824    

Slack (MET) :             96.339ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/downgradeOpReg_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.606ns (21.824%)  route 2.171ns (78.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 105.137 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          1.025     8.448    chiptop0/system/dtm/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X31Y55         FDCE                                         f  chiptop0/system/dtm/downgradeOpReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.517   105.137    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X31Y55         FDCE                                         r  chiptop0/system/dtm/downgradeOpReg_reg/C
                         clock pessimism              0.510   105.646    
                         clock uncertainty           -0.252   105.394    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.607   104.787    chiptop0/system/dtm/downgradeOpReg_reg
  -------------------------------------------------------------------
                         required time                        104.787    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                 96.339    

Slack (MET) :             96.485ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.606ns (23.033%)  route 2.025ns (76.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 105.138 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.880     8.302    chiptop0/system/tlDM/dmOuter/dmOuter/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X31Y51         FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.518   105.138    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X31Y51         FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/C
                         clock pessimism              0.510   105.647    
                         clock uncertainty           -0.252   105.395    
    SLICE_X31Y51         FDCE (Recov_fdce_C_CLR)     -0.607   104.788    chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 96.485    

Slack (MET) :             96.485ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.606ns (23.033%)  route 2.025ns (76.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 105.138 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.880     8.302    chiptop0/system/tlDM/dmOuter/dmOuter/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X31Y51         FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.518   105.138    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X31Y51         FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/C
                         clock pessimism              0.510   105.647    
                         clock uncertainty           -0.252   105.395    
    SLICE_X31Y51         FDCE (Recov_fdce_C_CLR)     -0.607   104.788    chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 96.485    

Slack (MET) :             96.488ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.606ns (23.176%)  route 2.009ns (76.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 105.141 - 100.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.455     3.936    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.032 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.639     5.671    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.456     6.127 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           1.145     7.272    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.422 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.863     8.286    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X15Y55         FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F3                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.118   103.528    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.619 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.521   105.141    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X15Y55         FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.493   105.633    
                         clock uncertainty           -0.252   105.381    
    SLICE_X15Y55         FDCE (Recov_fdce_C_CLR)     -0.607   104.774    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                        104.774    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 96.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.195%)  route 0.652ns (77.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.412     2.427    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.472 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.240     2.712    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X15Y56         FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.844     2.499    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X15Y56         FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.584     1.915    
    SLICE_X15Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.823    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.195%)  route 0.652ns (77.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.412     2.427    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.472 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.240     2.712    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X15Y56         FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.844     2.499    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X15Y56         FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.584     1.915    
    SLICE_X15Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.823    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.195%)  route 0.652ns (77.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.412     2.427    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.472 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.240     2.712    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X15Y56         FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.844     2.499    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X15Y56         FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.584     1.915    
    SLICE_X15Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.823    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.195%)  route 0.652ns (77.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.412     2.427    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.472 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.240     2.712    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X15Y56         FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.844     2.499    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X15Y56         FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.584     1.915    
    SLICE_X15Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.823    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.195%)  route 0.652ns (77.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.412     2.427    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.472 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.240     2.712    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X15Y56         FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.844     2.499    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X15Y56         FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.584     1.915    
    SLICE_X15Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.823    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.195%)  route 0.652ns (77.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.412     2.427    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.472 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.240     2.712    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X15Y56         FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.844     2.499    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X15Y56         FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.584     1.915    
    SLICE_X15Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.823    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/stickyBusyReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.183ns (23.949%)  route 0.581ns (76.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.400     2.416    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.042     2.458 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.181     2.638    chiptop0/system/dtm/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X32Y55         FDCE                                         f  chiptop0/system/dtm/stickyBusyReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.840     2.495    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y55         FDCE                                         r  chiptop0/system/dtm/stickyBusyReg_reg/C
                         clock pessimism             -0.605     1.890    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.154     1.736    chiptop0/system/dtm/stickyBusyReg_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/stickyNonzeroRespReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.183ns (23.949%)  route 0.581ns (76.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.400     2.416    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.042     2.458 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.181     2.638    chiptop0/system/dtm/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X32Y55         FDCE                                         f  chiptop0/system/dtm/stickyNonzeroRespReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.840     2.495    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y55         FDCE                                         r  chiptop0/system/dtm/stickyNonzeroRespReg_reg/C
                         clock pessimism             -0.605     1.890    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.154     1.736    chiptop0/system/dtm/stickyNonzeroRespReg_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.693%)  route 0.713ns (79.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.412     2.427    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.472 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.301     2.773    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X14Y57         FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.843     2.498    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.584     1.914    
    SLICE_X14Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.847    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.693%)  route 0.713ns (79.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.031     1.280    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.306 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.569     1.874    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.412     2.427    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.472 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.301     2.773    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X14Y57         FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F3                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F3                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.190     1.626    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.843     2.498    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.584     1.914    
    SLICE_X14Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.847    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.926    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_harnessSysPLLNode
  To Clock:  clk_out1_harnessSysPLLNode

Setup :            0  Failing Endpoints,  Worst Slack        9.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.179ns  (logic 0.580ns (5.698%)  route 9.599ns (94.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           8.926     8.466    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.590 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=3, routed)           0.673     9.263    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/_dutWrangler_auto_out_0_reset
    SLICE_X47Y58         FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.512    18.492    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.122    18.857    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.405    18.452    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         18.452    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.179ns  (logic 0.580ns (5.698%)  route 9.599ns (94.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           8.926     8.466    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.590 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=3, routed)           0.673     9.263    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/_dutWrangler_auto_out_0_reset
    SLICE_X47Y58         FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.512    18.492    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.122    18.857    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.405    18.452    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         18.452    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.179ns  (logic 0.580ns (5.698%)  route 9.599ns (94.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.624    -0.916    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           8.926     8.466    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.590 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=3, routed)           0.673     9.263    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/_dutWrangler_auto_out_0_reset
    SLICE_X47Y58         FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.512    18.492    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.122    18.857    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.405    18.452    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         18.452    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             12.595ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/intsource/reg_0/reg_0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 0.580ns (8.539%)  route 6.212ns (91.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 18.663 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.785    -0.755    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y29         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=30, routed)          1.562     1.263    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X39Y25         LUT1 (Prop_lut1_I0_O)        0.124     1.387 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1006, routed)        4.650     6.037    chiptop0/system/intsource/reg_0/reg_0_reg[1]_0
    SLICE_X39Y48         FDCE                                         f  chiptop0/system/intsource/reg_0/reg_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.684    18.663    chiptop0/system/intsource/reg_0/clk_out1
    SLICE_X39Y48         FDCE                                         r  chiptop0/system/intsource/reg_0/reg_0_reg[1]/C
                         clock pessimism              0.496    19.159    
                         clock uncertainty           -0.122    19.037    
    SLICE_X39Y48         FDCE (Recov_fdce_C_CLR)     -0.405    18.632    chiptop0/system/intsource/reg_0/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                 12.595    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.608ns (9.199%)  route 6.001ns (90.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.633    -0.907    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.808     0.357    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.152     0.509 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         5.193     5.703    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/AR[0]
    SLICE_X31Y81         FDCE                                         f  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.510    18.490    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/clk_out1
    SLICE_X31Y81         FDCE                                         r  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
                         clock pessimism              0.559    19.049    
                         clock uncertainty           -0.122    18.927    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.607    18.320    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_0_reg
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.608ns (9.199%)  route 6.001ns (90.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.633    -0.907    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.808     0.357    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.152     0.509 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         5.193     5.703    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/AR[0]
    SLICE_X31Y81         FDCE                                         f  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.510    18.490    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/clk_out1
    SLICE_X31Y81         FDCE                                         r  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
                         clock pessimism              0.559    19.049    
                         clock uncertainty           -0.122    18.927    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.607    18.320    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_1_reg
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.608ns (9.199%)  route 6.001ns (90.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.633    -0.907    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.808     0.357    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.152     0.509 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         5.193     5.703    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/AR[0]
    SLICE_X31Y81         FDCE                                         f  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.510    18.490    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/clk_out1
    SLICE_X31Y81         FDCE                                         r  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
                         clock pessimism              0.559    19.049    
                         clock uncertainty           -0.122    18.927    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.607    18.320    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain_1/sync_2_reg
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_w_source/widx_widx_bin_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.608ns (9.199%)  route 6.001ns (90.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.633    -0.907    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.808     0.357    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.152     0.509 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         5.193     5.703    mig/axi4asource/x1_w_source/AR[0]
    SLICE_X31Y81         FDCE                                         f  mig/axi4asource/x1_w_source/widx_widx_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.510    18.490    mig/axi4asource/x1_w_source/clk_out1
    SLICE_X31Y81         FDCE                                         r  mig/axi4asource/x1_w_source/widx_widx_bin_reg[2]/C
                         clock pessimism              0.559    19.049    
                         clock uncertainty           -0.122    18.927    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.607    18.320    mig/axi4asource/x1_w_source/widx_widx_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.935ns  (required time - arrival time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 0.608ns (9.662%)  route 5.684ns (90.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.633    -0.907    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.808     0.357    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.152     0.509 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         4.876     5.386    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/AR[0]
    SLICE_X28Y81         FDCE                                         f  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.511    18.491    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/clk_out1
    SLICE_X28Y81         FDCE                                         r  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.559    19.050    
                         clock uncertainty           -0.122    18.928    
    SLICE_X28Y81         FDCE (Recov_fdce_C_CLR)     -0.607    18.321    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                 12.935    

Slack (MET) :             12.935ns  (required time - arrival time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 0.608ns (9.662%)  route 5.684ns (90.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.633    -0.907    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.808     0.357    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.152     0.509 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         4.876     5.386    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/AR[0]
    SLICE_X28Y81         FDCE                                         f  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       1.511    18.491    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/clk_out1
    SLICE_X28Y81         FDCE                                         r  mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.559    19.050    
                         clock uncertainty           -0.122    18.928    
    SLICE_X28Y81         FDCE (Recov_fdce_C_CLR)     -0.607    18.321    mig/axi4asource/x1_w_source/ridx_ridx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                 12.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.183ns (24.614%)  route 0.560ns (75.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.575    -0.589    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X15Y54         FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           0.168    -0.280    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.042    -0.238 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=25, routed)          0.392     0.154    chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg_2
    SLICE_X23Y44         FDCE                                         f  chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.916    -0.757    chiptop0/dmactiveAck_dmactiveAck/output_chain/clk_out1
    SLICE_X23Y44         FDCE                                         r  chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg/C
                         clock pessimism              0.504    -0.253    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.407    chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.183ns (24.614%)  route 0.560ns (75.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.575    -0.589    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X15Y54         FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           0.168    -0.280    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.042    -0.238 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=25, routed)          0.392     0.154    chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg_2
    SLICE_X23Y44         FDCE                                         f  chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.916    -0.757    chiptop0/dmactiveAck_dmactiveAck/output_chain/clk_out1
    SLICE_X23Y44         FDCE                                         r  chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_1_reg/C
                         clock pessimism              0.504    -0.253    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.154    -0.407    chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.312%)  route 0.408ns (68.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.575    -0.589    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X15Y54         FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           0.168    -0.280    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I0_O)        0.045    -0.235 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.240     0.005    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X14Y56         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.846    -0.827    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/clk_out1
    SLICE_X14Y56         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.312%)  route 0.408ns (68.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.575    -0.589    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X15Y54         FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           0.168    -0.280    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I0_O)        0.045    -0.235 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.240     0.005    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X14Y56         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.846    -0.827    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/clk_out1
    SLICE_X14Y56         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.312%)  route 0.408ns (68.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.575    -0.589    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X15Y54         FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=3, routed)           0.168    -0.280    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X15Y54         LUT2 (Prop_lut2_I0_O)        0.045    -0.235 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=18, routed)          0.240     0.005    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X14Y56         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.846    -0.827    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/clk_out1
    SLICE_X14Y56         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_aw_source/source_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.131%)  route 0.654ns (77.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.565    -0.599    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.466     0.008    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.053 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.188     0.241    mig/axi4asource/x1_aw_source/source_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X52Y57         FDCE                                         f  mig/axi4asource/x1_aw_source/source_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.833    -0.840    mig/axi4asource/x1_aw_source/source_valid_1/io_out_sink_valid_0/output_chain/clk_out1
    SLICE_X52Y57         FDCE                                         r  mig/axi4asource/x1_aw_source/source_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.504    -0.336    
    SLICE_X52Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    mig/axi4asource/x1_aw_source/source_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.611%)  route 0.633ns (77.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.565    -0.599    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.285    -0.173    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.044    -0.129 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         0.348     0.219    mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/AR[0]
    SLICE_X54Y60         FDCE                                         f  mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.832    -0.841    mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/clk_out1
    SLICE_X54Y60         FDCE                                         r  mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.504    -0.337    
    SLICE_X54Y60         FDCE (Remov_fdce_C_CLR)     -0.129    -0.466    mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.611%)  route 0.633ns (77.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.565    -0.599    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.285    -0.173    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.044    -0.129 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         0.348     0.219    mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/AR[0]
    SLICE_X54Y60         FDCE                                         f  mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.832    -0.841    mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/clk_out1
    SLICE_X54Y60         FDCE                                         r  mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.504    -0.337    
    SLICE_X54Y60         FDCE (Remov_fdce_C_CLR)     -0.129    -0.466    mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.611%)  route 0.633ns (77.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.565    -0.599    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y58         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.285    -0.173    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.044    -0.129 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         0.348     0.219    mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/AR[0]
    SLICE_X54Y60         FDCE                                         f  mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.832    -0.841    mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/clk_out1
    SLICE_X54Y60         FDCE                                         r  mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.504    -0.337    
    SLICE_X54Y60         FDCE (Remov_fdce_C_CLR)     -0.129    -0.466    mig/axi4asource/x1_ar_source/sink_valid/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.164ns (24.357%)  route 0.509ns (75.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.563    -0.601    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X62Y66         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDPE (Prop_fdpe_C_Q)         0.164    -0.437 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=6, routed)           0.509     0.072    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X55Y57         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11360, routed)       0.833    -0.840    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y57         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X55Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.729    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.518ns (6.453%)  route 7.509ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 12.683 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.509     9.555    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/ui_clk_sync_rst
    SLICE_X28Y82         FDCE                                         f  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.510    12.683    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/ui_clk
    SLICE_X28Y82         FDCE                                         r  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.649    13.332    
                         clock uncertainty           -0.086    13.246    
    SLICE_X28Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.841    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.518ns (6.453%)  route 7.509ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 12.683 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.509     9.555    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/ui_clk_sync_rst
    SLICE_X28Y82         FDCE                                         f  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.510    12.683    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/ui_clk
    SLICE_X28Y82         FDCE                                         r  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.649    13.332    
                         clock uncertainty           -0.086    13.246    
    SLICE_X28Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.841    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.518ns (6.453%)  route 7.509ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 12.683 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.509     9.555    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/ui_clk_sync_rst
    SLICE_X28Y82         FDCE                                         f  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.510    12.683    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/ui_clk
    SLICE_X28Y82         FDCE                                         r  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/sync_1_reg/C
                         clock pessimism              0.649    13.332    
                         clock uncertainty           -0.086    13.246    
    SLICE_X28Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.841    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/sync_1_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.518ns (6.453%)  route 7.509ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 12.683 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.509     9.555    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/ui_clk_sync_rst
    SLICE_X28Y82         FDCE                                         f  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.510    12.683    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/ui_clk
    SLICE_X28Y82         FDCE                                         r  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/sync_2_reg/C
                         clock pessimism              0.649    13.332    
                         clock uncertainty           -0.086    13.246    
    SLICE_X28Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.841    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_2/sync_2_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.518ns (6.457%)  route 7.505ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 12.683 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.505     9.550    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/ui_clk_sync_rst
    SLICE_X29Y82         FDCE                                         f  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.510    12.683    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/ui_clk
    SLICE_X29Y82         FDCE                                         r  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_0_reg/C
                         clock pessimism              0.649    13.332    
                         clock uncertainty           -0.086    13.246    
    SLICE_X29Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.841    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.518ns (6.457%)  route 7.505ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 12.683 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.505     9.550    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/ui_clk_sync_rst
    SLICE_X29Y82         FDCE                                         f  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.510    12.683    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/ui_clk
    SLICE_X29Y82         FDCE                                         r  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_0_reg/C
                         clock pessimism              0.649    13.332    
                         clock uncertainty           -0.086    13.246    
    SLICE_X29Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.841    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_0_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.518ns (6.457%)  route 7.505ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 12.683 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.505     9.550    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/ui_clk_sync_rst
    SLICE_X29Y82         FDCE                                         f  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.510    12.683    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/ui_clk
    SLICE_X29Y82         FDCE                                         r  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_1_reg/C
                         clock pessimism              0.649    13.332    
                         clock uncertainty           -0.086    13.246    
    SLICE_X29Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.841    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_1_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.518ns (6.457%)  route 7.505ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 12.683 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.505     9.550    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/ui_clk_sync_rst
    SLICE_X29Y82         FDCE                                         f  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.510    12.683    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/ui_clk
    SLICE_X29Y82         FDCE                                         r  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_2_reg/C
                         clock pessimism              0.649    13.332    
                         clock uncertainty           -0.086    13.246    
    SLICE_X29Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.841    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_1/sync_2_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 0.518ns (6.538%)  route 7.405ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 12.680 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.405     9.451    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_3/ui_clk_sync_rst
    SLICE_X29Y80         FDCE                                         f  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_3/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.507    12.680    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_3/ui_clk
    SLICE_X29Y80         FDCE                                         r  mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_3/sync_2_reg/C
                         clock pessimism              0.649    13.329    
                         clock uncertainty           -0.086    13.243    
    SLICE_X29Y80         FDCE (Recov_fdce_C_CLR)     -0.405    12.838    mig/island/axi4asink/x1_w_sink/widx_widx_gray/output_chain_3/sync_2_reg
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_w_sink/ridx_gray_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.518ns (6.662%)  route 7.257ns (93.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 12.679 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.706     1.528    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     2.046 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.257     9.303    mig/island/axi4asink/x1_w_sink/ui_clk_sync_rst
    SLICE_X31Y80         FDCE                                         f  mig/island/axi4asink/x1_w_sink/ridx_gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=29, routed)          1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        1.506    12.679    mig/island/axi4asink/x1_w_sink/ui_clk
    SLICE_X31Y80         FDCE                                         r  mig/island/axi4asink/x1_w_sink/ridx_gray_reg[2]/C
                         clock pessimism              0.649    13.328    
                         clock uncertainty           -0.086    13.242    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.405    12.837    mig/island/axi4asink/x1_w_sink/ridx_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.603%)  route 0.430ns (72.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.237ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.595     0.171    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.164     0.335 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         0.430     0.765    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X88Y102        FDCE                                         f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.875     0.237    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X88Y102        FDCE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.019     0.218    
    SLICE_X88Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.151    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.697%)  route 0.818ns (85.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.235ns
    Source Clock Delay      (SCD):    0.174ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.598     0.174    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X79Y93         FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDPE (Prop_fdpe_C_Q)         0.141     0.315 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/Q
                         net (fo=46, routed)          0.818     1.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[0]_0
    SLICE_X85Y88         FDCE                                         f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.874     0.235    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X85Y88         FDCE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.019     0.216    
    SLICE_X85Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.124    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.164ns (6.747%)  route 2.267ns (93.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.595     0.171    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.164     0.335 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.267     2.602    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/ui_clk_sync_rst
    SLICE_X48Y61         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.833     0.194    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/ui_clk
    SLICE_X48Y61         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.215     0.409    
    SLICE_X48Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.317    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.164ns (6.747%)  route 2.267ns (93.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.595     0.171    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.164     0.335 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.267     2.602    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/ui_clk_sync_rst
    SLICE_X48Y61         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.833     0.194    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/ui_clk
    SLICE_X48Y61         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.215     0.409    
    SLICE_X48Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.317    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_ar_sink/ridx_ridx_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.164ns (6.747%)  route 2.267ns (93.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.595     0.171    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.164     0.335 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.267     2.602    mig/island/axi4asink/x1_ar_sink/ui_clk_sync_rst
    SLICE_X48Y61         FDCE                                         f  mig/island/axi4asink/x1_ar_sink/ridx_ridx_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.833     0.194    mig/island/axi4asink/x1_ar_sink/ui_clk
    SLICE_X48Y61         FDCE                                         r  mig/island/axi4asink/x1_ar_sink/ridx_ridx_bin_reg[0]/C
                         clock pessimism              0.215     0.409    
    SLICE_X48Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.317    mig/island/axi4asink/x1_ar_sink/ridx_ridx_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_ar_sink/ridx_ridx_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.164ns (6.747%)  route 2.267ns (93.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.595     0.171    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.164     0.335 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.267     2.602    mig/island/axi4asink/x1_ar_sink/ui_clk_sync_rst
    SLICE_X48Y61         FDCE                                         f  mig/island/axi4asink/x1_ar_sink/ridx_ridx_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.833     0.194    mig/island/axi4asink/x1_ar_sink/ui_clk
    SLICE_X48Y61         FDCE                                         r  mig/island/axi4asink/x1_ar_sink/ridx_ridx_bin_reg[1]/C
                         clock pessimism              0.215     0.409    
    SLICE_X48Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.317    mig/island/axi4asink/x1_ar_sink/ridx_ridx_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_ar_sink/valid_reg_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.164ns (6.747%)  route 2.267ns (93.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.595     0.171    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.164     0.335 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.267     2.602    mig/island/axi4asink/x1_ar_sink/ui_clk_sync_rst
    SLICE_X48Y61         FDCE                                         f  mig/island/axi4asink/x1_ar_sink/valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.833     0.194    mig/island/axi4asink/x1_ar_sink/ui_clk
    SLICE_X48Y61         FDCE                                         r  mig/island/axi4asink/x1_ar_sink/valid_reg_reg/C
                         clock pessimism              0.215     0.409    
    SLICE_X48Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.317    mig/island/axi4asink/x1_ar_sink/valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.435ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.164ns (6.353%)  route 2.417ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.595     0.171    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.164     0.335 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.417     2.752    mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/ui_clk_sync_rst
    SLICE_X47Y61         FDCE                                         f  mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.833     0.194    mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/ui_clk
    SLICE_X47Y61         FDCE                                         r  mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_0_reg/C
                         clock pessimism              0.215     0.409    
    SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.317    mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.164ns (6.353%)  route 2.417ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.595     0.171    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.164     0.335 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.417     2.752    mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/ui_clk_sync_rst
    SLICE_X47Y61         FDCE                                         f  mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.833     0.194    mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/ui_clk
    SLICE_X47Y61         FDCE                                         r  mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.215     0.409    
    SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.317    mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.164ns (6.353%)  route 2.417ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.595     0.171    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X78Y108        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.164     0.335 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.417     2.752    mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/ui_clk_sync_rst
    SLICE_X47Y61         FDCE                                         f  mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=29, routed)          0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7372, routed)        0.833     0.194    mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/ui_clk
    SLICE_X47Y61         FDCE                                         r  mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.215     0.409    
    SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.317    mig/island/axi4asink/x1_ar_sink/widx_widx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  2.435    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.938ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.062ns  (logic 0.518ns (25.121%)  route 1.544ns (74.879%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108                                     0.000     0.000 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X78Y108        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         1.544     2.062    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  2.938    





