FIRRTL version 1.2.0
circuit RdiDataMapper :
  module DataWidthCoupler : @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 41:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 41:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 41:7]
    output io_in_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 42:14]
    input io_in_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 42:14]
    input io_in_bits : UInt<1024> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 42:14]
    input io_out_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 42:14]
    output io_out_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 42:14]
    output io_out_bits_data : UInt<256> @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 42:14]

    reg currentState : UInt<1>, clock with :
      reset => (UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 49:37]
    reg chunkCounter : UInt<2>, clock with :
      reset => (UInt<1>("h0"), chunkCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 62:31]
    reg inData : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), inData) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 63:25]
    node _T = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26]
    node _T_1 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26]
    node _T_2 = eq(_T, _T_1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26]
    node _T_3 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_0 = mux(_T_3, io_in_bits, inData) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 67:26 68:18 63:25]
    node _GEN_1 = mux(_T_3, UInt<1>("h0"), chunkCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 67:26 69:24 62:31]
    node _GEN_2 = mux(_T_3, UInt<1>("h1"), currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 67:26 70:24 49:37]
    node _T_4 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26]
    node _T_5 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26]
    node _T_6 = eq(_T_4, _T_5) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26]
    node _io_out_bits_data_WIRE_1 = inData @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 75:{20,20}]
    node _io_out_bits_data_T = bits(_io_out_bits_data_WIRE_1, 255, 0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 75:20]
    node _io_out_bits_data_T_1 = bits(_io_out_bits_data_WIRE_1, 511, 256) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 75:20]
    node _io_out_bits_data_T_2 = bits(_io_out_bits_data_WIRE_1, 767, 512) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 75:20]
    node _io_out_bits_data_T_3 = bits(_io_out_bits_data_WIRE_1, 1023, 768) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 75:20]
    node _io_out_bits_data_WIRE__0 = _io_out_bits_data_T @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 75:{20,20}]
    node _GEN_3 = validif(eq(UInt<1>("h0"), chunkCounter), _io_out_bits_data_WIRE__0) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 74:{26,26}]
    node _io_out_bits_data_WIRE__1 = _io_out_bits_data_T_1 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 75:{20,20}]
    node _GEN_4 = mux(eq(UInt<1>("h1"), chunkCounter), _io_out_bits_data_WIRE__1, _GEN_3) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 74:{26,26}]
    node _io_out_bits_data_WIRE__2 = _io_out_bits_data_T_2 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 75:{20,20}]
    node _GEN_5 = mux(eq(UInt<2>("h2"), chunkCounter), _io_out_bits_data_WIRE__2, _GEN_4) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 74:{26,26}]
    node _io_out_bits_data_WIRE__3 = _io_out_bits_data_T_3 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 75:{20,20}]
    node _GEN_6 = mux(eq(UInt<2>("h3"), chunkCounter), _io_out_bits_data_WIRE__3, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 74:{26,26}]
    node _T_7 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _chunkCounter_T = add(chunkCounter, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 80:40]
    node _chunkCounter_T_1 = tail(_chunkCounter_T, 1) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 80:40]
    node _T_8 = eq(chunkCounter, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 81:29]
    node _GEN_7 = mux(_T_8, UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 81:48 82:26 49:37]
    node _GEN_8 = mux(_T_7, _chunkCounter_T_1, chunkCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 79:27 80:24 62:31]
    node _GEN_9 = mux(_T_7, _GEN_7, currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 79:27 49:37]
    node _io_out_bits_data_WIRE_chunkCounter = _GEN_6 @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 74:26]
    node _GEN_10 = validif(_T_6, _io_out_bits_data_WIRE_chunkCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26 74:26]
    node _GEN_11 = mux(_T_6, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26 78:22 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_12 = mux(_T_6, _GEN_8, chunkCounter) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26 62:31]
    node _GEN_13 = mux(_T_6, _GEN_9, currentState) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26 49:37]
    node _GEN_14 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26 66:21 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_15 = mux(_T_2, _GEN_0, inData) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 63:25 64:26]
    node _GEN_16 = mux(_T_2, _GEN_1, _GEN_12) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26]
    node _GEN_17 = mux(_T_2, _GEN_2, _GEN_13) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26]
    node _GEN_18 = validif(eq(_T_2, UInt<1>("h0")), _GEN_10) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26]
    node _GEN_19 = mux(_T_2, UInt<1>("h0"), _GEN_11) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 64:26 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    io_in_ready <= _GEN_14
    io_out_valid <= _GEN_19
    io_out_bits_data <= _GEN_18
    currentState <= mux(reset, UInt<1>("h0"), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 49:{37,37}]
    chunkCounter <= mux(reset, UInt<2>("h0"), _GEN_16) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 62:{31,31}]
    inData <= mux(reset, UInt<1024>("h0"), _GEN_15) @[generators/uciedigital/src/main/scala/logphy/DataWidthCoupler.scala 63:{25,25}]

  module RdiDataMapper : @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 25:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 25:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 25:7]
    output io_rdi_lpData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    input io_rdi_lpData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    input io_rdi_lpData_irdy : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    input io_rdi_lpData_bits : UInt<1024> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    output io_rdi_plData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    output io_rdi_plData_bits : UInt<1024> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    input io_mainbandIO_txData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    output io_mainbandIO_txData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    output io_mainbandIO_txData_bits : UInt<256> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    output io_mainbandIO_rxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    input io_mainbandIO_rxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]
    input io_mainbandIO_rxData_bits : UInt<256> @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 30:14]

    inst txWidthCoupler of DataWidthCoupler @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 81:32]
    reg rxSliceCounter : UInt<2>, clock with :
      reset => (UInt<1>("h0"), rxSliceCounter) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 56:33]
    reg rxData_0 : UInt<256>, clock with :
      reset => (UInt<1>("h0"), rxData_0) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14]
    reg rxData_1 : UInt<256>, clock with :
      reset => (UInt<1>("h0"), rxData_1) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14]
    reg rxData_2 : UInt<256>, clock with :
      reset => (UInt<1>("h0"), rxData_2) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14]
    reg rxData_3 : UInt<256>, clock with :
      reset => (UInt<1>("h0"), rxData_3) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14]
    reg hasRxData : UInt<1>, clock with :
      reset => (UInt<1>("h0"), hasRxData) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 65:28]
    node _T = and(io_mainbandIO_rxData_ready, io_mainbandIO_rxData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _rxData_rxSliceCounter = io_mainbandIO_rxData_bits @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 70:{30,30}]
    node _GEN_0 = mux(eq(UInt<1>("h0"), rxSliceCounter), _rxData_rxSliceCounter, rxData_0) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14 70:{30,30}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), rxSliceCounter), _rxData_rxSliceCounter, rxData_1) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14 70:{30,30}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), rxSliceCounter), _rxData_rxSliceCounter, rxData_2) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14 70:{30,30}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), rxSliceCounter), _rxData_rxSliceCounter, rxData_3) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14 70:{30,30}]
    node _rxSliceCounter_T = add(rxSliceCounter, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 71:40]
    node _rxSliceCounter_T_1 = tail(_rxSliceCounter_T, 1) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 71:40]
    node _T_1 = eq(rxSliceCounter, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 72:27]
    node _GEN_4 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 66:15 72:46 73:19]
    node _GEN_5 = mux(_T_1, UInt<1>("h0"), _rxSliceCounter_T_1) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 71:22 72:46 74:24]
    node _GEN_6 = mux(_T, _GEN_0, rxData_0) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14 67:37]
    node _GEN_7 = mux(_T, _GEN_1, rxData_1) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14 67:37]
    node _GEN_8 = mux(_T, _GEN_2, rxData_2) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14 67:37]
    node _GEN_9 = mux(_T, _GEN_3, rxData_3) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:14 67:37]
    node _GEN_10 = mux(_T, _GEN_5, rxSliceCounter) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 56:33 67:37]
    node _GEN_11 = mux(_T, _GEN_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 66:15 67:37]
    node io_rdi_plData_bits_lo = cat(rxData_1, rxData_0) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 78:34]
    node io_rdi_plData_bits_hi = cat(rxData_3, rxData_2) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 78:34]
    node _io_rdi_plData_bits_T = cat(io_rdi_plData_bits_hi, io_rdi_plData_bits_lo) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 78:34]
    node _txWidthCoupler_io_in_valid_T = and(io_rdi_lpData_valid, io_rdi_lpData_irdy) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 94:55]
    node _rxData_WIRE_0 = UInt<256>("h0") @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 59:{16,16}]
    node _rxData_WIRE_1 = UInt<256>("h0") @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 59:{16,16}]
    node _rxData_WIRE_2 = UInt<256>("h0") @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 59:{16,16}]
    node _rxData_WIRE_3 = UInt<256>("h0") @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 59:{16,16}]
    io_rdi_lpData_ready <= txWidthCoupler.io_in_ready @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 93:25]
    io_rdi_plData_valid <= hasRxData @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 77:25]
    io_rdi_plData_bits <= _io_rdi_plData_bits_T @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 78:24]
    io_mainbandIO_txData_valid <= txWidthCoupler.io_out_valid @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 90:32]
    io_mainbandIO_txData_bits <= txWidthCoupler.io_out_bits_data @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 89:31]
    io_mainbandIO_rxData_ready <= UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 43:30]
    rxSliceCounter <= mux(reset, UInt<2>("h0"), _GEN_10) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 56:{33,33}]
    rxData_0 <= mux(reset, _rxData_WIRE_0, _GEN_6) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:{14,14}]
    rxData_1 <= mux(reset, _rxData_WIRE_1, _GEN_7) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:{14,14}]
    rxData_2 <= mux(reset, _rxData_WIRE_2, _GEN_8) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:{14,14}]
    rxData_3 <= mux(reset, _rxData_WIRE_3, _GEN_9) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 58:{14,14}]
    hasRxData <= mux(reset, UInt<1>("h0"), _GEN_11) @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 65:{28,28}]
    txWidthCoupler.clock <= clock
    txWidthCoupler.reset <= reset
    txWidthCoupler.io_in_valid <= _txWidthCoupler_io_in_valid_T @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 94:32]
    txWidthCoupler.io_in_bits <= io_rdi_lpData_bits @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 95:31]
    txWidthCoupler.io_out_ready <= io_mainbandIO_txData_ready @[generators/uciedigital/src/main/scala/logphy/RdiDataMapper.scala 91:33]
