Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun 21 09:53:36 2021
| Host         : DESKTOP-J3N7B01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dac_toplevel_timing_summary_routed.rpt -pb dac_toplevel_timing_summary_routed.pb -rpx dac_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : dac_toplevel
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.113    -1683.171                   4566                36152        0.031        0.000                      0                36152        0.353        0.000                       0                 10471  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLOCK_GEN/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0    {0.000 1.563}        3.125           320.000         
  clkfbout_clk_wiz_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_GEN/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0         -1.113    -1683.171                   4566                36151        0.031        0.000                      0                36151        0.353        0.000                       0                 10467  
  clkfbout_clk_wiz_0                                                                                                                                                      3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        2.183        0.000                      0                    1        0.382        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_GEN/inst/clk_in1
  To Clock:  CLOCK_GEN/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_GEN/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLOCK_GEN/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         4566  Failing Endpoints,  Worst Slack       -1.113ns,  Total Violation    -1683.171ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.800ns (54.623%)  route 1.495ns (45.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.511ns = ( 0.614 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.886ns
    Clock Pessimism Removal (CPR):    -0.845ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.631    -2.886    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y19         RAMB18E1                                     r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      1.800    -1.086 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[5]
                         net (fo=43, routed)          1.495     0.409    FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[5]
    RAMB36_X3Y20         RAMB36E1                                     r  FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.148     0.614    FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y20         RAMB36E1                                     r  FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/CLKARDCLK
                         clock pessimism             -0.845    -0.231    
                         clock uncertainty           -0.057    -0.288    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    -0.704    FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                 -1.113    

Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.800ns (55.125%)  route 1.465ns (44.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.511ns = ( 0.614 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.886ns
    Clock Pessimism Removal (CPR):    -0.845ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.631    -2.886    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y19         RAMB18E1                                     r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.800    -1.086 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[2]
                         net (fo=43, routed)          1.465     0.379    FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB36_X3Y20         RAMB36E1                                     r  FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.148     0.614    FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y20         RAMB36E1                                     r  FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/CLKARDCLK
                         clock pessimism             -0.845    -0.231    
                         clock uncertainty           -0.057    -0.288    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    -0.704    FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.259ns (6.979%)  route 3.452ns (93.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.510ns = ( 0.615 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.200ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.317    -3.200    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X26Y101        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.259    -2.941 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/Q
                         net (fo=48, routed)          3.452     0.511    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[34]
    DSP48_X3Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.149     0.615    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.858    -0.243    
                         clock uncertainty           -0.057    -0.300    
    DSP48_X3Y71          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.261    -0.561    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.259ns (6.979%)  route 3.452ns (93.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.510ns = ( 0.615 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.200ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.317    -3.200    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X26Y101        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.259    -2.941 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/Q
                         net (fo=48, routed)          3.452     0.511    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[34]
    DSP48_X3Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.149     0.615    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.858    -0.243    
                         clock uncertainty           -0.057    -0.300    
    DSP48_X3Y71          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.261    -0.561    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.259ns (6.979%)  route 3.452ns (93.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.510ns = ( 0.615 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.200ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.317    -3.200    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X26Y101        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.259    -2.941 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/Q
                         net (fo=48, routed)          3.452     0.511    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[34]
    DSP48_X3Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.149     0.615    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.858    -0.243    
                         clock uncertainty           -0.057    -0.300    
    DSP48_X3Y71          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.261    -0.561    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.259ns (6.980%)  route 3.451ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.510ns = ( 0.615 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.200ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.317    -3.200    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X26Y101        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.259    -2.941 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/Q
                         net (fo=48, routed)          3.451     0.510    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[34]
    DSP48_X3Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.149     0.615    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.858    -0.243    
                         clock uncertainty           -0.057    -0.300    
    DSP48_X3Y71          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.261    -0.561    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.223ns (6.080%)  route 3.445ns (93.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.440ns = ( 0.685 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.091ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.426    -3.091    FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y62         FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.223    -2.868 r  FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=11, routed)          3.445     0.577    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[13]
    DSP48_X1Y65          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.219     0.685    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y65          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.858    -0.173    
                         clock uncertainty           -0.057    -0.230    
    DSP48_X1Y65          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.261    -0.491    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (VIOLATED) :        -1.067ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.223ns (6.288%)  route 3.323ns (93.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.499ns = ( 0.626 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.487    -3.030    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y90         FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_fdre_C_Q)         0.223    -2.807 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/Q
                         net (fo=6, routed)           3.323     0.516    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[29]
    DSP48_X2Y75          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.160     0.626    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y75          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.858    -0.232    
                         clock uncertainty           -0.057    -0.289    
    DSP48_X2Y75          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.261    -0.550    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                 -1.067    

Slack (VIOLATED) :        -1.064ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]_psdsp_15/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.622ns (16.527%)  route 3.142ns (83.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.564ns = ( 0.561 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.072ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.445    -3.072    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.622    -2.450 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[1]
                         net (fo=2, routed)           3.142     0.691    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/B[1]_alias
    SLICE_X35Y171        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]_psdsp_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.095     0.561    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X35Y171        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]_psdsp_15/C
                         clock pessimism             -0.858    -0.297    
                         clock uncertainty           -0.057    -0.354    
    SLICE_X35Y171        FDRE (Setup_fdre_C_D)       -0.019    -0.373    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]_psdsp_15
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                 -1.064    

Slack (VIOLATED) :        -1.059ns  (required time - arrival time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.223ns (6.200%)  route 3.374ns (93.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.507ns = ( 0.618 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.096ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.421    -3.096    FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y66         FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.223    -2.873 r  FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[39]/Q
                         net (fo=11, routed)          3.374     0.501    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[31]
    DSP48_X2Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.152     0.618    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y71          DSP48E1                                      r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.858    -0.240    
                         clock uncertainty           -0.057    -0.297    
    DSP48_X2Y71          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.261    -0.558    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 -1.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.248ns (79.835%)  route 0.063ns (20.165%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.566    -1.058    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X53Y149        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.958 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.896    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X52Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.868 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.868    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079    -0.789 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.788    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.747 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.747    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X52Y150        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.754    -1.209    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y150        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.339    -0.870    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.092    -0.778    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.260ns (80.585%)  route 0.063ns (19.415%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.566    -1.058    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X53Y149        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.958 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.896    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X52Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.868 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.868    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079    -0.789 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.788    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.735 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.735    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X52Y150        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.754    -1.209    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y150        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.339    -0.870    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.092    -0.778    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.267ns (80.997%)  route 0.063ns (19.003%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.566    -1.058    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X53Y149        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.958 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.896    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X52Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.868 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.868    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079    -0.789 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.788    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.728 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.728    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X52Y150        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.754    -1.209    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y150        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.339    -0.870    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.092    -0.778    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.274ns (81.393%)  route 0.063ns (18.607%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.566    -1.058    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X53Y149        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.958 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.896    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X52Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.868 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.868    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079    -0.789 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.788    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.721 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.721    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X52Y150        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.754    -1.209    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y150        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.339    -0.870    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.092    -0.778    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.275ns (81.448%)  route 0.063ns (18.552%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.566    -1.058    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X53Y149        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.958 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.896    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X52Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.868 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.868    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079    -0.789 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.788    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.761 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.761    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.720 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.720    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X52Y151        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.754    -1.209    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y151        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.339    -0.870    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.092    -0.778    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.287ns (82.084%)  route 0.063ns (17.916%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.566    -1.058    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X53Y149        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.958 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.896    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X52Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.868 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.868    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079    -0.789 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.788    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.761 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.761    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.708 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.708    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X52Y151        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.754    -1.209    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y151        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.339    -0.870    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.092    -0.778    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.398%)  route 0.198ns (62.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.027ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    -0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.667    -0.957    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X34Y33         FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.118    -0.839 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=38, routed)          0.198    -0.641    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[4]
    RAMB18_X2Y12         RAMB18E1                                     r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.936    -1.027    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y12         RAMB18E1                                     r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.131    -0.896    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.713    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.813%)  route 0.056ns (18.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.083ns
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    -0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.711    -0.913    FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X8Y49          FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.118    -0.795 r  FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.055    -0.740    FPGA_DMM/U0/fpga_dmm_struct/subsystem1/addsub/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[34]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091    -0.649 r  FPGA_DMM/U0/fpga_dmm_struct/subsystem1/addsub/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[32].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.648    FPGA_DMM/U0/fpga_dmm_struct/subsystem1/addsub/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_35
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.607 r  FPGA_DMM/U0/fpga_dmm_struct/subsystem1/addsub/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[36].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.607    FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[36]
    SLICE_X8Y50          FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.880    -1.083    FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X8Y50          FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp/C
                         clock pessimism              0.311    -0.772    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.092    -0.680    FPGA_DMM/U0/fpga_dmm_struct/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.294ns (82.436%)  route 0.063ns (17.564%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    -0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.566    -1.058    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X53Y149        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.958 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.896    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X52Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.868 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.868    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079    -0.789 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.788    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.761 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.761    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.701 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.701    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X52Y151        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.754    -1.209    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y151        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.339    -0.870    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.092    -0.778    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.216ns (58.244%)  route 0.155ns (41.756%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    -0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.587    -1.037    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X20Y150        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y150        FDRE (Prop_fdre_C_Q)         0.118    -0.919 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/Q
                         net (fo=2, routed)           0.155    -0.764    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X21Y146        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098    -0.666 r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.666    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X21Y146        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.806    -1.157    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X21Y146        FDRE                                         r  FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.339    -0.818    
    SLICE_X21Y146        FDRE (Hold_fdre_C_D)         0.071    -0.747    FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.666    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X3Y37      FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X3Y59      FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dpunit_rec_ibc/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X0Y42      FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X5Y22      FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X3Y15      FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X6Y12      FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X5Y50      FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X2Y29      FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X1Y45      FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X2Y25      FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X82Y68     FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X82Y68     FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X18Y31     FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X82Y32     FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X30Y31     FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X96Y56     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X96Y57     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X96Y57     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X96Y57     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X96Y57     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X82Y32     FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X96Y56     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X96Y56     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X96Y56     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X54Y59     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X54Y59     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[33].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X54Y59     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[34].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X54Y59     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[35].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X54Y59     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[36].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X54Y59     FPGA_DMM/U0/fpga_dmm_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[37].srlc32_used.u1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   CLOCK_GEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.236ns (38.934%)  route 0.370ns (61.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.393ns = ( 0.732 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.119ns
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.398    -3.119    builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X74Y74         FDPE                                         r  builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDPE (Prop_fdpe_C_Q)         0.236    -2.883 f  builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.370    -2.513    builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X75Y74         FDPE                                         f  builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       1.266     0.732    builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X75Y74         FDPE                                         r  builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.747    -0.015    
                         clock uncertainty           -0.057    -0.072    
    SLICE_X75Y74         FDPE (Recov_fdpe_C_PRE)     -0.258    -0.330    builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  2.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.107ns (37.524%)  route 0.178ns (62.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.592    -1.032    builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X74Y74         FDPE                                         r  builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         FDPE (Prop_fdpe_C_Q)         0.107    -0.925 f  builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.747    builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X75Y74         FDPE                                         f  builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10465, routed)       0.810    -1.153    builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X75Y74         FDPE                                         r  builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.132    -1.021    
    SLICE_X75Y74         FDPE (Remov_fdpe_C_PRE)     -0.108    -1.129    builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          1.129    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  0.382    





