<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>rtl.questasim.questasim &mdash; TheSyDeKick 1.8_RC documentation</title>
      <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../_static/jquery.js"></script>
        <script src="../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
        <script src="../../../_static/doctools.js"></script>
        <script src="../../../_static/sphinx_highlight.js"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../index.html" class="icon icon-home">
            TheSyDeKick
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../introduction.html">Introduction to TheSyDeKick</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../thesdk/sections.html">Thesdk core classes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../rtl/sections.html">RTL interface classes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../spice/sections.html">Spice simulator interface classess</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../inverter/sections.html">Inverter class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../inverter_testbench/sections.html">Inverter testbench class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../inverter_tests/sections.html">Inverter tests class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ads/sections.html">ADS interface</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ads_template/sections.html">ADS template class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../examples.html">Examples</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../documentation_instructions.html">Documentation instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../indices_and_tables.html">Indices and tables</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">TheSyDeKick</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../index.html">Module code</a></li>
          <li class="breadcrumb-item"><a href="../../rtl.html">rtl</a></li>
      <li class="breadcrumb-item active">rtl.questasim.questasim</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <h1>Source code for rtl.questasim.questasim</h1><div class="highlight"><pre>
<span></span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Questasim is a mixin class it is used to provide simulator specific</span>
<span class="sd">properties and methods for RTL class</span>

<span class="sd">Initially written by Marko kosunen 20221030</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="kn">from</span> <span class="nn">thesdk</span> <span class="kn">import</span> <span class="o">*</span>
<div class="viewcode-block" id="questasim"><a class="viewcode-back" href="../../../rtl/sections.html#rtl.questasim.questasim.questasim">[docs]</a><span class="k">class</span> <span class="nc">questasim</span><span class="p">(</span><span class="n">thesdk</span><span class="p">):</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">questasim_rtlcmd</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">submission</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">lsf_submission</span>
        <span class="n">rtllibcmd</span> <span class="o">=</span>  <span class="s1">&#39;vlib &#39;</span> <span class="o">+</span>  <span class="bp">self</span><span class="o">.</span><span class="n">rtlworkpath</span>
        <span class="n">rtllibmapcmd</span> <span class="o">=</span> <span class="s1">&#39;vmap work &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">rtlworkpath</span>
         
        <span class="n">vlogmodulesstring</span><span class="o">=</span><span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">([</span> <span class="bp">self</span><span class="o">.</span><span class="n">rtlsimpath</span> <span class="o">+</span> <span class="s1">&#39;/&#39;</span><span class="o">+</span> 
            <span class="nb">str</span><span class="p">(</span><span class="n">param</span><span class="p">)</span> <span class="k">for</span> <span class="n">param</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">vlogmodulefiles</span><span class="p">])</span>
        <span class="n">vhdlmodulesstring</span><span class="o">=</span><span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">([</span> <span class="bp">self</span><span class="o">.</span><span class="n">rtlsimpath</span> <span class="o">+</span> <span class="s1">&#39;/&#39;</span><span class="o">+</span> 
            <span class="nb">str</span><span class="p">(</span><span class="n">param</span><span class="p">)</span> <span class="k">for</span> <span class="n">param</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">vhdlentityfiles</span><span class="p">])</span>

        <span class="c1"># The following cases are possible</span>
        <span class="c1"># Testbench is sv OR testbench is vhdl, identified with &#39;lang&#39;</span>
        <span class="c1"># source is verilog OR source is vhdl, identified by &#39;model</span>
        <span class="c1"># Has additional source files in the &#39;other&#39; language, identified by &#39;cosim&#39;</span>
        <span class="c1"># In total, 8 cases</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">lang</span><span class="o">==</span><span class="s1">&#39;sv&#39;</span> <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">==</span><span class="s1">&#39;sv&#39;</span><span class="p">:</span>
            <span class="c1">#We need to compile verilog testbench and simdut anyway.</span>
            <span class="n">vlogcompcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vlog -sv -work work &#39;</span> <span class="o">+</span> <span class="n">vlogmodulesstring</span> 
                <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">simdut</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">simtb</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">vlogcompargs</span><span class="p">))</span>
            <span class="c1"># Define hdll compcmd, if we have cosim</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">vhdlmodulesstring</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
                <span class="n">vhdlcompcmd</span> <span class="o">=</span> <span class="s1">&#39; echo &#39;&#39; &gt; /dev/null &#39;</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">vhdlcompcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vcom -2008 -work work &#39;</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="n">vhdlmodulesstring</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">vhdlcompargs</span><span class="p">))</span>

        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">lang</span><span class="o">==</span><span class="s1">&#39;sv&#39;</span> <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">==</span><span class="s1">&#39;vhdl&#39;</span><span class="p">:</span>
            <span class="c1">#We need to compile vhdl sources anyway, but no testbench</span>
            <span class="n">vhdlcompcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vcom -2008 -work work &#39;</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span>
                       <span class="n">vhdlmodulesstring</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">vhdlsrc</span> <span class="p">)</span>
            <span class="c1">#We need to compile verilog testbench anyway, but simdut is in vhdl</span>
            <span class="n">vlogcompcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vlog -sv -work work &#39;</span> <span class="o">+</span> <span class="n">vlogmodulesstring</span> 
                    <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">simtb</span> <span class="p">)</span>
            <span class="n">vlogcompcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vlog -sv -work work &#39;</span> <span class="o">+</span> <span class="n">vlogmodulesstring</span> 
                <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">simtb</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">vlogcompargs</span><span class="p">))</span>

        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">lang</span><span class="o">==</span><span class="s1">&#39;vhdl&#39;</span> <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">==</span><span class="s1">&#39;sv&#39;</span><span class="p">:</span>
            <span class="c1"># We need to compile VHDL testbench anyway, but not the source</span>
            <span class="n">vhdlcompcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vcom -2008 -work work &#39;</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span>
                       <span class="n">vhdlmodulesstring</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">simtb</span> <span class="p">)</span>
            <span class="c1">#We need to compile verilog simdut anyway.</span>
            <span class="n">vlogcompcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vlog -sv -work work &#39;</span> <span class="o">+</span> <span class="n">vlogmodulesstring</span> 
                <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">simdut</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">vlogcompargs</span><span class="p">))</span>

        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">lang</span><span class="o">==</span><span class="s1">&#39;vhdl&#39;</span> <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">model</span><span class="o">==</span><span class="s1">&#39;vhdl&#39;</span><span class="p">:</span>
            <span class="c1"># We need to compile VHDL source and testbench anyway</span>
            <span class="n">vhdlcompcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vcom -2008 -work work &#39;</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="n">vhdlmodulesstring</span> 
                    <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">vhdlsrc</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">simtb</span> <span class="p">)</span>
            <span class="c1"># Define vlog compcmd, if we have cosim</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">vlogmodulesstring</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
                <span class="n">vlogcompcmd</span> <span class="o">=</span> <span class="s1">&#39; echo &#39;&#39; &gt; /dev/null &#39;</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">vlogcompcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vlog -sv -work work &#39;</span> <span class="o">+</span> <span class="n">vlogmodulesstring</span> <span class="p">)</span>

        <span class="n">gstring</span> <span class="o">=</span> <span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">([</span> 
                                <span class="p">(</span><span class="s1">&#39;-g &#39;</span> <span class="o">+</span> <span class="nb">str</span><span class="p">(</span><span class="n">param</span><span class="p">)</span> <span class="o">+</span><span class="s1">&#39;=&#39;</span><span class="o">+</span> <span class="nb">str</span><span class="p">(</span><span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span> 
                                <span class="k">for</span> <span class="n">param</span><span class="p">,</span><span class="n">val</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">rtlparameters</span><span class="o">.</span><span class="n">items</span><span class="p">()</span> 
                            <span class="p">])</span>
        <span class="n">vlogsimargs</span> <span class="o">=</span> <span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">vlogsimargs</span><span class="p">)</span>

        <span class="n">fileparams</span><span class="o">=</span><span class="s1">&#39;&#39;</span>
        <span class="k">for</span> <span class="n">name</span><span class="p">,</span> <span class="n">file</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">iofile_bundle</span><span class="o">.</span><span class="n">Members</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">fileparams</span><span class="o">+=</span><span class="s1">&#39; &#39;</span><span class="o">+</span><span class="n">file</span><span class="o">.</span><span class="n">simparam</span>

        <span class="n">dofile</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">interactive_controlfile</span>
        <span class="k">if</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">isfile</span><span class="p">(</span><span class="n">dofile</span><span class="p">):</span>
            <span class="n">dostring</span><span class="o">=</span><span class="s1">&#39; -do &quot;&#39;</span><span class="o">+</span><span class="n">dofile</span><span class="o">+</span><span class="s1">&#39;&quot;&#39;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">print_log</span><span class="p">(</span><span class="nb">type</span><span class="o">=</span><span class="s1">&#39;I&#39;</span><span class="p">,</span><span class="n">msg</span><span class="o">=</span><span class="s1">&#39;Using interactive control file </span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span> <span class="n">dofile</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">dostring</span><span class="o">=</span><span class="s1">&#39;&#39;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">print_log</span><span class="p">(</span><span class="nb">type</span><span class="o">=</span><span class="s1">&#39;I&#39;</span><span class="p">,</span><span class="n">msg</span><span class="o">=</span><span class="s1">&#39;No interactive control file set.&#39;</span><span class="p">)</span>

        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">interactive_rtl</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">dostring</span> <span class="o">==</span> <span class="s1">&#39;&#39;</span><span class="p">:</span>
                <span class="n">dostring</span><span class="o">=</span><span class="s1">&#39; -do &quot;run -all; quit;&quot;&#39;</span>

            <span class="n">rtlsimcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vsim -64 -batch -t &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">rtl_timescale</span> <span class="o">+</span> <span class="s1">&#39; -voptargs=+acc &#39;</span> 
                    <span class="o">+</span> <span class="n">fileparams</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="n">gstring</span>
                    <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="n">vlogsimargs</span> <span class="o">+</span> <span class="s1">&#39; work.tb_&#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">name</span>  
                    <span class="o">+</span> <span class="n">dostring</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">submission</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
            <span class="n">rtlsimcmd</span> <span class="o">=</span> <span class="p">(</span> <span class="s1">&#39;vsim -64 -t &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">rtl_timescale</span> <span class="o">+</span> <span class="s1">&#39; -novopt &#39;</span> <span class="o">+</span> <span class="n">fileparams</span> 
                    <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="n">gstring</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span> <span class="o">+</span> <span class="n">vlogsimargs</span> <span class="o">+</span> <span class="s1">&#39; work.tb_&#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="n">dostring</span> <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span> <span class="o">=</span>  <span class="n">rtllibcmd</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span> <span class="o">+=</span> <span class="s1">&#39; &amp;&amp; &#39;</span> <span class="o">+</span> <span class="n">rtllibmapcmd</span>
        <span class="c1"># Commpile dependencies first.</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">lang</span> <span class="o">==</span> <span class="s1">&#39;sv&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span> <span class="o">+=</span> <span class="s1">&#39; &amp;&amp; &#39;</span> <span class="o">+</span> <span class="n">vhdlcompcmd</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span> <span class="o">+=</span> <span class="s1">&#39; &amp;&amp; &#39;</span> <span class="o">+</span> <span class="n">vlogcompcmd</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">lang</span> <span class="o">==</span> <span class="s1">&#39;vhdl&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span> <span class="o">+=</span> <span class="s1">&#39; &amp;&amp; &#39;</span> <span class="o">+</span> <span class="n">vlogcompcmd</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span> <span class="o">+=</span> <span class="s1">&#39; &amp;&amp; &#39;</span> <span class="o">+</span> <span class="n">vhdlcompcmd</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span> <span class="o">+=</span> <span class="s1">&#39; &amp;&amp; sync &#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">rtlworkpath</span> 
        <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span> <span class="o">+=</span> <span class="s1">&#39; &amp;&amp; &#39;</span> <span class="o">+</span> <span class="n">submission</span> 
        <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span> <span class="o">+=</span>  <span class="n">rtlsimcmd</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_rtlcmd</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">questasim_simdut</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&#39;&#39;&#39; Source file for Device Under Test in simulations directory</span>

<span class="sd">            Returns</span>
<span class="sd">            -------</span>
<span class="sd">                self.rtlsimpath + self.name + self.vlogext for &#39;sv&#39; model</span>
<span class="sd">                self.rtlsimpath + self.name + &#39;.vhd&#39; for &#39;vhdl&#39; model</span>
<span class="sd">        &#39;&#39;&#39;</span>
        <span class="n">extension</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">model</span> <span class="o">==</span> <span class="s1">&#39;sv&#39;</span><span class="p">:</span>
            <span class="n">extension</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">vlogext</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">model</span> <span class="o">==</span> <span class="s1">&#39;vhdl&#39;</span><span class="p">:</span>
            <span class="n">extension</span> <span class="o">=</span> <span class="s1">&#39;.vhd&#39;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_simdut</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">rtlsimpath</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="o">+</span><span class="n">extension</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_simdut</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">questasim_simtb</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&#39;&#39;&#39; Questasim testbench source file in simulations directory.</span>

<span class="sd">        This file and it&#39;s format is dependent on the language(s)</span>
<span class="sd">        supported by the simulator. Currently we have support only for verilog testbenches.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">lang</span> <span class="o">==</span> <span class="s1">&#39;sv&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_simtb</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">vlogsimtb</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">lang</span> <span class="o">==</span> <span class="s1">&#39;vhdl&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_simtb</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">vhdlsimtb</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_simtb</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">questasim_dofilepaths</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">dofiledir</span> <span class="o">=</span> <span class="s1">&#39;</span><span class="si">%s</span><span class="s1">/interactive_control_files/modelsim&#39;</span> <span class="o">%</span> <span class="bp">self</span><span class="o">.</span><span class="n">entitypath</span>
        <span class="n">dofile</span> <span class="o">=</span> <span class="s1">&#39;</span><span class="si">%s</span><span class="s1">/dofile.do&#39;</span> <span class="o">%</span> <span class="n">dofiledir</span>
        <span class="n">obsoletefile</span> <span class="o">=</span> <span class="s1">&#39;</span><span class="si">%s</span><span class="s1">/Simulations/rtlsim/dofile.do&#39;</span> <span class="o">%</span> <span class="bp">self</span><span class="o">.</span><span class="n">entitypath</span>
        <span class="n">generateddofile</span> <span class="o">=</span> <span class="s1">&#39;</span><span class="si">%s</span><span class="s1">/dofile.do&#39;</span> <span class="o">%</span> <span class="bp">self</span><span class="o">.</span><span class="n">simpath</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">dofiledir</span><span class="p">,</span> <span class="n">dofile</span><span class="p">,</span> <span class="n">obsoletefile</span><span class="p">,</span> <span class="n">generateddofile</span><span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">questasim_controlfilepaths</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">controlfiledir</span> <span class="o">=</span> <span class="s1">&#39;</span><span class="si">%s</span><span class="s1">/interactive_control_files/modelsim&#39;</span> <span class="o">%</span> <span class="bp">self</span><span class="o">.</span><span class="n">entitypath</span>
        <span class="n">controlfile</span> <span class="o">=</span> <span class="s1">&#39;</span><span class="si">%s</span><span class="s1">/control.do&#39;</span> <span class="o">%</span> <span class="n">controlfiledir</span>
        <span class="n">generatedcontrolfile</span> <span class="o">=</span> <span class="s1">&#39;</span><span class="si">%s</span><span class="s1">/control.do&#39;</span> <span class="o">%</span> <span class="bp">self</span><span class="o">.</span><span class="n">simpath</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">controlfiledir</span><span class="p">,</span> <span class="n">controlfile</span><span class="p">,</span> <span class="n">generatedcontrolfile</span><span class="p">)</span></div>

</pre></div>

           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019 TheSyDeKick Community.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>