{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 16:35:05 2018 " "Info: Processing started: Fri Oct 26 16:35:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off urna -c urna --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off urna -c urna --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key0 " "Info: Assuming node \"key0\" is an undefined clock" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key2 " "Info: Assuming node \"key2\" is an undefined clock" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key1 " "Info: Assuming node \"key1\" is an undefined clock" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register LCD_CONTENT:u1\|LUT_INDEX\[0\] register LCD_CONTENT:u1\|LUT_DATA\[2\] 141.0 MHz 7.092 ns Internal " "Info: Clock \"clock\" has Internal fmax of 141.0 MHz between source register \"LCD_CONTENT:u1\|LUT_INDEX\[0\]\" and destination register \"LCD_CONTENT:u1\|LUT_DATA\[2\]\" (period= 7.092 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.878 ns + Longest register register " "Info: + Longest register to register delay is 6.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_CONTENT:u1\|LUT_INDEX\[0\] 1 REG LCFF_X29_Y31_N5 165 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y31_N5; Fanout = 165; REG Node = 'LCD_CONTENT:u1\|LUT_INDEX\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.150 ns) 1.816 ns LCD_CONTENT:u1\|Mux52~204 2 COMB LCCOMB_X29_Y26_N20 1 " "Info: 2: + IC(1.666 ns) + CELL(0.150 ns) = 1.816 ns; Loc. = LCCOMB_X29_Y26_N20; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux52~204'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { LCD_CONTENT:u1|LUT_INDEX[0] LCD_CONTENT:u1|Mux52~204 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.245 ns) 2.319 ns LCD_CONTENT:u1\|Mux52~129 3 COMB LCCOMB_X29_Y26_N2 1 " "Info: 3: + IC(0.258 ns) + CELL(0.245 ns) = 2.319 ns; Loc. = LCCOMB_X29_Y26_N2; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux52~129'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { LCD_CONTENT:u1|Mux52~204 LCD_CONTENT:u1|Mux52~129 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.275 ns) 3.632 ns LCD_CONTENT:u1\|Selector18~12 4 COMB LCCOMB_X29_Y31_N12 1 " "Info: 4: + IC(1.038 ns) + CELL(0.275 ns) = 3.632 ns; Loc. = LCCOMB_X29_Y31_N12; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Selector18~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { LCD_CONTENT:u1|Mux52~129 LCD_CONTENT:u1|Selector18~12 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 4.341 ns LCD_CONTENT:u1\|Mux41~0 5 COMB LCCOMB_X29_Y31_N30 1 " "Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 4.341 ns; Loc. = LCCOMB_X29_Y31_N30; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux41~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { LCD_CONTENT:u1|Selector18~12 LCD_CONTENT:u1|Mux41~0 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.149 ns) 4.742 ns LCD_CONTENT:u1\|Mux41~1 6 COMB LCCOMB_X29_Y31_N16 1 " "Info: 6: + IC(0.252 ns) + CELL(0.149 ns) = 4.742 ns; Loc. = LCCOMB_X29_Y31_N16; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux41~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { LCD_CONTENT:u1|Mux41~0 LCD_CONTENT:u1|Mux41~1 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.150 ns) 5.332 ns LCD_CONTENT:u1\|Mux59~2 7 COMB LCCOMB_X29_Y31_N10 2 " "Info: 7: + IC(0.440 ns) + CELL(0.150 ns) = 5.332 ns; Loc. = LCCOMB_X29_Y31_N10; Fanout = 2; COMB Node = 'LCD_CONTENT:u1\|Mux59~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { LCD_CONTENT:u1|Mux41~1 LCD_CONTENT:u1|Mux59~2 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 5.739 ns LCD_CONTENT:u1\|Mux59~4 8 COMB LCCOMB_X29_Y31_N20 1 " "Info: 8: + IC(0.257 ns) + CELL(0.150 ns) = 5.739 ns; Loc. = LCCOMB_X29_Y31_N20; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux59~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { LCD_CONTENT:u1|Mux59~2 LCD_CONTENT:u1|Mux59~4 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 6.267 ns LCD_CONTENT:u1\|Mux59~5 9 COMB LCCOMB_X29_Y31_N14 1 " "Info: 9: + IC(0.253 ns) + CELL(0.275 ns) = 6.267 ns; Loc. = LCCOMB_X29_Y31_N14; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux59~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { LCD_CONTENT:u1|Mux59~4 LCD_CONTENT:u1|Mux59~5 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 6.794 ns LCD_CONTENT:u1\|Mux59~3 10 COMB LCCOMB_X29_Y31_N22 1 " "Info: 10: + IC(0.256 ns) + CELL(0.271 ns) = 6.794 ns; Loc. = LCCOMB_X29_Y31_N22; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux59~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { LCD_CONTENT:u1|Mux59~5 LCD_CONTENT:u1|Mux59~3 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.878 ns LCD_CONTENT:u1\|LUT_DATA\[2\] 11 REG LCFF_X29_Y31_N23 6 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 6.878 ns; Loc. = LCFF_X29_Y31_N23; Fanout = 6; REG Node = 'LCD_CONTENT:u1\|LUT_DATA\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_CONTENT:u1|Mux59~3 LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 31.80 % ) " "Info: Total cell delay = 2.187 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.691 ns ( 68.20 % ) " "Info: Total interconnect delay = 4.691 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { LCD_CONTENT:u1|LUT_INDEX[0] LCD_CONTENT:u1|Mux52~204 LCD_CONTENT:u1|Mux52~129 LCD_CONTENT:u1|Selector18~12 LCD_CONTENT:u1|Mux41~0 LCD_CONTENT:u1|Mux41~1 LCD_CONTENT:u1|Mux59~2 LCD_CONTENT:u1|Mux59~4 LCD_CONTENT:u1|Mux59~5 LCD_CONTENT:u1|Mux59~3 LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.878 ns" { LCD_CONTENT:u1|LUT_INDEX[0] {} LCD_CONTENT:u1|Mux52~204 {} LCD_CONTENT:u1|Mux52~129 {} LCD_CONTENT:u1|Selector18~12 {} LCD_CONTENT:u1|Mux41~0 {} LCD_CONTENT:u1|Mux41~1 {} LCD_CONTENT:u1|Mux59~2 {} LCD_CONTENT:u1|Mux59~4 {} LCD_CONTENT:u1|Mux59~5 {} LCD_CONTENT:u1|Mux59~3 {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 1.666ns 0.258ns 1.038ns 0.271ns 0.252ns 0.440ns 0.257ns 0.253ns 0.256ns 0.000ns } { 0.000ns 0.150ns 0.245ns 0.275ns 0.438ns 0.149ns 0.150ns 0.150ns 0.275ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.688 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 81 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns LCD_CONTENT:u1\|LUT_DATA\[2\] 3 REG LCFF_X29_Y31_N23 6 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X29_Y31_N23; Fanout = 6; REG Node = 'LCD_CONTENT:u1\|LUT_DATA\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.688 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 81 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns LCD_CONTENT:u1\|LUT_INDEX\[0\] 3 REG LCFF_X29_Y31_N5 165 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X29_Y31_N5; Fanout = 165; REG Node = 'LCD_CONTENT:u1\|LUT_INDEX\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { LCD_CONTENT:u1|LUT_INDEX[0] LCD_CONTENT:u1|Mux52~204 LCD_CONTENT:u1|Mux52~129 LCD_CONTENT:u1|Selector18~12 LCD_CONTENT:u1|Mux41~0 LCD_CONTENT:u1|Mux41~1 LCD_CONTENT:u1|Mux59~2 LCD_CONTENT:u1|Mux59~4 LCD_CONTENT:u1|Mux59~5 LCD_CONTENT:u1|Mux59~3 LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.878 ns" { LCD_CONTENT:u1|LUT_INDEX[0] {} LCD_CONTENT:u1|Mux52~204 {} LCD_CONTENT:u1|Mux52~129 {} LCD_CONTENT:u1|Selector18~12 {} LCD_CONTENT:u1|Mux41~0 {} LCD_CONTENT:u1|Mux41~1 {} LCD_CONTENT:u1|Mux59~2 {} LCD_CONTENT:u1|Mux59~4 {} LCD_CONTENT:u1|Mux59~5 {} LCD_CONTENT:u1|Mux59~3 {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 1.666ns 0.258ns 1.038ns 0.271ns 0.252ns 0.440ns 0.257ns 0.253ns 0.256ns 0.000ns } { 0.000ns 0.150ns 0.245ns 0.275ns 0.438ns 0.149ns 0.150ns 0.150ns 0.275ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key0 register cv4\[1\] register cadVencedr1\[3\] 215.61 MHz 4.638 ns Internal " "Info: Clock \"key0\" has Internal fmax of 215.61 MHz between source register \"cv4\[1\]\" and destination register \"cadVencedr1\[3\]\" (period= 4.638 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.349 ns + Longest register register " "Info: + Longest register to register delay is 4.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cv4\[1\] 1 REG LCFF_X33_Y24_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N13; Fanout = 13; REG Node = 'cv4\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cv4[1] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.393 ns) 1.853 ns LessThan8~3 2 COMB LCCOMB_X33_Y27_N20 1 " "Info: 2: + IC(1.460 ns) + CELL(0.393 ns) = 1.853 ns; Loc. = LCCOMB_X33_Y27_N20; Fanout = 1; COMB Node = 'LessThan8~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { cv4[1] LessThan8~3 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.924 ns LessThan8~5 3 COMB LCCOMB_X33_Y27_N22 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.924 ns; Loc. = LCCOMB_X33_Y27_N22; Fanout = 1; COMB Node = 'LessThan8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan8~3 LessThan8~5 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.995 ns LessThan8~7 4 COMB LCCOMB_X33_Y27_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.995 ns; Loc. = LCCOMB_X33_Y27_N24; Fanout = 1; COMB Node = 'LessThan8~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan8~5 LessThan8~7 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.066 ns LessThan8~9 5 COMB LCCOMB_X33_Y27_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.066 ns; Loc. = LCCOMB_X33_Y27_N26; Fanout = 1; COMB Node = 'LessThan8~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan8~7 LessThan8~9 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.476 ns LessThan8~10 6 COMB LCCOMB_X33_Y27_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 2.476 ns; Loc. = LCCOMB_X33_Y27_N28; Fanout = 1; COMB Node = 'LessThan8~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan8~9 LessThan8~10 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 3.127 ns always5~0 7 COMB LCCOMB_X33_Y27_N12 5 " "Info: 7: + IC(0.258 ns) + CELL(0.393 ns) = 3.127 ns; Loc. = LCCOMB_X33_Y27_N12; Fanout = 5; COMB Node = 'always5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { LessThan8~10 always5~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.438 ns) 3.870 ns cadVencedr1~2 8 COMB LCCOMB_X33_Y27_N0 2 " "Info: 8: + IC(0.305 ns) + CELL(0.438 ns) = 3.870 ns; Loc. = LCCOMB_X33_Y27_N0; Fanout = 2; COMB Node = 'cadVencedr1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { always5~0 cadVencedr1~2 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.265 ns cadVencedr1\[3\]~4 9 COMB LCCOMB_X33_Y27_N2 1 " "Info: 9: + IC(0.245 ns) + CELL(0.150 ns) = 4.265 ns; Loc. = LCCOMB_X33_Y27_N2; Fanout = 1; COMB Node = 'cadVencedr1\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { cadVencedr1~2 cadVencedr1[3]~4 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.349 ns cadVencedr1\[3\] 10 REG LCFF_X33_Y27_N3 9 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 4.349 ns; Loc. = LCFF_X33_Y27_N3; Fanout = 9; REG Node = 'cadVencedr1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cadVencedr1[3]~4 cadVencedr1[3] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 47.85 % ) " "Info: Total cell delay = 2.081 ns ( 47.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 52.15 % ) " "Info: Total interconnect delay = 2.268 ns ( 52.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { cv4[1] LessThan8~3 LessThan8~5 LessThan8~7 LessThan8~9 LessThan8~10 always5~0 cadVencedr1~2 cadVencedr1[3]~4 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.349 ns" { cv4[1] {} LessThan8~3 {} LessThan8~5 {} LessThan8~7 {} LessThan8~9 {} LessThan8~10 {} always5~0 {} cadVencedr1~2 {} cadVencedr1[3]~4 {} cadVencedr1[3] {} } { 0.000ns 1.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.305ns 0.245ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.075 ns - Smallest " "Info: - Smallest clock skew is -0.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key0 destination 3.195 ns + Shortest register " "Info: + Shortest clock path from clock \"key0\" to destination register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.537 ns) 3.195 ns cadVencedr1\[3\] 2 REG LCFF_X33_Y27_N3 9 " "Info: 2: + IC(1.796 ns) + CELL(0.537 ns) = 3.195 ns; Loc. = LCFF_X33_Y27_N3; Fanout = 9; REG Node = 'cadVencedr1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { key0 cadVencedr1[3] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.79 % ) " "Info: Total cell delay = 1.399 ns ( 43.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.796 ns ( 56.21 % ) " "Info: Total interconnect delay = 1.796 ns ( 56.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { key0 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { key0 {} key0~combout {} cadVencedr1[3] {} } { 0.000ns 0.000ns 1.796ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key0 source 3.270 ns - Longest register " "Info: - Longest clock path from clock \"key0\" to source register is 3.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.537 ns) 3.270 ns cv4\[1\] 2 REG LCFF_X33_Y24_N13 13 " "Info: 2: + IC(1.871 ns) + CELL(0.537 ns) = 3.270 ns; Loc. = LCFF_X33_Y24_N13; Fanout = 13; REG Node = 'cv4\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { key0 cv4[1] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 42.78 % ) " "Info: Total cell delay = 1.399 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.871 ns ( 57.22 % ) " "Info: Total interconnect delay = 1.871 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { key0 cv4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { key0 {} key0~combout {} cv4[1] {} } { 0.000ns 0.000ns 1.871ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { key0 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { key0 {} key0~combout {} cadVencedr1[3] {} } { 0.000ns 0.000ns 1.796ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { key0 cv4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { key0 {} key0~combout {} cv4[1] {} } { 0.000ns 0.000ns 1.871ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 159 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { cv4[1] LessThan8~3 LessThan8~5 LessThan8~7 LessThan8~9 LessThan8~10 always5~0 cadVencedr1~2 cadVencedr1[3]~4 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.349 ns" { cv4[1] {} LessThan8~3 {} LessThan8~5 {} LessThan8~7 {} LessThan8~9 {} LessThan8~10 {} always5~0 {} cadVencedr1~2 {} cadVencedr1[3]~4 {} cadVencedr1[3] {} } { 0.000ns 1.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.305ns 0.245ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.438ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { key0 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { key0 {} key0~combout {} cadVencedr1[3] {} } { 0.000ns 0.000ns 1.796ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { key0 cv4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { key0 {} key0~combout {} cv4[1] {} } { 0.000ns 0.000ns 1.871ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "key2 register register digitos:a1\|d2\[1\] digitos:a1\|d2\[2\] 450.05 MHz Internal " "Info: Clock \"key2\" Internal fmax is restricted to 450.05 MHz between source register \"digitos:a1\|d2\[1\]\" and destination register \"digitos:a1\|d2\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.863 ns + Longest register register " "Info: + Longest register to register delay is 0.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digitos:a1\|d2\[1\] 1 REG LCFF_X29_Y24_N11 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N11; Fanout = 15; REG Node = 'digitos:a1\|d2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d2[1] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.438 ns) 0.779 ns digitos:a1\|d2~2 2 COMB LCCOMB_X29_Y24_N28 1 " "Info: 2: + IC(0.341 ns) + CELL(0.438 ns) = 0.779 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 1; COMB Node = 'digitos:a1\|d2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { digitos:a1|d2[1] digitos:a1|d2~2 } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.863 ns digitos:a1\|d2\[2\] 3 REG LCFF_X29_Y24_N29 16 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.863 ns; Loc. = LCFF_X29_Y24_N29; Fanout = 16; REG Node = 'digitos:a1\|d2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { digitos:a1|d2~2 digitos:a1|d2[2] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 60.49 % ) " "Info: Total cell delay = 0.522 ns ( 60.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.341 ns ( 39.51 % ) " "Info: Total interconnect delay = 0.341 ns ( 39.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { digitos:a1|d2[1] digitos:a1|d2~2 digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.863 ns" { digitos:a1|d2[1] {} digitos:a1|d2~2 {} digitos:a1|d2[2] {} } { 0.000ns 0.341ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key2 destination 2.593 ns + Shortest register " "Info: + Shortest clock path from clock \"key2\" to destination register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key2 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'key2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns key2~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'key2~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { key2 key2~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns key2~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key2~clk_delay_ctrl key2~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.593 ns digitos:a1\|d2\[2\] 4 REG LCFF_X29_Y24_N29 16 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X29_Y24_N29; Fanout = 16; REG Node = 'digitos:a1\|d2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { key2~clkctrl digitos:a1|d2[2] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.16 % ) " "Info: Total cell delay = 1.534 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[2] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key2 source 2.593 ns - Longest register " "Info: - Longest clock path from clock \"key2\" to source register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key2 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'key2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns key2~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'key2~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { key2 key2~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns key2~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key2~clk_delay_ctrl key2~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.593 ns digitos:a1\|d2\[1\] 4 REG LCFF_X29_Y24_N11 15 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X29_Y24_N11; Fanout = 15; REG Node = 'digitos:a1\|d2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { key2~clkctrl digitos:a1|d2[1] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.16 % ) " "Info: Total cell delay = 1.534 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[2] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { digitos:a1|d2[1] digitos:a1|d2~2 digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.863 ns" { digitos:a1|d2[1] {} digitos:a1|d2~2 {} digitos:a1|d2[2] {} } { 0.000ns 0.341ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[2] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { digitos:a1|d2[2] {} } {  } {  } "" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "key1 register register digitos:a1\|d1\[0\] digitos:a1\|d1\[3\] 450.05 MHz Internal " "Info: Clock \"key1\" Internal fmax is restricted to 450.05 MHz between source register \"digitos:a1\|d1\[0\]\" and destination register \"digitos:a1\|d1\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.114 ns + Longest register register " "Info: + Longest register to register delay is 1.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digitos:a1\|d1\[0\] 1 REG LCFF_X29_Y21_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y21_N1; Fanout = 16; REG Node = 'digitos:a1\|d1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d1[0] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.406 ns) 1.030 ns digitos:a1\|d1~3 2 COMB LCCOMB_X29_Y21_N6 1 " "Info: 2: + IC(0.624 ns) + CELL(0.406 ns) = 1.030 ns; Loc. = LCCOMB_X29_Y21_N6; Fanout = 1; COMB Node = 'digitos:a1\|d1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { digitos:a1|d1[0] digitos:a1|d1~3 } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.114 ns digitos:a1\|d1\[3\] 3 REG LCFF_X29_Y21_N7 14 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.114 ns; Loc. = LCFF_X29_Y21_N7; Fanout = 14; REG Node = 'digitos:a1\|d1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { digitos:a1|d1~3 digitos:a1|d1[3] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.490 ns ( 43.99 % ) " "Info: Total cell delay = 0.490 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.624 ns ( 56.01 % ) " "Info: Total interconnect delay = 0.624 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { digitos:a1|d1[0] digitos:a1|d1~3 digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.114 ns" { digitos:a1|d1[0] {} digitos:a1|d1~3 {} digitos:a1|d1[3] {} } { 0.000ns 0.624ns 0.000ns } { 0.000ns 0.406ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key1 destination 2.601 ns + Shortest register " "Info: + Shortest clock path from clock \"key1\" to destination register is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key1 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns key1~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key1~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { key1 key1~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns key1~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'key1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key1~clk_delay_ctrl key1~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.601 ns digitos:a1\|d1\[3\] 4 REG LCFF_X29_Y21_N7 14 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X29_Y21_N7; Fanout = 14; REG Node = 'digitos:a1\|d1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { key1~clkctrl digitos:a1|d1[3] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.98 % ) " "Info: Total cell delay = 1.534 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 41.02 % ) " "Info: Total interconnect delay = 1.067 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key1 source 2.601 ns - Longest register " "Info: - Longest clock path from clock \"key1\" to source register is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key1 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns key1~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key1~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { key1 key1~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns key1~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'key1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key1~clk_delay_ctrl key1~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.601 ns digitos:a1\|d1\[0\] 4 REG LCFF_X29_Y21_N1 16 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X29_Y21_N1; Fanout = 16; REG Node = 'digitos:a1\|d1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { key1~clkctrl digitos:a1|d1[0] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.98 % ) " "Info: Total cell delay = 1.534 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 41.02 % ) " "Info: Total interconnect delay = 1.067 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { digitos:a1|d1[0] digitos:a1|d1~3 digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.114 ns" { digitos:a1|d1[0] {} digitos:a1|d1~3 {} digitos:a1|d1[3] {} } { 0.000ns 0.624ns 0.000ns } { 0.000ns 0.406ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { digitos:a1|d1[3] {} } {  } {  } "" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Reset_Delay:r0\|oRESET key0 clock 5.202 ns register " "Info: tsu for register \"LCD_Reset_Delay:r0\|oRESET\" (data pin = \"key0\", clock pin = \"clock\") is 5.202 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.888 ns + Longest pin register " "Info: + Longest pin to register delay is 7.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.366 ns) + CELL(0.660 ns) 7.888 ns LCD_Reset_Delay:r0\|oRESET 2 REG LCFF_X34_Y8_N21 1 " "Info: 2: + IC(6.366 ns) + CELL(0.660 ns) = 7.888 ns; Loc. = LCFF_X34_Y8_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0\|oRESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.026 ns" { key0 LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "LCD_Reset_Delay.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.30 % ) " "Info: Total cell delay = 1.522 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.366 ns ( 80.70 % ) " "Info: Total interconnect delay = 6.366 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { key0 LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { key0 {} key0~combout {} LCD_Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 6.366ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Reset_Delay.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.650 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 81 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.650 ns LCD_Reset_Delay:r0\|oRESET 3 REG LCFF_X34_Y8_N21 1 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X34_Y8_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0\|oRESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { clock~clkctrl LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "LCD_Reset_Delay.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { clock clock~clkctrl LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { key0 LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { key0 {} key0~combout {} LCD_Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 6.366ns } { 0.000ns 0.862ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { clock clock~clkctrl LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key2 display2\[0\] digitos:a1\|d2\[3\] 9.808 ns register " "Info: tco from clock \"key2\" to destination pin \"display2\[0\]\" through register \"digitos:a1\|d2\[3\]\" is 9.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key2 source 2.593 ns + Longest register " "Info: + Longest clock path from clock \"key2\" to source register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key2 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'key2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns key2~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'key2~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { key2 key2~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns key2~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key2~clk_delay_ctrl key2~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.593 ns digitos:a1\|d2\[3\] 4 REG LCFF_X29_Y24_N23 14 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X29_Y24_N23; Fanout = 14; REG Node = 'digitos:a1\|d2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { key2~clkctrl digitos:a1|d2[3] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.16 % ) " "Info: Total cell delay = 1.534 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[3] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.965 ns + Longest register pin " "Info: + Longest register to pin delay is 6.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digitos:a1\|d2\[3\] 1 REG LCFF_X29_Y24_N23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N23; Fanout = 14; REG Node = 'digitos:a1\|d2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d2[3] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.376 ns) 1.176 ns digitos:a1\|Mux7~0 2 COMB LCCOMB_X29_Y24_N8 1 " "Info: 2: + IC(0.800 ns) + CELL(0.376 ns) = 1.176 ns; Loc. = LCCOMB_X29_Y24_N8; Fanout = 1; COMB Node = 'digitos:a1\|Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { digitos:a1|d2[3] digitos:a1|Mux7~0 } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.147 ns) + CELL(2.642 ns) 6.965 ns display2\[0\] 3 PIN PIN_T2 0 " "Info: 3: + IC(3.147 ns) + CELL(2.642 ns) = 6.965 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'display2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.789 ns" { digitos:a1|Mux7~0 display2[0] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 43.33 % ) " "Info: Total cell delay = 3.018 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.947 ns ( 56.67 % ) " "Info: Total interconnect delay = 3.947 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.965 ns" { digitos:a1|d2[3] digitos:a1|Mux7~0 display2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.965 ns" { digitos:a1|d2[3] {} digitos:a1|Mux7~0 {} display2[0] {} } { 0.000ns 0.800ns 3.147ns } { 0.000ns 0.376ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[3] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.965 ns" { digitos:a1|d2[3] digitos:a1|Mux7~0 display2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.965 ns" { digitos:a1|d2[3] {} digitos:a1|Mux7~0 {} display2[0] {} } { 0.000ns 0.800ns 3.147ns } { 0.000ns 0.376ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key0 gpio 9.561 ns Longest " "Info: Longest tpd from source pin \"key0\" to destination pin \"gpio\" is 9.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.067 ns) + CELL(2.632 ns) 9.561 ns gpio 2 PIN PIN_W23 0 " "Info: 2: + IC(6.067 ns) + CELL(2.632 ns) = 9.561 ns; Loc. = PIN_W23; Fanout = 0; PIN Node = 'gpio'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.699 ns" { key0 gpio } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.494 ns ( 36.54 % ) " "Info: Total cell delay = 3.494 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.067 ns ( 63.46 % ) " "Info: Total interconnect delay = 6.067 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { key0 gpio } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { key0 {} key0~combout {} gpio {} } { 0.000ns 0.000ns 6.067ns } { 0.000ns 0.862ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "estado_atual.00000100 chave key0 -3.713 ns register " "Info: th for register \"estado_atual.00000100\" (data pin = \"chave\", clock pin = \"key0\") is -3.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key0 destination 3.271 ns + Longest register " "Info: + Longest clock path from clock \"key0\" to destination register is 3.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.537 ns) 3.271 ns estado_atual.00000100 2 REG LCFF_X29_Y23_N9 12 " "Info: 2: + IC(1.872 ns) + CELL(0.537 ns) = 3.271 ns; Loc. = LCFF_X29_Y23_N9; Fanout = 12; REG Node = 'estado_atual.00000100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { key0 estado_atual.00000100 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 42.77 % ) " "Info: Total cell delay = 1.399 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 57.23 % ) " "Info: Total interconnect delay = 1.872 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { key0 estado_atual.00000100 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.271 ns" { key0 {} key0~combout {} estado_atual.00000100 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.250 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns chave 1 PIN PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; PIN Node = 'chave'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { chave } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.039 ns) + CELL(0.275 ns) 7.166 ns estado_atual~24 2 COMB LCCOMB_X29_Y23_N8 1 " "Info: 2: + IC(6.039 ns) + CELL(0.275 ns) = 7.166 ns; Loc. = LCCOMB_X29_Y23_N8; Fanout = 1; COMB Node = 'estado_atual~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.314 ns" { chave estado_atual~24 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.250 ns estado_atual.00000100 3 REG LCFF_X29_Y23_N9 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.250 ns; Loc. = LCFF_X29_Y23_N9; Fanout = 12; REG Node = 'estado_atual.00000100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { estado_atual~24 estado_atual.00000100 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.211 ns ( 16.70 % ) " "Info: Total cell delay = 1.211 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.039 ns ( 83.30 % ) " "Info: Total interconnect delay = 6.039 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.250 ns" { chave estado_atual~24 estado_atual.00000100 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.250 ns" { chave {} chave~combout {} estado_atual~24 {} estado_atual.00000100 {} } { 0.000ns 0.000ns 6.039ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { key0 estado_atual.00000100 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.271 ns" { key0 {} key0~combout {} estado_atual.00000100 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.250 ns" { chave estado_atual~24 estado_atual.00000100 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.250 ns" { chave {} chave~combout {} estado_atual~24 {} estado_atual.00000100 {} } { 0.000ns 0.000ns 6.039ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 16:35:06 2018 " "Info: Processing ended: Fri Oct 26 16:35:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
