

================================================================
== Vitis HLS Report for 'write_q_FT1_1'
================================================================
* Date:           Sat Jan  4 04:37:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr1
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  1.951 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        8|  4.545 ns|  36.360 ns|    1|    8|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_write_q_FT1_1_Pipeline_VITIS_LOOP_250_1_fu_136  |write_q_FT1_1_Pipeline_VITIS_LOOP_250_1  |        7|        7|  31.815 ns|  31.815 ns|    7|    7|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       71|      127|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      113|    -|
|Register             |        -|     -|      325|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      396|      246|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_write_q_FT1_1_Pipeline_VITIS_LOOP_250_1_fu_136  |write_q_FT1_1_Pipeline_VITIS_LOOP_250_1  |        0|   0|  71|  127|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                         |        0|   0|  71|  127|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done                                               |       and|   0|  0|   2|           1|           1|
    |grp_write_q_FT1_1_Pipeline_VITIS_LOOP_250_1_fu_136_fifo_q_to_off_chip_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                                               |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                         |          |   0|  0|   6|           3|           3|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |q_1_0_val1_blk_n   |   9|          2|    1|          2|
    |q_1_1_val2_blk_n   |   9|          2|    1|          2|
    |q_1_2_val3_blk_n   |   9|          2|    1|          2|
    |q_1_3_val4_blk_n   |   9|          2|    1|          2|
    |q_1_4_val5_blk_n   |   9|          2|    1|          2|
    |q_1_5_val6_blk_n   |   9|          2|    1|          2|
    |q_1_6_val7_blk_n   |   9|          2|    1|          2|
    |q_1_7_val8_blk_n   |   9|          2|    1|          2|
    |q_1_8_val9_blk_n   |   9|          2|    1|          2|
    |q_1_9_val10_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 113|         25|   12|         25|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   2|   0|    2|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |grp_write_q_FT1_1_Pipeline_VITIS_LOOP_250_1_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |q_1_0_val1_read_reg_221                                          |  32|   0|   32|          0|
    |q_1_1_val2_read_reg_216                                          |  32|   0|   32|          0|
    |q_1_2_val3_read_reg_211                                          |  32|   0|   32|          0|
    |q_1_3_val4_read_reg_206                                          |  32|   0|   32|          0|
    |q_1_4_val5_read_reg_201                                          |  32|   0|   32|          0|
    |q_1_5_val6_read_reg_196                                          |  32|   0|   32|          0|
    |q_1_6_val7_read_reg_191                                          |  32|   0|   32|          0|
    |q_1_7_val8_read_reg_186                                          |  32|   0|   32|          0|
    |q_1_8_val9_read_reg_181                                          |  32|   0|   32|          0|
    |q_1_9_val10_read_reg_176                                         |  32|   0|   32|          0|
    |tmp_reg_226                                                      |   1|   0|    1|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 325|   0|  325|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|                write_q_FT1.1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|                write_q_FT1.1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|                write_q_FT1.1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|                write_q_FT1.1|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|                write_q_FT1.1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|                write_q_FT1.1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|                write_q_FT1.1|  return value|
|q_1_0_val1_dout             |   in|   32|     ap_fifo|                   q_1_0_val1|       pointer|
|q_1_0_val1_num_data_valid   |   in|    3|     ap_fifo|                   q_1_0_val1|       pointer|
|q_1_0_val1_fifo_cap         |   in|    3|     ap_fifo|                   q_1_0_val1|       pointer|
|q_1_0_val1_empty_n          |   in|    1|     ap_fifo|                   q_1_0_val1|       pointer|
|q_1_0_val1_read             |  out|    1|     ap_fifo|                   q_1_0_val1|       pointer|
|q_1_1_val2_dout             |   in|   32|     ap_fifo|                   q_1_1_val2|       pointer|
|q_1_1_val2_num_data_valid   |   in|    3|     ap_fifo|                   q_1_1_val2|       pointer|
|q_1_1_val2_fifo_cap         |   in|    3|     ap_fifo|                   q_1_1_val2|       pointer|
|q_1_1_val2_empty_n          |   in|    1|     ap_fifo|                   q_1_1_val2|       pointer|
|q_1_1_val2_read             |  out|    1|     ap_fifo|                   q_1_1_val2|       pointer|
|q_1_2_val3_dout             |   in|   32|     ap_fifo|                   q_1_2_val3|       pointer|
|q_1_2_val3_num_data_valid   |   in|    3|     ap_fifo|                   q_1_2_val3|       pointer|
|q_1_2_val3_fifo_cap         |   in|    3|     ap_fifo|                   q_1_2_val3|       pointer|
|q_1_2_val3_empty_n          |   in|    1|     ap_fifo|                   q_1_2_val3|       pointer|
|q_1_2_val3_read             |  out|    1|     ap_fifo|                   q_1_2_val3|       pointer|
|q_1_3_val4_dout             |   in|   32|     ap_fifo|                   q_1_3_val4|       pointer|
|q_1_3_val4_num_data_valid   |   in|    3|     ap_fifo|                   q_1_3_val4|       pointer|
|q_1_3_val4_fifo_cap         |   in|    3|     ap_fifo|                   q_1_3_val4|       pointer|
|q_1_3_val4_empty_n          |   in|    1|     ap_fifo|                   q_1_3_val4|       pointer|
|q_1_3_val4_read             |  out|    1|     ap_fifo|                   q_1_3_val4|       pointer|
|q_1_4_val5_dout             |   in|   32|     ap_fifo|                   q_1_4_val5|       pointer|
|q_1_4_val5_num_data_valid   |   in|    3|     ap_fifo|                   q_1_4_val5|       pointer|
|q_1_4_val5_fifo_cap         |   in|    3|     ap_fifo|                   q_1_4_val5|       pointer|
|q_1_4_val5_empty_n          |   in|    1|     ap_fifo|                   q_1_4_val5|       pointer|
|q_1_4_val5_read             |  out|    1|     ap_fifo|                   q_1_4_val5|       pointer|
|q_1_5_val6_dout             |   in|   32|     ap_fifo|                   q_1_5_val6|       pointer|
|q_1_5_val6_num_data_valid   |   in|    3|     ap_fifo|                   q_1_5_val6|       pointer|
|q_1_5_val6_fifo_cap         |   in|    3|     ap_fifo|                   q_1_5_val6|       pointer|
|q_1_5_val6_empty_n          |   in|    1|     ap_fifo|                   q_1_5_val6|       pointer|
|q_1_5_val6_read             |  out|    1|     ap_fifo|                   q_1_5_val6|       pointer|
|q_1_6_val7_dout             |   in|   32|     ap_fifo|                   q_1_6_val7|       pointer|
|q_1_6_val7_num_data_valid   |   in|    3|     ap_fifo|                   q_1_6_val7|       pointer|
|q_1_6_val7_fifo_cap         |   in|    3|     ap_fifo|                   q_1_6_val7|       pointer|
|q_1_6_val7_empty_n          |   in|    1|     ap_fifo|                   q_1_6_val7|       pointer|
|q_1_6_val7_read             |  out|    1|     ap_fifo|                   q_1_6_val7|       pointer|
|q_1_7_val8_dout             |   in|   32|     ap_fifo|                   q_1_7_val8|       pointer|
|q_1_7_val8_num_data_valid   |   in|    3|     ap_fifo|                   q_1_7_val8|       pointer|
|q_1_7_val8_fifo_cap         |   in|    3|     ap_fifo|                   q_1_7_val8|       pointer|
|q_1_7_val8_empty_n          |   in|    1|     ap_fifo|                   q_1_7_val8|       pointer|
|q_1_7_val8_read             |  out|    1|     ap_fifo|                   q_1_7_val8|       pointer|
|q_1_8_val9_dout             |   in|   32|     ap_fifo|                   q_1_8_val9|       pointer|
|q_1_8_val9_num_data_valid   |   in|    3|     ap_fifo|                   q_1_8_val9|       pointer|
|q_1_8_val9_fifo_cap         |   in|    3|     ap_fifo|                   q_1_8_val9|       pointer|
|q_1_8_val9_empty_n          |   in|    1|     ap_fifo|                   q_1_8_val9|       pointer|
|q_1_8_val9_read             |  out|    1|     ap_fifo|                   q_1_8_val9|       pointer|
|q_1_9_val10_dout            |   in|   32|     ap_fifo|                  q_1_9_val10|       pointer|
|q_1_9_val10_num_data_valid  |   in|    3|     ap_fifo|                  q_1_9_val10|       pointer|
|q_1_9_val10_fifo_cap        |   in|    3|     ap_fifo|                  q_1_9_val10|       pointer|
|q_1_9_val10_empty_n         |   in|    1|     ap_fifo|                  q_1_9_val10|       pointer|
|q_1_9_val10_read            |  out|    1|     ap_fifo|                  q_1_9_val10|       pointer|
|fifo_q_to_off_chip_TDATA    |  out|   64|        axis|  fifo_q_to_off_chip_V_data_V|       pointer|
|fifo_q_to_off_chip_TVALID   |  out|    1|        axis|  fifo_q_to_off_chip_V_last_V|       pointer|
|fifo_q_to_off_chip_TREADY   |   in|    1|        axis|  fifo_q_to_off_chip_V_last_V|       pointer|
|fifo_q_to_off_chip_TLAST    |  out|    1|        axis|  fifo_q_to_off_chip_V_last_V|       pointer|
|fifo_q_to_off_chip_TKEEP    |  out|    8|        axis|  fifo_q_to_off_chip_V_keep_V|       pointer|
|fifo_q_to_off_chip_TSTRB    |  out|    8|        axis|  fifo_q_to_off_chip_V_strb_V|       pointer|
|p_read                      |   in|    7|     ap_none|                       p_read|        scalar|
+----------------------------+-----+-----+------------+-----------------------------+--------------+

