// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "read_data.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic read_data::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic read_data::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<1> read_data::ap_ST_fsm_pp0_stage0 = "1";
const sc_lv<32> read_data::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool read_data::ap_const_boolean_1 = true;
const bool read_data::ap_const_boolean_0 = false;
const sc_lv<1> read_data::ap_const_lv1_0 = "0";
const sc_lv<1> read_data::ap_const_lv1_1 = "1";
const sc_lv<2> read_data::ap_const_lv2_0 = "00";
const sc_lv<2> read_data::ap_const_lv2_2 = "10";
const sc_lv<2> read_data::ap_const_lv2_3 = "11";
const sc_lv<2> read_data::ap_const_lv2_1 = "1";

read_data::read_data(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0_flag00000000);

    SC_METHOD(thread_ap_block_pp0_stage0_flag00001001);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( input_data_V_0_vld_out );
    sensitive << ( buf_0_V_full_n );

    SC_METHOD(thread_ap_block_pp0_stage0_flag00011001);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( input_data_V_0_vld_out );
    sensitive << ( buf_0_V_full_n );

    SC_METHOD(thread_ap_block_pp0_stage0_flag00011011);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( input_data_V_0_vld_out );
    sensitive << ( buf_0_V_full_n );

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter1);
    sensitive << ( input_data_V_0_vld_out );
    sensitive << ( buf_0_V_full_n );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_flag00011001 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( real_start );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp0_0to0);
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_ap_reset_idle_pp0);
    sensitive << ( real_start );
    sensitive << ( ap_idle_pp0_0to0 );

    SC_METHOD(thread_buf_0_V_blk_n);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( buf_0_V_full_n );
    sensitive << ( ap_block_pp0_stage0_flag00000000 );

    SC_METHOD(thread_buf_0_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( input_data_V_0_data_out );
    sensitive << ( ap_block_pp0_stage0_flag00001001 );

    SC_METHOD(thread_buf_0_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_flag00011001 );

    SC_METHOD(thread_input_AX_ALG_TDATA_blk_n);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( input_data_V_0_state );
    sensitive << ( ap_block_pp0_stage0_flag00000000 );

    SC_METHOD(thread_input_AX_ALG_TREADY);
    sensitive << ( input_dest_V_0_state );

    SC_METHOD(thread_input_data_V_0_ack_in);
    sensitive << ( input_data_V_0_state );

    SC_METHOD(thread_input_data_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_flag00011001 );

    SC_METHOD(thread_input_data_V_0_data_out);
    sensitive << ( input_data_V_0_payload_A );
    sensitive << ( input_data_V_0_payload_B );
    sensitive << ( input_data_V_0_sel );

    SC_METHOD(thread_input_data_V_0_load_A);
    sensitive << ( input_data_V_0_sel_wr );
    sensitive << ( input_data_V_0_state_cmp_full );

    SC_METHOD(thread_input_data_V_0_load_B);
    sensitive << ( input_data_V_0_sel_wr );
    sensitive << ( input_data_V_0_state_cmp_full );

    SC_METHOD(thread_input_data_V_0_sel);
    sensitive << ( input_data_V_0_sel_rd );

    SC_METHOD(thread_input_data_V_0_state_cmp_full);
    sensitive << ( input_data_V_0_state );

    SC_METHOD(thread_input_data_V_0_vld_in);
    sensitive << ( input_AX_ALG_TVALID );

    SC_METHOD(thread_input_data_V_0_vld_out);
    sensitive << ( input_data_V_0_state );

    SC_METHOD(thread_input_dest_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_flag00011001 );

    SC_METHOD(thread_input_dest_V_0_vld_in);
    sensitive << ( input_AX_ALG_TVALID );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_flag00011001 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( internal_ap_ready );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_block_pp0_stage0_flag00011011 );
    sensitive << ( ap_reset_idle_pp0 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "1";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    start_once_reg = SC_LOGIC_0;
    input_data_V_0_sel_rd = SC_LOGIC_0;
    input_data_V_0_sel_wr = SC_LOGIC_0;
    input_data_V_0_state = "00";
    input_dest_V_0_state = "00";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "read_data_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, buf_0_V_din, "(port)buf_0_V_din");
    sc_trace(mVcdFile, buf_0_V_full_n, "(port)buf_0_V_full_n");
    sc_trace(mVcdFile, buf_0_V_write, "(port)buf_0_V_write");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, input_AX_ALG_TDATA, "(port)input_AX_ALG_TDATA");
    sc_trace(mVcdFile, input_AX_ALG_TVALID, "(port)input_AX_ALG_TVALID");
    sc_trace(mVcdFile, input_AX_ALG_TREADY, "(port)input_AX_ALG_TREADY");
    sc_trace(mVcdFile, input_AX_ALG_TKEEP, "(port)input_AX_ALG_TKEEP");
    sc_trace(mVcdFile, input_AX_ALG_TSTRB, "(port)input_AX_ALG_TSTRB");
    sc_trace(mVcdFile, input_AX_ALG_TUSER, "(port)input_AX_ALG_TUSER");
    sc_trace(mVcdFile, input_AX_ALG_TLAST, "(port)input_AX_ALG_TLAST");
    sc_trace(mVcdFile, input_AX_ALG_TID, "(port)input_AX_ALG_TID");
    sc_trace(mVcdFile, input_AX_ALG_TDEST, "(port)input_AX_ALG_TDEST");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, input_data_V_0_vld_out, "input_data_V_0_vld_out");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter1, "ap_block_state2_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_flag00011001, "ap_block_pp0_stage0_flag00011001");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, input_data_V_0_data_out, "input_data_V_0_data_out");
    sc_trace(mVcdFile, input_data_V_0_vld_in, "input_data_V_0_vld_in");
    sc_trace(mVcdFile, input_data_V_0_ack_in, "input_data_V_0_ack_in");
    sc_trace(mVcdFile, input_data_V_0_ack_out, "input_data_V_0_ack_out");
    sc_trace(mVcdFile, input_data_V_0_payload_A, "input_data_V_0_payload_A");
    sc_trace(mVcdFile, input_data_V_0_payload_B, "input_data_V_0_payload_B");
    sc_trace(mVcdFile, input_data_V_0_sel_rd, "input_data_V_0_sel_rd");
    sc_trace(mVcdFile, input_data_V_0_sel_wr, "input_data_V_0_sel_wr");
    sc_trace(mVcdFile, input_data_V_0_sel, "input_data_V_0_sel");
    sc_trace(mVcdFile, input_data_V_0_load_A, "input_data_V_0_load_A");
    sc_trace(mVcdFile, input_data_V_0_load_B, "input_data_V_0_load_B");
    sc_trace(mVcdFile, input_data_V_0_state, "input_data_V_0_state");
    sc_trace(mVcdFile, input_data_V_0_state_cmp_full, "input_data_V_0_state_cmp_full");
    sc_trace(mVcdFile, input_dest_V_0_vld_in, "input_dest_V_0_vld_in");
    sc_trace(mVcdFile, input_dest_V_0_ack_out, "input_dest_V_0_ack_out");
    sc_trace(mVcdFile, input_dest_V_0_state, "input_dest_V_0_state");
    sc_trace(mVcdFile, input_AX_ALG_TDATA_blk_n, "input_AX_ALG_TDATA_blk_n");
    sc_trace(mVcdFile, ap_block_pp0_stage0_flag00000000, "ap_block_pp0_stage0_flag00000000");
    sc_trace(mVcdFile, buf_0_V_blk_n, "buf_0_V_blk_n");
    sc_trace(mVcdFile, ap_block_pp0_stage0_flag00011011, "ap_block_pp0_stage0_flag00011011");
    sc_trace(mVcdFile, ap_block_pp0_stage0_flag00001001, "ap_block_pp0_stage0_flag00001001");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0_0to0, "ap_idle_pp0_0to0");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

read_data::~read_data() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void read_data::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_pp0_stage0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011011.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = real_start.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_data_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_vld_out.read()))) {
            input_data_V_0_sel_rd =  (sc_logic) (~input_data_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_data_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_ack_in.read()))) {
            input_data_V_0_sel_wr =  (sc_logic) (~input_data_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_data_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(input_data_V_0_state.read(), ap_const_lv2_3)) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(input_data_V_0_state.read(), ap_const_lv2_2)))) {
            input_data_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(input_data_V_0_state.read(), ap_const_lv2_3)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(input_data_V_0_state.read(), ap_const_lv2_1)))) {
            input_data_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(input_data_V_0_state.read(), ap_const_lv2_2)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(input_data_V_0_state.read(), ap_const_lv2_1)) || 
                    (esl_seteq<1,2,2>(input_data_V_0_state.read(), ap_const_lv2_3) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_ack_out.read()))))) {
            input_data_V_0_state = ap_const_lv2_3;
        } else {
            input_data_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        input_dest_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, input_dest_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, input_dest_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, input_dest_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, input_dest_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, input_dest_V_0_state.read())))) {
            input_dest_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, input_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, input_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, input_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, input_dest_V_0_state.read())))) {
            input_dest_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, input_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, input_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, input_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, input_dest_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, input_dest_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, input_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_dest_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, input_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, input_dest_V_0_ack_out.read()))))) {
            input_dest_V_0_state = ap_const_lv2_3;
        } else {
            input_dest_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, real_start.read())) {
            start_once_reg = ap_const_logic_1;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_load_A.read())) {
        input_data_V_0_payload_A = input_AX_ALG_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_load_B.read())) {
        input_data_V_0_payload_B = input_AX_ALG_TDATA.read();
    }
}

void read_data::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[0];
}

void read_data::thread_ap_block_pp0_stage0_flag00000000() {
    ap_block_pp0_stage0_flag00000000 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void read_data::thread_ap_block_pp0_stage0_flag00001001() {
    ap_block_pp0_stage0_flag00001001 = (esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || (esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
  (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || 
   esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || ((esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_vld_out.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, buf_0_V_full_n.read())) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())));
}

void read_data::thread_ap_block_pp0_stage0_flag00011001() {
    ap_block_pp0_stage0_flag00011001 = (esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || (esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
  (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || 
   esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || ((esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_vld_out.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, buf_0_V_full_n.read())) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())));
}

void read_data::thread_ap_block_pp0_stage0_flag00011011() {
    ap_block_pp0_stage0_flag00011011 = (esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || (esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
  (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || 
   esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || ((esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_vld_out.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, buf_0_V_full_n.read())) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())));
}

void read_data::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void read_data::thread_ap_block_state2_pp0_stage0_iter1() {
    ap_block_state2_pp0_stage0_iter1 = (esl_seteq<1,1,1>(ap_const_logic_0, input_data_V_0_vld_out.read()) || esl_seteq<1,1,1>(ap_const_logic_0, buf_0_V_full_n.read()));
}

void read_data::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void read_data::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void read_data::thread_ap_enable_reg_pp0_iter0() {
    ap_enable_reg_pp0_iter0 = real_start.read();
}

void read_data::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void read_data::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void read_data::thread_ap_idle_pp0_0to0() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read())) {
        ap_idle_pp0_0to0 = ap_const_logic_1;
    } else {
        ap_idle_pp0_0to0 = ap_const_logic_0;
    }
}

void read_data::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void read_data::thread_ap_reset_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_0to0.read()))) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void read_data::thread_buf_0_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0))) {
        buf_0_V_blk_n = buf_0_V_full_n.read();
    } else {
        buf_0_V_blk_n = ap_const_logic_1;
    }
}

void read_data::thread_buf_0_V_din() {
    buf_0_V_din = input_data_V_0_data_out.read();
}

void read_data::thread_buf_0_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        buf_0_V_write = ap_const_logic_1;
    } else {
        buf_0_V_write = ap_const_logic_0;
    }
}

void read_data::thread_input_AX_ALG_TDATA_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0))) {
        input_AX_ALG_TDATA_blk_n = input_data_V_0_state.read()[0];
    } else {
        input_AX_ALG_TDATA_blk_n = ap_const_logic_1;
    }
}

void read_data::thread_input_AX_ALG_TREADY() {
    input_AX_ALG_TREADY = input_dest_V_0_state.read()[1];
}

void read_data::thread_input_data_V_0_ack_in() {
    input_data_V_0_ack_in = input_data_V_0_state.read()[1];
}

void read_data::thread_input_data_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        input_data_V_0_ack_out = ap_const_logic_1;
    } else {
        input_data_V_0_ack_out = ap_const_logic_0;
    }
}

void read_data::thread_input_data_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, input_data_V_0_sel.read())) {
        input_data_V_0_data_out = input_data_V_0_payload_B.read();
    } else {
        input_data_V_0_data_out = input_data_V_0_payload_A.read();
    }
}

void read_data::thread_input_data_V_0_load_A() {
    input_data_V_0_load_A = (input_data_V_0_state_cmp_full.read() & ~input_data_V_0_sel_wr.read());
}

void read_data::thread_input_data_V_0_load_B() {
    input_data_V_0_load_B = (input_data_V_0_sel_wr.read() & input_data_V_0_state_cmp_full.read());
}

void read_data::thread_input_data_V_0_sel() {
    input_data_V_0_sel = input_data_V_0_sel_rd.read();
}

void read_data::thread_input_data_V_0_state_cmp_full() {
    input_data_V_0_state_cmp_full =  (sc_logic) ((!input_data_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(input_data_V_0_state.read() != ap_const_lv2_1))[0];
}

void read_data::thread_input_data_V_0_vld_in() {
    input_data_V_0_vld_in = input_AX_ALG_TVALID.read();
}

void read_data::thread_input_data_V_0_vld_out() {
    input_data_V_0_vld_out = input_data_V_0_state.read()[0];
}

void read_data::thread_input_dest_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        input_dest_V_0_ack_out = ap_const_logic_1;
    } else {
        input_dest_V_0_ack_out = ap_const_logic_0;
    }
}

void read_data::thread_input_dest_V_0_vld_in() {
    input_dest_V_0_vld_in = input_AX_ALG_TVALID.read();
}

void read_data::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void read_data::thread_real_start() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read())) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void read_data::thread_start_out() {
    start_out = real_start.read();
}

void read_data::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
         (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read()) || 
          esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read())))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void read_data::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
break;
        default : 
            ap_NS_fsm = "X";
            break;
    }
}

}

