<h4 id="Ncore3zero-wire-loadsynthesisrunusinghw_cfg_32asanexample-Obsoletepleaselook:Updatedsynthesiszerowireloadflowforhw_cfg_10-Engineering-Confluence(arteris.com)"><span class="legacy-color-text-red2">Obsolete please look : <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Updated+synthesis+zero+wire+load+flow+for+hw_cfg_10" rel="nofollow" style="color: rgb(255,0,0);">Updated synthesis zero wire load flow for hw_cfg_10 - Engineering - Confluence (arteris.com)</a></span></h4><h3 id="Ncore3zero-wire-loadsynthesisrunusinghw_cfg_32asanexample-RunmaestrotogenerateRTL">Run maestro to generate RTL</h3><p>mkdir hw_cfg_32<br/>cd hw_cfg_32<br/>run_maestro -utd -ndj -sdj -g -hws $WORK_TOP/../hw-sym -hwl $WORK_TOP/../hw-lib -hwc $WORK_TOP/../hw-ccp -hwn $WORK_TOP/../hw-ncr -cfg hw_config_32 -mut $WORK_TOP/../test_projects/ncore_v3.0_configs/customer_config/hw_config_32</p><p><br/></p><p><strong>Copy the required target memories</strong></p><p>cp -r /scratch/boon/jenkins/hw_cfg_32_stable_3937_part3_legato_io_delay/memories .</p><p><br/></p><h3 id="Ncore3zero-wire-loadsynthesisrunusinghw_cfg_32asanexample-Runariatogeneratesynthesisdirectoriesandscripts:">Run aria to generate synthesis directories and scripts:</h3><p>The synthesis directories and script will be put in output/synthesis/synopsys/scripts</p><p>node /home/boon/run_aria_ncore3_zero_wireload.js</p><p><br/></p><p>This is the contents of <span class="legacy-color-text-blue3">/home/boon/run_aria_ncore3_zero_wireload.js</span> :</p><p>var {genDcSynScript} = require('/engr/dev/releases/utils/aria/latest/aria-linux-x64/resources/app/index');<br/>genDcSynScript({<br/>topDesign:'gen_wrapper',<br/>cprInterfaceDirs: `${process.env.REPO_PATH}/assets/interface`,<br/>techNode: 'tsmc7',<br/>topoMode: false,<br/>incrementalOpt: true,<br/>clockUncertainty: 0.20,</p><p><strong>rtlWrapperDir: 'memories',</strong></p><p><strong>hardMacroDbs:  'memories/libraries_ssgn/*_lib.db',</strong><br/><span class="legacy-color-text-blue3">ulvtPercentage: 5,</span></p><p>compileCommand: 'compile_ultra -no_boundary_optimization -gate_clock',<br/>bottomUpSynthesis: true<br/>});</p><p><br/></p><p><br/></p><h3 id="Ncore3zero-wire-loadsynthesisrunusinghw_cfg_32asanexample-Nowyouhavetheabilitytorunsynthesisonaspecificblockwithinthisconfiguration.">Now you have the ability to run synthesis on a specific block within this configuration. </h3><p><br/></p><p>Look at the available blocks. Ensure the logic/feature you want is included in the block you choose. I choose dce_a here: </p><p>cd output/synthesis/synopsys/scripts/dce_a</p><p><br/></p><h3 id="Ncore3zero-wire-loadsynthesisrunusinghw_cfg_32asanexample-Runthefollowingcommandtorunsynthesisonthegrid:">Run the following command to run synthesis on the grid:</h3><p><br/>qsub -V -cwd -b y /engr/dev/tools/synopsys/syn_vO-2018.06-SP3/syn/O-2018.06-SP3/bin/dc_shell-t -64bit -f dc.tcl</p><p><br/></p><p>Examine timing reports/results within the 'reports' directory and the log/errors will be placed in : dc_shell-t.o&lt;ID_num&gt;/ dc_shell-t.o&lt;ID_num&gt;</p><p><br/></p><p><br/></p><h3 id="Ncore3zero-wire-loadsynthesisrunusinghw_cfg_32asanexample-**NOTE**:IfyoumakeupdatestoTACHLorjsonandneedtore-runsynthesis,makesuretodeletethefollowinginthecurrentdirectoryyouransynthesistohelpreducecorrupteddatabases.">**NOTE**: If you make updates to TACHL or json and need to re-run synthesis, make sure to delete the following in the current directory you ran synthesis to help reduce corrupted databases.</h3><p><br/>rm -rf work/lib<br/>rm -rf outputs/*</p><p><br/></p><p><strong>**NOTE**: Maestro/Aria synthesis flow assumes:</strong><br/>output/synthesis/synopsys/scripts are the synthesis scripts directory <br/>output/synthesis/synopsys/top are the synthesis run directory</p><p>According to the Maestro/Aria flow, user is supposed to <br/>  cd output/synthesis/synopsys/top <br/>  make -f ../scripts/Makefile</p><p><br/></p>