wptr_shadow	,	V_100
symbol_put	,	F_5
ih_ring_entry	,	V_25
upper_32_bits	,	F_59
CP_HQD_QUEUE_PRIORITY	,	V_155
msleep	,	F_66
get_fw_version	,	F_67
dev	,	V_45
QUEUEID	,	F_43
cp_mqd_base_addr_hi	,	V_106
doorbell_physical_address	,	V_20
cp_hqd_pq_rptr_report_addr_hi	,	V_140
defined	,	F_2
CP_HQD_PQ_WPTR_POLL_ADDR	,	V_143
CP_HQD_PQ_RPTR_REPORT_ADDR	,	V_137
read_register	,	F_37
kgd_set_pasid_vmid_mapping	,	F_50
vmid	,	V_67
__user	,	T_5
get_gpu_clock_counter	,	F_32
CP_HQD_ATOMIC0_PREOP_LO	,	V_129
pool	,	V_41
write_register	,	F_35
doorbell_aperture_size	,	V_21
RADEON_GPU_PAGE_SIZE	,	V_38
radeon_sa_bo_manager_suspend	,	F_21
CP_HQD_MSG_TYPE	,	V_127
size	,	V_36
kgd_mem	,	V_42
domain	,	V_44
pr_err	,	F_65
VMID	,	F_42
GFP_KERNEL	,	V_47
queue_address	,	V_162
reset_type	,	V_167
kgd2kfd_shared_resources	,	V_15
rmmio	,	V_63
radeon_kfd_device_fini	,	F_10
get_radeon_device	,	F_34
get_max_engine_clock_in_mhz	,	F_33
hpd_size	,	V_91
gpu_resources	,	V_16
mutex_unlock	,	F_46
ALIGNMENT_MODE	,	F_55
CP_HPD_EOP_VMID	,	V_95
radeon_doorbell_get_kfd_info	,	F_9
rdev	,	V_10
CP_HQD_DEQUEUE_REQUEST	,	V_170
SH_MEM_APE1_LIMIT	,	V_79
doorbell_start_offset	,	V_22
RADEON_GEM_GTT_WC	,	V_39
cp_mqd_control	,	V_108
resume	,	V_29
first_compute_pipe	,	V_18
ATC_VMID_PASID_MAPPING_UPDATE_STATUS	,	V_85
kfd	,	V_11
real_vram_size	,	V_53
uint32_t	,	T_4
i	,	V_87
compute_pipe_count	,	V_19
ce_fw	,	V_182
fini_sa_manager	,	F_20
kgd_init_memory	,	F_52
m	,	V_102
p	,	V_31
r	,	V_28
CP_HQD_PQ_CONTROL	,	V_113
cp_hqd_pq_base_hi	,	V_112
kgd_dev	,	V_13
mutex_lock	,	F_44
mec_fw	,	V_175
pasid_mapping	,	V_82
CP_HQD_SEMA_CMD	,	V_125
cik_mqd	,	V_97
kgd_hqd_destroy	,	F_64
CP_HQD_ACTIVE	,	V_160
kgd2kfd_init_p	,	F_3
release_queue	,	F_48
kgd_hqd_load	,	F_61
cp_hqd_pq_rptr	,	V_142
radeon_device	,	V_9
__iomem	,	V_62
KGD_POOL_FRAMEBUFFER	,	V_32
ucode_version	,	V_191
kgd	,	V_35
KGD_ENGINE_MEC2	,	V_184
KGD_ENGINE_MEC1	,	V_183
act	,	V_163
radeon_kfd_device_init	,	F_8
CP_HQD_QUANTUM	,	V_151
MEID	,	F_41
radeon_kfd_init	,	F_1
"failed to get memory for kfd (%d)\n"	,	L_2
SH_MEM_BASES	,	V_80
CP_HQD_ATOMIC0_PREOP_HI	,	V_131
CP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_139
sh_mem_config	,	V_73
retval	,	V_164
CONFIG_HSA_AMD	,	V_8
cp_hqd_ib_rptr	,	V_122
IH_VMID_0_LUT	,	V_86
radeon_sa_bo_new	,	F_25
cp_hqd_persistent_state	,	V_124
alignment	,	V_40
RADEON_GEM_DOMAIN_VRAM	,	V_33
BUG_ON	,	F_16
CP_HQD_VMID	,	V_149
gpu_addr	,	V_51
get_user	,	F_62
CP_HQD_PQ_RPTR	,	V_141
sh_mem_bases	,	V_76
cp_hqd_pq_control	,	V_114
timeout	,	V_168
dev_err	,	F_23
cp_hqd_pq_wptr_poll_addr_lo	,	V_144
common	,	V_190
CP_MQD_BASE_ADDR	,	V_103
kmalloc	,	F_24
radeon_sa_bo_manager_start	,	F_18
radeon_sa_bo_manager_init	,	F_17
asic	,	V_54
kgd_program_sh_mem_settings	,	F_49
cp_hqd_atomic1_preop_lo	,	V_134
KGD_ENGINE_PFP	,	V_176
KGD_ENGINE_CE	,	V_181
kgd2kfd	,	V_7
CP_HQD_PERSISTENT_STATE	,	V_123
CP_MQD_BASE_ADDR_HI	,	V_105
ptr	,	V_50
cp_hqd_quantum	,	V_152
radeon_kfd_suspend	,	F_12
cp_hqd_atomic0_preop_hi	,	V_132
dyn_state	,	V_57
hdr	,	V_174
me_fw	,	V_180
kgd_memory_pool	,	V_30
radeon_sa_bo_gpu_addr	,	F_27
cp_hqd_pq_base_lo	,	V_110
ATC_VMID0_PASID_MAPPING	,	V_84
ENOMEM	,	V_48
cp_hqd_pq_doorbell_control	,	V_148
uint64_t	,	T_3
pool_to_domain	,	F_14
pfp_fw	,	V_177
CP_HQD_PQ_DOORBELL_CONTROL	,	V_147
cp_hqd_iq_rptr	,	V_158
radeon_sa_bo_manager_fini	,	F_19
radeon_sa_bo_free	,	F_29
pipe_id	,	V_70
radeon_kfd_interrupt	,	F_11
KGD_ENGINE_ME	,	V_179
DEFAULT_MTYPE	,	F_56
CP_HQD_PQ_BASE_HI	,	V_111
CP_HQD_PQ_WPTR	,	V_159
kfd2kgd	,	V_6
wptr	,	V_99
SH_STATIC_MEM_CONFIG	,	V_90
CP_HQD_PQ_BASE	,	V_109
is_wptr_shadow_valid	,	V_101
KGD_ENGINE_SDMA	,	V_188
cp_hqd_pipe_priority	,	V_154
CP_HQD_IB_RPTR	,	V_121
KGD_ENGINE_RLC	,	V_186
cp_hqd_ib_control	,	V_116
cp_hqd_msg_type	,	V_128
SRBM_GFX_CNTL	,	V_69
mqd	,	V_98
kfree	,	F_30
SH_MEM_APE1_BASE	,	V_78
cp_hqd_queue_priority	,	V_156
CP_HQD_IQ_RPTR	,	V_157
radeon_kfd_fini	,	F_6
cp_hqd_pq_wptr_poll_addr_hi	,	V_146
CP_HQD_IB_BASE_ADDR	,	V_117
low	,	V_165
"Only allowed to allocate gart memory for kfd\n"	,	L_1
CIK_PIPE_PER_MEC	,	V_72
sa_bo	,	V_49
device_init	,	V_23
get_mqd	,	F_60
CP_HQD_ATOMIC1_PREOP_LO	,	V_133
dpm	,	V_56
RADEON_GEM_DOMAIN_GTT	,	V_34
kgd_hqd_is_occupied	,	F_63
ETIME	,	V_171
cp_hqd_pq_rptr_report_addr_lo	,	V_138
cp_hqd_atomic1_preop_hi	,	V_136
device_exit	,	V_24
pasid	,	V_81
CP_HPD_EOP_BASE_ADDR	,	V_93
kgd_init_pipeline	,	F_57
CP_HPD_EOP_CONTROL	,	V_96
cp_hqd_ib_base_addr_hi	,	V_120
CP_HQD_PIPE_PRIORITY	,	V_153
EINVAL	,	V_46
cp_hqd_atomic0_preop_lo	,	V_130
CP_MQD_CONTROL	,	V_107
queue	,	V_66
kfd_bo	,	V_37
cp_hqd_sema_cmd	,	V_126
data	,	V_178
radeon_kfd_device_probe	,	F_7
size_t	,	T_2
kfd2kgd_calls	,	V_2
ATC_VMID_PASID_MAPPING_VALID	,	V_83
CP_HQD_IB_CONTROL	,	V_115
lower_32_bits	,	F_58
pdev	,	V_14
max_clock_voltage_on_ac	,	V_58
cp_mqd_base_addr_lo	,	V_104
kgd_engine_type	,	V_172
high	,	V_166
CP_HPD_EOP_BASE_ADDR_HI	,	V_94
u32	,	T_1
sdma_fw	,	V_189
mc	,	V_52
hpd_gpu_addr	,	V_92
MTYPE_NONCACHED	,	V_89
interrupt	,	V_26
get_vmem_size	,	F_31
pipe	,	V_65
CONFIG_HSA_AMD_MODULE	,	V_1
queue_id	,	V_71
suspend	,	V_27
unlock_srbm	,	F_45
sh_mem_ape1_limit	,	V_75
allocate_mem	,	F_22
mec2_fw	,	V_185
offset	,	V_60
sh_mem_ape1_base	,	V_74
KFD_INTERFACE_VERSION	,	V_5
PRIVATE_BASE	,	F_53
uint16_t	,	T_6
symbol_request	,	F_4
cp_hqd_active	,	V_161
cp_hqd_vmid	,	V_150
"kfd: cp queue preemption time out (%dms)\n"	,	L_3
mec	,	V_64
rlc_fw	,	V_187
free_mem	,	F_28
mem	,	V_43
SHARED_BASE	,	F_54
CP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_145
CP_HQD_ATOMIC1_PREOP_HI	,	V_135
value	,	V_61
init_sa_manager	,	F_15
temp	,	V_169
readl	,	F_38
SH_MEM_CONFIG	,	V_77
PIPEID	,	F_40
writel	,	F_36
radeon_firmware_header	,	V_173
kgd2kfd_init	,	V_4
srbm_mutex	,	V_68
probe	,	V_12
lock_srbm	,	F_39
cp_hqd_ib_base_addr_lo	,	V_118
CP_HQD_IB_BASE_ADDR_HI	,	V_119
compute_vmid_bitmap	,	V_17
sclk	,	V_59
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_88
kgd2kfd_calls	,	V_3
acquire_queue	,	F_47
pm	,	V_55
radeon_kfd_resume	,	F_13
radeon_sa_bo_cpu_addr	,	F_26
cpu_relax	,	F_51
