// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_1d2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_address0,
        src_ce0,
        src_q0,
        i_2,
        dst_address0,
        dst_ce0,
        dst_we0,
        dst_d0,
        i_21
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] src_address0;
output   src_ce0;
input  [15:0] src_q0;
input  [3:0] i_2;
output  [5:0] dst_address0;
output   dst_ce0;
output   dst_we0;
output  [15:0] dst_d0;
input  [3:0] i_21;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_ce0;
reg dst_ce0;
reg dst_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] dct_coeff_table_address0;
reg    dct_coeff_table_ce0;
wire   [14:0] dct_coeff_table_q0;
wire   [7:0] tmp_20_cast_fu_135_p1;
reg   [7:0] tmp_20_cast_reg_260;
wire   [7:0] tmp_22_cast_fu_147_p1;
reg   [7:0] tmp_22_cast_reg_265;
reg   [5:0] dst_addr_reg_270;
wire    ap_CS_fsm_state2;
wire   [7:0] tmp_25_cast_fu_173_p1;
reg   [7:0] tmp_25_cast_reg_275;
wire   [3:0] k_1_fu_183_p2;
reg   [3:0] k_1_reg_283;
wire    ap_CS_fsm_state3;
wire   [3:0] n_1_fu_219_p2;
reg   [3:0] n_1_reg_301;
reg  signed [14:0] dct_coeff_table_load_reg_306;
wire    ap_CS_fsm_state4;
reg  signed [15:0] src_load_reg_311;
wire  signed [31:0] grp_fu_252_p3;
wire    ap_CS_fsm_state5;
reg   [3:0] k_reg_93;
wire   [0:0] tmp_s_fu_213_p2;
reg   [3:0] n_reg_104;
wire   [0:0] tmp_fu_177_p2;
reg   [31:0] tmp1_reg_115;
wire   [31:0] tmp_23_cast_fu_160_p1;
wire   [31:0] tmp_26_cast_fu_198_p1;
wire   [31:0] tmp_27_cast_fu_208_p1;
wire   [6:0] tmp_15_fu_127_p3;
wire   [6:0] tmp_16_fu_139_p3;
wire   [7:0] k_cast2_cast_fu_151_p1;
wire   [7:0] tmp_17_fu_155_p2;
wire   [6:0] tmp_18_fu_165_p3;
wire   [7:0] n_cast1_cast_fu_189_p1;
wire   [7:0] tmp_19_fu_193_p2;
wire   [7:0] tmp_20_fu_203_p2;
wire   [28:0] tmp_2_fu_225_p1;
wire   [28:0] tmp_3_fu_229_p2;
reg   [4:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
end

dct_1d2_dct_coeffbkb #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dct_coeff_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_address0),
    .ce0(dct_coeff_table_ce0),
    .q0(dct_coeff_table_q0)
);

dct_mac_muladd_15cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dct_mac_muladd_15cud_U0(
    .din0(dct_coeff_table_load_reg_306),
    .din1(src_load_reg_311),
    .din2(tmp1_reg_115),
    .dout(grp_fu_252_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_213_p2 == 1'd1))) begin
        k_reg_93 <= k_1_reg_283;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        k_reg_93 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        n_reg_104 <= n_1_reg_301;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_177_p2 == 1'd0))) begin
        n_reg_104 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp1_reg_115 <= grp_fu_252_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_177_p2 == 1'd0))) begin
        tmp1_reg_115 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dct_coeff_table_load_reg_306 <= dct_coeff_table_q0;
        src_load_reg_311 <= src_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        dst_addr_reg_270 <= tmp_23_cast_fu_160_p1;
        k_1_reg_283 <= k_1_fu_183_p2;
        tmp_25_cast_reg_275[6 : 3] <= tmp_25_cast_fu_173_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        n_1_reg_301 <= n_1_fu_219_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_20_cast_reg_260[6 : 3] <= tmp_20_cast_fu_135_p1[6 : 3];
        tmp_22_cast_reg_265[6 : 3] <= tmp_22_cast_fu_147_p1[6 : 3];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_fu_177_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_fu_177_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dct_coeff_table_ce0 = 1'b1;
    end else begin
        dct_coeff_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dst_ce0 = 1'b1;
    end else begin
        dst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_213_p2 == 1'd1))) begin
        dst_we0 = 1'b1;
    end else begin
        dst_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        src_ce0 = 1'b1;
    end else begin
        src_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_fu_177_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_213_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign dct_coeff_table_address0 = tmp_27_cast_fu_208_p1;

assign dst_address0 = dst_addr_reg_270;

assign dst_d0 = {{tmp_3_fu_229_p2[28:13]}};

assign k_1_fu_183_p2 = (k_reg_93 + 4'd1);

assign k_cast2_cast_fu_151_p1 = k_reg_93;

assign n_1_fu_219_p2 = (n_reg_104 + 4'd1);

assign n_cast1_cast_fu_189_p1 = n_reg_104;

assign src_address0 = tmp_26_cast_fu_198_p1;

assign tmp_15_fu_127_p3 = {{i_21}, {3'd0}};

assign tmp_16_fu_139_p3 = {{i_2}, {3'd0}};

assign tmp_17_fu_155_p2 = (k_cast2_cast_fu_151_p1 + tmp_20_cast_reg_260);

assign tmp_18_fu_165_p3 = {{k_reg_93}, {3'd0}};

assign tmp_19_fu_193_p2 = (tmp_22_cast_reg_265 + n_cast1_cast_fu_189_p1);

assign tmp_20_cast_fu_135_p1 = tmp_15_fu_127_p3;

assign tmp_20_fu_203_p2 = (tmp_25_cast_reg_275 + n_cast1_cast_fu_189_p1);

assign tmp_22_cast_fu_147_p1 = tmp_16_fu_139_p3;

assign tmp_23_cast_fu_160_p1 = tmp_17_fu_155_p2;

assign tmp_25_cast_fu_173_p1 = tmp_18_fu_165_p3;

assign tmp_26_cast_fu_198_p1 = tmp_19_fu_193_p2;

assign tmp_27_cast_fu_208_p1 = tmp_20_fu_203_p2;

assign tmp_2_fu_225_p1 = tmp1_reg_115[28:0];

assign tmp_3_fu_229_p2 = (29'd4096 + tmp_2_fu_225_p1);

assign tmp_fu_177_p2 = ((k_reg_93 == 4'd8) ? 1'b1 : 1'b0);

assign tmp_s_fu_213_p2 = ((n_reg_104 == 4'd8) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_20_cast_reg_260[2:0] <= 3'b000;
    tmp_20_cast_reg_260[7] <= 1'b0;
    tmp_22_cast_reg_265[2:0] <= 3'b000;
    tmp_22_cast_reg_265[7] <= 1'b0;
    tmp_25_cast_reg_275[2:0] <= 3'b000;
    tmp_25_cast_reg_275[7] <= 1'b0;
end

endmodule //dct_1d2
