set_max_delay 4.0 -from [get_ports clk*] -rise_from xor1 -fall_from xor1 -through ff1 -rise_through [get_ports clk*] -fall_through [get_ports {clk0}] -rise_to pin2 -fall_to * -ignore_clock_latency -probe -reset_path
