=====
SETUP
4.268
13.729
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
12.694
13.156
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0
13.729
=====
SETUP
4.268
13.729
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
12.694
13.156
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0
13.729
=====
SETUP
4.430
13.567
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
12.694
13.021
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0
13.567
=====
SETUP
4.430
13.567
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
12.694
13.021
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0
13.567
=====
SETUP
4.506
13.491
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
12.694
13.156
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0
13.491
=====
SETUP
4.506
13.491
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
12.694
13.156
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0
13.491
=====
SETUP
4.506
13.491
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2
12.694
13.156
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0
13.491
=====
SETUP
4.584
13.413
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
12.296
12.866
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0
13.413
=====
SETUP
4.588
13.410
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
12.296
12.866
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0
13.410
=====
SETUP
4.616
13.381
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
12.296
12.866
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0
13.381
=====
SETUP
4.616
13.381
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
12.296
12.866
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0
13.381
=====
SETUP
4.618
13.380
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
12.694
13.021
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0
13.380
=====
SETUP
4.618
13.380
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
12.694
13.021
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0
13.380
=====
SETUP
4.646
13.352
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.110
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
12.694
13.021
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0
13.352
=====
SETUP
4.772
13.226
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8
12.296
12.866
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0
13.226
=====
SETUP
4.994
13.004
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.512
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s8
10.929
11.484
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s2
11.731
12.280
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0
13.004
=====
SETUP
5.017
12.981
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
12.293
12.620
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0
12.981
=====
SETUP
5.017
12.981
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
12.293
12.620
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0
12.981
=====
SETUP
5.017
12.981
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
12.293
12.620
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0
12.981
=====
SETUP
5.049
12.949
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
12.293
12.620
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0
12.949
=====
SETUP
5.049
12.949
17.998
u_sdram/ff_sdr_read_data_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
7.853
8.370
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
9.044
9.415
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
9.415
9.450
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
9.450
9.485
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
9.485
9.520
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s
9.520
9.990
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
9.995
10.544
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.718
11.235
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
11.657
12.119
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
12.293
12.620
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0
12.949
=====
SETUP
5.313
12.685
17.998
u_sdram/ff_main_state_2_s0
6.391
6.623
u_sdram/n217_s1
7.072
7.627
u_sdram/n141_s11
8.307
8.824
u_sdram/n467_s13
9.355
9.808
u_sdram/n472_s12
10.505
11.022
u_sdram/ff_sdr_address_1_s1
12.685
=====
SETUP
5.467
12.531
17.998
u_sdram/ff_main_state_2_s0
6.391
6.623
u_sdram/n217_s1
7.072
7.627
u_sdram/n141_s11
8.307
8.824
u_sdram/n467_s13
9.355
9.808
u_sdram/n471_s12
10.489
11.006
u_sdram/ff_sdr_address_2_s1
12.531
=====
SETUP
5.475
12.523
17.998
u_sdram/ff_main_state_2_s0
6.391
6.623
u_sdram/n217_s1
7.072
7.627
u_sdram/n141_s11
8.307
8.824
u_sdram/n467_s13
9.355
9.808
u_sdram/n473_s12
10.489
10.860
u_sdram/ff_sdr_address_0_s1
12.523
=====
SETUP
5.494
12.503
17.998
u_sdram/ff_main_state_2_s0
6.391
6.623
u_sdram/n217_s1
7.072
7.627
u_sdram/n141_s11
8.307
8.824
u_sdram/n467_s13
9.355
9.808
u_sdram/n469_s12
10.477
10.930
u_sdram/ff_sdr_address_4_s1
12.503
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.356
6.105
5.749
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_1_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.105
=====
HOLD
0.424
6.066
5.642
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_wait_control/n427_s
5.834
6.066
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0
6.066
=====
HOLD
0.424
6.066
5.642
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_wait_control/n423_s
5.834
6.066
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0
6.066
=====
HOLD
0.424
6.066
5.642
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_wait_control/n421_s
5.834
6.066
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0
6.066
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1
5.631
5.833
u_v9958/u_v9958_core/u_vdp_wait_control/n430_s3
5.835
6.067
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_command/n1549_s26
5.835
6.067
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_command/n1377_s3
5.835
6.067
u_v9958/u_v9958_core/u_vdp_command/ff_r42r43_ny_9_s0
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/n615_s2
5.835
6.067
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3
5.631
5.833
u_v9958/u_v9958_core/u_vdp_ssg/n1127_s3
5.835
6.067
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3
5.631
5.833
u_v9958/u_v9958_core/u_vdp_ssg/n1125_s3
5.835
6.067
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_5_s3
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4
5.631
5.833
u_v9958/u_v9958_core/u_vdp_ssg/n1123_s3
5.835
6.067
u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_7_s4
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_ssg/n186_s2
5.835
6.067
u_v9958/u_v9958_core/u_vdp_ssg/ff_v_cnt_in_frame_7_s0
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1
5.631
5.833
u_v9958/u_v9958_core/u_vdp_color_bus/n939_s4
5.835
6.067
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vdpcmd_vram_reading_req_s1
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_color_bus/n819_s0
5.835
6.067
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0
6.067
=====
HOLD
0.425
6.067
5.642
u_v9958/ff_enable_cnt_0_s0
5.631
5.833
u_v9958/n15_s2
5.835
6.067
u_v9958/ff_enable_cnt_0_s0
6.067
=====
HOLD
0.425
6.067
5.642
u_sdram/ff_main_timer_2_s3
5.631
5.833
u_sdram/n214_s3
5.835
6.067
u_sdram/ff_main_timer_2_s3
6.067
=====
HOLD
0.425
6.067
5.642
u_sdram/ff_main_timer_7_s3
5.631
5.833
u_sdram/n209_s1
5.835
6.067
u_sdram/ff_main_timer_7_s3
6.067
=====
HOLD
0.425
6.067
5.642
u_sdram/ff_main_timer_9_s3
5.631
5.833
u_sdram/n207_s1
5.835
6.067
u_sdram/ff_main_timer_9_s3
6.067
=====
HOLD
0.425
6.067
5.642
u_sdram/ff_sdr_address_10_s0
5.631
5.833
u_sdram/n476_s0
5.835
6.067
u_sdram/ff_sdr_address_10_s0
6.067
=====
HOLD
0.425
6.067
5.642
u_sdram/ff_main_timer_10_s0
5.631
5.833
u_sdram/n175_s4
5.835
6.067
u_sdram/ff_main_timer_10_s0
6.067
=====
HOLD
0.425
6.067
5.642
ff_wait_2_s2
5.631
5.833
n41_s2
5.835
6.067
ff_wait_2_s2
6.067
=====
HOLD
0.427
6.068
5.642
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_command/n1552_s27
5.836
6.068
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_0_s0
6.068
=====
HOLD
0.427
6.068
5.642
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_command/n1551_s24
5.836
6.068
u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_1_s0
6.068
