arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	crit_path_total_internal_heap_pushes	crit_path_total_internal_heap_pops	crit_path_total_external_heap_pushes	crit_path_total_external_heap_pops	crit_path_total_external_SOURCE_pushes	crit_path_total_external_SOURCE_pops	crit_path_total_internal_SOURCE_pushes	crit_path_total_internal_SOURCE_pops	crit_path_total_external_SINK_pushes	crit_path_total_external_SINK_pops	crit_path_total_internal_SINK_pushes	crit_path_total_internal_SINK_pops	crit_path_total_external_IPIN_pushes	crit_path_total_external_IPIN_pops	crit_path_total_internal_IPIN_pushes	crit_path_total_internal_IPIN_pops	crit_path_total_external_OPIN_pushes	crit_path_total_external_OPIN_pops	crit_path_total_internal_OPIN_pushes	crit_path_total_internal_OPIN_pops	crit_path_total_external_CHANX_pushes	crit_path_total_external_CHANX_pops	crit_path_total_internal_CHANX_pushes	crit_path_total_internal_CHANX_pops	crit_path_total_external_CHANY_pushes	crit_path_total_external_CHANY_pops	crit_path_total_internal_CHANY_pushes	crit_path_total_internal_CHANY_pops	crit_path_rt_node_SOURCE_pushes	crit_path_rt_node_SINK_pushes	crit_path_rt_node_IPIN_pushes	crit_path_rt_node_OPIN_pushes	crit_path_rt_node_CHANX_pushes	crit_path_rt_node_CHANY_pushes	crit_path_adding_all_rt	crit_path_adding_high_fanout_rt	crit_path_total_number_of_adding_all_rt_from_calling_high_fanout_rt	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	0.24	vpr	55.66 MiB		0.00	5216	-1	-1	1	0.00	-1	-1	32328	-1	-1	1	2	-1	-1	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	56996	2	1	3	4	1	3	4	3	3	9	-1	auto	16.5 MiB	0.00	4	55.7 MiB	0.00	0.00	0.571526	-0.946421	-0.571526	0.571526	0.00	7.621e-06	5.224e-06	6.7874e-05	5.0802e-05	-1	2	2	53894	53894	12370.0	1374.45	0.00	0.000205736	0.000155947	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	0.23	vpr	55.70 MiB		0.00	5212	-1	-1	1	0.01	-1	-1	32344	-1	-1	1	2	-1	-1	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	57032	2	1	3	4	1	3	4	3	3	9	-1	auto	16.6 MiB	0.00	6	55.7 MiB	0.00	0.00	0.526189	-0.94819	-0.526189	0.526189	0.00	7.761e-06	5.265e-06	6.7961e-05	5.0472e-05	-1	4	1	53894	53894	14028.3	1558.70	0.00	0.000187922	0.00014281	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	4.64	vpr	58.30 MiB		0.36	58984	-1	-1	2	1.50	-1	-1	48756	-1	-1	155	5	-1	-1	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	59700	5	156	191	347	1	163	316	15	15	225	clb	auto	19.7 MiB	0.05	22	58.3 MiB	0.20	0.00	1.10064	-11.4028	-1.10064	1.10064	0.02	0.000207655	0.000184614	0.0172662	0.0153484	-1	34	4	9.10809e+06	8.35357e+06	828754.	3683.35	0.01	0.0215404	0.0193498	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	154	9	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	4.63	vpr	57.95 MiB		0.36	59028	-1	-1	2	1.45	-1	-1	48796	-1	-1	155	5	-1	-1	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	59344	5	156	191	347	1	163	316	15	15	225	clb	auto	19.5 MiB	0.05	25	58.0 MiB	0.20	0.00	1.08173	-11.7171	-1.08173	1.08173	0.02	0.000210434	0.000187171	0.0177434	0.0157333	-1	56	4	9.10809e+06	8.35357e+06	858153.	3814.01	0.01	0.0220048	0.0197235	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	153	10	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	0.30	vpr	60.97 MiB		0.03	5868	-1	-1	1	0.00	-1	-1	32324	-1	-1	1	2	0	0	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	62436	2	1	3	4	1	3	4	3	3	9	-1	auto	22.2 MiB	0.00	4	61.0 MiB	0.00	0.00	0.571526	-0.946421	-0.571526	0.571526	0.00	7.366e-06	4.962e-06	6.4942e-05	4.834e-05	-1	2	2	53894	53894	12370.0	1374.45	0.00	0.000199931	0.000152012	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	0.29	vpr	61.36 MiB		0.02	5840	-1	-1	1	0.01	-1	-1	32312	-1	-1	1	2	0	0	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	62828	2	1	3	4	1	3	4	3	3	9	-1	auto	22.4 MiB	0.00	6	61.4 MiB	0.00	0.00	0.526189	-0.94819	-0.526189	0.526189	0.00	7.761e-06	5.205e-06	6.9109e-05	5.2607e-05	-1	4	1	53894	53894	14028.3	1558.70	0.00	0.000190744	0.000146909	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	6.17	vpr	69.56 MiB		0.21	16208	-1	-1	2	0.15	-1	-1	37780	-1	-1	32	311	15	0	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	71228	311	156	972	1128	1	953	514	28	28	784	memory	auto	31.1 MiB	0.57	8510	69.6 MiB	1.42	0.02	3.82722	-4064.49	-3.82722	3.82722	0.26	0.00342284	0.00289929	0.387553	0.329277	-1	13023	14	4.25198e+07	9.94461e+06	2.96205e+06	3778.13	1.10	0.5346	0.464391	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	15	938	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	6.41	vpr	69.44 MiB		0.18	16292	-1	-1	2	0.13	-1	-1	37668	-1	-1	32	311	15	0	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	71104	311	156	972	1128	1	953	514	28	28	784	memory	auto	30.9 MiB	0.58	8543	69.4 MiB	1.40	0.02	4.32962	-3179.64	-4.32962	4.32962	0.21	0.00343224	0.00290294	0.37301	0.318522	-1	13270	16	4.25198e+07	9.94461e+06	3.02951e+06	3864.17	1.34	0.531097	0.463938	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	14	939	
