

================================================================
== Vivado HLS Report for 'edit_len_field'
================================================================
* Date:           Wed Oct 14 13:19:44 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        macHeaderAdd_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     2.265|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pkt_state_load = load i2* @pkt_state, align 1" [src/mac_header_add/mac_header_add.cpp:178]   --->   Operation 4 'load' 'pkt_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @dataLen_V_1, align 2" [src/mac_header_add/mac_header_add.cpp:201]   --->   Operation 5 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.90ns)   --->   "switch i2 %pkt_state_load, label %edit_len_field.exit [
    i2 0, label %0
    i2 1, label %3
    i2 -2, label %4
  ]" [src/mac_header_add/mac_header_add.cpp:178]   --->   Operation 6 'switch' <Predicate = true> <Delay = 0.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i185P(i185* @dataFifo_V, i32 1)"   --->   Operation 7 'nbreadreq' 'tmp_2' <Predicate = (pkt_state_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (2.26ns)   --->   "%tmp_238 = call i185 @_ssdm_op_Read.ap_fifo.volatile.i185P(i185* @dataFifo_V)"   --->   Operation 8 'read' 'tmp_238' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = trunc i185 %tmp_238 to i64" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:225]   --->   Operation 9 'trunc' 'sendWord_data_V_1' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sendWord_keep_V_2 = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp_238, i32 64, i32 71)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:225]   --->   Operation 10 'partselect' 'sendWord_keep_V_2' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sendWord_last_V_2 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp_238, i32 72)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:225]   --->   Operation 11 'bitselect' 'sendWord_last_V_2' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.91ns)   --->   "store i2 0, i2* @pkt_state, align 1" [src/mac_header_add/mac_header_add.cpp:232]   --->   Operation 12 'store' <Predicate = (pkt_state_load == 2 & tmp_2 & sendWord_last_V_2)> <Delay = 0.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i185P(i185* @dataFifo_V, i32 1)"   --->   Operation 13 'nbreadreq' 'tmp_1' <Predicate = (pkt_state_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (2.26ns)   --->   "%tmp_124 = call i185 @_ssdm_op_Read.ap_fifo.volatile.i185P(i185* @dataFifo_V)"   --->   Operation 14 'read' 'tmp_124' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sendWord_keep_V_1 = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp_124, i32 64, i32 71)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:198]   --->   Operation 15 'partselect' 'sendWord_keep_V_1' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sendWord_last_V_1 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp_124, i32 72)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:198]   --->   Operation 16 'bitselect' 'sendWord_last_V_1' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i185 %tmp_124 to i32" [src/mac_header_add/mac_header_add.cpp:200]   --->   Operation 17 'trunc' 'tmp_6' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.09ns)   --->   "%tmp_6_i = icmp eq i16 %p_Val2_s, 0" [src/mac_header_add/mac_header_add.cpp:201]   --->   Operation 18 'icmp' 'tmp_6_i' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i16 %p_Val2_s to i8" [src/mac_header_add/mac_header_add.cpp:209]   --->   Operation 19 'trunc' 'tmp_7' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i16 @_ssdm_op_PartSelect.i16.i185.i32.i32(i185 %tmp_124, i32 48, i32 63)" [src/mac_header_add/mac_header_add.cpp:211]   --->   Operation 20 'partselect' 'p_Result_6_i' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.91ns)   --->   "store i2 -2, i2* @pkt_state, align 1" [src/mac_header_add/mac_header_add.cpp:218]   --->   Operation 21 'store' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.91>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i185P(i185* @dataFifo_V, i32 1)"   --->   Operation 22 'nbreadreq' 'tmp' <Predicate = (pkt_state_load == 0)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @dataLenFifo_V_V, i32 1)" [src/mac_header_add/mac_header_add.cpp:181]   --->   Operation 23 'nbreadreq' 'tmp_3' <Predicate = (pkt_state_load == 0 & tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %2, label %._crit_edge81.i" [src/mac_header_add/mac_header_add.cpp:181]   --->   Operation 24 'br' <Predicate = (pkt_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @dataLenFifo_V_V)" [src/mac_header_add/mac_header_add.cpp:183]   --->   Operation 25 'read' 'tmp_V' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "store i16 %tmp_V, i16* @dataLen_V_1, align 2" [src/mac_header_add/mac_header_add.cpp:183]   --->   Operation 26 'store' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.26ns)   --->   "%tmp52 = call i185 @_ssdm_op_Read.ap_fifo.volatile.i185P(i185* @dataFifo_V)"   --->   Operation 27 'read' 'tmp52' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sendWord_data_V = trunc i185 %tmp52 to i64" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:185]   --->   Operation 28 'trunc' 'sendWord_data_V' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sendWord_keep_V = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp52, i32 64, i32 71)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:185]   --->   Operation 29 'partselect' 'sendWord_keep_V' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sendWord_last_V = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp52, i32 72)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:185]   --->   Operation 30 'bitselect' 'sendWord_last_V' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.91ns)   --->   "store i2 1, i2* @pkt_state, align 1" [src/mac_header_add/mac_header_add.cpp:191]   --->   Operation 31 'store' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.91>

State 2 <SV = 1> <Delay = 0.41>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge84.i" [src/mac_header_add/mac_header_add.cpp:223]   --->   Operation 32 'br' <Predicate = (pkt_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %sendWord_keep_V_2, i1 %sendWord_last_V_2, i112 undef)" [src/mac_header_add/mac_header_add.cpp:229]   --->   Operation 33 'write' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %sendWord_last_V_2, label %6, label %._crit_edge85.i" [src/mac_header_add/mac_header_add.cpp:231]   --->   Operation 34 'br' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %_ifconv, label %._crit_edge83.i" [src/mac_header_add/mac_header_add.cpp:196]   --->   Operation 35 'br' <Predicate = (pkt_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_7, i8 8)" [src/mac_header_add/mac_header_add.cpp:209]   --->   Operation 36 'bitconcatenate' 'tmp_4_i' <Predicate = (pkt_state_load == 1 & tmp_1 & !tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.41ns)   --->   "%tmp_4 = select i1 %tmp_6_i, i16 8, i16 %tmp_4_i" [src/mac_header_add/mac_header_add.cpp:209]   --->   Operation 37 'select' 'tmp_4' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i32(i16 %p_Result_6_i, i16 %tmp_4, i32 %tmp_6)" [src/mac_header_add/mac_header_add.cpp:211]   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_s, i8 %sendWord_keep_V_1, i1 %sendWord_last_V_1, i112 undef)" [src/mac_header_add/mac_header_add.cpp:216]   --->   Operation 39 'write' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge81.i" [src/mac_header_add/mac_header_add.cpp:181]   --->   Operation 40 'br' <Predicate = (pkt_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %sendWord_last_V, i112 undef)" [src/mac_header_add/mac_header_add.cpp:189]   --->   Operation 41 'write' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i185* @dataFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @dataLenFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/mac_header_add/mac_header_add.cpp:171]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %sendWord_keep_V_2, i1 %sendWord_last_V_2, i112 undef)" [src/mac_header_add/mac_header_add.cpp:229]   --->   Operation 46 'write' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %._crit_edge85.i" [src/mac_header_add/mac_header_add.cpp:232]   --->   Operation 47 'br' <Predicate = (pkt_state_load == 2 & tmp_2 & sendWord_last_V_2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge84.i" [src/mac_header_add/mac_header_add.cpp:233]   --->   Operation 48 'br' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %edit_len_field.exit" [src/mac_header_add/mac_header_add.cpp:234]   --->   Operation 49 'br' <Predicate = (pkt_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_s, i8 %sendWord_keep_V_1, i1 %sendWord_last_V_1, i112 undef)" [src/mac_header_add/mac_header_add.cpp:216]   --->   Operation 50 'write' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge83.i" [src/mac_header_add/mac_header_add.cpp:219]   --->   Operation 51 'br' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %edit_len_field.exit" [src/mac_header_add/mac_header_add.cpp:220]   --->   Operation 52 'br' <Predicate = (pkt_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %sendWord_last_V, i112 undef)" [src/mac_header_add/mac_header_add.cpp:189]   --->   Operation 53 'write' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge81.i" [src/mac_header_add/mac_header_add.cpp:192]   --->   Operation 54 'br' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %edit_len_field.exit" [src/mac_header_add/mac_header_add.cpp:193]   --->   Operation 55 'br' <Predicate = (pkt_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	fifo read on port 'dataFifo_V' [20]  (2.27 ns)

 <State 2>: 0.411ns
The critical path consists of the following:
	'select' operation ('tmp_4', src/mac_header_add/mac_header_add.cpp:209) [44]  (0.411 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
