LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

entity output_transformer is
	port(
	 Q: in STD_LOGIC_VECTOR(3 downto 0);
	 H,L: out STD_LOGIC_VECTOR(7 downto 0)
	 );
end signal_transformer;

architecture bhv of output_transformer is
	signal temp: STD_LOGIC_VECTOR(3 downto 0):="0000";
	component ntl is
	port(N:in std_logic_vector(3 downto 0);
	L:out std_logic_vector(7 downto 0)
	);
	end component;
	begin
	if Q < 10 then
		n1: ntl port map(N=>"0000",L=>H);
		n2: ntl port map(N=>Q, L=>L);
	else
		temp <= Q - 10;
		n1: ntl port map(N=>"0001",L=>H);
		n2: ntl port map(N=>temp,L=>L);
	end if;
	end bhv;