$date
	Sun Oct 23 01:37:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#244267
b1110 !
1"
#244270
b1110 &
b1110 %
1$
#244271
0"
#244274
b111 &
b111 %
#244278
b10110 &
b10110 %
#244282
b1011 &
b1011 %
#244286
b100010 &
b100010 %
#244290
b10001 &
b10001 %
#244294
b110100 &
b110100 %
#244298
b11010 &
b11010 %
#244302
b1101 &
b1101 %
#244306
b101000 &
b101000 %
#244310
b10100 &
b10100 %
#244314
b1010 &
b1010 %
#244318
b101 &
b101 %
#244322
b10000 &
b10000 %
#244326
b1000 &
b1000 %
#244330
b100 &
b100 %
#244334
b10 &
b10 %
#244338
b1 &
b1 %
1#
#244342
b0 &
0#
b0 %
0$
#1236995
b100 !
1"
#1236998
b100 &
b100 %
1$
#1236999
0"
#1237002
b10 &
b10 %
#1237006
b1 &
1#
b1 %
#1237010
b0 &
b0 %
0#
0$
#2215999
b111 !
1"
#2216002
b111 &
b111 %
1$
#2216003
0"
#2216006
b10110 &
b10110 %
#2216010
b1011 &
b1011 %
#2216014
b100010 &
b100010 %
#2216018
b10001 &
b10001 %
#2216022
b110100 &
b110100 %
#2216026
b11010 &
b11010 %
#2216030
b1101 &
b1101 %
#2216034
b101000 &
b101000 %
#2216038
b10100 &
b10100 %
#2216042
b1010 &
b1010 %
#2216046
b101 &
b101 %
#2216050
b10000 &
b10000 %
#2216054
b1000 &
b1000 %
#2216058
b100 &
b100 %
#2216062
b10 &
b10 %
#2216066
b1 &
b1 %
1#
#2216070
b0 &
0#
b0 %
0$
#4500012
