stuff I want to do eventually!

- a readable, verified!? implementation of a RISC-V CPU, probably in SystemVerilog
- some project involving equality saturation and Verilog to test FPGA compiler completeness
- improving upon gator, fully integrate it with lakeroad
- a whole buncha churchroad stuff
