{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655444401012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655444401018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 14:40:00 2022 " "Processing started: Fri Jun 17 14:40:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655444401018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444401018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_doorlock -c top_doorlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_doorlock -c top_doorlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444401018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655444401642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655444401642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_doorlock.v 1 1 " "Found 1 design units, including 1 entities, in source file top_doorlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_doorlock " "Found entity 1: top_doorlock" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444412325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444412333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444412339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doorlock.v 1 1 " "Found 1 design units, including 1 entities, in source file doorlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 doorlock " "Found entity 1: doorlock" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444412347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412347 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(11) " "Verilog HDL information at clk_dll.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/clk_dll.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655444412352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655444412354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_doorlock " "Elaborating entity \"top_doorlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655444412395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:u0 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:u0\"" {  } { { "top_doorlock.v" "u0" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444412399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_dll.v(17) " "Verilog HDL assignment warning at clk_dll.v(17): truncated value with size 32 to match size of target (25)" {  } { { "clk_dll.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/clk_dll.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655444412400 "|top_doorlock|clk_dll:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:u1 " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:u1\"" {  } { { "top_doorlock.v" "u1" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444412402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 state_machine.v(22) " "Verilog HDL assignment warning at state_machine.v(22): truncated value with size 32 to match size of target (14)" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655444412405 "|top_doorlock|state_machine:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_clk state_machine.v(38) " "Verilog HDL Always Construct warning at state_machine.v(38): variable \"cnt_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655444412405 "|top_doorlock|state_machine:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doorlock doorlock:u2 " "Elaborating entity \"doorlock\" for hierarchy \"doorlock:u2\"" {  } { { "top_doorlock.v" "u2" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444412407 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps_num doorlock.v(26) " "Verilog HDL Always Construct warning at doorlock.v(26): variable \"ps_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pw doorlock.v(30) " "Verilog HDL Always Construct warning at doorlock.v(30): variable \"pw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "doorlock.v(16) " "Verilog HDL Case Statement warning at doorlock.v(16): incomplete case statement has no default case item" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "door_open doorlock.v(15) " "Verilog HDL Always Construct warning at doorlock.v(15): inferring latch(es) for variable \"door_open\", which holds its previous value in one or more paths through the always construct" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_out doorlock.v(15) " "Verilog HDL Always Construct warning at doorlock.v(15): inferring latch(es) for variable \"seg_out\", which holds its previous value in one or more paths through the always construct" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pw doorlock.v(15) " "Verilog HDL Always Construct warning at doorlock.v(15): inferring latch(es) for variable \"pw\", which holds its previous value in one or more paths through the always construct" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pw\[0\] doorlock.v(15) " "Inferred latch for \"pw\[0\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pw\[1\] doorlock.v(15) " "Inferred latch for \"pw\[1\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pw\[2\] doorlock.v(15) " "Inferred latch for \"pw\[2\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pw\[3\] doorlock.v(15) " "Inferred latch for \"pw\[3\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_out\[0\] doorlock.v(15) " "Inferred latch for \"seg_out\[0\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_out\[1\] doorlock.v(15) " "Inferred latch for \"seg_out\[1\]\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "door_open doorlock.v(15) " "Inferred latch for \"door_open\" at doorlock.v(15)" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412409 "|top_doorlock|doorlock:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u3 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u3\"" {  } { { "top_doorlock.v" "u3" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444412411 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7.v(14) " "Verilog HDL Case Statement warning at seg7.v(14): incomplete case statement has no default case item" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655444412412 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w1 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w1\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444412412 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w2 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w2\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444412412 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w3 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w3\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444412412 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w4 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w4\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444412412 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w5 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w5\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444412413 "|top_doorlock|seg7:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w6 seg7.v(13) " "Verilog HDL Always Construct warning at seg7.v(13): inferring latch(es) for variable \"w6\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655444412413 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[0\] seg7.v(13) " "Inferred latch for \"w6\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412413 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[1\] seg7.v(13) " "Inferred latch for \"w6\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412413 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[2\] seg7.v(13) " "Inferred latch for \"w6\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412413 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[3\] seg7.v(13) " "Inferred latch for \"w6\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412413 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[4\] seg7.v(13) " "Inferred latch for \"w6\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[5\] seg7.v(13) " "Inferred latch for \"w6\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w6\[6\] seg7.v(13) " "Inferred latch for \"w6\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[0\] seg7.v(13) " "Inferred latch for \"w5\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[1\] seg7.v(13) " "Inferred latch for \"w5\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[2\] seg7.v(13) " "Inferred latch for \"w5\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[3\] seg7.v(13) " "Inferred latch for \"w5\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[4\] seg7.v(13) " "Inferred latch for \"w5\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[5\] seg7.v(13) " "Inferred latch for \"w5\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w5\[6\] seg7.v(13) " "Inferred latch for \"w5\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[0\] seg7.v(13) " "Inferred latch for \"w4\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[1\] seg7.v(13) " "Inferred latch for \"w4\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[2\] seg7.v(13) " "Inferred latch for \"w4\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[3\] seg7.v(13) " "Inferred latch for \"w4\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[4\] seg7.v(13) " "Inferred latch for \"w4\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[5\] seg7.v(13) " "Inferred latch for \"w4\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412414 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w4\[6\] seg7.v(13) " "Inferred latch for \"w4\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[0\] seg7.v(13) " "Inferred latch for \"w3\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[1\] seg7.v(13) " "Inferred latch for \"w3\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[2\] seg7.v(13) " "Inferred latch for \"w3\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[3\] seg7.v(13) " "Inferred latch for \"w3\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[4\] seg7.v(13) " "Inferred latch for \"w3\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[5\] seg7.v(13) " "Inferred latch for \"w3\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w3\[6\] seg7.v(13) " "Inferred latch for \"w3\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[0\] seg7.v(13) " "Inferred latch for \"w2\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[1\] seg7.v(13) " "Inferred latch for \"w2\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[2\] seg7.v(13) " "Inferred latch for \"w2\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[3\] seg7.v(13) " "Inferred latch for \"w2\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[4\] seg7.v(13) " "Inferred latch for \"w2\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[5\] seg7.v(13) " "Inferred latch for \"w2\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w2\[6\] seg7.v(13) " "Inferred latch for \"w2\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[0\] seg7.v(13) " "Inferred latch for \"w1\[0\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412415 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[1\] seg7.v(13) " "Inferred latch for \"w1\[1\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412416 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[2\] seg7.v(13) " "Inferred latch for \"w1\[2\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412416 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[3\] seg7.v(13) " "Inferred latch for \"w1\[3\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412416 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[4\] seg7.v(13) " "Inferred latch for \"w1\[4\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412416 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[5\] seg7.v(13) " "Inferred latch for \"w1\[5\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412416 "|top_doorlock|seg7:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w1\[6\] seg7.v(13) " "Inferred latch for \"w1\[6\]\" at seg7.v(13)" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444412416 "|top_doorlock|seg7:u3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "doorlock:u2\|door_open " "LATCH primitive \"doorlock:u2\|door_open\" is permanently enabled" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444412748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "doorlock:u2\|seg_out\[1\] " "LATCH primitive \"doorlock:u2\|seg_out\[1\]\" is permanently enabled" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444412748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "doorlock:u2\|seg_out\[0\] " "LATCH primitive \"doorlock:u2\|seg_out\[0\]\" is permanently enabled" {  } { { "doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/doorlock.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444412748 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w1\[5\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w1\[5\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w1\[4\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w1\[4\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w1\[3\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w1\[3\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w2\[5\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w2\[5\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w2\[4\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w2\[4\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w2\[3\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w2\[3\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[3\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[3\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[2\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[2\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[3\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[3\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[1\] seg7:u3\|w1\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[1\]\" merged with LATCH primitive \"seg7:u3\|w1\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w2\[6\] seg7:u3\|w1\[6\] " "Duplicate LATCH primitive \"seg7:u3\|w2\[6\]\" merged with LATCH primitive \"seg7:u3\|w1\[6\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[6\] seg7:u3\|w1\[6\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[6\]\" merged with LATCH primitive \"seg7:u3\|w1\[6\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[5\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[5\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[4\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[4\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[3\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[3\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[2\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[2\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w3\[1\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w3\[1\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[5\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[5\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[0\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[0\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w5\[5\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w5\[5\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w5\[4\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w5\[4\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w5\[3\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w5\[3\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w5\[0\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w5\[0\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[4\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[4\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w6\[2\] seg7:u3\|w3\[0\] " "Duplicate LATCH primitive \"seg7:u3\|w6\[2\]\" merged with LATCH primitive \"seg7:u3\|w3\[0\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|w4\[4\] seg7:u3\|w4\[1\] " "Duplicate LATCH primitive \"seg7:u3\|w4\[4\]\" merged with LATCH primitive \"seg7:u3\|w4\[1\]\"" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655444412880 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1655444412880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|w1\[0\] " "Latch seg7:u3\|w1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u1\|state.STATE_START " "Ports D and ENA on the latch are fed by the same signal state_machine:u1\|state.STATE_START" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655444412881 ""}  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655444412881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|w1\[6\] " "Latch seg7:u3\|w1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u1\|state.STATE_START " "Ports D and ENA on the latch are fed by the same signal state_machine:u1\|state.STATE_START" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655444412882 ""}  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655444412882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|w3\[0\] " "Latch seg7:u3\|w3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u1\|state.STATE_START " "Ports D and ENA on the latch are fed by the same signal state_machine:u1\|state.STATE_START" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655444412882 ""}  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655444412882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|w4\[1\] " "Latch seg7:u3\|w4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:u1\|state.STATE_END " "Ports D and ENA on the latch are fed by the same signal state_machine:u1\|state.STATE_END" {  } { { "state_machine.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/state_machine.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655444412882 ""}  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655444412882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u3\|w1\[0\] " "LATCH primitive \"seg7:u3\|w1\[0\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444412892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u3\|w1\[6\] " "LATCH primitive \"seg7:u3\|w1\[6\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444412892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u3\|w3\[0\] " "LATCH primitive \"seg7:u3\|w3\[0\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444412893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u3\|w4\[1\] " "LATCH primitive \"seg7:u3\|w4\[1\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/seg7.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1655444412893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "w1\[1\] VCC " "Pin \"w1\[1\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w1\[2\] VCC " "Pin \"w1\[2\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w2\[0\] VCC " "Pin \"w2\[0\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w2\[1\] VCC " "Pin \"w2\[1\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w2\[2\] VCC " "Pin \"w2\[2\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w4\[6\] GND " "Pin \"w4\[6\]\" is stuck at GND" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w5\[1\] VCC " "Pin \"w5\[1\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w5\[2\] VCC " "Pin \"w5\[2\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w5\[6\] GND " "Pin \"w5\[6\]\" is stuck at GND" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w6\[0\] VCC " "Pin \"w6\[0\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w6\[5\] VCC " "Pin \"w6\[5\]\" is stuck at VCC" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w6\[6\] GND " "Pin \"w6\[6\]\" is stuck at GND" {  } { { "top_doorlock.v" "" { Text "C:/Github_Workspace/FPGA/doorlock/top_doorlock.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655444412902 "|top_doorlock|w6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655444412902 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655444412982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github_Workspace/FPGA/doorlock/output_files/top_doorlock.map.smsg " "Generated suppressed messages file C:/Github_Workspace/FPGA/doorlock/output_files/top_doorlock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444413218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655444413322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655444413322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655444413368 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655444413368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655444413368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655444413368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655444413391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 14:40:13 2022 " "Processing ended: Fri Jun 17 14:40:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655444413391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655444413391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655444413391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655444413391 ""}
