13:10:37 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
13:10:38 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
13:10:38 INFO  : Registering command handlers for Vitis TCF services
13:10:38 INFO  : Platform repository initialization has completed.
13:10:40 INFO  : XSCT server has started successfully.
13:10:40 INFO  : Successfully done setting XSCT server connection channel  
13:10:40 INFO  : plnx-install-location is set to ''
13:10:40 INFO  : Successfully done query RDI_DATADIR 
13:10:40 INFO  : Successfully done setting workspace for the tool. 
13:11:59 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4
13:11:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:12:00 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:12:00 INFO  : Platform 'BCP_accelerator_V2_4' is added to custom repositories.
13:12:04 INFO  : Platform 'BCP_accelerator_V2_4' is added to custom repositories.
13:13:06 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4
13:13:06 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:24:26 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:24:26 INFO  : Updating application flags with new BSP settings...
13:24:26 INFO  : Successfully updated application flags for project HW_accelerated_DPLL.
13:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:30 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:24:30 INFO  : 'jtag frequency' command is executed.
13:24:30 INFO  : Context for 'APU' is selected.
13:24:30 INFO  : System reset is completed.
13:24:33 INFO  : 'after 3000' command is executed.
13:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:24:35 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:24:35 INFO  : Context for 'APU' is selected.
13:24:35 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:24:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:35 INFO  : Context for 'APU' is selected.
13:24:35 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:24:35 INFO  : 'ps7_init' command is executed.
13:24:35 INFO  : 'ps7_post_config' command is executed.
13:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:35 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:35 INFO  : 'con' command is executed.
13:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:35 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default_1.tcl'
13:25:43 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:25:54 INFO  : Disconnected from the channel tcfchan#2.
13:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:26:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:26:31 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:34 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:26:34 INFO  : 'jtag frequency' command is executed.
13:26:34 INFO  : Context for 'APU' is selected.
13:26:34 INFO  : System reset is completed.
13:26:37 INFO  : 'after 3000' command is executed.
13:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:26:39 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:26:39 INFO  : Context for 'APU' is selected.
13:26:39 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:39 INFO  : Context for 'APU' is selected.
13:26:39 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:26:39 INFO  : 'ps7_init' command is executed.
13:26:39 INFO  : 'ps7_post_config' command is executed.
13:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:39 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:39 INFO  : 'con' command is executed.
13:26:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:26:39 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default.tcl'
13:28:33 INFO  : Disconnected from the channel tcfchan#3.
13:28:41 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:45 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:28:45 INFO  : 'jtag frequency' command is executed.
13:28:45 INFO  : Context for 'APU' is selected.
13:28:45 INFO  : System reset is completed.
13:28:48 INFO  : 'after 3000' command is executed.
13:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:28:50 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:28:50 INFO  : Context for 'APU' is selected.
13:28:50 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:28:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:50 INFO  : Context for 'APU' is selected.
13:28:50 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:28:50 INFO  : 'ps7_init' command is executed.
13:28:50 INFO  : 'ps7_post_config' command is executed.
13:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:50 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:50 INFO  : 'con' command is executed.
13:28:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:50 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default_3.tcl'
13:38:21 INFO  : Disconnected from the channel tcfchan#4.
13:38:28 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:38:45 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:38:52 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:39:03 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:16 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:39:16 INFO  : 'jtag frequency' command is executed.
13:39:16 INFO  : Context for 'APU' is selected.
13:39:16 INFO  : System reset is completed.
13:39:19 INFO  : 'after 3000' command is executed.
13:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:39:21 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:39:21 INFO  : Context for 'APU' is selected.
13:39:21 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:21 INFO  : Context for 'APU' is selected.
13:39:21 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:39:21 INFO  : 'ps7_init' command is executed.
13:39:21 INFO  : 'ps7_post_config' command is executed.
13:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:21 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:21 INFO  : 'con' command is executed.
13:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:21 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default.tcl'
13:41:55 INFO  : Disconnected from the channel tcfchan#5.
13:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:29 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:42:29 INFO  : 'jtag frequency' command is executed.
13:42:29 INFO  : Context for 'APU' is selected.
13:42:30 INFO  : System reset is completed.
13:42:33 INFO  : 'after 3000' command is executed.
13:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:42:34 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:42:34 INFO  : Context for 'APU' is selected.
13:42:34 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:42:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:34 INFO  : Context for 'APU' is selected.
13:42:34 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:42:34 INFO  : 'ps7_init' command is executed.
13:42:34 INFO  : 'ps7_post_config' command is executed.
13:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:34 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:34 INFO  : 'con' command is executed.
13:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:34 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default_4.tcl'
16:31:48 INFO  : Disconnected from the channel tcfchan#6.
16:32:30 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5
16:32:30 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:33:02 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5
16:33:02 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:33:12 INFO  : The hardware specification used by project 'HW_accelerated_DPLL' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:33:13 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit' stored in project is removed.
16:33:13 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream' in project 'HW_accelerated_DPLL'.
16:33:13 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:33:15 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit' in project 'HW_accelerated_DPLL'.
16:35:33 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
16:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:36 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
16:35:36 INFO  : 'jtag frequency' command is executed.
16:35:36 INFO  : Context for 'APU' is selected.
16:35:36 INFO  : System reset is completed.
16:35:39 INFO  : 'after 3000' command is executed.
16:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
16:35:41 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_5.bit"
16:35:41 INFO  : Context for 'APU' is selected.
16:35:41 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
16:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:41 INFO  : Context for 'APU' is selected.
16:35:41 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
16:35:41 INFO  : 'ps7_init' command is executed.
16:35:41 INFO  : 'ps7_post_config' command is executed.
16:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:41 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:41 INFO  : 'con' command is executed.
16:35:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:41 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default_5.tcl'
16:37:11 INFO  : Disconnected from the channel tcfchan#8.
14:07:59 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
14:07:59 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
14:08:00 INFO  : XSCT server has started successfully.
14:08:00 INFO  : Successfully done setting XSCT server connection channel  
14:08:00 INFO  : plnx-install-location is set to ''
14:08:00 INFO  : Successfully done setting workspace for the tool. 
14:08:01 INFO  : Successfully done query RDI_DATADIR 
14:08:01 INFO  : Registering command handlers for Vitis TCF services
14:08:01 INFO  : Platform repository initialization has completed.
14:08:19 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
14:08:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa is already opened

14:46:10 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:46:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa is already opened

14:48:03 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
14:48:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
14:48:04 INFO  : XSCT server has started successfully.
14:48:04 INFO  : plnx-install-location is set to ''
14:48:04 INFO  : Successfully done setting XSCT server connection channel  
14:48:04 INFO  : Successfully done query RDI_DATADIR 
14:48:04 INFO  : Successfully done setting workspace for the tool. 
14:48:04 INFO  : Registering command handlers for Vitis TCF services
14:48:05 INFO  : Platform repository initialization has completed.
14:48:48 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:49:34 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:49:48 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:50:23 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:50:53 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
15:05:47 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
15:07:23 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
15:07:43 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
15:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:53 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
15:07:53 INFO  : 'jtag frequency' command is executed.
15:07:53 INFO  : Context for 'APU' is selected.
15:07:53 INFO  : System reset is completed.
15:07:56 INFO  : 'after 3000' command is executed.
15:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
15:07:58 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit"
15:07:58 INFO  : Context for 'APU' is selected.
15:07:58 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
15:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:58 INFO  : Context for 'APU' is selected.
15:07:58 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
15:07:58 INFO  : 'ps7_init' command is executed.
15:07:58 INFO  : 'ps7_post_config' command is executed.
15:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:59 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:59 INFO  : 'con' command is executed.
15:07:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:59 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
19:35:57 INFO  : Disconnected from the channel tcfchan#1.
19:36:04 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:37:06 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:37:22 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:37:35 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:39:31 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:40:14 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:25 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
19:40:25 INFO  : 'jtag frequency' command is executed.
19:40:25 INFO  : Context for 'APU' is selected.
19:40:25 INFO  : System reset is completed.
19:40:28 INFO  : 'after 3000' command is executed.
19:40:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
19:40:29 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit"
19:40:29 INFO  : Context for 'APU' is selected.
19:40:29 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
19:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:29 INFO  : Context for 'APU' is selected.
19:40:29 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
19:40:30 INFO  : 'ps7_init' command is executed.
19:40:30 INFO  : 'ps7_post_config' command is executed.
19:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:31 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:31 INFO  : 'con' command is executed.
19:40:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:31 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_1.tcl'
19:41:38 INFO  : Disconnected from the channel tcfchan#2.
19:42:11 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:15 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
19:42:15 INFO  : 'jtag frequency' command is executed.
19:42:16 INFO  : Context for 'APU' is selected.
19:42:16 INFO  : System reset is completed.
19:42:19 INFO  : 'after 3000' command is executed.
19:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
19:42:20 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit"
19:42:20 INFO  : Context for 'APU' is selected.
19:42:20 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
19:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:20 INFO  : Context for 'APU' is selected.
19:42:20 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
19:42:20 INFO  : 'ps7_init' command is executed.
19:42:20 INFO  : 'ps7_post_config' command is executed.
19:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:21 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:21 INFO  : 'con' command is executed.
19:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:21 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
19:42:29 INFO  : Disconnected from the channel tcfchan#3.
19:48:07 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:48:39 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:49:04 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:49:19 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:49:30 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:41 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
19:49:41 INFO  : 'jtag frequency' command is executed.
19:49:41 INFO  : Context for 'APU' is selected.
19:49:41 INFO  : System reset is completed.
19:49:44 INFO  : 'after 3000' command is executed.
19:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
19:49:45 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit"
19:49:45 INFO  : Context for 'APU' is selected.
19:49:45 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
19:49:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:45 INFO  : Context for 'APU' is selected.
19:49:45 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
19:49:46 INFO  : 'ps7_init' command is executed.
19:49:46 INFO  : 'ps7_post_config' command is executed.
19:49:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:47 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:47 INFO  : 'con' command is executed.
19:49:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:47 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
19:50:11 INFO  : Disconnected from the channel tcfchan#4.
19:50:17 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:50:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:23 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
19:50:23 INFO  : 'jtag frequency' command is executed.
19:50:23 INFO  : Context for 'APU' is selected.
19:50:23 INFO  : System reset is completed.
19:50:26 INFO  : 'after 3000' command is executed.
19:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
19:50:27 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit"
19:50:27 INFO  : Context for 'APU' is selected.
19:50:27 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
19:50:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:27 INFO  : Context for 'APU' is selected.
19:50:27 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
19:50:27 INFO  : 'ps7_init' command is executed.
19:50:28 INFO  : 'ps7_post_config' command is executed.
19:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:29 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:29 INFO  : 'con' command is executed.
19:50:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:29 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
19:50:43 INFO  : Disconnected from the channel tcfchan#5.
19:53:38 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:53:51 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
19:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:56 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
19:53:56 INFO  : 'jtag frequency' command is executed.
19:53:56 INFO  : Context for 'APU' is selected.
19:53:56 INFO  : System reset is completed.
19:53:59 INFO  : 'after 3000' command is executed.
19:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
19:54:00 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit"
19:54:00 INFO  : Context for 'APU' is selected.
19:54:00 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
19:54:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:00 INFO  : Context for 'APU' is selected.
19:54:00 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
19:54:00 INFO  : 'ps7_init' command is executed.
19:54:00 INFO  : 'ps7_post_config' command is executed.
19:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:01 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:02 INFO  : 'con' command is executed.
19:54:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:54:02 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
19:55:32 INFO  : Disconnected from the channel tcfchan#6.
19:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:20 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
19:58:20 INFO  : 'jtag frequency' command is executed.
19:58:20 INFO  : Context for 'APU' is selected.
19:58:20 INFO  : System reset is completed.
19:58:23 INFO  : 'after 3000' command is executed.
19:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
19:58:24 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit"
19:58:24 INFO  : Context for 'APU' is selected.
19:58:25 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
19:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:25 INFO  : Context for 'APU' is selected.
19:58:25 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
19:58:25 INFO  : 'ps7_init' command is executed.
19:58:25 INFO  : 'ps7_post_config' command is executed.
19:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:26 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:27 INFO  : 'con' command is executed.
19:58:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:27 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
20:04:03 INFO  : Disconnected from the channel tcfchan#7.
20:04:10 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
20:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:19 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
20:04:20 INFO  : 'jtag frequency' command is executed.
20:04:20 INFO  : Context for 'APU' is selected.
20:04:20 INFO  : System reset is completed.
20:04:23 INFO  : 'after 3000' command is executed.
20:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
20:04:24 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit"
20:04:24 INFO  : Context for 'APU' is selected.
20:04:24 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
20:04:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:24 INFO  : Context for 'APU' is selected.
20:04:24 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
20:04:24 INFO  : 'ps7_init' command is executed.
20:04:24 INFO  : 'ps7_post_config' command is executed.
20:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:25 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:25 INFO  : 'con' command is executed.
20:04:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:25 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
20:11:46 INFO  : Disconnected from the channel tcfchan#8.
20:24:31 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
20:24:31 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
20:24:32 INFO  : XSCT server has started successfully.
20:24:32 INFO  : Successfully done setting XSCT server connection channel  
20:24:32 INFO  : plnx-install-location is set to ''
20:24:32 INFO  : Successfully done setting workspace for the tool. 
20:24:33 INFO  : Successfully done query RDI_DATADIR 
20:24:33 INFO  : Platform repository initialization has completed.
20:24:33 INFO  : Registering command handlers for Vitis TCF services
20:26:35 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
20:26:35 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
20:26:36 INFO  : XSCT server has started successfully.
20:26:36 INFO  : plnx-install-location is set to ''
20:26:36 INFO  : Successfully done setting XSCT server connection channel  
20:26:36 INFO  : Successfully done query RDI_DATADIR 
20:26:36 INFO  : Successfully done setting workspace for the tool. 
20:26:36 INFO  : Registering command handlers for Vitis TCF services
20:26:36 INFO  : Platform repository initialization has completed.
20:27:09 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6
20:27:09 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:27:20 INFO  : No changes in MSS file content so sources will not be generated.
20:27:43 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6
20:27:43 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:28:08 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:28:09 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit' stored in project is removed.
20:28:09 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
20:28:09 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:28:12 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
20:28:25 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
20:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:33 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
20:28:33 INFO  : 'jtag frequency' command is executed.
20:28:33 INFO  : Context for 'APU' is selected.
20:28:33 INFO  : System reset is completed.
20:28:36 INFO  : 'after 3000' command is executed.
20:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
20:28:36 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit": no such file or directory
20:28:36 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit": no such file or directory
20:28:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:28:36 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit": no such file or directory
20:29:12 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
20:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:19 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
20:29:19 INFO  : 'jtag frequency' command is executed.
20:29:19 INFO  : Context for 'APU' is selected.
20:29:19 INFO  : System reset is completed.
20:29:22 INFO  : 'after 3000' command is executed.
20:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
20:29:23 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_6.bit"
20:29:23 INFO  : Context for 'APU' is selected.
20:29:23 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/hw/BCP_accelerator_V2_6.xsa'.
20:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:23 INFO  : Context for 'APU' is selected.
20:29:23 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
20:29:23 INFO  : 'ps7_init' command is executed.
20:29:23 INFO  : 'ps7_post_config' command is executed.
20:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:24 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_6.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/hw/BCP_accelerator_V2_6.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:24 INFO  : 'con' command is executed.
20:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:24 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_3.tcl'
20:32:01 INFO  : Disconnected from the channel tcfchan#2.
20:39:41 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
20:39:41 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
20:39:42 INFO  : XSCT server has started successfully.
20:39:42 INFO  : plnx-install-location is set to ''
20:39:42 INFO  : Successfully done setting XSCT server connection channel  
20:39:42 INFO  : Successfully done setting workspace for the tool. 
20:39:42 INFO  : Successfully done query RDI_DATADIR 
20:39:43 INFO  : Registering command handlers for Vitis TCF services
20:39:43 INFO  : Platform repository initialization has completed.
20:40:12 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7
20:40:12 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:40:42 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7
20:40:42 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:40:53 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:40:54 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_6.bit' stored in project is removed.
20:40:54 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
20:40:54 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:40:57 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
20:41:03 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
20:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:09 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
20:41:09 INFO  : 'jtag frequency' command is executed.
20:41:09 INFO  : Context for 'APU' is selected.
20:41:09 INFO  : System reset is completed.
20:41:12 INFO  : 'after 3000' command is executed.
20:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
20:41:12 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit": no such file or directory
20:41:12 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit": no such file or directory
20:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:41:12 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit": no such file or directory
20:41:17 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
20:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:22 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
20:41:22 INFO  : 'jtag frequency' command is executed.
20:41:22 INFO  : Context for 'APU' is selected.
20:41:22 INFO  : System reset is completed.
20:41:25 INFO  : 'after 3000' command is executed.
20:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
20:41:25 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit": no such file or directory
20:41:25 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit": no such file or directory
20:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:41:25 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_5.bit": no such file or directory
20:42:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:01 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
20:42:01 INFO  : 'jtag frequency' command is executed.
20:42:01 INFO  : Context for 'APU' is selected.
20:42:01 INFO  : System reset is completed.
20:42:04 INFO  : 'after 3000' command is executed.
20:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
20:42:05 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_7.bit"
20:42:05 INFO  : Context for 'APU' is selected.
20:42:05 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/hw/BCP_accelerator_V2_7.xsa'.
20:42:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:05 INFO  : Context for 'APU' is selected.
20:42:05 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
20:42:05 INFO  : 'ps7_init' command is executed.
20:42:05 INFO  : 'ps7_post_config' command is executed.
20:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:06 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_7.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/hw/BCP_accelerator_V2_7.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:06 INFO  : 'con' command is executed.
20:42:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:06 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
20:54:21 INFO  : Disconnected from the channel tcfchan#2.
20:59:49 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
20:59:50 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
20:59:51 INFO  : XSCT server has started successfully.
20:59:51 INFO  : plnx-install-location is set to ''
20:59:51 INFO  : Successfully done setting XSCT server connection channel  
20:59:51 INFO  : Successfully done setting workspace for the tool. 
20:59:51 INFO  : Successfully done query RDI_DATADIR 
20:59:51 INFO  : Platform repository initialization has completed.
20:59:51 INFO  : Registering command handlers for Vitis TCF services
21:02:03 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8
21:02:03 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:02:27 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:02:28 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_7.bit' stored in project is removed.
21:02:28 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
21:02:28 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:02:30 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
21:02:41 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8
21:02:41 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:02:45 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
21:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:50 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
21:02:50 INFO  : 'jtag frequency' command is executed.
21:02:50 INFO  : Context for 'APU' is selected.
21:02:50 INFO  : System reset is completed.
21:02:53 INFO  : 'after 3000' command is executed.
21:02:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
21:02:54 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_8.bit"
21:02:54 INFO  : Context for 'APU' is selected.
21:02:54 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/hw/BCP_accelerator_V2_8.xsa'.
21:02:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:54 INFO  : Context for 'APU' is selected.
21:02:54 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
21:02:54 INFO  : 'ps7_init' command is executed.
21:02:54 INFO  : 'ps7_post_config' command is executed.
21:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:56 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_8.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/hw/BCP_accelerator_V2_8.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:56 INFO  : 'con' command is executed.
21:02:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:02:56 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_1.tcl'
21:04:14 INFO  : Disconnected from the channel tcfchan#2.
21:04:26 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:04:27 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_8.bit' stored in project is removed.
21:04:27 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
21:04:27 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:04:29 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
21:04:38 WARN  : Failed to update project references for project HW_accelerated_DPLL
21:04:38 WARN  : Failed to update project references for project HW_accelerated_DPLL_system
21:11:08 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8
21:11:08 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:11:37 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:11:37 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_7.bit' stored in project is removed.
21:11:37 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
21:11:38 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:11:40 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
21:11:51 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8
21:11:51 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:11:54 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
21:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:02 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
21:12:02 INFO  : 'jtag frequency' command is executed.
21:12:02 INFO  : Context for 'APU' is selected.
21:12:02 INFO  : System reset is completed.
21:12:05 INFO  : 'after 3000' command is executed.
21:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
21:12:07 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_8.bit"
21:12:07 INFO  : Context for 'APU' is selected.
21:12:07 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/hw/BCP_accelerator_V2_8.xsa'.
21:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:07 INFO  : Context for 'APU' is selected.
21:12:07 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
21:12:07 INFO  : 'ps7_init' command is executed.
21:12:07 INFO  : 'ps7_post_config' command is executed.
21:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:08 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_8.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/hw/BCP_accelerator_V2_8.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:08 INFO  : 'con' command is executed.
21:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:08 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_2.tcl'
21:13:07 INFO  : Disconnected from the channel tcfchan#5.
13:57:15 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
13:57:16 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
13:57:17 INFO  : XSCT server has started successfully.
13:57:17 INFO  : Successfully done setting XSCT server connection channel  
13:57:17 INFO  : plnx-install-location is set to ''
13:57:17 INFO  : Successfully done query RDI_DATADIR 
13:57:17 INFO  : Successfully done setting workspace for the tool. 
13:57:17 INFO  : Registering command handlers for Vitis TCF services
13:57:17 INFO  : Platform repository initialization has completed.
13:57:47 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
13:57:47 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:58:15 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:58:16 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_8.bit' stored in project is removed.
13:58:16 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
13:58:16 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:58:18 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
13:58:29 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
13:58:29 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:58:32 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:59:44 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:14:50 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:18:31 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
14:18:31 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
14:18:32 INFO  : XSCT server has started successfully.
14:18:32 INFO  : plnx-install-location is set to ''
14:18:32 INFO  : Successfully done setting XSCT server connection channel  
14:18:32 INFO  : Successfully done query RDI_DATADIR 
14:18:32 INFO  : Successfully done setting workspace for the tool. 
14:18:32 INFO  : Registering command handlers for Vitis TCF services
14:18:33 INFO  : Platform repository initialization has completed.
14:18:38 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
14:18:38 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:18:42 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:18:43 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:19:19 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:20:15 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:20:30 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:23:05 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:25 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:23:25 INFO  : 'jtag frequency' command is executed.
14:23:25 INFO  : Context for 'APU' is selected.
14:23:25 INFO  : System reset is completed.
14:23:28 INFO  : 'after 3000' command is executed.
14:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:23:29 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
14:23:29 INFO  : Context for 'APU' is selected.
14:23:29 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
14:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:29 INFO  : Context for 'APU' is selected.
14:23:29 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:23:29 INFO  : 'ps7_init' command is executed.
14:23:29 INFO  : 'ps7_post_config' command is executed.
14:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:30 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:30 INFO  : 'con' command is executed.
14:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:30 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_3.tcl'
14:31:23 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:31:26 INFO  : Disconnected from the channel tcfchan#2.
14:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:51 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:32:51 INFO  : 'jtag frequency' command is executed.
14:32:51 INFO  : Context for 'APU' is selected.
14:32:51 INFO  : System reset is completed.
14:32:54 INFO  : 'after 3000' command is executed.
14:32:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:32:55 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
14:32:55 INFO  : Context for 'APU' is selected.
14:32:55 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
14:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:55 INFO  : Context for 'APU' is selected.
14:32:55 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:32:56 INFO  : 'ps7_init' command is executed.
14:32:56 INFO  : 'ps7_post_config' command is executed.
14:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:57 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:57 INFO  : 'con' command is executed.
14:32:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:32:57 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_4.tcl'
14:35:55 INFO  : Disconnected from the channel tcfchan#3.
14:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:02 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:36:02 INFO  : 'jtag frequency' command is executed.
14:36:02 INFO  : Context for 'APU' is selected.
14:36:02 INFO  : System reset is completed.
14:36:05 INFO  : 'after 3000' command is executed.
14:36:08 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:36:08 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:36:08 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:38:09 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:12 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:38:12 INFO  : 'jtag frequency' command is executed.
14:38:12 INFO  : Context for 'APU' is selected.
14:38:12 INFO  : System reset is completed.
14:38:15 INFO  : 'after 3000' command is executed.
14:38:18 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:38:18 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:38:18 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:52 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:38:52 INFO  : 'jtag frequency' command is executed.
14:38:52 INFO  : Context for 'APU' is selected.
14:38:52 INFO  : System reset is completed.
14:38:55 INFO  : 'after 3000' command is executed.
14:38:59 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:38:59 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:38:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:38:59 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:00 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:39:00 INFO  : 'jtag frequency' command is executed.
14:39:00 INFO  : Context for 'APU' is selected.
14:39:00 INFO  : System reset is completed.
14:39:03 INFO  : 'after 3000' command is executed.
14:39:05 ERROR : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
14:39:05 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
14:39:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:39:05 ERROR : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
14:40:30 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
14:40:30 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
14:40:31 INFO  : XSCT server has started successfully.
14:40:31 INFO  : Successfully done setting XSCT server connection channel  
14:40:31 INFO  : plnx-install-location is set to ''
14:40:31 INFO  : Successfully done setting workspace for the tool. 
14:40:31 INFO  : Successfully done query RDI_DATADIR 
14:40:32 INFO  : Registering command handlers for Vitis TCF services
14:40:32 INFO  : Platform repository initialization has completed.
14:40:40 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:36 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:41:36 INFO  : 'jtag frequency' command is executed.
14:41:36 INFO  : Context for 'APU' is selected.
14:41:36 INFO  : System reset is completed.
14:41:39 INFO  : 'after 3000' command is executed.
14:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:41:41 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
14:41:41 INFO  : Context for 'APU' is selected.
14:41:41 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
14:41:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:41 INFO  : Context for 'APU' is selected.
14:41:41 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:41:41 INFO  : 'ps7_init' command is executed.
14:41:41 INFO  : 'ps7_post_config' command is executed.
14:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:42 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:42 INFO  : 'con' command is executed.
14:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:42 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
14:47:03 INFO  : Disconnected from the channel tcfchan#1.
14:47:09 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:47:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:18 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:47:18 INFO  : 'jtag frequency' command is executed.
14:47:18 INFO  : Context for 'APU' is selected.
14:47:18 INFO  : System reset is completed.
14:47:21 INFO  : 'after 3000' command is executed.
14:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:47:22 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
14:47:22 INFO  : Context for 'APU' is selected.
14:47:22 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
14:47:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:22 INFO  : Context for 'APU' is selected.
14:47:22 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:47:22 INFO  : 'ps7_init' command is executed.
14:47:22 INFO  : 'ps7_post_config' command is executed.
14:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:23 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:23 INFO  : 'con' command is executed.
14:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:23 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_1.tcl'
14:47:37 INFO  : Disconnected from the channel tcfchan#2.
14:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:48 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:47:48 INFO  : 'jtag frequency' command is executed.
14:47:48 INFO  : Context for 'APU' is selected.
14:47:48 INFO  : System reset is completed.
14:47:51 INFO  : 'after 3000' command is executed.
14:47:54 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:47:54 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:47:54 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:51:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:43 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:51:43 INFO  : 'jtag frequency' command is executed.
14:51:43 INFO  : Context for 'APU' is selected.
14:51:43 INFO  : System reset is completed.
14:51:46 INFO  : 'after 3000' command is executed.
14:51:49 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:51:49 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:51:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:51:49 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:52:10 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
14:52:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
14:52:11 INFO  : XSCT server has started successfully.
14:52:11 INFO  : Successfully done setting XSCT server connection channel  
14:52:11 INFO  : plnx-install-location is set to ''
14:52:11 INFO  : Successfully done setting workspace for the tool. 
14:52:11 INFO  : Successfully done query RDI_DATADIR 
14:52:12 INFO  : Platform repository initialization has completed.
14:52:12 INFO  : Registering command handlers for Vitis TCF services
14:52:15 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:52:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:20 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:52:20 INFO  : 'jtag frequency' command is executed.
14:52:20 INFO  : Context for 'APU' is selected.
14:52:20 INFO  : System reset is completed.
14:52:23 INFO  : 'after 3000' command is executed.
14:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:52:25 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
14:52:25 INFO  : Context for 'APU' is selected.
14:52:25 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
14:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:25 INFO  : Context for 'APU' is selected.
14:52:25 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:52:25 INFO  : 'ps7_init' command is executed.
14:52:25 INFO  : 'ps7_post_config' command is executed.
14:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:26 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:26 INFO  : 'con' command is executed.
14:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:26 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
14:57:40 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:57:42 INFO  : Disconnected from the channel tcfchan#1.
14:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:51 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:57:51 INFO  : 'jtag frequency' command is executed.
14:57:51 INFO  : Context for 'APU' is selected.
14:57:51 INFO  : System reset is completed.
14:57:54 INFO  : 'after 3000' command is executed.
14:57:57 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:57:57 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:57:57 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
14:58:14 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
14:58:14 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
14:58:15 INFO  : XSCT server has started successfully.
14:58:15 INFO  : Successfully done setting XSCT server connection channel  
14:58:15 INFO  : plnx-install-location is set to ''
14:58:15 INFO  : Successfully done setting workspace for the tool. 
14:58:16 INFO  : Successfully done query RDI_DATADIR 
14:58:16 INFO  : Registering command handlers for Vitis TCF services
14:58:16 INFO  : Platform repository initialization has completed.
14:58:20 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:58:23 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:58:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa is already opened

14:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:36 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:58:36 INFO  : 'jtag frequency' command is executed.
14:58:36 INFO  : Context for 'APU' is selected.
14:58:36 INFO  : System reset is completed.
14:58:39 INFO  : 'after 3000' command is executed.
14:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:58:40 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
14:58:40 INFO  : Context for 'APU' is selected.
14:58:40 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
14:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:40 INFO  : Context for 'APU' is selected.
14:58:40 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:58:40 INFO  : 'ps7_init' command is executed.
14:58:40 INFO  : 'ps7_post_config' command is executed.
14:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:41 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:41 INFO  : 'con' command is executed.
14:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:58:41 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
15:05:31 INFO  : Disconnected from the channel tcfchan#2.
15:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:38 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
15:05:38 INFO  : 'jtag frequency' command is executed.
15:05:38 INFO  : Context for 'APU' is selected.
15:05:38 INFO  : System reset is completed.
15:05:41 INFO  : 'after 3000' command is executed.
15:05:44 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
15:05:44 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
15:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:05:44 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
15:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:16 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
15:34:16 INFO  : 'jtag frequency' command is executed.
15:34:16 INFO  : Context for 'APU' is selected.
15:34:16 INFO  : System reset is completed.
15:34:19 INFO  : 'after 3000' command is executed.
15:34:22 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
15:34:22 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
15:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:34:22 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
15:35:09 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
15:35:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
15:35:10 INFO  : XSCT server has started successfully.
15:35:10 INFO  : Successfully done setting XSCT server connection channel  
15:35:10 INFO  : plnx-install-location is set to ''
15:35:10 INFO  : Successfully done setting workspace for the tool. 
15:35:11 INFO  : Successfully done query RDI_DATADIR 
15:35:11 INFO  : Registering command handlers for Vitis TCF services
15:35:11 INFO  : Platform repository initialization has completed.
15:35:15 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
15:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:20 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
15:35:20 INFO  : 'jtag frequency' command is executed.
15:35:20 INFO  : Context for 'APU' is selected.
15:35:20 INFO  : System reset is completed.
15:35:23 INFO  : 'after 3000' command is executed.
15:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
15:35:24 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
15:35:24 INFO  : Context for 'APU' is selected.
15:35:24 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
15:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:24 INFO  : Context for 'APU' is selected.
15:35:24 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
15:35:25 INFO  : 'ps7_init' command is executed.
15:35:25 INFO  : 'ps7_post_config' command is executed.
15:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:26 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:26 INFO  : 'con' command is executed.
15:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:26 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
15:44:53 INFO  : Disconnected from the channel tcfchan#1.
15:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:58 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
15:44:58 INFO  : 'jtag frequency' command is executed.
15:44:58 INFO  : Context for 'APU' is selected.
15:44:58 INFO  : System reset is completed.
15:45:01 INFO  : 'after 3000' command is executed.
15:45:04 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
15:45:04 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
15:45:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:45:04 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
15:45:22 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
15:45:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
15:45:25 INFO  : Registering command handlers for Vitis TCF services
15:45:25 INFO  : Platform repository initialization has completed.
15:45:25 INFO  : XSCT server has started successfully.
15:45:25 INFO  : Successfully done setting XSCT server connection channel  
15:45:25 INFO  : plnx-install-location is set to ''
15:45:25 INFO  : Successfully done query RDI_DATADIR 
15:45:25 INFO  : Successfully done setting workspace for the tool. 
15:45:27 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
15:45:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:33 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
15:45:33 INFO  : 'jtag frequency' command is executed.
15:45:33 INFO  : Context for 'APU' is selected.
15:45:33 INFO  : System reset is completed.
15:45:36 INFO  : 'after 3000' command is executed.
15:45:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
15:45:37 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
15:45:37 INFO  : Context for 'APU' is selected.
15:45:37 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
15:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:37 INFO  : Context for 'APU' is selected.
15:45:37 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
15:45:37 INFO  : 'ps7_init' command is executed.
15:45:37 INFO  : 'ps7_post_config' command is executed.
15:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:39 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:39 INFO  : 'con' command is executed.
15:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:39 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
15:47:23 INFO  : Disconnected from the channel tcfchan#1.
11:39:03 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
11:39:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
11:39:06 INFO  : Registering command handlers for Vitis TCF services
11:39:06 INFO  : Platform repository initialization has completed.
11:39:06 INFO  : XSCT server has started successfully.
11:39:06 INFO  : Successfully done setting XSCT server connection channel  
11:39:06 INFO  : plnx-install-location is set to ''
11:39:06 INFO  : Successfully done setting workspace for the tool. 
11:39:06 INFO  : Successfully done query RDI_DATADIR 
11:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:58 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
11:48:58 INFO  : 'jtag frequency' command is executed.
11:48:58 INFO  : Context for 'APU' is selected.
11:48:58 INFO  : System reset is completed.
11:49:01 INFO  : 'after 3000' command is executed.
11:49:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
11:49:02 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
11:49:02 INFO  : Context for 'APU' is selected.
11:49:02 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
11:49:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:02 INFO  : Context for 'APU' is selected.
11:49:02 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
11:49:03 INFO  : 'ps7_init' command is executed.
11:49:03 INFO  : 'ps7_post_config' command is executed.
11:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:04 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:04 INFO  : 'con' command is executed.
11:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:04 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
11:52:13 INFO  : Disconnected from the channel tcfchan#1.
11:52:41 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
11:52:41 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:52:45 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
11:52:45 WARN  : Failed to closehw "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa"
Reason: Cannot close hw design '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
Design is not opened in the current session.

11:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:48 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
11:52:48 INFO  : 'jtag frequency' command is executed.
11:52:48 INFO  : Context for 'APU' is selected.
11:52:48 INFO  : System reset is completed.
11:52:51 INFO  : 'after 3000' command is executed.
11:52:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
11:52:53 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
11:52:53 INFO  : Context for 'APU' is selected.
11:52:53 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
11:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:53 INFO  : Context for 'APU' is selected.
11:52:53 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
11:52:53 INFO  : 'ps7_init' command is executed.
11:52:53 INFO  : 'ps7_post_config' command is executed.
11:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:54 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:54 INFO  : 'con' command is executed.
11:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:54 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
11:53:40 INFO  : Disconnected from the channel tcfchan#3.
11:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:52 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
11:53:52 INFO  : 'jtag frequency' command is executed.
11:53:52 INFO  : Context for 'APU' is selected.
11:53:53 INFO  : System reset is completed.
11:53:56 INFO  : 'after 3000' command is executed.
11:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
11:53:57 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
11:53:57 INFO  : Context for 'APU' is selected.
11:53:57 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
11:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:57 INFO  : Context for 'APU' is selected.
11:53:57 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
11:53:57 INFO  : 'ps7_init' command is executed.
11:53:57 INFO  : 'ps7_post_config' command is executed.
11:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:58 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:58 INFO  : 'con' command is executed.
11:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:58 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
12:14:34 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:14:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:14:35 INFO  : XSCT server has started successfully.
12:14:35 INFO  : plnx-install-location is set to ''
12:14:35 INFO  : Successfully done setting XSCT server connection channel  
12:14:35 INFO  : Successfully done setting workspace for the tool. 
12:14:36 INFO  : Successfully done query RDI_DATADIR 
12:14:36 INFO  : Registering command handlers for Vitis TCF services
12:14:36 INFO  : Platform repository initialization has completed.
12:15:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:10 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:15:10 INFO  : 'jtag frequency' command is executed.
12:15:10 INFO  : Context for 'APU' is selected.
12:15:10 INFO  : System reset is completed.
12:15:13 INFO  : 'after 3000' command is executed.
12:15:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:15:15 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
12:15:15 INFO  : Context for 'APU' is selected.
12:15:15 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
12:15:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:15 INFO  : Context for 'APU' is selected.
12:15:15 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:15:15 INFO  : 'ps7_init' command is executed.
12:15:15 INFO  : 'ps7_post_config' command is executed.
12:15:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:16 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:16 INFO  : 'con' command is executed.
12:15:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:15:16 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
12:16:41 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
12:16:41 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:16:44 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:16:59 INFO  : Disconnected from the channel tcfchan#1.
12:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:04 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:17:04 INFO  : 'jtag frequency' command is executed.
12:17:04 INFO  : Context for 'APU' is selected.
12:17:04 INFO  : System reset is completed.
12:17:07 INFO  : 'after 3000' command is executed.
12:17:10 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:17:10 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:17:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:17:10 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:17:24 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:17:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:17:26 INFO  : XSCT server has started successfully.
12:17:26 INFO  : Successfully done setting XSCT server connection channel  
12:17:26 INFO  : plnx-install-location is set to ''
12:17:26 INFO  : Successfully done setting workspace for the tool. 
12:17:26 INFO  : Successfully done query RDI_DATADIR 
12:17:26 INFO  : Platform repository initialization has completed.
12:17:27 INFO  : Registering command handlers for Vitis TCF services
12:17:33 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:38 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:17:38 INFO  : 'jtag frequency' command is executed.
12:17:38 INFO  : Context for 'APU' is selected.
12:17:38 INFO  : System reset is completed.
12:17:41 INFO  : 'after 3000' command is executed.
12:17:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:17:42 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
12:17:42 INFO  : Context for 'APU' is selected.
12:17:43 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
12:17:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:43 INFO  : Context for 'APU' is selected.
12:17:43 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:17:43 INFO  : 'ps7_init' command is executed.
12:17:43 INFO  : 'ps7_post_config' command is executed.
12:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:44 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:44 INFO  : 'con' command is executed.
12:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:17:44 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
12:19:45 INFO  : Disconnected from the channel tcfchan#1.
12:19:52 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:57 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:19:57 INFO  : 'jtag frequency' command is executed.
12:19:57 INFO  : Context for 'APU' is selected.
12:19:57 INFO  : System reset is completed.
12:20:00 INFO  : 'after 3000' command is executed.
12:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:20:01 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
12:20:01 INFO  : Context for 'APU' is selected.
12:20:01 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
12:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:01 INFO  : Context for 'APU' is selected.
12:20:01 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:20:01 INFO  : 'ps7_init' command is executed.
12:20:01 INFO  : 'ps7_post_config' command is executed.
12:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:02 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:02 INFO  : 'con' command is executed.
12:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:20:02 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
12:28:27 INFO  : Disconnected from the channel tcfchan#2.
12:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:33 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:28:33 INFO  : 'jtag frequency' command is executed.
12:28:33 INFO  : Context for 'APU' is selected.
12:28:33 INFO  : System reset is completed.
12:28:36 INFO  : 'after 3000' command is executed.
12:28:39 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:28:39 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:28:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:28:39 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:29:32 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:29:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:29:34 INFO  : XSCT server has started successfully.
12:29:34 INFO  : plnx-install-location is set to ''
12:29:34 INFO  : Successfully done setting XSCT server connection channel  
12:29:34 INFO  : Successfully done setting workspace for the tool. 
12:29:34 INFO  : Successfully done query RDI_DATADIR 
12:29:34 INFO  : Registering command handlers for Vitis TCF services
12:29:34 INFO  : Platform repository initialization has completed.
12:29:37 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:51 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:29:51 INFO  : 'jtag frequency' command is executed.
12:29:51 INFO  : Context for 'APU' is selected.
12:29:51 INFO  : System reset is completed.
12:29:54 INFO  : 'after 3000' command is executed.
12:29:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:29:55 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
12:29:55 INFO  : Context for 'APU' is selected.
12:29:55 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
12:29:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:55 INFO  : Context for 'APU' is selected.
12:29:55 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:29:56 INFO  : 'ps7_init' command is executed.
12:29:56 INFO  : 'ps7_post_config' command is executed.
12:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:57 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:57 INFO  : 'con' command is executed.
12:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:57 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_1.tcl'
12:30:00 INFO  : Disconnected from the channel tcfchan#1.
12:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:03 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:30:03 INFO  : 'jtag frequency' command is executed.
12:30:03 INFO  : Context for 'APU' is selected.
12:30:03 INFO  : System reset is completed.
12:30:06 INFO  : 'after 3000' command is executed.
12:30:09 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:30:09 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:30:09 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:30:23 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:30:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:30:25 INFO  : Registering command handlers for Vitis TCF services
12:30:25 INFO  : Platform repository initialization has completed.
12:30:25 INFO  : XSCT server has started successfully.
12:30:26 INFO  : plnx-install-location is set to ''
12:30:26 INFO  : Successfully done setting XSCT server connection channel  
12:30:26 INFO  : Successfully done query RDI_DATADIR 
12:30:26 INFO  : Successfully done setting workspace for the tool. 
12:30:28 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:30:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:43 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:30:43 INFO  : 'jtag frequency' command is executed.
12:30:43 INFO  : Context for 'APU' is selected.
12:30:43 INFO  : System reset is completed.
12:30:46 INFO  : 'after 3000' command is executed.
12:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:30:47 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
12:30:47 INFO  : Context for 'APU' is selected.
12:30:47 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
12:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:47 INFO  : Context for 'APU' is selected.
12:30:47 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:30:47 INFO  : 'ps7_init' command is executed.
12:30:47 INFO  : 'ps7_post_config' command is executed.
12:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:48 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:48 INFO  : 'con' command is executed.
12:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:48 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
12:33:30 INFO  : Disconnected from the channel tcfchan#1.
12:33:34 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:38 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:33:38 INFO  : 'jtag frequency' command is executed.
12:33:38 INFO  : Context for 'APU' is selected.
12:33:38 INFO  : System reset is completed.
12:33:41 INFO  : 'after 3000' command is executed.
12:33:44 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:33:44 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:33:44 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:34:00 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:34:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:34:01 INFO  : XSCT server has started successfully.
12:34:01 INFO  : plnx-install-location is set to ''
12:34:01 INFO  : Successfully done setting XSCT server connection channel  
12:34:01 INFO  : Successfully done setting workspace for the tool. 
12:34:01 INFO  : Successfully done query RDI_DATADIR 
12:34:02 INFO  : Registering command handlers for Vitis TCF services
12:34:02 INFO  : Platform repository initialization has completed.
12:34:05 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:10 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:34:10 INFO  : 'jtag frequency' command is executed.
12:34:10 INFO  : Context for 'APU' is selected.
12:34:10 INFO  : System reset is completed.
12:34:13 INFO  : 'after 3000' command is executed.
12:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:34:14 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit"
12:34:14 INFO  : Context for 'APU' is selected.
12:34:14 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa'.
12:34:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:14 INFO  : Context for 'APU' is selected.
12:34:14 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:34:14 INFO  : 'ps7_init' command is executed.
12:34:14 INFO  : 'ps7_post_config' command is executed.
12:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:15 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/hw/BCP_accelerator_V2_9.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:15 INFO  : 'con' command is executed.
12:34:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:15 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
12:39:06 INFO  : Disconnected from the channel tcfchan#1.
12:44:10 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:44:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:44:11 INFO  : XSCT server has started successfully.
12:44:11 INFO  : Successfully done setting XSCT server connection channel  
12:44:11 INFO  : plnx-install-location is set to ''
12:44:11 INFO  : Successfully done setting workspace for the tool. 
12:44:11 INFO  : Successfully done query RDI_DATADIR 
12:44:12 INFO  : Registering command handlers for Vitis TCF services
12:44:12 INFO  : Platform repository initialization has completed.
12:44:38 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
12:44:38 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:45:46 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:45:47 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit' stored in project is removed.
12:45:47 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
12:45:47 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:45:49 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
12:46:03 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
12:46:03 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:46:06 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:16 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:46:16 INFO  : 'jtag frequency' command is executed.
12:46:16 INFO  : Context for 'APU' is selected.
12:46:16 INFO  : System reset is completed.
12:46:19 INFO  : 'after 3000' command is executed.
12:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:46:19 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit": no such file or directory
12:46:19 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit": no such file or directory
12:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:46:19 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit": no such file or directory
12:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:28 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:46:28 INFO  : 'jtag frequency' command is executed.
12:46:28 INFO  : Context for 'APU' is selected.
12:46:28 INFO  : System reset is completed.
12:46:31 INFO  : 'after 3000' command is executed.
12:46:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:46:33 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit"
12:46:33 INFO  : Context for 'APU' is selected.
12:46:33 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/hw/BCP_accelerator_V2_10.xsa'.
12:46:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:33 INFO  : Context for 'APU' is selected.
12:46:33 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:46:33 INFO  : 'ps7_init' command is executed.
12:46:33 INFO  : 'ps7_post_config' command is executed.
12:46:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:34 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/hw/BCP_accelerator_V2_10.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:34 INFO  : 'con' command is executed.
12:46:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:34 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_1.tcl'
12:47:57 INFO  : Disconnected from the channel tcfchan#2.
12:48:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:05 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:48:05 INFO  : 'jtag frequency' command is executed.
12:48:05 INFO  : Context for 'APU' is selected.
12:48:05 INFO  : System reset is completed.
12:48:08 INFO  : 'after 3000' command is executed.
12:48:10 ERROR : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
12:48:10 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
12:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:48:10 ERROR : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
12:48:22 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:48:22 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:48:23 INFO  : XSCT server has started successfully.
12:48:23 INFO  : plnx-install-location is set to ''
12:48:23 INFO  : Successfully done setting XSCT server connection channel  
12:48:23 INFO  : Successfully done setting workspace for the tool. 
12:48:24 INFO  : Successfully done query RDI_DATADIR 
12:48:24 INFO  : Platform repository initialization has completed.
12:48:24 INFO  : Registering command handlers for Vitis TCF services
12:48:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:46 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:48:46 INFO  : 'jtag frequency' command is executed.
12:48:46 INFO  : Context for 'APU' is selected.
12:48:46 INFO  : System reset is completed.
12:48:49 INFO  : 'after 3000' command is executed.
12:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:48:51 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit"
12:48:51 INFO  : Context for 'APU' is selected.
12:48:51 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/hw/BCP_accelerator_V2_10.xsa'.
12:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:51 INFO  : Context for 'APU' is selected.
12:48:51 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:48:51 INFO  : 'ps7_init' command is executed.
12:48:51 INFO  : 'ps7_post_config' command is executed.
12:48:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:52 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/hw/BCP_accelerator_V2_10.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:52 INFO  : 'con' command is executed.
12:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:52 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default_1.tcl'
12:52:03 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:52:04 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit' stored in project is removed.
12:52:04 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
12:52:04 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:52:06 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
12:52:12 INFO  : Disconnected from the channel tcfchan#1.
12:58:09 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:58:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:58:10 INFO  : Registering command handlers for Vitis TCF services
12:58:11 INFO  : Platform repository initialization has completed.
12:58:11 INFO  : XSCT server has started successfully.
12:58:11 INFO  : Successfully done setting XSCT server connection channel  
12:58:11 INFO  : plnx-install-location is set to ''
12:58:11 INFO  : Successfully done setting workspace for the tool. 
12:58:11 INFO  : Successfully done query RDI_DATADIR 
12:58:34 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
12:58:34 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:59:02 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:59:03 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_9.bit' stored in project is removed.
12:59:03 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
12:59:03 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:59:05 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
12:59:13 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
12:59:13 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:59:17 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:33 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:59:33 INFO  : 'jtag frequency' command is executed.
12:59:33 INFO  : Context for 'APU' is selected.
12:59:33 INFO  : System reset is completed.
12:59:36 INFO  : 'after 3000' command is executed.
12:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:59:37 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit"
12:59:37 INFO  : Context for 'APU' is selected.
12:59:37 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/hw/BCP_accelerator_V2_10.xsa'.
12:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:37 INFO  : Context for 'APU' is selected.
12:59:37 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:59:37 INFO  : 'ps7_init' command is executed.
12:59:37 INFO  : 'ps7_post_config' command is executed.
12:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:38 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/hw/BCP_accelerator_V2_10.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:29 INFO  : Disconnected from the channel tcfchan#2.
13:01:34 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:38 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:01:38 INFO  : 'jtag frequency' command is executed.
13:01:38 INFO  : Context for 'APU' is selected.
13:01:38 INFO  : System reset is completed.
13:01:41 INFO  : 'after 3000' command is executed.
13:01:44 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
13:01:44 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
13:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:01:44 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
13:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:51 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:01:51 INFO  : 'jtag frequency' command is executed.
13:01:51 INFO  : Context for 'APU' is selected.
13:01:51 INFO  : System reset is completed.
13:01:54 INFO  : 'after 3000' command is executed.
13:01:57 ERROR : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
13:01:57 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
13:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:01:57 ERROR : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
13:02:12 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
13:02:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
13:02:13 INFO  : XSCT server has started successfully.
13:02:13 INFO  : plnx-install-location is set to ''
13:02:13 INFO  : Successfully done setting XSCT server connection channel  
13:02:13 INFO  : Successfully done setting workspace for the tool. 
13:02:14 INFO  : Successfully done query RDI_DATADIR 
13:02:14 INFO  : Platform repository initialization has completed.
13:02:14 INFO  : Registering command handlers for Vitis TCF services
13:02:19 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:23 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:02:23 INFO  : 'jtag frequency' command is executed.
13:02:23 INFO  : Context for 'APU' is selected.
13:02:23 INFO  : System reset is completed.
13:02:26 INFO  : 'after 3000' command is executed.
13:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:02:28 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit"
13:02:28 INFO  : Context for 'APU' is selected.
13:02:28 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/hw/BCP_accelerator_V2_10.xsa'.
13:02:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:28 INFO  : Context for 'APU' is selected.
13:02:28 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:02:28 INFO  : 'ps7_init' command is executed.
13:02:28 INFO  : 'ps7_post_config' command is executed.
13:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:29 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/hw/BCP_accelerator_V2_10.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:05 INFO  : Disconnected from the channel tcfchan#1.
11:13:14 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
11:13:14 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
11:13:15 INFO  : XSCT server has started successfully.
11:13:15 INFO  : Successfully done setting XSCT server connection channel  
11:13:15 INFO  : plnx-install-location is set to ''
11:13:15 INFO  : Successfully done setting workspace for the tool. 
11:13:16 INFO  : Successfully done query RDI_DATADIR 
11:13:16 INFO  : Registering command handlers for Vitis TCF services
11:13:16 INFO  : Platform repository initialization has completed.
11:13:45 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
11:13:45 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:14:16 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:14:17 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_10.bit' stored in project is removed.
11:14:17 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
11:14:17 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:14:19 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
11:14:27 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
11:14:27 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:14:30 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
11:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:54 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
11:14:54 INFO  : 'jtag frequency' command is executed.
11:14:54 INFO  : Context for 'APU' is selected.
11:14:54 INFO  : System reset is completed.
11:14:57 INFO  : 'after 3000' command is executed.
11:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
11:14:58 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_11.bit"
11:14:58 INFO  : Context for 'APU' is selected.
11:14:58 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/hw/BCP_accelerator_V2_11.xsa'.
11:14:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:58 INFO  : Context for 'APU' is selected.
11:14:58 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
11:14:59 INFO  : 'ps7_init' command is executed.
11:14:59 INFO  : 'ps7_post_config' command is executed.
11:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:00 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_11.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/hw/BCP_accelerator_V2_11.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:00 INFO  : 'con' command is executed.
11:15:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:15:00 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration_system/_ide/scripts/debugger_accelerated_bcp_integration-default.tcl'
11:16:48 INFO  : Disconnected from the channel tcfchan#2.
11:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:55 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
11:16:55 INFO  : 'jtag frequency' command is executed.
11:16:55 INFO  : Context for 'APU' is selected.
11:16:55 INFO  : System reset is completed.
11:16:58 INFO  : 'after 3000' command is executed.
11:17:01 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
11:17:01 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
11:17:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

11:17:01 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
11:17:27 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
11:17:27 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
11:17:28 INFO  : XSCT server has started successfully.
11:17:28 INFO  : plnx-install-location is set to ''
11:17:28 INFO  : Successfully done setting XSCT server connection channel  
11:17:28 INFO  : Successfully done setting workspace for the tool. 
11:17:28 INFO  : Successfully done query RDI_DATADIR 
11:17:29 INFO  : Platform repository initialization has completed.
11:17:29 INFO  : Registering command handlers for Vitis TCF services
11:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:39 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
11:17:39 INFO  : 'jtag frequency' command is executed.
11:17:40 INFO  : Context for 'APU' is selected.
11:17:40 INFO  : System reset is completed.
11:17:43 INFO  : 'after 3000' command is executed.
11:17:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
11:17:44 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_11.bit"
11:17:44 INFO  : Context for 'APU' is selected.
11:17:44 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/hw/BCP_accelerator_V2_11.xsa'.
11:17:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:44 INFO  : Context for 'APU' is selected.
11:17:44 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
11:17:44 INFO  : 'ps7_init' command is executed.
11:17:44 INFO  : 'ps7_post_config' command is executed.
11:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:45 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_11.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/hw/BCP_accelerator_V2_11.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:20 INFO  : Disconnected from the channel tcfchan#1.
11:33:52 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
11:33:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
11:33:53 INFO  : XSCT server has started successfully.
11:33:53 INFO  : plnx-install-location is set to ''
11:33:53 INFO  : Successfully done setting XSCT server connection channel  
11:33:53 INFO  : Successfully done setting workspace for the tool. 
11:33:53 INFO  : Successfully done query RDI_DATADIR 
11:33:54 INFO  : Registering command handlers for Vitis TCF services
11:33:54 INFO  : Platform repository initialization has completed.
11:34:19 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
11:34:19 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:34:42 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:34:43 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_11.bit' stored in project is removed.
11:34:43 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
11:34:43 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:34:45 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
11:34:52 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
11:34:52 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:34:55 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
11:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:23 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
11:35:23 INFO  : 'jtag frequency' command is executed.
11:35:23 INFO  : Context for 'APU' is selected.
11:35:23 INFO  : System reset is completed.
11:35:26 INFO  : 'after 3000' command is executed.
11:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
11:35:28 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_12.bit"
11:35:28 INFO  : Context for 'APU' is selected.
11:35:28 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/hw/BCP_accelerator_V2_12.xsa'.
11:35:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:28 INFO  : Context for 'APU' is selected.
11:35:28 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
11:35:28 INFO  : 'ps7_init' command is executed.
11:35:28 INFO  : 'ps7_post_config' command is executed.
11:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:29 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_12.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/hw/BCP_accelerator_V2_12.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:27 INFO  : Disconnected from the channel tcfchan#2.
11:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:28 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
11:38:28 INFO  : 'jtag frequency' command is executed.
11:38:28 INFO  : Context for 'APU' is selected.
11:38:28 INFO  : System reset is completed.
11:38:31 INFO  : 'after 3000' command is executed.
11:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
11:38:32 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_12.bit"
11:38:32 INFO  : Context for 'APU' is selected.
11:38:32 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/hw/BCP_accelerator_V2_12.xsa'.
11:38:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:32 INFO  : Context for 'APU' is selected.
11:38:32 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
11:38:32 INFO  : 'ps7_init' command is executed.
11:38:32 INFO  : 'ps7_post_config' command is executed.
11:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:33 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_12.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/hw/BCP_accelerator_V2_12.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:59 INFO  : Disconnected from the channel tcfchan#3.
13:10:54 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
13:10:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
13:10:56 INFO  : XSCT server has started successfully.
13:10:56 INFO  : Successfully done setting XSCT server connection channel  
13:10:56 INFO  : plnx-install-location is set to ''
13:10:56 INFO  : Successfully done setting workspace for the tool. 
13:10:56 INFO  : Successfully done query RDI_DATADIR 
13:10:57 INFO  : Registering command handlers for Vitis TCF services
13:10:57 INFO  : Platform repository initialization has completed.
13:11:32 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
13:11:32 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:11:55 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:11:56 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_12.bit' stored in project is removed.
13:11:56 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
13:11:56 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:11:58 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
13:12:16 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
13:12:16 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:12:20 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:25 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:12:25 INFO  : 'jtag frequency' command is executed.
13:12:25 INFO  : Context for 'APU' is selected.
13:12:25 INFO  : System reset is completed.
13:12:28 INFO  : 'after 3000' command is executed.
13:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:12:29 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:12:29 INFO  : Context for 'APU' is selected.
13:12:29 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:29 INFO  : Context for 'APU' is selected.
13:12:29 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:12:30 INFO  : 'ps7_init' command is executed.
13:12:30 INFO  : 'ps7_post_config' command is executed.
13:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:31 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:53 INFO  : Disconnected from the channel tcfchan#2.
13:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:55 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:15:55 INFO  : 'jtag frequency' command is executed.
13:15:55 INFO  : Context for 'APU' is selected.
13:15:55 INFO  : System reset is completed.
13:15:58 INFO  : 'after 3000' command is executed.
13:16:01 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
13:16:01 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
13:16:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:16:01 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
13:16:16 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
13:16:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
13:16:19 INFO  : Platform repository initialization has completed.
13:16:19 INFO  : Registering command handlers for Vitis TCF services
13:16:19 INFO  : XSCT server has started successfully.
13:16:19 INFO  : plnx-install-location is set to ''
13:16:19 INFO  : Successfully done setting XSCT server connection channel  
13:16:19 INFO  : Successfully done setting workspace for the tool. 
13:16:19 INFO  : Successfully done query RDI_DATADIR 
13:16:29 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:47 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:16:47 INFO  : 'jtag frequency' command is executed.
13:16:47 INFO  : Context for 'APU' is selected.
13:16:47 INFO  : System reset is completed.
13:16:50 INFO  : 'after 3000' command is executed.
13:16:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:16:51 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:16:51 INFO  : Context for 'APU' is selected.
13:16:51 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:16:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:51 INFO  : Context for 'APU' is selected.
13:16:51 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:16:52 INFO  : 'ps7_init' command is executed.
13:16:52 INFO  : 'ps7_post_config' command is executed.
13:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:53 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:46 INFO  : Disconnected from the channel tcfchan#1.
13:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:46 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:22:46 INFO  : 'jtag frequency' command is executed.
13:22:46 INFO  : Context for 'APU' is selected.
13:22:46 INFO  : System reset is completed.
13:22:49 INFO  : 'after 3000' command is executed.
13:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:22:51 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:22:51 INFO  : Context for 'APU' is selected.
13:22:52 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:52 INFO  : Context for 'APU' is selected.
13:22:52 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:22:52 INFO  : 'ps7_init' command is executed.
13:22:52 INFO  : 'ps7_post_config' command is executed.
13:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:53 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:15 INFO  : Disconnected from the channel tcfchan#2.
13:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:15 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:25:15 INFO  : 'jtag frequency' command is executed.
13:25:15 INFO  : Context for 'APU' is selected.
13:25:15 INFO  : System reset is completed.
13:25:18 INFO  : 'after 3000' command is executed.
13:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:25:19 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:25:19 INFO  : Context for 'APU' is selected.
13:25:20 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:25:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:20 INFO  : Context for 'APU' is selected.
13:25:20 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:25:21 INFO  : 'ps7_init' command is executed.
13:25:21 INFO  : 'ps7_post_config' command is executed.
13:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:22 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:01 INFO  : Disconnected from the channel tcfchan#3.
13:32:50 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
13:32:50 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:32:54 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:32:54 WARN  : Failed to closehw "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa"
Reason: Cannot close hw design '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
Design is not opened in the current session.

13:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:54 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:33:54 INFO  : 'jtag frequency' command is executed.
13:33:54 INFO  : Context for 'APU' is selected.
13:33:54 INFO  : System reset is completed.
13:33:57 INFO  : 'after 3000' command is executed.
13:33:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:33:58 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:33:58 INFO  : Context for 'APU' is selected.
13:33:58 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:58 INFO  : Context for 'APU' is selected.
13:33:58 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:33:58 INFO  : 'ps7_init' command is executed.
13:33:58 INFO  : 'ps7_post_config' command is executed.
13:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:59 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:39 INFO  : Disconnected from the channel tcfchan#5.
13:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:39 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:40:39 INFO  : 'jtag frequency' command is executed.
13:40:39 INFO  : Context for 'APU' is selected.
13:40:39 INFO  : System reset is completed.
13:40:42 INFO  : 'after 3000' command is executed.
13:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:40:43 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:40:43 INFO  : Context for 'APU' is selected.
13:40:43 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:43 INFO  : Context for 'APU' is selected.
13:40:43 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:40:44 INFO  : 'ps7_init' command is executed.
13:40:44 INFO  : 'ps7_post_config' command is executed.
13:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:45 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:27 INFO  : Disconnected from the channel tcfchan#6.
13:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:27 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:42:27 INFO  : 'jtag frequency' command is executed.
13:42:27 INFO  : Context for 'APU' is selected.
13:42:27 INFO  : System reset is completed.
13:42:30 INFO  : 'after 3000' command is executed.
13:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:42:31 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:42:31 INFO  : Context for 'APU' is selected.
13:42:31 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:31 INFO  : Context for 'APU' is selected.
13:42:31 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:42:32 INFO  : 'ps7_init' command is executed.
13:42:32 INFO  : 'ps7_post_config' command is executed.
13:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:33 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:34 INFO  : Disconnected from the channel tcfchan#7.
13:44:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:34 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:44:34 INFO  : 'jtag frequency' command is executed.
13:44:34 INFO  : Context for 'APU' is selected.
13:44:34 INFO  : System reset is completed.
13:44:37 INFO  : 'after 3000' command is executed.
13:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:44:38 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:44:38 INFO  : Context for 'APU' is selected.
13:44:38 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:44:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:38 INFO  : Context for 'APU' is selected.
13:44:38 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:44:38 INFO  : 'ps7_init' command is executed.
13:44:38 INFO  : 'ps7_post_config' command is executed.
13:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:40 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:37 INFO  : Disconnected from the channel tcfchan#8.
13:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:37 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:47:37 INFO  : 'jtag frequency' command is executed.
13:47:37 INFO  : Context for 'APU' is selected.
13:47:37 INFO  : System reset is completed.
13:47:40 INFO  : 'after 3000' command is executed.
13:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:47:42 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:47:42 INFO  : Context for 'APU' is selected.
13:47:42 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:47:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:42 INFO  : Context for 'APU' is selected.
13:47:42 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:47:42 INFO  : 'ps7_init' command is executed.
13:47:42 INFO  : 'ps7_post_config' command is executed.
13:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:43 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:23 INFO  : Disconnected from the channel tcfchan#9.
13:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:23 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:52:23 INFO  : 'jtag frequency' command is executed.
13:52:23 INFO  : Context for 'APU' is selected.
13:52:23 INFO  : System reset is completed.
13:52:26 INFO  : 'after 3000' command is executed.
13:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:52:28 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:52:28 INFO  : Context for 'APU' is selected.
13:52:28 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:28 INFO  : Context for 'APU' is selected.
13:52:28 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:52:28 INFO  : 'ps7_init' command is executed.
13:52:28 INFO  : 'ps7_post_config' command is executed.
13:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:29 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:59 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:53:02 INFO  : Disconnected from the channel tcfchan#10.
13:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:02 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:53:02 INFO  : 'jtag frequency' command is executed.
13:53:02 INFO  : Context for 'APU' is selected.
13:53:02 INFO  : System reset is completed.
13:53:05 INFO  : 'after 3000' command is executed.
13:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:53:07 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
13:53:07 INFO  : Context for 'APU' is selected.
13:53:07 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
13:53:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:07 INFO  : Context for 'APU' is selected.
13:53:07 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:53:07 INFO  : 'ps7_init' command is executed.
13:53:07 INFO  : 'ps7_post_config' command is executed.
13:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:08 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:52 INFO  : No changes in MSS file content so sources will not be generated.
14:08:32 INFO  : Disconnected from the channel tcfchan#11.
14:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:32 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:08:32 INFO  : 'jtag frequency' command is executed.
14:08:32 INFO  : Context for 'APU' is selected.
14:08:32 INFO  : System reset is completed.
14:08:35 INFO  : 'after 3000' command is executed.
14:08:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:08:36 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
14:08:36 INFO  : Context for 'APU' is selected.
14:08:36 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
14:08:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:36 INFO  : Context for 'APU' is selected.
14:08:36 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:08:36 INFO  : 'ps7_init' command is executed.
14:08:36 INFO  : 'ps7_post_config' command is executed.
14:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:37 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:39 INFO  : Disconnected from the channel tcfchan#12.
14:10:52 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
14:10:53 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
14:10:54 INFO  : XSCT server has started successfully.
14:10:54 INFO  : Successfully done setting XSCT server connection channel  
14:10:54 INFO  : plnx-install-location is set to ''
14:10:54 INFO  : Successfully done setting workspace for the tool. 
14:10:54 INFO  : Successfully done query RDI_DATADIR 
14:10:55 INFO  : Registering command handlers for Vitis TCF services
14:10:55 INFO  : Platform repository initialization has completed.
14:26:57 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:02 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:27:02 INFO  : 'jtag frequency' command is executed.
14:27:02 INFO  : Context for 'APU' is selected.
14:27:02 INFO  : System reset is completed.
14:27:05 INFO  : 'after 3000' command is executed.
14:27:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:27:06 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit"
14:27:06 INFO  : Context for 'APU' is selected.
14:27:06 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa'.
14:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:06 INFO  : Context for 'APU' is selected.
14:27:06 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:27:06 INFO  : 'ps7_init' command is executed.
14:27:06 INFO  : 'ps7_post_config' command is executed.
14:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:07 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/hw/BCP_accelerator_V2_13.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:55 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:12:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:12:56 INFO  : XSCT server has started successfully.
12:12:56 INFO  : plnx-install-location is set to ''
12:12:56 INFO  : Successfully done setting XSCT server connection channel  
12:12:56 INFO  : Successfully done setting workspace for the tool. 
12:12:56 INFO  : Successfully done query RDI_DATADIR 
12:12:57 INFO  : Registering command handlers for Vitis TCF services
12:12:57 INFO  : Platform repository initialization has completed.
12:17:18 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
12:17:18 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:17:44 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:17:45 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit' stored in project is removed.
12:17:45 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
12:17:45 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:17:48 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
12:17:56 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
12:17:56 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:17:59 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:19:01 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:35 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:19:35 INFO  : 'jtag frequency' command is executed.
12:19:35 INFO  : Context for 'APU' is selected.
12:19:35 INFO  : System reset is completed.
12:19:38 INFO  : 'after 3000' command is executed.
12:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:19:40 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit"
12:19:40 INFO  : Context for 'APU' is selected.
12:19:40 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa'.
12:19:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:40 INFO  : Context for 'APU' is selected.
12:19:40 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:19:40 INFO  : 'ps7_init' command is executed.
12:19:40 INFO  : 'ps7_post_config' command is executed.
12:19:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:41 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:22 INFO  : Disconnected from the channel tcfchan#2.
12:20:26 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:31 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:20:31 INFO  : 'jtag frequency' command is executed.
12:20:31 INFO  : Context for 'APU' is selected.
12:20:31 INFO  : System reset is completed.
12:20:34 INFO  : 'after 3000' command is executed.
12:20:37 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:20:37 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:20:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:20:37 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:20:51 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:20:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:20:53 INFO  : XSCT server has started successfully.
12:20:53 INFO  : Successfully done setting XSCT server connection channel  
12:20:53 INFO  : plnx-install-location is set to ''
12:20:53 INFO  : Successfully done setting workspace for the tool. 
12:20:53 INFO  : Successfully done query RDI_DATADIR 
12:20:53 INFO  : Registering command handlers for Vitis TCF services
12:20:53 INFO  : Platform repository initialization has completed.
12:20:56 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:01 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:21:01 INFO  : 'jtag frequency' command is executed.
12:21:01 INFO  : Context for 'APU' is selected.
12:21:01 INFO  : System reset is completed.
12:21:04 INFO  : 'after 3000' command is executed.
12:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:21:05 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit"
12:21:05 INFO  : Context for 'APU' is selected.
12:21:05 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa'.
12:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:05 INFO  : Context for 'APU' is selected.
12:21:05 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:21:05 INFO  : 'ps7_init' command is executed.
12:21:05 INFO  : 'ps7_post_config' command is executed.
12:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:07 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:17 INFO  : Disconnected from the channel tcfchan#1.
12:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:17 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:22:17 INFO  : 'jtag frequency' command is executed.
12:22:17 INFO  : Context for 'APU' is selected.
12:22:17 INFO  : System reset is completed.
12:22:20 INFO  : 'after 3000' command is executed.
12:22:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:22:21 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit"
12:22:21 INFO  : Context for 'APU' is selected.
12:22:22 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa'.
12:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:22 INFO  : Context for 'APU' is selected.
12:22:22 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:22:22 INFO  : 'ps7_init' command is executed.
12:22:22 INFO  : 'ps7_post_config' command is executed.
12:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:23 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:54 INFO  : Disconnected from the channel tcfchan#2.
12:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:54 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:24:54 INFO  : 'jtag frequency' command is executed.
12:24:54 INFO  : Context for 'APU' is selected.
12:24:54 INFO  : System reset is completed.
12:24:57 INFO  : 'after 3000' command is executed.
12:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:24:59 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit"
12:24:59 INFO  : Context for 'APU' is selected.
12:24:59 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa'.
12:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:59 INFO  : Context for 'APU' is selected.
12:24:59 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:25:00 INFO  : 'ps7_init' command is executed.
12:25:00 INFO  : 'ps7_post_config' command is executed.
12:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:01 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:55 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:28:58 INFO  : Disconnected from the channel tcfchan#3.
12:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:58 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:28:58 INFO  : 'jtag frequency' command is executed.
12:28:58 INFO  : Context for 'APU' is selected.
12:28:58 INFO  : System reset is completed.
12:29:01 INFO  : 'after 3000' command is executed.
12:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:29:02 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit"
12:29:02 INFO  : Context for 'APU' is selected.
12:29:03 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa'.
12:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:03 INFO  : Context for 'APU' is selected.
12:29:03 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:29:03 INFO  : 'ps7_init' command is executed.
12:29:03 INFO  : 'ps7_post_config' command is executed.
12:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:05 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:14 INFO  : Disconnected from the channel tcfchan#4.
12:29:16 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:22 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:29:22 INFO  : 'jtag frequency' command is executed.
12:29:22 INFO  : Context for 'APU' is selected.
12:29:22 INFO  : System reset is completed.
12:29:25 INFO  : 'after 3000' command is executed.
12:29:28 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:29:28 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:29:28 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
12:30:10 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
12:30:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
12:30:11 INFO  : XSCT server has started successfully.
12:30:11 INFO  : Successfully done setting XSCT server connection channel  
12:30:11 INFO  : plnx-install-location is set to ''
12:30:11 INFO  : Successfully done setting workspace for the tool. 
12:30:12 INFO  : Successfully done query RDI_DATADIR 
12:30:12 INFO  : Registering command handlers for Vitis TCF services
12:30:12 INFO  : Platform repository initialization has completed.
12:30:16 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
12:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:20 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:30:20 INFO  : 'jtag frequency' command is executed.
12:30:20 INFO  : Context for 'APU' is selected.
12:30:20 INFO  : System reset is completed.
12:30:23 INFO  : 'after 3000' command is executed.
12:30:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:30:24 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit"
12:30:24 INFO  : Context for 'APU' is selected.
12:30:24 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa'.
12:30:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:24 INFO  : Context for 'APU' is selected.
12:30:24 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
12:30:24 INFO  : 'ps7_init' command is executed.
12:30:24 INFO  : 'ps7_post_config' command is executed.
12:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:25 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:11 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:00:12 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit' stored in project is removed.
13:00:12 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
13:00:12 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:00:15 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
13:00:22 WARN  : Failed to update project references for project HW_accelerated_DPLL
13:00:22 WARN  : Failed to update project references for project HW_accelerated_DPLL_system
13:00:43 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
13:00:43 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:00:57 INFO  : Disconnected from the channel tcfchan#1.
13:01:07 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:01:08 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_13.bit' stored in project is removed.
13:01:08 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
13:01:09 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:01:11 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
13:01:19 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9
13:01:19 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:01:22 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:00 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:02:00 INFO  : 'jtag frequency' command is executed.
13:02:00 INFO  : Context for 'APU' is selected.
13:02:00 INFO  : System reset is completed.
13:02:03 INFO  : 'after 3000' command is executed.
13:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:02:04 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit"
13:02:04 INFO  : Context for 'APU' is selected.
13:02:04 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa'.
13:02:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:04 INFO  : Context for 'APU' is selected.
13:02:04 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:02:04 INFO  : 'ps7_init' command is executed.
13:02:04 INFO  : 'ps7_post_config' command is executed.
13:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:05 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/hw/BCP_accelerator_V2_14.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:44 INFO  : Disconnected from the channel tcfchan#3.
13:52:38 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
13:52:38 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:52:59 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:53:00 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_14.bit' stored in project is removed.
13:53:00 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
13:53:00 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:53:03 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
13:53:46 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
13:53:46 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:53:50 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:01 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:54:01 INFO  : 'jtag frequency' command is executed.
13:54:01 INFO  : Context for 'APU' is selected.
13:54:01 INFO  : System reset is completed.
13:54:04 INFO  : 'after 3000' command is executed.
13:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:54:05 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
13:54:05 INFO  : Context for 'APU' is selected.
13:54:05 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
13:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:05 INFO  : Context for 'APU' is selected.
13:54:05 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:54:06 INFO  : 'ps7_init' command is executed.
13:54:06 INFO  : 'ps7_post_config' command is executed.
13:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:07 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:28 INFO  : Disconnected from the channel tcfchan#5.
13:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:28 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:55:28 INFO  : 'jtag frequency' command is executed.
13:55:28 INFO  : Context for 'APU' is selected.
13:55:28 INFO  : System reset is completed.
13:55:31 INFO  : 'after 3000' command is executed.
13:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:55:32 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
13:55:32 INFO  : Context for 'APU' is selected.
13:55:32 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
13:55:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:32 INFO  : Context for 'APU' is selected.
13:55:32 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:55:32 INFO  : 'ps7_init' command is executed.
13:55:32 INFO  : 'ps7_post_config' command is executed.
13:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:33 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:40 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:55:54 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:55:58 INFO  : Disconnected from the channel tcfchan#6.
13:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:59 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:55:59 INFO  : 'jtag frequency' command is executed.
13:55:59 INFO  : Context for 'APU' is selected.
13:55:59 INFO  : System reset is completed.
13:56:02 INFO  : 'after 3000' command is executed.
13:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:56:03 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
13:56:03 INFO  : Context for 'APU' is selected.
13:56:03 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
13:56:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:03 INFO  : Context for 'APU' is selected.
13:56:03 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:56:03 INFO  : 'ps7_init' command is executed.
13:56:03 INFO  : 'ps7_post_config' command is executed.
13:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:04 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:33 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
13:56:38 INFO  : Disconnected from the channel tcfchan#7.
13:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:38 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:56:38 INFO  : 'jtag frequency' command is executed.
13:56:38 INFO  : Context for 'APU' is selected.
13:56:38 INFO  : System reset is completed.
13:56:41 INFO  : 'after 3000' command is executed.
13:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:56:42 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
13:56:42 INFO  : Context for 'APU' is selected.
13:56:42 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
13:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:42 INFO  : Context for 'APU' is selected.
13:56:42 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
13:56:42 INFO  : 'ps7_init' command is executed.
13:56:42 INFO  : 'ps7_post_config' command is executed.
13:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:43 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:02 INFO  : Disconnected from the channel tcfchan#8.
14:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:02 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:01:02 INFO  : 'jtag frequency' command is executed.
14:01:02 INFO  : Context for 'APU' is selected.
14:01:02 INFO  : System reset is completed.
14:01:05 INFO  : 'after 3000' command is executed.
14:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:01:06 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
14:01:06 INFO  : Context for 'APU' is selected.
14:01:06 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
14:01:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:06 INFO  : Context for 'APU' is selected.
14:01:06 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:01:06 INFO  : 'ps7_init' command is executed.
14:01:06 INFO  : 'ps7_post_config' command is executed.
14:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:07 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:25 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:07:30 INFO  : Disconnected from the channel tcfchan#9.
14:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:30 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:07:30 INFO  : 'jtag frequency' command is executed.
14:07:30 INFO  : Context for 'APU' is selected.
14:07:30 INFO  : System reset is completed.
14:07:33 INFO  : 'after 3000' command is executed.
14:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:07:35 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
14:07:35 INFO  : Context for 'APU' is selected.
14:07:35 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
14:07:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:35 INFO  : Context for 'APU' is selected.
14:07:35 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:07:35 INFO  : 'ps7_init' command is executed.
14:07:35 INFO  : 'ps7_post_config' command is executed.
14:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:36 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:26 INFO  : Disconnected from the channel tcfchan#10.
14:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:26 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:27:26 INFO  : 'jtag frequency' command is executed.
14:27:26 INFO  : Context for 'APU' is selected.
14:27:26 INFO  : System reset is completed.
14:27:29 INFO  : 'after 3000' command is executed.
14:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:27:31 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
14:27:31 INFO  : Context for 'APU' is selected.
14:27:31 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
14:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:31 INFO  : Context for 'APU' is selected.
14:27:31 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:27:31 INFO  : 'ps7_init' command is executed.
14:27:31 INFO  : 'ps7_post_config' command is executed.
14:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:32 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:18 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:32:26 INFO  : Disconnected from the channel tcfchan#11.
14:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:26 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:32:26 INFO  : 'jtag frequency' command is executed.
14:32:26 INFO  : Context for 'APU' is selected.
14:32:26 INFO  : System reset is completed.
14:32:29 INFO  : 'after 3000' command is executed.
14:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:32:30 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
14:32:30 INFO  : Context for 'APU' is selected.
14:32:30 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
14:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:30 INFO  : Context for 'APU' is selected.
14:32:30 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:32:30 INFO  : 'ps7_init' command is executed.
14:32:30 INFO  : 'ps7_post_config' command is executed.
14:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:31 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:47 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:05 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:46:05 INFO  : 'jtag frequency' command is executed.
14:46:05 INFO  : Context for 'APU' is selected.
14:46:05 INFO  : System reset is completed.
14:46:08 INFO  : 'after 3000' command is executed.
14:46:08 INFO  : Disconnected from the channel tcfchan#12.
14:46:08 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:46:08 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:13 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:46:13 INFO  : 'jtag frequency' command is executed.
14:46:13 INFO  : Context for 'APU' is selected.
14:46:13 INFO  : System reset is completed.
14:46:16 INFO  : 'after 3000' command is executed.
14:46:18 ERROR : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
14:46:18 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
14:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:46:18 ERROR : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' is cancelled.
14:46:44 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
14:46:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
14:46:45 INFO  : XSCT server has started successfully.
14:46:45 INFO  : plnx-install-location is set to ''
14:46:45 INFO  : Successfully done setting XSCT server connection channel  
14:46:45 INFO  : Successfully done setting workspace for the tool. 
14:46:46 INFO  : Successfully done query RDI_DATADIR 
14:46:46 INFO  : Registering command handlers for Vitis TCF services
14:46:46 INFO  : Platform repository initialization has completed.
14:46:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:53 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:46:53 INFO  : 'jtag frequency' command is executed.
14:46:53 INFO  : Context for 'APU' is selected.
14:46:53 INFO  : System reset is completed.
14:46:56 INFO  : 'after 3000' command is executed.
14:46:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:46:57 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
14:46:57 INFO  : Context for 'APU' is selected.
14:46:57 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
14:46:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:57 INFO  : Context for 'APU' is selected.
14:46:57 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:46:57 INFO  : 'ps7_init' command is executed.
14:46:57 INFO  : 'ps7_post_config' command is executed.
14:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:58 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:19 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
14:54:19 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:54:29 INFO  : Disconnected from the channel tcfchan#1.
14:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:29 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:54:29 INFO  : 'jtag frequency' command is executed.
14:54:29 INFO  : Context for 'APU' is selected.
14:54:29 INFO  : System reset is completed.
14:54:32 INFO  : 'after 3000' command is executed.
14:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:54:33 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
14:54:34 INFO  : Context for 'APU' is selected.
14:54:35 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
14:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:35 INFO  : Context for 'APU' is selected.
14:54:35 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:54:35 INFO  : 'ps7_init' command is executed.
14:54:35 INFO  : 'ps7_post_config' command is executed.
14:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:36 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:49 INFO  : Disconnected from the channel tcfchan#2.
14:55:00 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:55:00 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit' stored in project is removed.
14:55:00 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
14:55:00 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:55:03 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
14:55:22 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
14:55:22 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:55:26 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
14:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:34 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
14:55:34 INFO  : 'jtag frequency' command is executed.
14:55:34 INFO  : Context for 'APU' is selected.
14:55:34 INFO  : System reset is completed.
14:55:37 INFO  : 'after 3000' command is executed.
14:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
14:55:39 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_15.bit"
14:55:39 INFO  : Context for 'APU' is selected.
14:55:39 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/hw/BCP_accelerator_V2_15.xsa'.
14:55:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:39 INFO  : Context for 'APU' is selected.
14:55:39 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
14:55:39 INFO  : 'ps7_init' command is executed.
14:55:39 INFO  : 'ps7_post_config' command is executed.
14:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:40 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_15.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/hw/BCP_accelerator_V2_15.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:10 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
16:24:10 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:24:17 INFO  : Disconnected from the channel tcfchan#4.
16:24:39 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:24:40 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_15.bit' stored in project is removed.
16:24:40 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
16:24:40 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:24:43 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
16:24:51 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
16:24:51 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:24:55 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
16:25:20 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
16:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:26 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
16:25:26 INFO  : 'jtag frequency' command is executed.
16:25:26 INFO  : Context for 'APU' is selected.
16:25:26 INFO  : System reset is completed.
16:25:29 INFO  : 'after 3000' command is executed.
16:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
16:25:30 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_16.bit"
16:25:30 INFO  : Context for 'APU' is selected.
16:25:30 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/hw/BCP_accelerator_V2_16.xsa'.
16:25:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:30 INFO  : Context for 'APU' is selected.
16:25:30 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
16:25:30 INFO  : 'ps7_init' command is executed.
16:25:30 INFO  : 'ps7_post_config' command is executed.
16:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:31 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_16.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/hw/BCP_accelerator_V2_16.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:33 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
17:11:33 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:11:36 INFO  : Disconnected from the channel tcfchan#6.
17:11:51 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:11:52 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_16.bit' stored in project is removed.
17:11:52 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
17:11:52 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:11:54 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
17:12:21 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
17:12:21 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:12:25 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
17:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:46 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
17:12:46 INFO  : 'jtag frequency' command is executed.
17:12:46 INFO  : Context for 'APU' is selected.
17:12:46 INFO  : System reset is completed.
17:12:49 INFO  : 'after 3000' command is executed.
17:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
17:12:50 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
17:12:50 INFO  : Context for 'APU' is selected.
17:12:50 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
17:12:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:50 INFO  : Context for 'APU' is selected.
17:12:50 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
17:12:50 INFO  : 'ps7_init' command is executed.
17:12:50 INFO  : 'ps7_post_config' command is executed.
17:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:52 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:27 INFO  : Disconnected from the channel tcfchan#8.
17:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:27 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
17:14:27 INFO  : 'jtag frequency' command is executed.
17:14:27 INFO  : Context for 'APU' is selected.
17:14:27 INFO  : System reset is completed.
17:14:28 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
17:14:30 INFO  : 'after 3000' command is executed.
17:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
17:14:31 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
17:14:31 INFO  : Context for 'APU' is selected.
17:14:31 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
17:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:31 INFO  : Context for 'APU' is selected.
17:14:31 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
17:14:32 INFO  : 'ps7_init' command is executed.
17:14:32 INFO  : 'ps7_post_config' command is executed.
17:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:33 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:35 INFO  : Disconnected from the channel tcfchan#9.
17:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:36 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
17:14:36 INFO  : 'jtag frequency' command is executed.
17:14:36 INFO  : Context for 'APU' is selected.
17:14:36 INFO  : System reset is completed.
17:14:39 INFO  : 'after 3000' command is executed.
17:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
17:14:40 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
17:14:40 INFO  : Context for 'APU' is selected.
17:14:40 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
17:14:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:40 INFO  : Context for 'APU' is selected.
17:14:40 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
17:14:40 INFO  : 'ps7_init' command is executed.
17:14:40 INFO  : 'ps7_post_config' command is executed.
17:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:41 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:12 INFO  : Disconnected from the channel tcfchan#10.
17:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:12 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
17:16:12 INFO  : 'jtag frequency' command is executed.
17:16:12 INFO  : Context for 'APU' is selected.
17:16:12 INFO  : System reset is completed.
17:16:15 INFO  : 'after 3000' command is executed.
17:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
17:16:16 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
17:16:16 INFO  : Context for 'APU' is selected.
17:16:16 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
17:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:16 INFO  : Context for 'APU' is selected.
17:16:16 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
17:16:16 INFO  : 'ps7_init' command is executed.
17:16:16 INFO  : 'ps7_post_config' command is executed.
17:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:17 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:57 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
17:21:01 INFO  : Disconnected from the channel tcfchan#11.
17:21:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:01 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
17:21:01 INFO  : 'jtag frequency' command is executed.
17:21:01 INFO  : Context for 'APU' is selected.
17:21:01 INFO  : System reset is completed.
17:21:04 INFO  : 'after 3000' command is executed.
17:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
17:21:06 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
17:21:06 INFO  : Context for 'APU' is selected.
17:21:06 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
17:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:06 INFO  : Context for 'APU' is selected.
17:21:06 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
17:21:06 INFO  : 'ps7_init' command is executed.
17:21:06 INFO  : 'ps7_post_config' command is executed.
17:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:07 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:15 INFO  : Disconnected from the channel tcfchan#12.
17:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:16 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
17:29:16 INFO  : 'jtag frequency' command is executed.
17:29:16 INFO  : Context for 'APU' is selected.
17:29:16 INFO  : System reset is completed.
17:29:19 INFO  : 'after 3000' command is executed.
17:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
17:29:20 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
17:29:20 INFO  : Context for 'APU' is selected.
17:29:20 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
17:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:20 INFO  : Context for 'APU' is selected.
17:29:20 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
17:29:20 INFO  : 'ps7_init' command is executed.
17:29:20 INFO  : 'ps7_post_config' command is executed.
17:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:21 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:30 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
18:14:37 INFO  : Disconnected from the channel tcfchan#13.
18:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:43 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:14:43 INFO  : 'jtag frequency' command is executed.
18:14:43 INFO  : Context for 'APU' is selected.
18:14:44 INFO  : System reset is completed.
18:14:47 INFO  : 'after 3000' command is executed.
18:14:50 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
18:14:50 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
18:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:14:50 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
18:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:19 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:15:19 INFO  : 'jtag frequency' command is executed.
18:15:19 INFO  : Context for 'APU' is selected.
18:15:19 INFO  : System reset is completed.
18:15:22 INFO  : 'after 3000' command is executed.
18:15:25 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
18:15:25 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
18:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:15:25 ERROR : no targets found with "jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"". available targets:
  1* APU
     2  ARM Cortex-A9 MPCore #0 (Running)
  3  xc7z007s
18:15:41 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
18:15:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
18:15:43 INFO  : XSCT server has started successfully.
18:15:43 INFO  : Successfully done setting XSCT server connection channel  
18:15:43 INFO  : plnx-install-location is set to ''
18:15:43 INFO  : Successfully done setting workspace for the tool. 
18:15:43 INFO  : Successfully done query RDI_DATADIR 
18:15:44 INFO  : Platform repository initialization has completed.
18:15:44 INFO  : Registering command handlers for Vitis TCF services
18:15:47 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
18:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:52 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:15:52 INFO  : 'jtag frequency' command is executed.
18:15:52 INFO  : Context for 'APU' is selected.
18:15:52 INFO  : System reset is completed.
18:15:55 INFO  : 'after 3000' command is executed.
18:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:15:57 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
18:15:57 INFO  : Context for 'APU' is selected.
18:15:57 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
18:15:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:57 INFO  : Context for 'APU' is selected.
18:15:57 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:15:57 INFO  : 'ps7_init' command is executed.
18:15:57 INFO  : 'ps7_post_config' command is executed.
18:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:58 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:45 INFO  : Disconnected from the channel tcfchan#1.
18:16:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:45 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:16:45 INFO  : 'jtag frequency' command is executed.
18:16:45 INFO  : Context for 'APU' is selected.
18:16:45 INFO  : System reset is completed.
18:16:48 INFO  : 'after 3000' command is executed.
18:16:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:16:49 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
18:16:49 INFO  : Context for 'APU' is selected.
18:16:50 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
18:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:50 INFO  : Context for 'APU' is selected.
18:16:50 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:16:50 INFO  : 'ps7_init' command is executed.
18:16:50 INFO  : 'ps7_post_config' command is executed.
18:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:51 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:02 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
18:19:05 INFO  : Disconnected from the channel tcfchan#2.
18:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:06 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:19:06 INFO  : 'jtag frequency' command is executed.
18:19:06 INFO  : Context for 'APU' is selected.
18:19:06 INFO  : System reset is completed.
18:19:09 INFO  : 'after 3000' command is executed.
18:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:19:10 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
18:19:10 INFO  : Context for 'APU' is selected.
18:19:11 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
18:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:11 INFO  : Context for 'APU' is selected.
18:19:11 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:19:11 INFO  : 'ps7_init' command is executed.
18:19:11 INFO  : 'ps7_post_config' command is executed.
18:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:12 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:49 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:31:50 WARN  : Failed to update project references for project HW_accelerated_DPLL
18:31:50 WARN  : Failed to update project references for project HW_accelerated_DPLL_system
18:32:12 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
18:32:12 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:33:57 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:33:58 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit' stored in project is removed.
18:33:58 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
18:33:58 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:34:00 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
18:34:18 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
18:34:18 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:34:21 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
18:34:48 INFO  : Disconnected from the channel tcfchan#3.
18:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:48 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:34:48 INFO  : 'jtag frequency' command is executed.
18:34:48 INFO  : Context for 'APU' is selected.
18:34:48 INFO  : System reset is completed.
18:34:51 INFO  : 'after 3000' command is executed.
18:34:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:34:51 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit": no such file or directory
18:34:52 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit": no such file or directory
18:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:34:52 ERROR : couldn't open "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit": no such file or directory
18:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:05 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:35:05 INFO  : 'jtag frequency' command is executed.
18:35:05 INFO  : Context for 'APU' is selected.
18:35:05 INFO  : System reset is completed.
18:35:08 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
18:35:08 INFO  : 'after 3000' command is executed.
18:35:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:35:10 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
18:35:10 INFO  : Context for 'APU' is selected.
18:35:10 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
18:35:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:10 INFO  : Context for 'APU' is selected.
18:35:10 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:35:10 INFO  : 'ps7_init' command is executed.
18:35:10 INFO  : 'ps7_post_config' command is executed.
18:35:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:35:16 INFO  : Disconnected from the channel tcfchan#5.
18:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:17 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:35:17 INFO  : 'jtag frequency' command is executed.
18:35:17 INFO  : Context for 'APU' is selected.
18:35:17 INFO  : System reset is completed.
18:35:20 INFO  : 'after 3000' command is executed.
18:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:35:21 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
18:35:21 INFO  : Context for 'APU' is selected.
18:35:21 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
18:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:21 INFO  : Context for 'APU' is selected.
18:35:21 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:35:21 INFO  : 'ps7_init' command is executed.
18:35:21 INFO  : 'ps7_post_config' command is executed.
18:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:22 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:34 INFO  : Disconnected from the channel tcfchan#6.
18:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:34 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:35:34 INFO  : 'jtag frequency' command is executed.
18:35:34 INFO  : Context for 'APU' is selected.
18:35:35 INFO  : System reset is completed.
18:35:38 INFO  : 'after 3000' command is executed.
18:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:35:39 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
18:35:39 INFO  : Context for 'APU' is selected.
18:35:39 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
18:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:39 INFO  : Context for 'APU' is selected.
18:35:39 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:35:39 INFO  : 'ps7_init' command is executed.
18:35:39 INFO  : 'ps7_post_config' command is executed.
18:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:40 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:48 INFO  : Disconnected from the channel tcfchan#7.
18:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:53 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:35:53 INFO  : 'jtag frequency' command is executed.
18:35:53 INFO  : Context for 'APU' is selected.
18:35:53 INFO  : System reset is completed.
18:35:56 INFO  : 'after 3000' command is executed.
18:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:35:57 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
18:35:57 INFO  : Context for 'APU' is selected.
18:35:57 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
18:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:57 INFO  : Context for 'APU' is selected.
18:35:57 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:35:57 INFO  : 'ps7_init' command is executed.
18:35:57 INFO  : 'ps7_post_config' command is executed.
18:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:58 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:25 INFO  : Disconnected from the channel tcfchan#8.
18:36:32 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
18:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:44 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:36:44 INFO  : 'jtag frequency' command is executed.
18:36:44 INFO  : Context for 'APU' is selected.
18:36:44 INFO  : System reset is completed.
18:36:47 INFO  : 'after 3000' command is executed.
18:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:36:48 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
18:36:48 INFO  : Context for 'APU' is selected.
18:36:48 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
18:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:48 INFO  : Context for 'APU' is selected.
18:36:48 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:36:49 INFO  : 'ps7_init' command is executed.
18:36:49 INFO  : 'ps7_post_config' command is executed.
18:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:50 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:01 INFO  : Disconnected from the channel tcfchan#9.
18:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:01 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:37:01 INFO  : 'jtag frequency' command is executed.
18:37:01 INFO  : Context for 'APU' is selected.
18:37:01 INFO  : System reset is completed.
18:37:04 INFO  : 'after 3000' command is executed.
18:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:37:05 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
18:37:06 INFO  : Context for 'APU' is selected.
18:37:06 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
18:37:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:06 INFO  : Context for 'APU' is selected.
18:37:06 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:37:06 INFO  : 'ps7_init' command is executed.
18:37:06 INFO  : 'ps7_post_config' command is executed.
18:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:06 ERROR : 'dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is cancelled.
18:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
----------------End of Script----------------

18:37:24 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
18:37:24 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
18:37:25 INFO  : XSCT server has started successfully.
18:37:25 INFO  : Successfully done setting XSCT server connection channel  
18:37:25 INFO  : plnx-install-location is set to ''
18:37:25 INFO  : Successfully done setting workspace for the tool. 
18:37:26 INFO  : Successfully done query RDI_DATADIR 
18:37:26 INFO  : Registering command handlers for Vitis TCF services
18:37:26 INFO  : Platform repository initialization has completed.
18:37:57 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
18:38:07 INFO  : No changes in MSS file content so sources will not be generated.
18:38:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:21 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:38:21 INFO  : 'jtag frequency' command is executed.
18:38:21 INFO  : Context for 'APU' is selected.
18:38:21 INFO  : System reset is completed.
18:38:24 INFO  : 'after 3000' command is executed.
18:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:38:25 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
18:38:25 INFO  : Context for 'APU' is selected.
18:38:25 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
18:38:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:25 INFO  : Context for 'APU' is selected.
18:38:25 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:38:25 INFO  : 'ps7_init' command is executed.
18:38:25 INFO  : 'ps7_post_config' command is executed.
18:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:26 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:13 INFO  : Disconnected from the channel tcfchan#1.
18:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:13 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
18:42:13 INFO  : 'jtag frequency' command is executed.
18:42:13 INFO  : Context for 'APU' is selected.
18:42:13 INFO  : System reset is completed.
18:42:16 INFO  : 'after 3000' command is executed.
18:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
18:42:17 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit"
18:42:17 INFO  : Context for 'APU' is selected.
18:42:18 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa'.
18:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:18 INFO  : Context for 'APU' is selected.
18:42:18 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
18:42:18 INFO  : 'ps7_init' command is executed.
18:42:18 INFO  : 'ps7_post_config' command is executed.
18:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:19 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/hw/LED_TEST.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:20 INFO  : Disconnected from the channel tcfchan#2.
21:53:23 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
21:53:24 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
21:53:26 INFO  : Registering command handlers for Vitis TCF services
21:53:26 INFO  : XSCT server has started successfully.
21:53:26 INFO  : Platform repository initialization has completed.
21:53:26 INFO  : Successfully done setting XSCT server connection channel  
21:53:26 INFO  : plnx-install-location is set to ''
21:53:26 INFO  : Successfully done query RDI_DATADIR 
21:53:26 INFO  : Successfully done setting workspace for the tool. 
21:53:53 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
21:53:53 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:54:11 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:54:12 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/LED_TEST.bit' stored in project is removed.
21:54:12 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
21:54:12 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:54:15 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
21:54:21 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
21:54:21 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_18|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/BCP_accelerator_V2_18.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:54:24 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
21:54:30 INFO  : Build configuration of 'Accelerated_BCP_Integration_system' is updated to 'Release'
21:54:30 INFO  : Build configuration of system project is automatically updated to 'Release'.
21:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:30 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
21:54:30 INFO  : 'jtag frequency' command is executed.
21:54:30 INFO  : Context for 'APU' is selected.
21:54:30 INFO  : System reset is completed.
21:54:33 INFO  : 'after 3000' command is executed.
21:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
21:54:35 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_18.bit"
21:54:35 INFO  : Context for 'APU' is selected.
21:54:35 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/hw/BCP_accelerator_V2_18.xsa'.
21:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:35 INFO  : Context for 'APU' is selected.
21:54:35 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
21:54:35 INFO  : 'ps7_init' command is executed.
21:54:35 INFO  : 'ps7_post_config' command is executed.
21:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:36 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_18.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/hw/BCP_accelerator_V2_18.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:04 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
22:07:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
22:07:05 INFO  : XSCT server has started successfully.
22:07:05 INFO  : Successfully done setting XSCT server connection channel  
22:07:05 INFO  : plnx-install-location is set to ''
22:07:05 INFO  : Successfully done setting workspace for the tool. 
22:07:06 INFO  : Successfully done query RDI_DATADIR 
22:07:06 INFO  : Registering command handlers for Vitis TCF services
22:07:06 INFO  : Platform repository initialization has completed.
22:07:16 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:07:17 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_18.bit' stored in project is removed.
22:07:17 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
22:07:17 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:07:20 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
22:07:24 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:07:24 WARN  : Failed to update project references for project HW_accelerated_DPLL
22:07:24 WARN  : Failed to update project references for project HW_accelerated_DPLL_system
22:07:42 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:07:42 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:08:04 INFO  : Build configuration of 'Accelerated_BCP_Integration_system' is updated to 'Debug'
22:08:04 INFO  : Build configuration of system project is automatically updated to 'Debug'.
22:08:07 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:08:07 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_18|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/BCP_accelerator_V2_18.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:08:10 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
22:08:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:29 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
22:08:29 INFO  : 'jtag frequency' command is executed.
22:08:29 INFO  : Context for 'APU' is selected.
22:08:29 INFO  : System reset is completed.
22:08:32 INFO  : 'after 3000' command is executed.
22:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
22:08:33 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit"
22:08:33 INFO  : Context for 'APU' is selected.
22:08:33 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa'.
22:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:33 INFO  : Context for 'APU' is selected.
22:08:33 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
22:08:33 INFO  : 'ps7_init' command is executed.
22:08:33 INFO  : 'ps7_post_config' command is executed.
22:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:34 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/hw/BCP_accelerator_V2_17.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:36 INFO  : Disconnected from the channel tcfchan#2.
22:22:56 ERROR : An unexpected exception occurred in the module 'platform project logging'
22:22:56 WARN  : Failed to update project references for project HW_accelerated_DPLL
22:22:56 WARN  : Failed to update project references for project HW_accelerated_DPLL_system
22:23:16 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:23:16 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:23:41 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:23:42 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_17.bit' stored in project is removed.
22:23:42 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
22:23:42 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:23:45 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
22:23:52 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:23:52 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_18|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/BCP_accelerator_V2_18.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:23:55 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
22:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:03 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
22:24:03 INFO  : 'jtag frequency' command is executed.
22:24:03 INFO  : Context for 'APU' is selected.
22:24:03 INFO  : System reset is completed.
22:24:06 INFO  : 'after 3000' command is executed.
22:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
22:24:07 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_18.bit"
22:24:07 INFO  : Context for 'APU' is selected.
22:24:07 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/hw/BCP_accelerator_V2_18.xsa'.
22:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:07 INFO  : Context for 'APU' is selected.
22:24:07 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
22:24:07 INFO  : 'ps7_init' command is executed.
22:24:07 INFO  : 'ps7_post_config' command is executed.
22:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:09 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_18.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/hw/BCP_accelerator_V2_18.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:13 INFO  : Disconnected from the channel tcfchan#4.
22:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:13 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
22:25:13 INFO  : 'jtag frequency' command is executed.
22:25:13 INFO  : Context for 'APU' is selected.
22:25:13 INFO  : System reset is completed.
22:25:16 INFO  : 'after 3000' command is executed.
22:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
22:25:17 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_18.bit"
22:25:17 INFO  : Context for 'APU' is selected.
22:25:17 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/hw/BCP_accelerator_V2_18.xsa'.
22:25:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:17 INFO  : Context for 'APU' is selected.
22:25:17 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
22:25:17 INFO  : 'ps7_init' command is executed.
22:25:17 INFO  : 'ps7_post_config' command is executed.
22:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:18 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_18.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/hw/BCP_accelerator_V2_18.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:56 INFO  : Disconnected from the channel tcfchan#5.
22:33:18 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_19;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:33:18 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_18|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/BCP_accelerator_V2_18.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:33:36 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:33:37 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_18.bit' stored in project is removed.
22:33:37 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
22:33:37 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:33:40 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
22:33:46 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_19;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:33:46 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_18|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/BCP_accelerator_V2_18.xpfm;BCP_accelerator_V2_19|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_19/export/BCP_accelerator_V2_19/BCP_accelerator_V2_19.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:33:50 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
22:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:56 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
22:33:56 INFO  : 'jtag frequency' command is executed.
22:33:56 INFO  : Context for 'APU' is selected.
22:33:56 INFO  : System reset is completed.
22:33:59 INFO  : 'after 3000' command is executed.
22:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
22:34:00 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_19.bit"
22:34:00 INFO  : Context for 'APU' is selected.
22:34:01 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_19/export/BCP_accelerator_V2_19/hw/BCP_accelerator_V2_19.xsa'.
22:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:01 INFO  : Context for 'APU' is selected.
22:34:01 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
22:34:01 INFO  : 'ps7_init' command is executed.
22:34:01 INFO  : 'ps7_post_config' command is executed.
22:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:02 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_19.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_19/export/BCP_accelerator_V2_19/hw/BCP_accelerator_V2_19.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:21 INFO  : Disconnected from the channel tcfchan#7.
22:44:15 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_19;BCP_accelerator_V2_20;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:44:15 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_18|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/BCP_accelerator_V2_18.xpfm;BCP_accelerator_V2_19|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_19/export/BCP_accelerator_V2_19/BCP_accelerator_V2_19.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:44:33 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:44:34 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_19.bit' stored in project is removed.
22:44:34 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
22:44:34 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:44:36 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
22:44:43 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_19;BCP_accelerator_V2_20;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:44:43 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_18|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/BCP_accelerator_V2_18.xpfm;BCP_accelerator_V2_19|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_19/export/BCP_accelerator_V2_19/BCP_accelerator_V2_19.xpfm;BCP_accelerator_V2_20|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_20/export/BCP_accelerator_V2_20/BCP_accelerator_V2_20.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:44:47 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
22:44:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:53 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
22:44:53 INFO  : 'jtag frequency' command is executed.
22:44:53 INFO  : Context for 'APU' is selected.
22:44:53 INFO  : System reset is completed.
22:44:56 INFO  : 'after 3000' command is executed.
22:44:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
22:44:57 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_20.bit"
22:44:57 INFO  : Context for 'APU' is selected.
22:44:57 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_20/export/BCP_accelerator_V2_20/hw/BCP_accelerator_V2_20.xsa'.
22:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:57 INFO  : Context for 'APU' is selected.
22:44:57 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
22:44:57 INFO  : 'ps7_init' command is executed.
22:44:57 INFO  : 'ps7_post_config' command is executed.
22:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:58 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_20.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_20/export/BCP_accelerator_V2_20/hw/BCP_accelerator_V2_20.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:42 INFO  : Disconnected from the channel tcfchan#9.
22:48:51 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:48:51 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_20.bit' stored in project is removed.
22:48:51 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
22:48:51 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:48:54 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
22:49:00 WARN  : Failed to update project references for project HW_accelerated_DPLL
22:49:00 WARN  : Failed to update project references for project HW_accelerated_DPLL_system
22:53:15 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_19;BCP_accelerator_V2_20;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:53:15 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_18|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/BCP_accelerator_V2_18.xpfm;BCP_accelerator_V2_19|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_19/export/BCP_accelerator_V2_19/BCP_accelerator_V2_19.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:53:38 INFO  : The hardware specification used by project 'Accelerated_BCP_Integration' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:53:38 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_19.bit' stored in project is removed.
22:53:39 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream' in project 'Accelerated_BCP_Integration'.
22:53:39 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:53:42 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit' in project 'Accelerated_BCP_Integration'.
22:53:49 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_10;BCP_accelerator_V2_11;BCP_accelerator_V2_12;BCP_accelerator_V2_13;BCP_accelerator_V2_14;BCP_accelerator_V2_15;BCP_accelerator_V2_16;BCP_accelerator_V2_17;BCP_accelerator_V2_18;BCP_accelerator_V2_19;BCP_accelerator_V2_20;BCP_accelerator_V2_4;BCP_accelerator_V2_5;BCP_accelerator_V2_6;BCP_accelerator_V2_7;BCP_accelerator_V2_8;BCP_accelerator_V2_9;led_test
22:53:49 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_10|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_10/export/BCP_accelerator_V2_10/BCP_accelerator_V2_10.xpfm;BCP_accelerator_V2_11|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_11/export/BCP_accelerator_V2_11/BCP_accelerator_V2_11.xpfm;BCP_accelerator_V2_12|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_12/export/BCP_accelerator_V2_12/BCP_accelerator_V2_12.xpfm;BCP_accelerator_V2_13|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_13/export/BCP_accelerator_V2_13/BCP_accelerator_V2_13.xpfm;BCP_accelerator_V2_14|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_14/export/BCP_accelerator_V2_14/BCP_accelerator_V2_14.xpfm;BCP_accelerator_V2_15|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_15/export/BCP_accelerator_V2_15/BCP_accelerator_V2_15.xpfm;BCP_accelerator_V2_16|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_16/export/BCP_accelerator_V2_16/BCP_accelerator_V2_16.xpfm;BCP_accelerator_V2_17|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_17/export/BCP_accelerator_V2_17/BCP_accelerator_V2_17.xpfm;BCP_accelerator_V2_18|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_18/export/BCP_accelerator_V2_18/BCP_accelerator_V2_18.xpfm;BCP_accelerator_V2_19|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_19/export/BCP_accelerator_V2_19/BCP_accelerator_V2_19.xpfm;BCP_accelerator_V2_20|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_20/export/BCP_accelerator_V2_20/BCP_accelerator_V2_20.xpfm;BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;BCP_accelerator_V2_6|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_6/export/BCP_accelerator_V2_6/BCP_accelerator_V2_6.xpfm;BCP_accelerator_V2_7|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_7/export/BCP_accelerator_V2_7/BCP_accelerator_V2_7.xpfm;BCP_accelerator_V2_8|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_8/export/BCP_accelerator_V2_8/BCP_accelerator_V2_8.xpfm;BCP_accelerator_V2_9|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_9/export/BCP_accelerator_V2_9/BCP_accelerator_V2_9.xpfm;led_test|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/led_test/export/led_test/led_test.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:53:52 INFO  : Checking for BSP changes to sync application flags for project 'Accelerated_BCP_Integration'...
22:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:58 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
22:53:58 INFO  : 'jtag frequency' command is executed.
22:53:58 INFO  : Context for 'APU' is selected.
22:53:59 INFO  : System reset is completed.
22:54:02 INFO  : 'after 3000' command is executed.
22:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
22:54:03 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_20.bit"
22:54:03 INFO  : Context for 'APU' is selected.
22:54:03 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_20/export/BCP_accelerator_V2_20/hw/BCP_accelerator_V2_20.xsa'.
22:54:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:03 INFO  : Context for 'APU' is selected.
22:54:03 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl' is done.
22:54:03 INFO  : 'ps7_init' command is executed.
22:54:03 INFO  : 'ps7_post_config' command is executed.
22:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:04 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/bitstream/BCP_accelerator_V2_20.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_20/export/BCP_accelerator_V2_20/hw/BCP_accelerator_V2_20.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf
configparams force-mem-access 0
----------------End of Script----------------

