{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693373525846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693373525846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 23:32:05 2023 " "Processing started: Tue Aug 29 23:32:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693373525846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373525846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle_p2 -c single_cycle_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_p2 -c single_cycle_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373525846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693373526890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693373526890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../src/UART_Full_Duplex/UART_TX.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../src/UART_Full_Duplex/UART_RX.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/txshift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/txshift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 TXshift_register " "Found entity 1: TXshift_register" {  } { { "../src/UART_Full_Duplex/TXshift_register.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/TXshift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../src/UART_Full_Duplex/shift_register.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/rxshift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/rxshift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXshift_register " "Found entity 1: RXshift_register" {  } { { "../src/UART_Full_Duplex/RXshift_register.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/RXshift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/fsm_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/fsm_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_tx " "Found entity 1: FSM_UART_tx" {  } { { "../src/UART_Full_Duplex/FSM_UART_tx.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_rx " "Found entity 1: FSM_UART_rx" {  } { { "../src/UART_Full_Duplex/FSM_UART_rx.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "../src/UART_Full_Duplex/FF_D_enable.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FF_D_enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/ff_d_2enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/ff_d_2enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_2enable " "Found entity 1: FF_D_2enable" {  } { { "../src/UART_Full_Duplex/FF_D_2enable.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FF_D_2enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/UART_Full_Duplex/Counter_Param.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/Counter_Param.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart_full_duplex/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/UART_Full_Duplex/Bit_Rate_Pulse.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../src/UART.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/memcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/memcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemController " "Found entity 1: MemController" {  } { { "../src/MemController.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/MemController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_cycle_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_cycle_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_p2 " "Found entity 1: single_cycle_p2" {  } { { "../src/single_cycle_p2.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_adder PC_adder core_risc_v.v(16) " "Verilog HDL Declaration information at core_risc_v.v(16): object \"pc_adder\" differs only in case from object \"PC_adder\" in the same scope" {  } { { "../src/core_risc_v.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693373537660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_add_imm PC_add_imm core_risc_v.v(16) " "Verilog HDL Declaration information at core_risc_v.v(16): object \"pc_add_imm\" differs only in case from object \"PC_add_imm\" in the same scope" {  } { { "../src/core_risc_v.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693373537660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/core_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/core_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_risc_v " "Found entity 1: core_risc_v" {  } { { "../src/core_risc_v.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU/ALU.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/ALU/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_rom/single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_rom/single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_ram/single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_ram/single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "../src/Single_port_RAM/single_port_ram.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/single_port_ram.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_ram/gpio_in_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_ram/gpio_in_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_in_out " "Found entity 1: GPIO_in_out" {  } { { "../src/Single_port_RAM/GPIO_in_out.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/GPIO_in_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/signextend/imm.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/signextend/imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm " "Found entity 1: imm" {  } { { "../src/SignExtend/imm.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/SignExtend/imm.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/writecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/writecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteControl " "Found entity 1: WriteControl" {  } { { "../src/RegisterFile/WriteControl.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/WriteControl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "../src/RegisterFile/Registers.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../src/RegisterFile/RegisterFile.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/RegisterFile/Register.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/mux32input.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/registerfile/mux32input.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32input " "Found entity 1: MUX32input" {  } { { "../src/RegisterFile/MUX32input.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/MUX32input.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxs/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxs/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "../src/Muxs/Mux_4to1.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Muxs/Mux_4to1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxs/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxs/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "../src/Muxs/Mux_2to1.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Muxs/Mux_2to1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUcontrol ALUControl Control_unit_riscv.v(19) " "Verilog HDL Declaration information at Control_unit_riscv.v(19): object \"ALUcontrol\" differs only in case from object \"ALUControl\" in the same scope" {  } { { "../src/FSM/Control_unit_riscv.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693373537734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/control_unit_riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/control_unit_riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit_riscv " "Found entity 1: Control_unit_riscv" {  } { { "../src/FSM/Control_unit_riscv.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../src/FSM/Control_Unit.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_Unit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/fsm/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "../src/FSM/ALU_decoder.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/ALU_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/alu/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/alu/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/ALU/adder.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/ALU/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_rom/memory_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/single_port_rom/memory_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ROM " "Found entity 1: memory_ROM" {  } { { "../src/Single_port_ROM/memory_ROM.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/memory_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxninput.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/muxninput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXNInput " "Found entity 1: MUXNInput" {  } { { "../src/MUXNInput.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/MUXNInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/riscv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/riscv_single_cycle/src/riscv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_tb " "Found entity 1: RISCV_tb" {  } { { "../src/RISCV_tb.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RISCV_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll40mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll40mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll40MHz " "Found entity 1: pll40MHz" {  } { { "pll40MHz.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll40mhz/pll40mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll40mhz/pll40mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll40MHz_0002 " "Found entity 1: pll40MHz_0002" {  } { { "pll40MHz/pll40MHz_0002.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/pll40MHz/pll40MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373537748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373537748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_p2 " "Elaborating entity \"single_cycle_p2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693373537807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_risc_v core_risc_v:core " "Elaborating entity \"core_risc_v\" for hierarchy \"core_risc_v:core\"" {  } { { "../src/single_cycle_p2.v" "core" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register core_risc_v:core\|Register:PCReg " "Elaborating entity \"Register\" for hierarchy \"core_risc_v:core\|Register:PCReg\"" {  } { { "../src/core_risc_v.v" "PCReg" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder core_risc_v:core\|adder:PC_adder " "Elaborating entity \"adder\" for hierarchy \"core_risc_v:core\|adder:PC_adder\"" {  } { { "../src/core_risc_v.v" "PC_adder" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 core_risc_v:core\|Mux_2to1:pc_src " "Elaborating entity \"Mux_2to1\" for hierarchy \"core_risc_v:core\|Mux_2to1:pc_src\"" {  } { { "../src/core_risc_v.v" "pc_src" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ROM core_risc_v:core\|memory_ROM:ROM " "Elaborating entity \"memory_ROM\" for hierarchy \"core_risc_v:core\|memory_ROM:ROM\"" {  } { { "../src/core_risc_v.v" "ROM" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom core_risc_v:core\|memory_ROM:ROM\|single_port_rom:ROM_32bitD_programMemory " "Elaborating entity \"single_port_rom\" for hierarchy \"core_risc_v:core\|memory_ROM:ROM\|single_port_rom:ROM_32bitD_programMemory\"" {  } { { "../src/Single_port_ROM/memory_ROM.v" "ROM_32bitD_programMemory" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/memory_ROM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537849 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 63 single_port_rom.v(15) " "Verilog HDL warning at single_port_rom.v(15): number of words (12) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693373537850 "|single_cycle_p2|core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(8) " "Net \"rom.data_a\" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693373537856 "|single_cycle_p2|core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(8) " "Net \"rom.waddr_a\" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693373537856 "|single_cycle_p2|core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(8) " "Net \"rom.we_a\" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693373537856 "|single_cycle_p2|core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 core_risc_v:core\|Mux_4to1:data_pc_rd " "Elaborating entity \"Mux_4to1\" for hierarchy \"core_risc_v:core\|Mux_4to1:data_pc_rd\"" {  } { { "../src/core_risc_v.v" "data_pc_rd" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile core_risc_v:core\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\"" {  } { { "../src/core_risc_v.v" "RegFile" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteControl core_risc_v:core\|RegisterFile:RegFile\|WriteControl:WC_32_regs " "Elaborating entity \"WriteControl\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\|WriteControl:WC_32_regs\"" {  } { { "../src/RegisterFile/RegisterFile.v" "WC_32_regs" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers core_risc_v:core\|RegisterFile:RegFile\|Registers:Regs " "Elaborating entity \"Registers\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\|Registers:Regs\"" {  } { { "../src/RegisterFile/RegisterFile.v" "Regs" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register core_risc_v:core\|RegisterFile:RegFile\|Registers:Regs\|Register:R0_1\[0\].R " "Elaborating entity \"Register\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\|Registers:Regs\|Register:R0_1\[0\].R\"" {  } { { "../src/RegisterFile/Registers.v" "R0_1\[0\].R" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Registers.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32input core_risc_v:core\|RegisterFile:RegFile\|MUX32input:rd1Out " "Elaborating entity \"MUX32input\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\|MUX32input:rd1Out\"" {  } { { "../src/RegisterFile/RegisterFile.v" "rd1Out" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/RegisterFile.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm core_risc_v:core\|imm:GenImm " "Elaborating entity \"imm\" for hierarchy \"core_risc_v:core\|imm:GenImm\"" {  } { { "../src/core_risc_v.v" "GenImm" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU core_risc_v:core\|ALU:ALU_Block " "Elaborating entity \"ALU\" for hierarchy \"core_risc_v:core\|ALU:ALU_Block\"" {  } { { "../src/core_risc_v.v" "ALU_Block" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit_riscv core_risc_v:core\|Control_unit_riscv:cu_riscV " "Elaborating entity \"Control_unit_riscv\" for hierarchy \"core_risc_v:core\|Control_unit_riscv:cu_riscV\"" {  } { { "../src/core_risc_v.v" "cu_riscV" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/core_risc_v.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder core_risc_v:core\|Control_unit_riscv:cu_riscV\|ALU_decoder:ALUControl " "Elaborating entity \"ALU_decoder\" for hierarchy \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|ALU_decoder:ALUControl\"" {  } { { "../src/FSM/Control_unit_riscv.v" "ALUControl" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control core_risc_v:core\|Control_unit_riscv:cu_riscV\|Control:ControlModule " "Elaborating entity \"Control\" for hierarchy \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|Control:ControlModule\"" {  } { { "../src/FSM/Control_unit_riscv.v" "ControlModule" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/FSM/Control_unit_riscv.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemController MemController:MemCtrl " "Elaborating entity \"MemController\" for hierarchy \"MemController:MemCtrl\"" {  } { { "../src/single_cycle_p2.v" "MemCtrl" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXNInput MUXNInput:DataMUX " "Elaborating entity \"MUXNInput\" for hierarchy \"MUXNInput:DataMUX\"" {  } { { "../src/single_cycle_p2.v" "DataMUX" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart0 " "Elaborating entity \"UART\" for hierarchy \"UART:uart0\"" {  } { { "../src/single_cycle_p2.v" "uart0" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:uart0\|UART_TX:TX " "Elaborating entity \"UART_TX\" for hierarchy \"UART:uart0\|UART_TX:TX\"" {  } { { "../src/UART.v" "TX" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART:uart0\|UART_TX:TX\|Bit_Rate_Pulse:BR_pulse_tx " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART:uart0\|UART_TX:TX\|Bit_Rate_Pulse:BR_pulse_tx\"" {  } { { "../src/UART_Full_Duplex/UART_TX.v" "BR_pulse_tx" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373537999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_tx UART:uart0\|UART_TX:TX\|FSM_UART_tx:FSM_tx " "Elaborating entity \"FSM_UART_tx\" for hierarchy \"UART:uart0\|UART_TX:TX\|FSM_UART_tx:FSM_tx\"" {  } { { "../src/UART_Full_Duplex/UART_TX.v" "FSM_tx" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART:uart0\|UART_TX:TX\|Counter_Param:Counter_bits_tx " "Elaborating entity \"Counter_Param\" for hierarchy \"UART:uart0\|UART_TX:TX\|Counter_Param:Counter_bits_tx\"" {  } { { "../src/UART_Full_Duplex/UART_TX.v" "Counter_bits_tx" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXshift_register UART:uart0\|UART_TX:TX\|TXshift_register:SR " "Elaborating entity \"TXshift_register\" for hierarchy \"UART:uart0\|UART_TX:TX\|TXshift_register:SR\"" {  } { { "../src/UART_Full_Duplex/UART_TX.v" "SR" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_TX.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_2enable UART:uart0\|UART_TX:TX\|TXshift_register:SR\|FF_D_2enable:FF_\[0\].FF " "Elaborating entity \"FF_D_2enable\" for hierarchy \"UART:uart0\|UART_TX:TX\|TXshift_register:SR\|FF_D_2enable:FF_\[0\].FF\"" {  } { { "../src/UART_Full_Duplex/TXshift_register.v" "FF_\[0\].FF" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/TXshift_register.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:uart0\|UART_RX:RX " "Elaborating entity \"UART_RX\" for hierarchy \"UART:uart0\|UART_RX:RX\"" {  } { { "../src/UART.v" "RX" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART:uart0\|UART_RX:RX\|Bit_Rate_Pulse:BR_pulse_rx " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART:uart0\|UART_RX:RX\|Bit_Rate_Pulse:BR_pulse_rx\"" {  } { { "../src/UART_Full_Duplex/UART_RX.v" "BR_pulse_rx" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_rx UART:uart0\|UART_RX:RX\|FSM_UART_rx:FSM_rx " "Elaborating entity \"FSM_UART_rx\" for hierarchy \"UART:uart0\|UART_RX:RX\|FSM_UART_rx:FSM_rx\"" {  } { { "../src/UART_Full_Duplex/UART_RX.v" "FSM_rx" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_enable UART:uart0\|UART_RX:RX\|FSM_UART_rx:FSM_rx\|FF_D_enable:Sampling " "Elaborating entity \"FF_D_enable\" for hierarchy \"UART:uart0\|UART_RX:RX\|FSM_UART_rx:FSM_rx\|FF_D_enable:Sampling\"" {  } { { "../src/UART_Full_Duplex/FSM_UART_rx.v" "Sampling" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/FSM_UART_rx.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXshift_register UART:uart0\|UART_RX:RX\|RXshift_register:SR " "Elaborating entity \"RXshift_register\" for hierarchy \"UART:uart0\|UART_RX:RX\|RXshift_register:SR\"" {  } { { "../src/UART_Full_Duplex/UART_RX.v" "SR" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/UART_Full_Duplex/UART_RX.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_in_out GPIO_in_out:GPIO " "Elaborating entity \"GPIO_in_out\" for hierarchy \"GPIO_in_out:GPIO\"" {  } { { "../src/single_cycle_p2.v" "GPIO" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:RAM_32bit_dataMemory " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:RAM_32bit_dataMemory\"" {  } { { "../src/single_cycle_p2.v" "RAM_32bit_dataMemory" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/single_cycle_p2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373538057 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 63 single_port_ram.v(26) " "Verilog HDL warning at single_port_ram.v(26): number of words (1024) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/Single_port_RAM/single_port_ram.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/single_port_ram.v" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693373538058 "|single_cycle_p2|single_port_ram:RAM_32bit_dataMemory"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ik84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ik84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ik84 " "Found entity 1: altsyncram_ik84" {  } { { "db/altsyncram_ik84.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/altsyncram_ik84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373540609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373540609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373540900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373540900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373540980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373540980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nai " "Found entity 1: cntr_nai" {  } { { "db/cntr_nai.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_nai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373541101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373541101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373541154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373541154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373541219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373541219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373541294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373541294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373541335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373541335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373541386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373541386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373541426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373541426 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373541922 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1693373542080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.08.30.00:32:24 Progress: Loading sld87d6b97a/alt_sld_fab_wrapper_hw.tcl " "2023.08.30.00:32:24 Progress: Loading sld87d6b97a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373544443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373545965 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373546060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373547726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373547796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373547872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373547957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373547971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373547971 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1693373548648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87d6b97a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld87d6b97a/alt_sld_fab.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373548811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373548811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373548870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373548870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373548879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373548879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373548923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373548923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373548984 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373548984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373548984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/ip/sld87d6b97a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693373549031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373549031 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "single_port_ram:RAM_32bit_dataMemory\|ram " "RAM logic \"single_port_ram:RAM_32bit_dataMemory\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Single_port_RAM/single_port_ram.v" "ram" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_RAM/single_port_ram.v" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1693373550407 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core_risc_v:core\|memory_ROM:ROM\|single_port_rom:ROM_32bitD_programMemory\|rom " "RAM logic \"core_risc_v:core\|memory_ROM:ROM\|single_port_rom:ROM_32bitD_programMemory\|rom\" is uninferred due to inappropriate RAM size" {  } { { "../src/Single_port_ROM/single_port_rom.v" "rom" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/Single_port_ROM/single_port_rom.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1693373550407 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693373550407 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/single_cycle_p2.ram0_single_port_rom_aa4c3bdd.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/db/single_cycle_p2.ram0_single_port_rom_aa4c3bdd.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1693373550409 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/RegisterFile/Register.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RegisterFile/Register.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1693373552232 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1693373552232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373553686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "261 " "261 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693373558513 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll40MHz 16 " "Ignored 16 assignments for entity \"pll40MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll40MHz -sip pll40MHz.sip -library lib_pll40MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll40MHz -sip pll40MHz.sip -library lib_pll40MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1693373558622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll40MHz -sip pll40MHz.sip -library lib_pll40MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll40MHz -sip pll40MHz.sip -library lib_pll40MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1693373558622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll40MHz -sip pll40MHz.sip -library lib_pll40MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll40MHz -sip pll40MHz.sip -library lib_pll40MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1693373558622 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1693373558622 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll40MHz_0002 318 " "Ignored 318 assignments for entity \"pll40MHz_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1693373558622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/output_files/single_cycle_p2.map.smsg " "Generated suppressed messages file E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/proj_quartus/output_files/single_cycle_p2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373558760 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 352 697 0 0 345 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 352 of its 697 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 345 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1693373559759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693373559888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693373559888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10402 " "Implemented 10402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693373560632 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693373560632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10061 " "Implemented 10061 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693373560632 ""} { "Info" "ICUT_CUT_TM_RAMS" "332 " "Implemented 332 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1693373560632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693373560632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5027 " "Peak virtual memory: 5027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693373560674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 23:32:40 2023 " "Processing ended: Tue Aug 29 23:32:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693373560674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693373560674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693373560674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693373560674 ""}
