#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1fa3c80 .scope module, "dff" "dff" 2 27;
 .timescale -9 -12;
v0x1f96770_0 .net "d", 0 0, C4<z>; 0 drivers
v0x1fc3fd0_0 .net "enable", 0 0, C4<z>; 0 drivers
v0x1fc4070_0 .var "q", 0 0;
v0x1fc4110_0 .net "trigger", 0 0, C4<z>; 0 drivers
E_0x1f7a560 .event posedge, v0x1fc4110_0;
S_0x1fa1ec0 .scope module, "mux_p" "mux_p" 2 42;
 .timescale -9 -12;
P_0x1fa10b8 .param/l "W" 2 42, +C4<0100>;
v0x1fc41c0_0 .net "in0", 3 0, C4<zzzz>; 0 drivers
v0x1fc4280_0 .net "in1", 3 0, C4<zzzz>; 0 drivers
v0x1fc4320_0 .net "out", 3 0, L_0x1fc9940; 1 drivers
v0x1fc43c0_0 .net "sel", 0 0, C4<z>; 0 drivers
L_0x1fc9940 .functor MUXZ 4, C4<zzzz>, C4<zzzz>, C4<z>, C4<>;
S_0x1f719d0 .scope module, "testspi" "testspi" 3 8;
 .timescale -9 -12;
v0x1fc92d0_0 .var "addr1", 7 0;
v0x1fc9350_0 .var "addr2", 7 0;
v0x1fc93d0_0 .var "clk", 0 0;
v0x1fc9450_0 .var "cs_pin", 0 0;
v0x1fc94d0_0 .var "data", 7 0;
v0x1fc9550_0 .var "dataout", 7 0;
v0x1fc95d0_0 .var "i", 3 0;
v0x1fc9650_0 .net "leds", 3 0, C4<zzzz>; 0 drivers
v0x1fc9720_0 .net "miso_pin", 0 0, L_0x1fc9d30; 1 drivers
v0x1fc97f0_0 .var "mosi_pin", 0 0;
v0x1fc9870_0 .var "sclk_pin", 0 0;
S_0x1fc4470 .scope module, "dut" "spiMemory" 3 17, 2 62, S_0x1f719d0;
 .timescale -9 -12;
v0x1fc8090_0 .net "addrWe", 0 0, v0x1fc6440_0; 1 drivers
v0x1fc8180_0 .net "address", 7 0, v0x1fc56f0_0; 1 drivers
v0x1fc8200_0 .net "bufferin", 0 0, v0x1fc4c60_0; 1 drivers
v0x1fc82d0_0 .net "clk", 0 0, v0x1fc93d0_0; 1 drivers
v0x1fc6570_0 .net "conditioned_cs", 0 0, v0x1fc6d90_0; 1 drivers
v0x1fc84b0_0 .net "conditioned_mosi", 0 0, v0x1fc7c00_0; 1 drivers
v0x1fc8580_0 .net "cs_pin", 0 0, v0x1fc9450_0; 1 drivers
v0x1fc8600_0 .net "dataOut", 7 0, v0x1fc5230_0; 1 drivers
v0x1fc8720_0 .net "dmWe", 0 0, v0x1fc6730_0; 1 drivers
v0x1fc87f0_0 .net "dummy0", 0 0, v0x1fc7e20_0; 1 drivers
v0x1fc88d0_0 .net "dummy1", 0 0, v0x1fc7d00_0; 1 drivers
v0x1fc8950_0 .net "dummy2", 0 0, v0x1fc74a0_0; 1 drivers
v0x1fc8a40_0 .net "dummy3", 0 0, v0x1fc7010_0; 1 drivers
v0x1fc8ac0_0 .net "dummy5", 0 0, v0x1fc6ec0_0; 1 drivers
v0x1fc8bc0_0 .net "falling", 0 0, v0x1fc75e0_0; 1 drivers
v0x1fc8c40_0 .alias "leds", 3 0, v0x1fc9650_0;
v0x1fc8b40_0 .net "misoBufe", 0 0, v0x1fc67e0_0; 1 drivers
v0x1fc8da0_0 .alias "miso_pin", 0 0, v0x1fc9720_0;
v0x1fc8cc0_0 .net "mosi_pin", 0 0, v0x1fc97f0_0; 1 drivers
v0x1fc8ec0_0 .net "parallelDataOut", 7 0, L_0x1fc9be0; 1 drivers
v0x1fc8e20_0 .net "rising", 0 0, v0x1fc7710_0; 1 drivers
v0x1fc8ff0_0 .net "sclk_pin", 0 0, v0x1fc9870_0; 1 drivers
v0x1fc8f70_0 .net "serialDataOut", 0 0, L_0x1fc9b10; 1 drivers
v0x1fc9180_0 .net "srWe", 0 0, v0x1fc69d0_0; 1 drivers
L_0x1fc99e0 .part L_0x1fc9be0, 0, 1;
L_0x1fc9c40 .part v0x1fc56f0_0, 0, 7;
S_0x1fc7990 .scope module, "ic0" "inputconditioner" 2 84, 4 8, S_0x1fc4470;
 .timescale -9 -12;
P_0x1fc7a88 .param/l "counterwidth" 4 17, +C4<011>;
P_0x1fc7ab0 .param/l "waittime" 4 18, +C4<011>;
v0x1fc7b80_0 .alias "clk", 0 0, v0x1fc82d0_0;
v0x1fc7c00_0 .var "conditioned", 0 0;
v0x1fc7c80_0 .var "counter", 2 0;
v0x1fc7d00_0 .var "negativeedge", 0 0;
v0x1fc7d80_0 .alias "noisysignal", 0 0, v0x1fc8cc0_0;
v0x1fc7e20_0 .var "positiveedge", 0 0;
v0x1fc7f00_0 .var "synchronizer0", 0 0;
v0x1fc7fa0_0 .var "synchronizer1", 0 0;
S_0x1fc7230 .scope module, "ic1" "inputconditioner" 2 90, 4 8, S_0x1fc4470;
 .timescale -9 -12;
P_0x1fc7328 .param/l "counterwidth" 4 17, +C4<011>;
P_0x1fc7350 .param/l "waittime" 4 18, +C4<011>;
v0x1fc7420_0 .alias "clk", 0 0, v0x1fc82d0_0;
v0x1fc74a0_0 .var "conditioned", 0 0;
v0x1fc7540_0 .var "counter", 2 0;
v0x1fc75e0_0 .var "negativeedge", 0 0;
v0x1fc7690_0 .alias "noisysignal", 0 0, v0x1fc8ff0_0;
v0x1fc7710_0 .var "positiveedge", 0 0;
v0x1fc7820_0 .var "synchronizer0", 0 0;
v0x1fc78a0_0 .var "synchronizer1", 0 0;
S_0x1fc6b60 .scope module, "ic2" "inputconditioner" 2 96, 4 8, S_0x1fc4470;
 .timescale -9 -12;
P_0x1fc6c58 .param/l "counterwidth" 4 17, +C4<011>;
P_0x1fc6c80 .param/l "waittime" 4 18, +C4<011>;
v0x1fc6d10_0 .alias "clk", 0 0, v0x1fc82d0_0;
v0x1fc6d90_0 .var "conditioned", 0 0;
v0x1fc6e40_0 .var "counter", 2 0;
v0x1fc6ec0_0 .var "negativeedge", 0 0;
v0x1fc6f70_0 .alias "noisysignal", 0 0, v0x1fc8580_0;
v0x1fc7010_0 .var "positiveedge", 0 0;
v0x1fc70f0_0 .var "synchronizer0", 0 0;
v0x1fc7190_0 .var "synchronizer1", 0 0;
S_0x1fc5f20 .scope module, "fsm" "fsmachine" 2 102, 5 1, S_0x1fc4470;
 .timescale -9 -12;
P_0x1fc6018 .param/l "Done" 5 23, +C4<0111>;
P_0x1fc6040 .param/l "Get" 5 16, +C4<0>;
P_0x1fc6068 .param/l "Got" 5 17, +C4<01>;
P_0x1fc6090 .param/l "Read" 5 18, +C4<010>;
P_0x1fc60b8 .param/l "Read1" 5 19, +C4<011>;
P_0x1fc60e0 .param/l "Read2" 5 20, +C4<0100>;
P_0x1fc6108 .param/l "Write" 5 21, +C4<0101>;
P_0x1fc6130 .param/l "Write2" 5 22, +C4<0110>;
v0x1fc6440_0 .var "addr", 0 0;
v0x1fc64f0_0 .alias "clk", 0 0, v0x1fc82d0_0;
v0x1fc6600_0 .var "count", 3 0;
v0x1fc6680_0 .alias "cs", 0 0, v0x1fc6570_0;
v0x1fc6730_0 .var "dm", 0 0;
v0x1fc67e0_0 .var "misobuff", 0 0;
v0x1fc68a0_0 .net "rw", 0 0, L_0x1fc99e0; 1 drivers
v0x1fc6920_0 .alias "sclk", 0 0, v0x1fc8e20_0;
v0x1fc69d0_0 .var "sr", 0 0;
v0x1fc6a80_0 .var "state", 3 0;
S_0x1fc5890 .scope module, "sr" "shiftregister" 2 112, 6 10, S_0x1fc4470;
 .timescale -9 -12;
P_0x1fc5988 .param/l "width" 6 11, +C4<01000>;
L_0x1fc9be0 .functor BUFZ 8, v0x1fc5e50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1fc5a20_0 .alias "clk", 0 0, v0x1fc82d0_0;
v0x1fc5aa0_0 .alias "parallelDataIn", 7 0, v0x1fc8600_0;
v0x1fc5b20_0 .alias "parallelDataOut", 7 0, v0x1fc8ec0_0;
v0x1fc5bf0_0 .alias "parallelLoad", 0 0, v0x1fc9180_0;
v0x1fc5c70_0 .alias "peripheralClkEdge", 0 0, v0x1fc8e20_0;
v0x1fc5cf0_0 .alias "serialDataIn", 0 0, v0x1fc84b0_0;
v0x1fc5dd0_0 .alias "serialDataOut", 0 0, v0x1fc8f70_0;
v0x1fc5e50_0 .var "shiftregistermem", 7 0;
L_0x1fc9b10 .part v0x1fc5e50_0, 7, 1;
S_0x1fc5440 .scope module, "addressLatch" "dff_p" 2 120, 2 13, S_0x1fc4470;
 .timescale -9 -12;
P_0x1fc5538 .param/l "W" 2 13, +C4<01000>;
v0x1fc55f0_0 .alias "d", 7 0, v0x1fc8ec0_0;
v0x1fc5670_0 .alias "enable", 0 0, v0x1fc8090_0;
v0x1fc56f0_0 .var "q", 7 0;
v0x1fc5790_0 .alias "trigger", 0 0, v0x1fc82d0_0;
S_0x1fc4dc0 .scope module, "dm" "datamemory" 2 125, 7 8, S_0x1fc4470;
 .timescale -9 -12;
P_0x1fc4eb8 .param/l "addresswidth" 7 10, +C4<0111>;
P_0x1fc4ee0 .param/l "depth" 7 11, +C4<010000000>;
P_0x1fc4f08 .param/l "width" 7 12, +C4<01000>;
v0x1fc5090_0 .net "address", 6 0, L_0x1fc9c40; 1 drivers
v0x1fc5130_0 .alias "clk", 0 0, v0x1fc82d0_0;
v0x1fc51b0_0 .alias "dataIn", 7 0, v0x1fc8ec0_0;
v0x1fc5230_0 .var "dataOut", 7 0;
v0x1fc52e0 .array "memory", 0 127, 7 0;
v0x1fc5360_0 .alias "writeEnable", 0 0, v0x1fc8720_0;
S_0x1fc4900 .scope module, "dffm" "dff_p" 2 131, 2 13, S_0x1fc4470;
 .timescale -9 -12;
P_0x1fc49f8 .param/l "W" 2 13, +C4<01>;
v0x1fc4b00_0 .alias "d", 0 0, v0x1fc8f70_0;
v0x1fc4bc0_0 .alias "enable", 0 0, v0x1fc8bc0_0;
v0x1fc4c60_0 .var "q", 0 0;
v0x1fc4d10_0 .alias "trigger", 0 0, v0x1fc82d0_0;
E_0x1fc4ab0 .event posedge, v0x1fc4d10_0;
S_0x1fc4560 .scope module, "buff" "tristate_buffer" 2 141, 2 54, S_0x1fc4470;
 .timescale -9 -12;
v0x1fc4650_0 .net *"_s0", 0 0, C4<z>; 0 drivers
v0x1fc4710_0 .alias "enable", 0 0, v0x1fc8b40_0;
v0x1fc47b0_0 .alias "in", 0 0, v0x1fc8200_0;
v0x1fc4850_0 .alias "out", 0 0, v0x1fc9720_0;
L_0x1fc9d30 .functor MUXZ 1, C4<z>, v0x1fc4c60_0, v0x1fc67e0_0, C4<>;
    .scope S_0x1fa3c80;
T_0 ;
    %wait E_0x1f7a560;
    %load/v 8, v0x1fc3fd0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0x1f96770_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc4070_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1fc7990;
T_1 ;
    %set/v v0x1fc7c80_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x1fc7990;
T_2 ;
    %set/v v0x1fc7f00_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1fc7990;
T_3 ;
    %set/v v0x1fc7fa0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1fc7990;
T_4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7c00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7e20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7d00_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0x1fc7990;
T_5 ;
    %wait E_0x1fc4ab0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7e20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7d00_0, 0, 0;
    %load/v 8, v0x1fc7c00_0, 1;
    %load/v 9, v0x1fc7fa0_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_5.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fc7c80_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1fc7c80_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_5.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fc7c80_0, 0, 0;
    %load/v 8, v0x1fc7fa0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7c00_0, 0, 8;
    %load/v 8, v0x1fc7fa0_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7e20_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7d00_0, 0, 1;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0x1fc7c80_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fc7c80_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %load/v 8, v0x1fc7d80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7f00_0, 0, 8;
    %load/v 8, v0x1fc7f00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7fa0_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1fc7230;
T_6 ;
    %set/v v0x1fc7540_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x1fc7230;
T_7 ;
    %set/v v0x1fc7820_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1fc7230;
T_8 ;
    %set/v v0x1fc78a0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x1fc7230;
T_9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc74a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc75e0_0, 0, 0;
    %end;
    .thread T_9;
    .scope S_0x1fc7230;
T_10 ;
    %wait E_0x1fc4ab0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc75e0_0, 0, 0;
    %load/v 8, v0x1fc74a0_0, 1;
    %load/v 9, v0x1fc78a0_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_10.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fc7540_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1fc7540_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_10.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fc7540_0, 0, 0;
    %load/v 8, v0x1fc78a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc74a0_0, 0, 8;
    %load/v 8, v0x1fc78a0_0, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7710_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc75e0_0, 0, 1;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x1fc7540_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fc7540_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %load/v 8, v0x1fc7690_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7820_0, 0, 8;
    %load/v 8, v0x1fc7820_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc78a0_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1fc6b60;
T_11 ;
    %set/v v0x1fc6e40_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x1fc6b60;
T_12 ;
    %set/v v0x1fc70f0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1fc6b60;
T_13 ;
    %set/v v0x1fc7190_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1fc6b60;
T_14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6d90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6ec0_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_0x1fc6b60;
T_15 ;
    %wait E_0x1fc4ab0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6ec0_0, 0, 0;
    %load/v 8, v0x1fc6d90_0, 1;
    %load/v 9, v0x1fc7190_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_15.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fc6e40_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x1fc6e40_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_15.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fc6e40_0, 0, 0;
    %load/v 8, v0x1fc7190_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6d90_0, 0, 8;
    %load/v 8, v0x1fc7190_0, 1;
    %jmp/0xz  T_15.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7010_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6ec0_0, 0, 1;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x1fc6e40_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fc6e40_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %load/v 8, v0x1fc6f70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc70f0_0, 0, 8;
    %load/v 8, v0x1fc70f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc7190_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1fc5f20;
T_16 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc67e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc69d0_0, 0, 0;
    %end;
    .thread T_16;
    .scope S_0x1fc5f20;
T_17 ;
    %wait E_0x1fc4ab0;
    %load/v 8, v0x1fc6680_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc67e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc69d0_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1fc6a80_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_17.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_17.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_17.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_17.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_17.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_17.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_17.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_17.9, 6;
    %jmp T_17.11;
T_17.2 ;
    %load/v 8, v0x1fc6600_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %mov 8, 5, 1;
    %load/v 9, v0x1fc6920_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.12, 8;
    %load/v 8, v0x1fc6600_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6600_0, 0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 0;
    %jmp T_17.13;
T_17.12 ;
    %movi 8, 8, 6;
    %load/v 14, v0x1fc6600_0, 4;
    %mov 18, 0, 2;
    %cmp/u 8, 14, 6;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x1fc6920_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.14, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 8;
T_17.14 ;
T_17.13 ;
    %jmp T_17.11;
T_17.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6440_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc69d0_0, 0, 0;
    %load/v 8, v0x1fc68a0_0, 1;
    %jmp/0xz  T_17.16, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 8;
    %jmp T_17.17;
T_17.16 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 8;
T_17.17 ;
    %jmp T_17.11;
T_17.4 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 8;
    %jmp T_17.11;
T_17.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc69d0_0, 0, 1;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 8;
    %jmp T_17.11;
T_17.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc69d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc67e0_0, 0, 1;
    %movi 8, 8, 6;
    %load/v 14, v0x1fc6600_0, 4;
    %mov 18, 0, 2;
    %cmp/u 8, 14, 6;
    %or 5, 4, 1;
    %jmp/0xz  T_17.18, 5;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 8;
    %jmp T_17.19;
T_17.18 ;
    %load/v 8, v0x1fc6920_0, 1;
    %jmp/0xz  T_17.20, 8;
    %load/v 8, v0x1fc6600_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6600_0, 0, 8;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 8;
T_17.20 ;
T_17.19 ;
    %jmp T_17.11;
T_17.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc69d0_0, 0, 0;
    %movi 8, 8, 6;
    %load/v 14, v0x1fc6600_0, 4;
    %mov 18, 0, 2;
    %cmp/u 8, 14, 6;
    %or 5, 4, 1;
    %jmp/0xz  T_17.22, 5;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 8;
    %jmp T_17.23;
T_17.22 ;
    %load/v 8, v0x1fc6920_0, 1;
    %jmp/0xz  T_17.24, 8;
    %load/v 8, v0x1fc6600_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6600_0, 0, 8;
T_17.24 ;
T_17.23 ;
    %jmp T_17.11;
T_17.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc69d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc6730_0, 0, 1;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6a80_0, 0, 8;
    %jmp T_17.11;
T_17.9 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1fc6600_0, 0, 0;
    %jmp T_17.11;
T_17.11 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1fc5890;
T_18 ;
    %wait E_0x1fc4ab0;
    %load/v 8, v0x1fc5c70_0, 1;
    %load/v 9, v0x1fc5bf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x1fc5cf0_0, 1;
    %load/v 9, v0x1fc5e50_0, 7; Select 7 out of 8 bits
    %ix/load 0, 8, 0;
    %assign/v0 v0x1fc5e50_0, 0, 8;
T_18.0 ;
    %load/v 8, v0x1fc5bf0_0, 1;
    %load/v 9, v0x1fc5c70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x1fc5aa0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1fc5e50_0, 0, 8;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1fc5440;
T_19 ;
    %wait E_0x1fc4ab0;
    %load/v 8, v0x1fc5670_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x1fc55f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1fc56f0_0, 0, 8;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1fc4dc0;
T_20 ;
    %wait E_0x1fc4ab0;
    %load/v 8, v0x1fc5360_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x1fc51b0_0, 8;
    %ix/getv 3, v0x1fc5090_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1fc52e0, 0, 8;
t_0 ;
T_20.0 ;
    %ix/getv 3, v0x1fc5090_0;
    %load/av 8, v0x1fc52e0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1fc5230_0, 0, 8;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1fc4900;
T_21 ;
    %wait E_0x1fc4ab0;
    %load/v 8, v0x1fc4bc0_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x1fc4b00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc4c60_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f719d0;
T_22 ;
    %movi 8, 207, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1fc94d0_0, 0, 8;
    %movi 8, 51, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1fc92d0_0, 0, 8;
    %movi 8, 60, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1fc9350_0, 0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1fc9550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc93d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc9870_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc9450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc97f0_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_0x1f719d0;
T_23 ;
    %delay 1000, 0;
    %load/v 8, v0x1fc93d0_0, 1;
    %inv 8, 1;
    %set/v v0x1fc93d0_0, 8, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1f719d0;
T_24 ;
    %delay 50000, 0;
    %load/v 8, v0x1fc9870_0, 1;
    %inv 8, 1;
    %set/v v0x1fc9870_0, 8, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1f719d0;
T_25 ;
    %vpi_call 3 52 "$dumpfile", "spi.vcd";
    %vpi_call 3 53 "$dumpvars";
    %set/v v0x1fc9450_0, 1, 1;
    %delay 200000, 0;
    %set/v v0x1fc9450_0, 0, 1;
    %set/v v0x1fc95d0_0, 0, 4;
T_25.0 ;
    %load/v 8, v0x1fc95d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.1, 5;
    %ix/getv 1, v0x1fc95d0_0;
    %jmp/1 T_25.2, 4;
    %load/x1p 8, v0x1fc92d0_0, 1;
    %jmp T_25.3;
T_25.2 ;
    %mov 8, 2, 1;
T_25.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc97f0_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x1fc95d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x1fc95d0_0, 8, 4;
    %jmp T_25.0;
T_25.1 ;
    %set/v v0x1fc97f0_0, 0, 1;
    %delay 20000, 0;
    %set/v v0x1fc95d0_0, 0, 4;
T_25.4 ;
    %load/v 8, v0x1fc95d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.5, 5;
    %ix/getv 1, v0x1fc95d0_0;
    %jmp/1 T_25.6, 4;
    %load/x1p 8, v0x1fc94d0_0, 1;
    %jmp T_25.7;
T_25.6 ;
    %mov 8, 2, 1;
T_25.7 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc97f0_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x1fc95d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x1fc95d0_0, 8, 4;
    %jmp T_25.4;
T_25.5 ;
    %set/v v0x1fc9450_0, 1, 1;
    %delay 20000, 0;
    %set/v v0x1fc9450_0, 0, 1;
    %set/v v0x1fc95d0_0, 0, 4;
T_25.8 ;
    %load/v 8, v0x1fc95d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.9, 5;
    %ix/getv 1, v0x1fc95d0_0;
    %jmp/1 T_25.10, 4;
    %load/x1p 8, v0x1fc92d0_0, 1;
    %jmp T_25.11;
T_25.10 ;
    %mov 8, 2, 1;
T_25.11 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fc97f0_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x1fc95d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x1fc95d0_0, 8, 4;
    %jmp T_25.8;
T_25.9 ;
    %set/v v0x1fc97f0_0, 1, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %set/v v0x1fc95d0_0, 0, 4;
T_25.12 ;
    %load/v 8, v0x1fc95d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.13, 5;
    %vpi_call 3 125 "$display", "%b", v0x1fc9720_0;
    %load/v 8, v0x1fc9720_0, 1;
    %ix/getv 1, v0x1fc95d0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x1fc9550_0, 0, 8;
t_1 ;
    %delay 100000, 0;
    %load/v 8, v0x1fc95d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x1fc95d0_0, 8, 4;
    %jmp T_25.12;
T_25.13 ;
    %delay 2000000, 0;
    %vpi_call 3 130 "$finish";
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./spimemory.v";
    "spi.t.v";
    "./inputconditioner.v";
    "./fsmachine.v";
    "./shiftregister.v";
    "./datamemory.v";
