<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: AHB2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__BUS__LL__EF__AHB2.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AHB2<div class="ingroups"><a class="el" href="group__STM32L4xx__LL__Driver.html">STM32L4xx_LL_Driver</a> &raquo; <a class="el" href="group__BUS__LL.html">BUS</a> &raquo; <a class="el" href="group__BUS__LL__Exported__Functions.html">BUS Exported Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2044b476eb48663852123694cbb48efc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga2044b476eb48663852123694cbb48efc">LL_AHB2_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga2044b476eb48663852123694cbb48efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB2 peripherals clock. @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOBEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOCEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIODEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOEEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOFEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOGEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOHEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOIEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR ADCEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR DCMIEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR OSPIMEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR SDMMC1EN LL_AHB2_GRP1_EnableClock.  <a href="group__BUS__LL__EF__AHB2.html#ga2044b476eb48663852123694cbb48efc">More...</a><br /></td></tr>
<tr class="separator:ga2044b476eb48663852123694cbb48efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495cf011f8b29ee23d1cf98d02ca7cab"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga495cf011f8b29ee23d1cf98d02ca7cab">LL_AHB2_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga495cf011f8b29ee23d1cf98d02ca7cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AHB2 peripheral clock is enabled or not @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOBEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOCEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIODEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOEEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOFEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOGEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOHEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOIEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR ADCEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR DCMIEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR OSPIMEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR SDMMC1EN LL_AHB2_GRP1_IsEnabledClock.  <a href="group__BUS__LL__EF__AHB2.html#ga495cf011f8b29ee23d1cf98d02ca7cab">More...</a><br /></td></tr>
<tr class="separator:ga495cf011f8b29ee23d1cf98d02ca7cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77df6309635afb22a367664ffaa34cee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga77df6309635afb22a367664ffaa34cee">LL_AHB2_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga77df6309635afb22a367664ffaa34cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB2 peripherals clock. @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOBEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOCEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIODEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOEEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOFEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOGEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOHEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOIEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR ADCEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR DCMIEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR OSPIMEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR SDMMC1EN LL_AHB2_GRP1_DisableClock.  <a href="group__BUS__LL__EF__AHB2.html#ga77df6309635afb22a367664ffaa34cee">More...</a><br /></td></tr>
<tr class="separator:ga77df6309635afb22a367664ffaa34cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d79afd0237098cac06e0e216dbbd44a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga8d79afd0237098cac06e0e216dbbd44a">LL_AHB2_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga8d79afd0237098cac06e0e216dbbd44a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force AHB2 peripherals reset. @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOBRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOCRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIODRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOERST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOFRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOGRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOHRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOIRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR OTGFSRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR ADCRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR DCMIRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR AESRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR HASHRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR RNGRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR OSPIMRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR SDMMC1RST LL_AHB2_GRP1_ForceReset.  <a href="group__BUS__LL__EF__AHB2.html#ga8d79afd0237098cac06e0e216dbbd44a">More...</a><br /></td></tr>
<tr class="separator:ga8d79afd0237098cac06e0e216dbbd44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b7dd557d27f51b5e68835266b32661"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga93b7dd557d27f51b5e68835266b32661">LL_AHB2_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga93b7dd557d27f51b5e68835266b32661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release AHB2 peripherals reset. @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOBRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOCRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIODRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOERST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOFRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOGRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOHRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOIRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR OTGFSRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR ADCRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR DCMIRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR AESRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR HASHRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR RNGRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR OSPIMRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR SDMMC1RST LL_AHB2_GRP1_ReleaseReset.  <a href="group__BUS__LL__EF__AHB2.html#ga93b7dd557d27f51b5e68835266b32661">More...</a><br /></td></tr>
<tr class="separator:ga93b7dd557d27f51b5e68835266b32661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f07f1abd0f3250ed3bcddd7a788250"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga62f07f1abd0f3250ed3bcddd7a788250">LL_AHB2_GRP1_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga62f07f1abd0f3250ed3bcddd7a788250"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB2 peripheral clocks in Sleep and Stop modes @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIODSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOESMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOISMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR SRAM3SMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR ADCSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR DCMISMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR AESSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR HASHSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR RNGSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR OSPIMSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR SDMMC1SMEN LL_AHB2_GRP1_EnableClockStopSleep.  <a href="group__BUS__LL__EF__AHB2.html#ga62f07f1abd0f3250ed3bcddd7a788250">More...</a><br /></td></tr>
<tr class="separator:ga62f07f1abd0f3250ed3bcddd7a788250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b338225540438a72d2adc9b35a698b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga4b338225540438a72d2adc9b35a698b9">LL_AHB2_GRP1_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga4b338225540438a72d2adc9b35a698b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB2 peripheral clocks in Sleep and Stop modes @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIODSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOESMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOISMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR SRAM3SMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR ADCSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR DCMISMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR AESSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR HASHSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR RNGSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR OSPIMSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR SDMMC1SMEN LL_AHB2_GRP1_DisableClockStopSleep.  <a href="group__BUS__LL__EF__AHB2.html#ga4b338225540438a72d2adc9b35a698b9">More...</a><br /></td></tr>
<tr class="separator:ga4b338225540438a72d2adc9b35a698b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga77df6309635afb22a367664ffaa34cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77df6309635afb22a367664ffaa34cee">&#9670;&nbsp;</a></span>LL_AHB2_GRP1_DisableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB2_GRP1_DisableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable AHB2 peripherals clock. @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOBEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOCEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIODEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOEEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOFEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOGEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOHEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOIEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR ADCEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR DCMIEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR OSPIMEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR SDMMC1EN LL_AHB2_GRP1_DisableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB2_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOH </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_OTGFS (*) </li>
<li>LL_AHB2_GRP1_PERIPH_ADC </li>
<li>LL_AHB2_GRP1_PERIPH_DCMI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_AES (*) </li>
<li>LL_AHB2_GRP1_PERIPH_HASH (*) </li>
<li>LL_AHB2_GRP1_PERIPH_RNG </li>
<li>LL_AHB2_GRP1_PERIPH_OSPIM (*) </li>
<li>LL_AHB2_GRP1_PERIPH_SDMMC1 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l00658">658</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;{</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;AHB2ENR, Periphs);</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga4b338225540438a72d2adc9b35a698b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b338225540438a72d2adc9b35a698b9">&#9670;&nbsp;</a></span>LL_AHB2_GRP1_DisableClockStopSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable AHB2 peripheral clocks in Sleep and Stop modes @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIODSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOESMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOISMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR SRAM3SMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR ADCSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR DCMISMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR AESSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR HASHSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR RNGSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR OSPIMSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR SDMMC1SMEN LL_AHB2_GRP1_DisableClockStopSleep. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB2_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOH </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_SRAM2 </li>
<li>LL_AHB2_GRP1_PERIPH_SRAM3 (*) </li>
<li>LL_AHB2_GRP1_PERIPH_OTGFS (*) </li>
<li>LL_AHB2_GRP1_PERIPH_ADC </li>
<li>LL_AHB2_GRP1_PERIPH_DCMI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_AES (*) </li>
<li>LL_AHB2_GRP1_PERIPH_HASH (*) </li>
<li>LL_AHB2_GRP1_PERIPH_RNG </li>
<li>LL_AHB2_GRP1_PERIPH_OSPIM (*) </li>
<li>LL_AHB2_GRP1_PERIPH_SDMMC1 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l00856">856</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;{</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;AHB2SMENR, Periphs);</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2044b476eb48663852123694cbb48efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2044b476eb48663852123694cbb48efc">&#9670;&nbsp;</a></span>LL_AHB2_GRP1_EnableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB2_GRP1_EnableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable AHB2 peripherals clock. @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOBEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOCEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIODEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOEEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOFEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOGEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOHEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOIEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR ADCEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR DCMIEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR OSPIMEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR SDMMC1EN LL_AHB2_GRP1_EnableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB2_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOH </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_OTGFS (*) </li>
<li>LL_AHB2_GRP1_PERIPH_ADC </li>
<li>LL_AHB2_GRP1_PERIPH_DCMI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_AES (*) </li>
<li>LL_AHB2_GRP1_PERIPH_HASH (*) </li>
<li>LL_AHB2_GRP1_PERIPH_RNG </li>
<li>LL_AHB2_GRP1_PERIPH_OSPIM (*) </li>
<li>LL_AHB2_GRP1_PERIPH_SDMMC1 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l00562">562</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;{</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  __IO uint32_t tmpreg;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  SET_BIT(RCC-&gt;AHB2ENR, Periphs);</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  tmpreg = READ_BIT(RCC-&gt;AHB2ENR, Periphs);</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  (void)tmpreg;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga62f07f1abd0f3250ed3bcddd7a788250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62f07f1abd0f3250ed3bcddd7a788250">&#9670;&nbsp;</a></span>LL_AHB2_GRP1_EnableClockStopSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable AHB2 peripheral clocks in Sleep and Stop modes @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIODSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOESMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOISMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR SRAM3SMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR ADCSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR DCMISMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR AESSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR HASHSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR RNGSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR OSPIMSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR SDMMC1SMEN LL_AHB2_GRP1_EnableClockStopSleep. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB2_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOH </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_SRAM2 </li>
<li>LL_AHB2_GRP1_PERIPH_SRAM3 (*) </li>
<li>LL_AHB2_GRP1_PERIPH_OTGFS (*) </li>
<li>LL_AHB2_GRP1_PERIPH_ADC </li>
<li>LL_AHB2_GRP1_PERIPH_DCMI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_AES (*) </li>
<li>LL_AHB2_GRP1_PERIPH_HASH (*) </li>
<li>LL_AHB2_GRP1_PERIPH_RNG </li>
<li>LL_AHB2_GRP1_PERIPH_OSPIM (*) </li>
<li>LL_AHB2_GRP1_PERIPH_SDMMC1 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l00802">802</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;{</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  __IO uint32_t tmpreg;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  SET_BIT(RCC-&gt;AHB2SMENR, Periphs);</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  tmpreg = READ_BIT(RCC-&gt;AHB2SMENR, Periphs);</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  (void)tmpreg;</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8d79afd0237098cac06e0e216dbbd44a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d79afd0237098cac06e0e216dbbd44a">&#9670;&nbsp;</a></span>LL_AHB2_GRP1_ForceReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB2_GRP1_ForceReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force AHB2 peripherals reset. @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOBRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOCRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIODRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOERST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOFRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOGRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOHRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOIRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR OTGFSRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR ADCRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR DCMIRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR AESRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR HASHRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR RNGRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR OSPIMRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR SDMMC1RST LL_AHB2_GRP1_ForceReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB2_GRP1_PERIPH_ALL </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOH </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_OTGFS (*) </li>
<li>LL_AHB2_GRP1_PERIPH_ADC </li>
<li>LL_AHB2_GRP1_PERIPH_DCMI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_AES (*) </li>
<li>LL_AHB2_GRP1_PERIPH_HASH (*) </li>
<li>LL_AHB2_GRP1_PERIPH_RNG </li>
<li>LL_AHB2_GRP1_PERIPH_OSPIM (*) </li>
<li>LL_AHB2_GRP1_PERIPH_SDMMC1 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l00705">705</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;{</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  SET_BIT(RCC-&gt;AHB2RSTR, Periphs);</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga495cf011f8b29ee23d1cf98d02ca7cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga495cf011f8b29ee23d1cf98d02ca7cab">&#9670;&nbsp;</a></span>LL_AHB2_GRP1_IsEnabledClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if AHB2 peripheral clock is enabled or not @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOBEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOCEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIODEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOEEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOFEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOGEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOHEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOIEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR ADCEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR DCMIEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR OSPIMEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR SDMMC1EN LL_AHB2_GRP1_IsEnabledClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB2_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOH </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_OTGFS (*) </li>
<li>LL_AHB2_GRP1_PERIPH_ADC </li>
<li>LL_AHB2_GRP1_PERIPH_DCMI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_AES (*) </li>
<li>LL_AHB2_GRP1_PERIPH_HASH (*) </li>
<li>LL_AHB2_GRP1_PERIPH_RNG </li>
<li>LL_AHB2_GRP1_PERIPH_OSPIM (*) </li>
<li>LL_AHB2_GRP1_PERIPH_SDMMC1 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of Periphs (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l00612">612</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga93b7dd557d27f51b5e68835266b32661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93b7dd557d27f51b5e68835266b32661">&#9670;&nbsp;</a></span>LL_AHB2_GRP1_ReleaseReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release AHB2 peripherals reset. @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOBRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOCRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIODRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOERST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOFRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOGRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOHRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOIRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR OTGFSRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR ADCRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR DCMIRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR AESRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR HASHRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR RNGRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR OSPIMRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR SDMMC1RST LL_AHB2_GRP1_ReleaseReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB2_GRP1_PERIPH_ALL </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOH </li>
<li>LL_AHB2_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_OTGFS (*) </li>
<li>LL_AHB2_GRP1_PERIPH_ADC </li>
<li>LL_AHB2_GRP1_PERIPH_DCMI (*) </li>
<li>LL_AHB2_GRP1_PERIPH_AES (*) </li>
<li>LL_AHB2_GRP1_PERIPH_HASH (*) </li>
<li>LL_AHB2_GRP1_PERIPH_RNG </li>
<li>LL_AHB2_GRP1_PERIPH_OSPIM (*) </li>
<li>LL_AHB2_GRP1_PERIPH_SDMMC1 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l00752">752</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;{</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;AHB2RSTR, Periphs);</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_ga4734c37dd6682d79ce748b9bff126f66"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a></div><div class="ttdeci">CLEAR_BIT(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUTE)</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
