

================================================================
== Vivado HLS Report for 'mixer'
================================================================
* Date:           Tue Apr 23 23:53:37 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mixer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   22|   22|   23|   23| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |Block_codeRepl1_proc_U0  |Block_codeRepl1_proc  |   22|   22|   22|   22|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     16|    1992|    3381|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     16|    1992|    3381|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Block_codeRepl1_proc_U0  |Block_codeRepl1_proc  |        0|     16|  1810|  3085|
    |mixer_CTRL_BUS_s_axi_U   |mixer_CTRL_BUS_s_axi  |        0|      0|   182|   296|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     16|  1992|  3381|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     mixer    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     mixer    | return value |
|in0_V_TDATA             |  in |   32|     axis     |     in0_V    |    pointer   |
|in0_V_TVALID            |  in |    1|     axis     |     in0_V    |    pointer   |
|in0_V_TREADY            | out |    1|     axis     |     in0_V    |    pointer   |
|in1_V_TDATA             |  in |   32|     axis     |     in1_V    |    pointer   |
|in1_V_TVALID            |  in |    1|     axis     |     in1_V    |    pointer   |
|in1_V_TREADY            | out |    1|     axis     |     in1_V    |    pointer   |
|in2_V_TDATA             |  in |   32|     axis     |     in2_V    |    pointer   |
|in2_V_TVALID            |  in |    1|     axis     |     in2_V    |    pointer   |
|in2_V_TREADY            | out |    1|     axis     |     in2_V    |    pointer   |
|in3_V_TDATA             |  in |   32|     axis     |     in3_V    |    pointer   |
|in3_V_TVALID            |  in |    1|     axis     |     in3_V    |    pointer   |
|in3_V_TREADY            | out |    1|     axis     |     in3_V    |    pointer   |
|out_V_TDATA             | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID            | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY            |  in |    1|     axis     |     out_V    |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 0.00ns

 <State 2>: 7.79ns
ST_2: lev3_read (31)  [1/1] 1.00ns
codeRepl:21  %lev3_read = call float @_ssdm_op_Read.s_axilite.float(float %lev3)

ST_2: lev2_read (32)  [1/1] 1.00ns
codeRepl:22  %lev2_read = call float @_ssdm_op_Read.s_axilite.float(float %lev2)

ST_2: lev1_read (33)  [1/1] 1.00ns
codeRepl:23  %lev1_read = call float @_ssdm_op_Read.s_axilite.float(float %lev1)

ST_2: lev0_read (34)  [1/1] 1.00ns
codeRepl:24  %lev0_read = call float @_ssdm_op_Read.s_axilite.float(float %lev0)

ST_2: StgValue_9 (35)  [2/2] 6.79ns
codeRepl:25  call fastcc void @Block_codeRepl1_proc(float %lev0_read, float* %in0_V, float %lev1_read, float* %in1_V, float %lev2_read, float* %in2_V, float %lev3_read, float* %in3_V, float* %out_V)


 <State 3>: 0.00ns
ST_3: StgValue_10 (35)  [1/2] 0.00ns
codeRepl:25  call fastcc void @Block_codeRepl1_proc(float %lev0_read, float* %in0_V, float %lev1_read, float* %in1_V, float %lev2_read, float* %in2_V, float %lev3_read, float* %in3_V, float* %out_V)


 <State 4>: 0.00ns
ST_4: StgValue_11 (10)  [1/1] 0.00ns  loc: mixer.cpp:25
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_12 (11)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %in0_V), !map !20

ST_4: StgValue_13 (12)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %in1_V), !map !26

ST_4: StgValue_14 (13)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %in2_V), !map !30

ST_4: StgValue_15 (14)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %in3_V), !map !34

ST_4: StgValue_16 (15)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_V), !map !38

ST_4: StgValue_17 (16)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(float %lev0), !map !42

ST_4: StgValue_18 (17)  [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(float %lev1), !map !48

ST_4: StgValue_19 (18)  [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(float %lev2), !map !52

ST_4: StgValue_20 (19)  [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(float %lev3), !map !56

ST_4: StgValue_21 (20)  [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @mixer_str) nounwind

ST_4: StgValue_22 (21)  [1/1] 0.00ns  loc: mixer.cpp:16
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(float %lev3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_23 (22)  [1/1] 0.00ns  loc: mixer.cpp:17
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(float %lev2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_24 (23)  [1/1] 0.00ns  loc: mixer.cpp:18
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(float %lev1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_25 (24)  [1/1] 0.00ns  loc: mixer.cpp:19
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(float %lev0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_26 (25)  [1/1] 0.00ns  loc: mixer.cpp:20
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(float* %out_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_27 (26)  [1/1] 0.00ns  loc: mixer.cpp:21
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(float* %in3_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_28 (27)  [1/1] 0.00ns  loc: mixer.cpp:22
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(float* %in2_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_29 (28)  [1/1] 0.00ns  loc: mixer.cpp:23
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(float* %in1_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_30 (29)  [1/1] 0.00ns  loc: mixer.cpp:24
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(float* %in0_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_31 (30)  [1/1] 0.00ns  loc: mixer.cpp:26
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_32 (36)  [1/1] 0.00ns  loc: mixer.cpp:43
codeRepl:26  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lev0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lev1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lev2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lev3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lev3_read   (read                ) [ 00010]
lev2_read   (read                ) [ 00010]
lev1_read   (read                ) [ 00010]
lev0_read   (read                ) [ 00010]
StgValue_10 (call                ) [ 00000]
StgValue_11 (specdataflowpipeline) [ 00000]
StgValue_12 (specbitsmap         ) [ 00000]
StgValue_13 (specbitsmap         ) [ 00000]
StgValue_14 (specbitsmap         ) [ 00000]
StgValue_15 (specbitsmap         ) [ 00000]
StgValue_16 (specbitsmap         ) [ 00000]
StgValue_17 (specbitsmap         ) [ 00000]
StgValue_18 (specbitsmap         ) [ 00000]
StgValue_19 (specbitsmap         ) [ 00000]
StgValue_20 (specbitsmap         ) [ 00000]
StgValue_21 (spectopmodule       ) [ 00000]
StgValue_22 (specinterface       ) [ 00000]
StgValue_23 (specinterface       ) [ 00000]
StgValue_24 (specinterface       ) [ 00000]
StgValue_25 (specinterface       ) [ 00000]
StgValue_26 (specinterface       ) [ 00000]
StgValue_27 (specinterface       ) [ 00000]
StgValue_28 (specinterface       ) [ 00000]
StgValue_29 (specinterface       ) [ 00000]
StgValue_30 (specinterface       ) [ 00000]
StgValue_31 (specinterface       ) [ 00000]
StgValue_32 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lev0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lev1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lev2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lev3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_codeRepl1_proc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mixer_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="lev3_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lev3_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="lev2_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lev2_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="lev1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lev1_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="lev0_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lev0_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_Block_codeRepl1_proc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="0" index="4" bw="32" slack="0"/>
<pin id="80" dir="0" index="5" bw="32" slack="0"/>
<pin id="81" dir="0" index="6" bw="32" slack="0"/>
<pin id="82" dir="0" index="7" bw="32" slack="0"/>
<pin id="83" dir="0" index="8" bw="32" slack="0"/>
<pin id="84" dir="0" index="9" bw="32" slack="0"/>
<pin id="85" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="lev3_read_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lev3_read "/>
</bind>
</comp>

<comp id="101" class="1005" name="lev2_read_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lev2_read "/>
</bind>
</comp>

<comp id="106" class="1005" name="lev1_read_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lev1_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="lev0_read_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lev0_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="87"><net_src comp="68" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="89"><net_src comp="62" pin="2"/><net_sink comp="74" pin=3"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="91"><net_src comp="56" pin="2"/><net_sink comp="74" pin=5"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="93"><net_src comp="50" pin="2"/><net_sink comp="74" pin=7"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="74" pin=8"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="74" pin=9"/></net>

<net id="99"><net_src comp="50" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="74" pin=7"/></net>

<net id="104"><net_src comp="56" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="74" pin=5"/></net>

<net id="109"><net_src comp="62" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="74" pin=3"/></net>

<net id="114"><net_src comp="68" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 3 }
 - Input state : 
	Port: mixer : in0_V | {2 3 }
	Port: mixer : in1_V | {2 3 }
	Port: mixer : in2_V | {2 3 }
	Port: mixer : in3_V | {2 3 }
	Port: mixer : lev0 | {2 }
	Port: mixer : lev1 | {2 }
	Port: mixer : lev2 | {2 }
	Port: mixer : lev3 | {2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_Block_codeRepl1_proc_fu_74 |    16   |  15.032 |   1670  |   2739  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |      lev3_read_read_fu_50      |    0    |    0    |    0    |    0    |
|   read   |      lev2_read_read_fu_56      |    0    |    0    |    0    |    0    |
|          |      lev1_read_read_fu_62      |    0    |    0    |    0    |    0    |
|          |      lev0_read_read_fu_68      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    16   |  15.032 |   1670  |   2739  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|lev0_read_reg_111|   32   |
|lev1_read_reg_106|   32   |
|lev2_read_reg_101|   32   |
| lev3_read_reg_96|   32   |
+-----------------+--------+
|      Total      |   128  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_Block_codeRepl1_proc_fu_74 |  p1  |   2  |  32  |   64   ||    9    |
| grp_Block_codeRepl1_proc_fu_74 |  p3  |   2  |  32  |   64   ||    9    |
| grp_Block_codeRepl1_proc_fu_74 |  p5  |   2  |  32  |   64   ||    9    |
| grp_Block_codeRepl1_proc_fu_74 |  p7  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   256  ||  6.352  ||    36   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   15   |  1670  |  2739  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   21   |  1798  |  2775  |
+-----------+--------+--------+--------+--------+
