Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Thu Jun 18 12:51:57 2020
| Host              : saido-Lin running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file ULTRA96V2_wrapper_timing_summary_routed.rpt -pb ULTRA96V2_wrapper_timing_summary_routed.pb -rpx ULTRA96V2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : ULTRA96V2_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.384        0.000                      0               259323        0.010        0.000                      0               259323        1.094        0.000                       0                 98128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
ULTRA96V2_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_ULTRA96V2_clk_wiz_0_0    {0.000 3.333}        6.667           150.000         
  clk_out2_ULTRA96V2_clk_wiz_0_0    {0.000 1.667}        3.333           300.000         
clk_pl_0                            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ULTRA96V2_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ULTRA96V2_clk_wiz_0_0          0.871        0.000                      0               122303        0.010        0.000                      0               122303        1.833        0.000                       0                 57978  
  clk_out2_ULTRA96V2_clk_wiz_0_0          0.384        0.000                      0                90275        0.010        0.000                      0                90275        1.094        0.000                       0                 24090  
clk_pl_0                                  2.675        0.000                      0                40790        0.010        0.000                      0                40790        3.400        0.000                       0                 16059  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_ULTRA96V2_clk_wiz_0_0  clk_out1_ULTRA96V2_clk_wiz_0_0        2.428        0.000                      0                 2592        0.046        0.000                      0                 2592  
clk_out1_ULTRA96V2_clk_wiz_0_0  clk_out2_ULTRA96V2_clk_wiz_0_0        3.185        0.000                      0                 2404        0.033        0.000                      0                 2404  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out1_ULTRA96V2_clk_wiz_0_0  clk_out1_ULTRA96V2_clk_wiz_0_0        4.683        0.000                      0                   96        0.221        0.000                      0                   96  
**async_default**               clk_pl_0                        clk_pl_0                              7.692        0.000                      0                  864        0.134        0.000                      0                  864  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ULTRA96V2_i/clk_wiz_0/inst/clk_in1
  To Clock:  ULTRA96V2_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ULTRA96V2_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ULTRA96V2_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ULTRA96V2_clk_wiz_0_0
  To Clock:  clk_out1_ULTRA96V2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 0.096ns (1.717%)  route 5.496ns (98.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 10.932 - 6.667 ) 
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.916ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.835ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.068     3.986    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/aclk
    SLICE_X12Y116        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.082 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33_reg[3]/Q
                         net (fo=24, routed)          5.496     9.578    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33[3]
    SLICE_X17Y47         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.816    10.932    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/aclk
    SLICE_X17Y47         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__20/C
                         clock pessimism             -0.445    10.487    
                         clock uncertainty           -0.064    10.422    
    SLICE_X17Y47         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.449    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__20
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20db1e54/g_38c701cc[6].g_d1c0d021.s_b2d5b1fb_reg[6][0]__0_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[4]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.096ns (1.745%)  route 5.407ns (98.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 11.030 - 6.667 ) 
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.916ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.835ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.092     4.010    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20db1e54/aclk
    SLICE_X22Y120        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20db1e54/g_38c701cc[6].g_d1c0d021.s_b2d5b1fb_reg[6][0]__0_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     4.106 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20db1e54/g_38c701cc[6].g_d1c0d021.s_b2d5b1fb_reg[6][0]__0_rep/Q
                         net (fo=101, routed)         5.407     9.513    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[0]_1
    SLICE_X39Y98         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[4]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.914    11.030    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/aclk
    SLICE_X39Y98         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[4]_rep__2/C
                         clock pessimism             -0.450    10.580    
                         clock uncertainty           -0.064    10.515    
    SLICE_X39Y98         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    10.473    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         10.473    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 0.488ns (8.908%)  route 4.990ns (91.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 10.979 - 6.667 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.916ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.835ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.108     4.026    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X29Y98         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         SRL16E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.488     4.514 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5/Q
                         net (fo=24, routed)          4.990     9.504    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5_n_0
    SLICE_X8Y149         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.863    10.979    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X8Y149         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0_rep/C
                         clock pessimism             -0.450    10.529    
                         clock uncertainty           -0.064    10.464    
    SLICE_X8Y149         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.491    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0_rep
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__19/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.096ns (1.772%)  route 5.322ns (98.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 10.925 - 6.667 ) 
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.916ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.835ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.068     3.986    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/aclk
    SLICE_X12Y116        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.082 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33_reg[3]/Q
                         net (fo=24, routed)          5.322     9.404    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33[3]
    SLICE_X21Y47         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.809    10.925    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/aclk
    SLICE_X21Y47         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__19/C
                         clock pessimism             -0.445    10.480    
                         clock uncertainty           -0.064    10.415    
    SLICE_X21Y47         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.442    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__19
  -------------------------------------------------------------------
                         required time                         10.442    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][0]__0_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 0.486ns (9.038%)  route 4.891ns (90.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 10.946 - 6.667 ) 
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.916ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.835ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.113     4.031    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X31Y101        SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.486     4.517 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]_srl5/Q
                         net (fo=24, routed)          4.891     9.408    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]_srl5_n_0
    SLICE_X18Y139        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][0]__0_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.830    10.946    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X18Y139        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][0]__0_rep__9/C
                         clock pessimism             -0.450    10.496    
                         clock uncertainty           -0.064    10.431    
    SLICE_X18Y139        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    10.458    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][0]__0_rep__9
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][0]__0_rep__5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.486ns (9.205%)  route 4.794ns (90.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 10.968 - 6.667 ) 
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.916ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.835ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.113     4.031    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X31Y101        SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.486     4.517 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]_srl5/Q
                         net (fo=24, routed)          4.794     9.311    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][0]_srl5_n_0
    SLICE_X14Y166        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][0]__0_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.852    10.968    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X14Y166        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][0]__0_rep__5/C
                         clock pessimism             -0.450    10.518    
                         clock uncertainty           -0.064    10.453    
    SLICE_X14Y166        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.480    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[1].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][0]__0_rep__5
  -------------------------------------------------------------------
                         required time                         10.480    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.488ns (9.318%)  route 4.749ns (90.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 10.979 - 6.667 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.916ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.835ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.108     4.026    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X29Y98         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         SRL16E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.488     4.514 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5/Q
                         net (fo=24, routed)          4.749     9.263    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5_n_0
    SLICE_X7Y153         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.863    10.979    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X7Y153         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0_rep__1/C
                         clock pessimism             -0.450    10.529    
                         clock uncertainty           -0.064    10.464    
    SLICE_X7Y153         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.491    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0_rep__1
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.488ns (9.377%)  route 4.716ns (90.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 10.975 - 6.667 ) 
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.916ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.835ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.108     4.026    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X29Y98         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         SRL16E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.488     4.514 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5/Q
                         net (fo=24, routed)          4.716     9.230    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[4].g_d1c0d021.s_b2d5b1fb_reg[4][1]_srl5_n_0
    SLICE_X7Y148         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.859    10.975    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/aclk
    SLICE_X7Y148         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0/C
                         clock pessimism             -0.450    10.525    
                         clock uncertainty           -0.064    10.460    
    SLICE_X7Y148         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.487    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_504dcbd2.g_2380712e[0].u_31d4ac7e/g_38c701cc[5].g_d1c0d021.s_b2d5b1fb_reg[5][1]__0
  -------------------------------------------------------------------
                         required time                         10.487    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__21/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.096ns (1.804%)  route 5.226ns (98.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 11.059 - 6.667 ) 
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.916ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.835ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.068     3.986    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/aclk
    SLICE_X12Y116        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.082 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33_reg[3]/Q
                         net (fo=24, routed)          5.226     9.308    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b1b55e33[3]
    SLICE_X38Y56         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.943    11.059    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/aclk
    SLICE_X38Y56         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__21/C
                         clock pessimism             -0.445    10.614    
                         clock uncertainty           -0.064    10.549    
    SLICE_X38Y56         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.576    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_e707563d_reg[3]_rep__21
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_a4f4c2bf.s_e55050c9_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_a4f4c2bf.s_8a3882f3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.277ns (5.424%)  route 4.830ns (94.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 10.915 - 6.667 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 0.916ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.835ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.100     4.018    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/aclk
    SLICE_X33Y75         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_a4f4c2bf.s_e55050c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     4.117 f  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_a4f4c2bf.s_e55050c9_reg/Q
                         net (fo=261, routed)         4.760     8.877    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_4de7d72e[0].s_c36025b9
    SLICE_X24Y76         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     9.055 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_a4f4c2bf.s_8a3882f3_i_1/O
                         net (fo=1, routed)           0.070     9.125    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_a4f4c2bf.s_8a3882f3_i_1_n_0
    SLICE_X24Y76         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_a4f4c2bf.s_8a3882f3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.799    10.915    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/aclk
    SLICE_X24Y76         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_a4f4c2bf.s_8a3882f3_reg/C
                         clock pessimism             -0.393    10.521    
                         clock uncertainty           -0.064    10.457    
    SLICE_X24Y76         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.484    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_68c7f0da/g_a4f4c2bf.s_8a3882f3_reg
  -------------------------------------------------------------------
                         required time                         10.484    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  1.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[12].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_2/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.069ns (33.659%)  route 0.136ns (66.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.116ns
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      1.831ns (routing 0.835ns, distribution 0.996ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.916ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.831     4.280    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[12].u_mux_data/aclk
    SLICE_X14Y53         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[12].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     4.349 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[12].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[42]/Q
                         net (fo=2, routed)           0.136     4.485    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_f6700735[42]
    RAMB36_X1Y10         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_2/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.198     4.116    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/aclk
    RAMB36_X1Y10         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_2/CLKARDCLK
                         clock pessimism              0.388     4.504    
    RAMB36_X1Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.029     4.475    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -4.475    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_da2cd007[4].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg_bram_3/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.070ns (24.221%)  route 0.219ns (75.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      1.847ns (routing 0.835ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.297ns (routing 0.916ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.847     4.296    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_da2cd007[4].u_mux_data/aclk
    SLICE_X27Y125        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_da2cd007[4].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y125        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     4.366 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_da2cd007[4].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[38]/Q
                         net (fo=2, routed)           0.219     4.585    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_2c91ac4e[38]
    RAMB36_X3Y25         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg_bram_3/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.297     4.215    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/aclk
    RAMB36_X3Y25         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg_bram_3/CLKARDCLK
                         clock pessimism              0.389     4.604    
    RAMB36_X3Y25         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.029     4.575    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_cfb1eb9f/g_01531788[4].u_3b83c88e/s_97ec53c9_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -4.575    
                         arrival time                           4.585    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/s_cfe6af81_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_3ad61dda/g_de48e7a1[0].u_22ff5752/s_3299323a_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.069ns (29.362%)  route 0.166ns (70.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Net Delay (Source):      1.799ns (routing 0.835ns, distribution 0.964ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.916ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.799     4.248    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/aclk
    SLICE_X26Y110        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/s_cfe6af81_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y110        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.317 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/s_cfe6af81_reg[40]/Q
                         net (fo=11, routed)          0.166     4.483    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_3ad61dda/g_de48e7a1[0].u_22ff5752/s_3299323a_reg[43]_0[40]
    SLICE_X32Y110        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_3ad61dda/g_de48e7a1[0].u_22ff5752/s_3299323a_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.107     4.025    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_3ad61dda/g_de48e7a1[0].u_22ff5752/aclk
    SLICE_X32Y110        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_3ad61dda/g_de48e7a1[0].u_22ff5752/s_3299323a_reg[40]/C
                         clock pessimism              0.393     4.418    
    SLICE_X32Y110        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     4.473    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_3ad61dda/g_de48e7a1[0].u_22ff5752/s_3299323a_reg[40]
  -------------------------------------------------------------------
                         required time                         -4.473    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/s_5d128a82_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_56_69/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.073ns (35.784%)  route 0.131ns (64.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Net Delay (Source):      1.838ns (routing 0.835ns, distribution 1.003ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.916ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.838     4.287    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/aclk
    SLICE_X19Y122        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/s_5d128a82_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     4.360 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/s_5d128a82_reg[63]/Q
                         net (fo=1, routed)           0.131     4.491    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_56_69/DID1
    SLICE_X20Y121        RAMD32                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_56_69/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.109     4.027    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_56_69/WCLK
    SLICE_X20Y121        RAMD32                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_56_69/RAMD_D1/CLK
                         clock pessimism              0.392     4.419    
    SLICE_X20Y121        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     4.481    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_56_69/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.481    
                         arrival time                           4.491    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/s_9e327453_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_8fe3a4ad/u_d2fd5ac7/u_44471062/s_97ec53c9_reg_0_31_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.072ns (36.000%)  route 0.128ns (64.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.975ns
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Net Delay (Source):      1.795ns (routing 0.835ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.916ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.795     4.244    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/aclk
    SLICE_X26Y110        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/s_9e327453_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y110        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.316 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/s_9e327453_reg[9]/Q
                         net (fo=1, routed)           0.128     4.444    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_8fe3a4ad/u_d2fd5ac7/u_44471062/s_97ec53c9_reg_0_31_0_13/DIE1
    SLICE_X24Y112        RAMD32                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_8fe3a4ad/u_d2fd5ac7/u_44471062/s_97ec53c9_reg_0_31_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.057     3.975    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_8fe3a4ad/u_d2fd5ac7/u_44471062/s_97ec53c9_reg_0_31_0_13/WCLK
    SLICE_X24Y112        RAMD32                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_8fe3a4ad/u_d2fd5ac7/u_44471062/s_97ec53c9_reg_0_31_0_13/RAME_D1/CLK
                         clock pessimism              0.396     4.371    
    SLICE_X24Y112        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.063     4.434    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_b1905883/u_364afe40/u_8fe3a4ad/u_d2fd5ac7/u_44471062/s_97ec53c9_reg_0_31_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/u_aa00d3cf/g_e0e0be43[0].s_9a1346bd_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/g_dae13e93[0].u_d830ca1b/u_44471062/s_97ec53c9_reg_0_3_70_83/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.071ns (35.678%)  route 0.128ns (64.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Net Delay (Source):      1.791ns (routing 0.835ns, distribution 0.956ns)
  Clock Net Delay (Destination): 2.053ns (routing 0.916ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.791     4.240    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/u_aa00d3cf/aclk
    SLICE_X26Y80         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/u_aa00d3cf/g_e0e0be43[0].s_9a1346bd_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     4.311 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/u_aa00d3cf/g_e0e0be43[0].s_9a1346bd_reg[0][1]/Q
                         net (fo=6, routed)           0.128     4.439    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/g_dae13e93[0].u_d830ca1b/u_44471062/s_97ec53c9_reg_0_3_70_83/DID1
    SLICE_X28Y80         RAMD32                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/g_dae13e93[0].u_d830ca1b/u_44471062/s_97ec53c9_reg_0_3_70_83/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.053     3.971    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/g_dae13e93[0].u_d830ca1b/u_44471062/s_97ec53c9_reg_0_3_70_83/WCLK
    SLICE_X28Y80         RAMD32                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/g_dae13e93[0].u_d830ca1b/u_44471062/s_97ec53c9_reg_0_3_70_83/RAMD_D1/CLK
                         clock pessimism              0.396     4.367    
    SLICE_X28Y80         RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     4.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/g_dae13e93[0].u_d830ca1b/u_44471062/s_97ec53c9_reg_0_3_70_83/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.439    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_3419e164/g_c2eb5265[0].s_26a045be_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_64_127_105_110/RAME/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.071ns (32.273%)  route 0.149ns (67.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.040ns
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Net Delay (Source):      1.852ns (routing 0.835ns, distribution 1.017ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.916ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.852     4.301    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_3419e164/aclk
    SLICE_X29Y75         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_3419e164/g_c2eb5265[0].s_26a045be_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     4.372 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_3419e164/g_c2eb5265[0].s_26a045be_reg[2]/Q
                         net (fo=20, routed)          0.149     4.521    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_64_127_105_110/DIE
    SLICE_X31Y74         RAMD64E                                      r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_64_127_105_110/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.122     4.040    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_64_127_105_110/WCLK
    SLICE_X31Y74         RAMD64E                                      r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_64_127_105_110/RAME/CLK
                         clock pessimism              0.390     4.430    
    SLICE_X31Y74         RAMD64E (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.081     4.511    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[0].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_64_127_105_110/RAME
  -------------------------------------------------------------------
                         required time                         -4.511    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_352b2876.u_f4cf7ddb/g_c11d9c8d.s_95588051_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.072ns (43.636%)  route 0.093ns (56.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Net Delay (Source):      1.848ns (routing 0.835ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.916ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.848     4.297    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_352b2876.u_f4cf7ddb/aclk
    SLICE_X29Y100        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_352b2876.u_f4cf7ddb/g_c11d9c8d.s_95588051_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     4.369 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_352b2876.u_f4cf7ddb/g_c11d9c8d.s_95588051_reg[5]/Q
                         net (fo=1, routed)           0.093     4.462    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/s_9b83f95d[5]
    SLICE_X31Y100        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.090     4.008    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/aclk
    SLICE_X31Y100        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[0][5]/C
                         clock pessimism              0.390     4.398    
    SLICE_X31Y100        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     4.452    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_c4eee2cf/g_deb90c0b[2].u_db926033/g_51b46dd4[0].s_e4d62d45_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -4.452    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_eace415f_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_0_63_35_41/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.070ns (32.407%)  route 0.146ns (67.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.954ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Net Delay (Source):      1.777ns (routing 0.835ns, distribution 0.942ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.916ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.777     4.226    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].g_605d8d16.m_de691615/aclk
    SLICE_X22Y93         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_eace415f_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     4.296 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].g_605d8d16.m_de691615/g_49ee9128.s_eace415f_reg[37]/Q
                         net (fo=2, routed)           0.146     4.442    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_0_63_35_41/DIC
    SLICE_X20Y93         RAMD64E                                      r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_0_63_35_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.036     3.954    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_0_63_35_41/WCLK
    SLICE_X20Y93         RAMD64E                                      r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_0_63_35_41/RAMC/CLK
                         clock pessimism              0.396     4.350    
    SLICE_X20Y93         RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.082     4.432    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_dfaaa33d/m_8f1c86f5/m_6804f36a/g_4de7d72e[1].u_61b3cb94/g_87a345b3.u_e0e4f76f/u_44471062/s_97ec53c9_reg_0_63_35_41/RAMC
  -------------------------------------------------------------------
                         required time                         -4.432    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_d80e0199/g_bda38421.g_3a37b224[5].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.069ns (36.702%)  route 0.119ns (63.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.000ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Net Delay (Source):      1.820ns (routing 0.835ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.916ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.820     4.269    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X23Y150        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.338 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[5]/Q
                         net (fo=1, routed)           0.119     4.457    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_d80e0199/Q[5]
    SLICE_X24Y151        SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_d80e0199/g_bda38421.g_3a37b224[5].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.082     4.000    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_d80e0199/aclk
    SLICE_X24Y151        SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_d80e0199/g_bda38421.g_3a37b224[5].u_srl/CLK
                         clock pessimism              0.392     4.392    
    SLICE_X24Y151        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     4.447    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[4].u_e360f283/g_0ca8f254[3].u_d80e0199/g_bda38421.g_3a37b224[5].u_srl
  -------------------------------------------------------------------
                         required time                         -4.447    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ULTRA96V2_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         6.667       3.667      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X4Y30  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.667       4.928      RAMB36_X4Y30  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X5Y24  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_1/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ULTRA96V2_clk_wiz_0_0
  To Clock:  clk_out2_ULTRA96V2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[2].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.096ns (3.462%)  route 2.677ns (96.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 7.738 - 3.333 ) 
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.192ns (routing 1.071ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.974ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.192     4.115    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X10Y52         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.211 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].s_4395190e_reg/Q
                         net (fo=12, routed)          2.677     6.888    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].s_4395190e
    SLICE_X5Y168         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[2].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.951     7.738    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X5Y168         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[2].s_f1a008cb_reg/C
                         clock pessimism             -0.434     7.304    
                         clock uncertainty           -0.059     7.245    
    SLICE_X5Y168         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.272    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[2].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.272    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_473feeb6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_ccc1cc8f_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.095ns (3.513%)  route 2.609ns (96.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 7.865 - 3.333 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.071ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.974ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.301     4.224    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/ap_clk_2
    SLICE_X29Y50         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_473feeb6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     4.319 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_473feeb6_reg/Q
                         net (fo=2, routed)           2.609     6.928    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_473feeb6
    SLICE_X35Y124        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_ccc1cc8f_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.078     7.865    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/ap_clk_2
    SLICE_X35Y124        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_ccc1cc8f_reg/C
                         clock pessimism             -0.434     7.431    
                         clock uncertainty           -0.059     7.372    
    SLICE_X35Y124        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     7.330    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_ccc1cc8f_reg
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.096ns (3.578%)  route 2.587ns (96.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 7.812 - 3.333 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.071ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.025ns (routing 0.974ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.236     4.159    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/ap_clk_2
    SLICE_X28Y59         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[30]/Q
                         net (fo=2, routed)           2.587     6.842    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd_n_5
    SLICE_X32Y60         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.025     7.812    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/ap_clk_2
    SLICE_X32Y60         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[30]/C
                         clock pessimism             -0.429     7.383    
                         clock uncertainty           -0.059     7.324    
    SLICE_X32Y60         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.351    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[30]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d3097133_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[3]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.098ns (4.231%)  route 2.218ns (95.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 7.742 - 3.333 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.237ns (routing 1.071ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.974ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.237     4.160    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/ap_clk_2
    SLICE_X18Y159        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d3097133_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y159        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     4.258 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d3097133_reg[3]/Q
                         net (fo=2, routed)           2.218     6.476    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/D[3]
    DSP48E2_X1Y32        DSP_PREADD_DATA                              r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.955     7.742    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/CLK
    DSP48E2_X1Y32        DSP_PREADD_DATA                              r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.434     7.308    
                         clock uncertainty           -0.059     7.249    
    DSP48E2_X1Y32        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[3])
                                                     -0.262     6.987    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[2].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.096ns (3.691%)  route 2.505ns (96.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 7.745 - 3.333 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 1.071ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.974ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.230     4.153    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X21Y52         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.249 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].s_4395190e_reg/Q
                         net (fo=12, routed)          2.505     6.754    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].s_4395190e
    SLICE_X6Y172         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[2].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.958     7.745    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X6Y172         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[2].s_f1a008cb_reg/C
                         clock pessimism             -0.434     7.311    
                         clock uncertainty           -0.059     7.252    
    SLICE_X6Y172         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.279    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[2].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.279    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/g_3c025716.srl_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_C_DATA_INST/C[37]
                            (rising edge-triggered cell DSP_C_DATA clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.099ns (4.525%)  route 2.089ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 7.723 - 3.333 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.071ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.974ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.363     4.286    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/ap_clk_2
    SLICE_X38Y49         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/g_3c025716.srl_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.385 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].u_f95825cd/g_3c025716.srl_reg[27]/Q
                         net (fo=1, routed)           2.089     6.474    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/C[37]
    DSP48E2_X0Y18        DSP_C_DATA                                   r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_C_DATA_INST/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.936     7.723    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/CLK
    DSP48E2_X0Y18        DSP_C_DATA                                   r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_C_DATA_INST/CLK
                         clock pessimism             -0.372     7.351    
                         clock uncertainty           -0.059     7.292    
    DSP48E2_X0Y18        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[37])
                                                     -0.262     7.030    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_ccc1cc8f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d9eef75b_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.096ns (3.740%)  route 2.471ns (96.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 7.755 - 3.333 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.222ns (routing 1.071ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.974ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.222     4.145    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/ap_clk_2
    SLICE_X24Y51         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_ccc1cc8f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.241 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_ccc1cc8f_reg/Q
                         net (fo=37, routed)          2.471     6.712    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_ccc1cc8f
    SLICE_X23Y54         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d9eef75b_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.968     7.755    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/ap_clk_2
    SLICE_X23Y54         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d9eef75b_reg[18]/C
                         clock pessimism             -0.375     7.380    
                         clock uncertainty           -0.059     7.321    
    SLICE_X23Y54         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     7.278    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d9eef75b_reg[18]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_ccc1cc8f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d9eef75b_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.096ns (3.740%)  route 2.471ns (96.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 7.755 - 3.333 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.222ns (routing 1.071ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.974ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.222     4.145    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/ap_clk_2
    SLICE_X24Y51         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_ccc1cc8f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.241 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_ccc1cc8f_reg/Q
                         net (fo=37, routed)          2.471     6.712    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_ccc1cc8f
    SLICE_X23Y54         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d9eef75b_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.968     7.755    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/ap_clk_2
    SLICE_X23Y54         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d9eef75b_reg[27]/C
                         clock pessimism             -0.375     7.380    
                         clock uncertainty           -0.059     7.321    
    SLICE_X23Y54         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043     7.278    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d9eef75b_reg[27]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_7334608e.s_ab17472f_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.098ns (4.298%)  route 2.182ns (95.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 7.739 - 3.333 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 1.071ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.974ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.174     4.097    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/ap_clk_2
    SLICE_X12Y45         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_7334608e.s_ab17472f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.195 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_7334608e.s_ab17472f_reg[3]/Q
                         net (fo=2, routed)           2.182     6.377    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/B[13]
    DSP48E2_X1Y33        DSP_A_B_DATA                                 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.952     7.739    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/CLK
    DSP48E2_X1Y33        DSP_A_B_DATA                                 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.429     7.310    
                         clock uncertainty           -0.059     7.251    
    DSP48E2_X1Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[13])
                                                     -0.291     6.960    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].g_86982077.u_683114a8/u_dsp/g_5fa47eea.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@3.333ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.095ns (3.566%)  route 2.569ns (96.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 7.821 - 3.333 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.071ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.974ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.206     4.129    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/ap_clk_2
    SLICE_X28Y72         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.224 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd/g_3c025716.srl_reg[1]/Q
                         net (fo=2, routed)           2.569     6.793    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].u_f95825cd_n_34
    SLICE_X32Y65         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.333 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     4.887    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.531 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.763    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.787 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.034     7.821    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/ap_clk_2
    SLICE_X32Y65         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[1]/C
                         clock pessimism             -0.378     7.443    
                         clock uncertainty           -0.059     7.384    
    SLICE_X32Y65         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.411    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[1]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                  0.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d9eef75b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_cfe7de85_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.071ns (42.262%)  route 0.097ns (57.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.169ns
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      1.988ns (routing 0.974ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.246ns (routing 1.071ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.430    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.454 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.988     4.442    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X19Y160        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d9eef75b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     4.513 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d9eef75b_reg[3]/Q
                         net (fo=1, routed)           0.097     4.610    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d9eef75b_reg_n_0_[3]
    SLICE_X20Y160        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_cfe7de85_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.246     4.169    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X20Y160        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_cfe7de85_reg[3]/C
                         clock pessimism              0.376     4.545    
    SLICE_X20Y160        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     4.600    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_cfe7de85_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.610    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[2].s_b9d1b381_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[0].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.072ns (35.821%)  route 0.129ns (64.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.145ns
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      1.934ns (routing 0.974ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.222ns (routing 1.071ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.430    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.454 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.934     4.388    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X13Y69         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[2].s_b9d1b381_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     4.460 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[2].s_b9d1b381_reg[1]/Q
                         net (fo=1, routed)           0.129     4.589    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[0].g_8621e177[1].u_ds_wgt/Q[1]
    SLICE_X14Y69         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[0].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.222     4.145    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[0].g_8621e177[1].u_ds_wgt/ap_clk_2
    SLICE_X14Y69         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[0].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
                         clock pessimism              0.380     4.525    
    SLICE_X14Y69         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.054     4.579    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[0].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl
  -------------------------------------------------------------------
                         required time                         -4.579    
                         arrival time                           4.589    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[4].s_b9d1b381_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.185ns (routing 0.540ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.598ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.185     2.465    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X39Y98         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[4].s_b9d1b381_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.504 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[4].s_b9d1b381_reg[1]/Q
                         net (fo=1, routed)           0.059     2.563    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[3].g_8621e177[0].u_ds_wgt/Q[1]
    SLICE_X39Y100        SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.868    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.887 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.353     2.240    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[3].g_8621e177[0].u_ds_wgt/ap_clk_2
    SLICE_X39Y100        SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
                         clock pessimism              0.267     2.507    
    SLICE_X39Y100        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.046     2.553    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[5].s_41a181b4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      1.111ns (routing 0.540ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.598ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.111     2.391    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X6Y141         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[5].s_41a181b4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.430 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[5].s_41a181b4_reg[7]/Q
                         net (fo=1, routed)           0.057     2.487    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/Q[7]
    SLICE_X5Y141         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.868    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.887 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.270     2.157    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/ap_clk_2
    SLICE_X5Y141         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl/CLK
                         clock pessimism              0.274     2.431    
    SLICE_X5Y141         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     2.477    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[11].s_b9d1b381_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Net Delay (Source):      1.124ns (routing 0.540ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.598ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.124     2.404    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X21Y26         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[11].s_b9d1b381_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.443 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[11].s_b9d1b381_reg[7]/Q
                         net (fo=1, routed)           0.057     2.500    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].g_8621e177[0].u_ds_wgt/Q[7]
    SLICE_X20Y26         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.868    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.887 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.285     2.172    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].g_8621e177[0].u_ds_wgt/ap_clk_2
    SLICE_X20Y26         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/CLK
                         clock pessimism              0.272     2.444    
    SLICE_X20Y26         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     2.490    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[8].s_41a181b4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[3].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.071ns (25.818%)  route 0.204ns (74.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Net Delay (Source):      2.107ns (routing 0.974ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.420ns (routing 1.071ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.430    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.454 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.107     4.561    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X40Y66         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[8].s_41a181b4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     4.632 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[8].s_41a181b4_reg[3]/Q
                         net (fo=1, routed)           0.204     4.836    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/Q[3]
    SLICE_X42Y51         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[3].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.420     4.343    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/ap_clk_2
    SLICE_X42Y51         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[3].u_srl/CLK
                         clock pessimism              0.429     4.772    
    SLICE_X42Y51         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.054     4.826    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[3].u_srl
  -------------------------------------------------------------------
                         required time                         -4.826    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d3097133_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[2].s_d3097133_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.071ns (34.975%)  route 0.132ns (65.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.095ns
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Net Delay (Source):      1.932ns (routing 0.974ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.071ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.430    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.454 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.932     4.386    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X4Y59          FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d3097133_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     4.457 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d3097133_reg[4]/Q
                         net (fo=2, routed)           0.132     4.589    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[2].s_d3097133_reg[7]_0[4]
    SLICE_X4Y64          FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[2].s_d3097133_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.172     4.095    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/ap_clk_2
    SLICE_X4Y64          FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[2].s_d3097133_reg[4]/C
                         clock pessimism              0.429     4.524    
    SLICE_X4Y64          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     4.579    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[2].s_d3097133_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.579    
                         arrival time                           4.589    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].s_029067d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].s_029067d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.071ns (43.030%)  route 0.094ns (56.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      2.079ns (routing 0.974ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.071ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.430    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.454 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.079     4.533    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X38Y30         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].s_029067d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.604 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].s_029067d2_reg/Q
                         net (fo=2, routed)           0.094     4.698    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].s_029067d2
    SLICE_X38Y28         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].s_029067d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.343     4.266    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X38Y28         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].s_029067d2_reg/C
                         clock pessimism              0.366     4.632    
    SLICE_X38Y28         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     4.687    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].s_029067d2_reg
  -------------------------------------------------------------------
                         required time                         -4.687    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_854274c3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[2].s_854274c3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.072ns (45.283%)  route 0.087ns (54.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      1.990ns (routing 0.974ns, distribution 1.016ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.071ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.430    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.454 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.990     4.444    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/ap_clk_2
    SLICE_X27Y160        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_854274c3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y160        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     4.516 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_854274c3_reg[1]/Q
                         net (fo=2, routed)           0.087     4.603    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_854274c3[1]
    SLICE_X28Y160        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[2].s_854274c3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.238     4.161    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/ap_clk_2
    SLICE_X28Y160        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[2].s_854274c3_reg[1]/C
                         clock pessimism              0.376     4.537    
    SLICE_X28Y160        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     4.592    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[2].s_854274c3_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.603    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[8].g_dee3fc2f[5].s_b9d1b381_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.178ns (routing 0.540ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.598ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.178     2.458    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X34Y13         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[8].g_dee3fc2f[5].s_b9d1b381_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.497 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[8].g_dee3fc2f[5].s_b9d1b381_reg[7]/Q
                         net (fo=1, routed)           0.060     2.557    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].g_8621e177[0].u_ds_wgt/Q[7]
    SLICE_X34Y12         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.868    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.887 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.346     2.233    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].g_8621e177[0].u_ds_wgt/ap_clk_2
    SLICE_X34Y12         SRL16E                                       r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/CLK
                         clock pessimism              0.267     2.500    
    SLICE_X34Y12         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     2.546    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ULTRA96V2_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         3.333       1.834      BUFGCE_X0Y2    ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         3.333       2.083      MMCM_X0Y0      ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.333       2.187      SLICE_X19Y32   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.333       2.187      SLICE_X19Y32   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.333       2.187      SLICE_X19Y32   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[2].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.333       2.187      SLICE_X19Y32   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[3].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.333       2.187      SLICE_X19Y32   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[4].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.333       2.187      SLICE_X19Y32   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[5].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.333       2.187      SLICE_X19Y32   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[6].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.333       2.187      SLICE_X19Y32   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y35   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y35   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y35   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[2].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y35   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[3].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y35   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[4].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y35   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[5].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y35   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[6].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y35   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[3].g_8487aac1[3].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y39   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y39   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y41   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y41   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y41   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[2].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y41   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[3].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y41   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[4].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y41   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[5].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y41   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[6].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X19Y41   ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X14Y108  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[1].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.667       1.094      SLICE_X14Y108  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[1].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[9]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 0.668ns (11.480%)  route 5.151ns (88.520%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 11.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.576ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.104     3.052    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.150 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=23, routed)          1.629     4.779    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X6Y35          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     4.957 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[9]_INST_0/O
                         net (fo=3, routed)           3.016     7.973    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_wdata[9]
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.719    11.886    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.102    11.988    
                         clock uncertainty           -0.176    11.812    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[9])
                                                     -1.164    10.648    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[14]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.668ns (12.172%)  route 4.820ns (87.828%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 11.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.576ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.104     3.052    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.150 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=23, routed)          1.572     4.722    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X8Y34          LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     4.900 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[14]_INST_0/O
                         net (fo=3, routed)           2.742     7.642    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_wdata[14]
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.719    11.886    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.102    11.988    
                         clock uncertainty           -0.176    11.812    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[14])
                                                     -1.353    10.459    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[15]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.579ns (10.883%)  route 4.741ns (89.117%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 11.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.576ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.190     3.138    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.040     3.178 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=23, routed)          1.398     4.576    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X12Y39         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     4.723 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[15]_INST_0/O
                         net (fo=3, routed)           2.751     7.474    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_wdata[15]
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.719    11.886    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.102    11.988    
                         clock uncertainty           -0.176    11.812    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[15])
                                                     -1.276    10.536    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[7]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.579ns (11.761%)  route 4.344ns (88.239%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 11.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.576ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.190     3.138    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.040     3.178 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=23, routed)          1.497     4.675    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X12Y37         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     4.822 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=3, routed)           2.255     7.077    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_wdata[7]
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.719    11.886    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.102    11.988    
                         clock uncertainty           -0.176    11.812    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[7])
                                                     -1.234    10.578    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.071ns (17.406%)  route 5.082ns (82.594%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 11.864 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.576ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.104     3.052    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.150 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=23, routed)          1.406     4.556    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X9Y37          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     4.738 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[3]_INST_0/O
                         net (fo=8, routed)           0.856     5.594    ULTRA96V2_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X37Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.694 r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           1.402     7.096    ULTRA96V2_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X37Y132        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     7.247 r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.853     8.100    ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip_irpt_status_reg1__0
    SLICE_X38Y153        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     8.248 r  ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg[9]_i_1/O
                         net (fo=1, routed)           0.059     8.307    ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg[9]_i_1_n_0
    SLICE_X38Y153        FDRE                                         r  ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.697    11.864    ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X38Y153        FDRE                                         r  ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9]/C
                         clock pessimism              0.102    11.966    
                         clock uncertainty           -0.176    11.790    
    SLICE_X38Y153        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.817    ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.817    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[12]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 0.590ns (12.140%)  route 4.270ns (87.860%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 11.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.576ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.104     3.052    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.150 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=23, routed)          1.440     4.590    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X10Y36         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.690 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[12]_INST_0/O
                         net (fo=3, routed)           2.324     7.014    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_wdata[12]
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.719    11.886    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.102    11.988    
                         clock uncertainty           -0.176    11.812    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[12])
                                                     -1.275    10.537    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[6]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.603ns (12.415%)  route 4.254ns (87.585%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 11.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.576ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.104     3.052    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.150 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=23, routed)          1.434     4.584    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X9Y36          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     4.697 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[6]_INST_0/O
                         net (fo=3, routed)           2.314     7.011    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_wdata[6]
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.719    11.886    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.102    11.988    
                         clock uncertainty           -0.176    11.812    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[6])
                                                     -1.244    10.568    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.568    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[10]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.606ns (12.108%)  route 4.399ns (87.892%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 11.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.576ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.104     3.052    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.150 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=23, routed)          1.445     4.595    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X7Y35          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.711 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=3, routed)           2.448     7.159    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_wdata[10]
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.719    11.886    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.102    11.988    
                         clock uncertainty           -0.176    11.812    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[10])
                                                     -1.072    10.740    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[8]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.588ns (12.260%)  route 4.208ns (87.740%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 11.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.576ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.104     3.052    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.150 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=23, routed)          1.436     4.586    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X9Y36          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     4.684 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=3, routed)           2.266     6.950    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_wdata[8]
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.719    11.886    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.102    11.988    
                         clock uncertainty           -0.176    11.812    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[8])
                                                     -1.227    10.585    ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.585    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.105ns (18.543%)  route 4.854ns (81.457%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 11.824 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.638ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.576ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.947     2.154    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X47Y36         FDSE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.253 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.138     2.391    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X47Y35         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.568 f  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.264     2.832    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[1]_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     2.948 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.104     3.052    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X47Y33         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.150 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=23, routed)          1.406     4.556    ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X9Y37          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     4.738 r  ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[3]_INST_0/O
                         net (fo=8, routed)           0.856     5.594    ULTRA96V2_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wstrb[3]
    SLICE_X37Y48         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.694 r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           1.402     7.096    ULTRA96V2_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X37Y132        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     7.247 r  ULTRA96V2_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=18, routed)          0.616     7.863    ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip_irpt_status_reg1__0
    SLICE_X34Y154        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     8.045 r  ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg[12]_i_1/O
                         net (fo=1, routed)           0.068     8.113    ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg[12]_i_1_n_0
    SLICE_X34Y154        FDRE                                         r  ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.657    11.824    ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X34Y154        FDRE                                         r  ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12]/C
                         clock pessimism              0.102    11.926    
                         clock uncertainty           -0.176    11.750    
    SLICE_X34Y154        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.777    ULTRA96V2_i/system_management_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  3.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[41].bram_wrdata_int_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.069ns (33.333%)  route 0.138ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.539ns (routing 0.576ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.638ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.539     1.706    ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X14Y33         FDRE                                         r  ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[41].bram_wrdata_int_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.775 r  ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[41].bram_wrdata_int_reg[41]/Q
                         net (fo=1, routed)           0.138     1.913    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X1Y6          RAMB36E2                                     r  ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.889     2.096    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E2                                     r  ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.164     1.932    
    RAMB36_X1Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[9])
                                                     -0.029     1.903    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.708ns (routing 0.576ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.000ns (routing 0.638ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.708     1.875    ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X47Y29         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.946 r  ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.185     2.131    ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB0
    SLICE_X45Y30         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       2.000     2.207    ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X45Y30         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.168     2.039    
    SLICE_X45Y30         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     2.121    ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.070ns (38.043%)  route 0.114ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.583ns (routing 0.576ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.638ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.583     1.750    ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y11         FDRE                                         r  ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.820 r  ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp_reg[10]/Q
                         net (fo=1, routed)           0.114     1.934    ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp[10]
    SLICE_X20Y12         FDRE                                         r  ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.824     2.031    ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y12         FDRE                                         r  ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[10]/C
                         clock pessimism             -0.160     1.871    
    SLICE_X20Y12         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     1.924    ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.070ns (26.515%)  route 0.194ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.559ns (routing 0.576ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.638ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.559     1.726    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y29         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.796 r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.194     1.990    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH0
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.843     2.050    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/CLK
                         clock pessimism             -0.161     1.889    
    SLICE_X24Y29         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.979    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.070ns (26.515%)  route 0.194ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.559ns (routing 0.576ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.638ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.559     1.726    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y29         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.796 r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.194     1.990    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH0
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.843     2.050    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/CLK
                         clock pessimism             -0.161     1.889    
    SLICE_X24Y29         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.979    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.070ns (26.515%)  route 0.194ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.559ns (routing 0.576ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.638ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.559     1.726    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y29         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.796 r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.194     1.990    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH0
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.843     2.050    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB/CLK
                         clock pessimism             -0.161     1.889    
    SLICE_X24Y29         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.979    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.070ns (26.515%)  route 0.194ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.559ns (routing 0.576ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.638ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.559     1.726    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y29         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.796 r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.194     1.990    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH0
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.843     2.050    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1/CLK
                         clock pessimism             -0.161     1.889    
    SLICE_X24Y29         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.979    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.070ns (26.515%)  route 0.194ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.559ns (routing 0.576ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.638ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.559     1.726    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y29         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.796 r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.194     1.990    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH0
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.843     2.050    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC/CLK
                         clock pessimism             -0.161     1.889    
    SLICE_X24Y29         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.979    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.070ns (26.515%)  route 0.194ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.559ns (routing 0.576ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.638ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.559     1.726    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y29         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.796 r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.194     1.990    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH0
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.843     2.050    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1/CLK
                         clock pessimism             -0.161     1.889    
    SLICE_X24Y29         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.979    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.070ns (26.515%)  route 0.194ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.559ns (routing 0.576ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.638ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.559     1.726    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y29         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.796 r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.194     1.990    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH0
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.843     2.050    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y29         RAMD32                                       r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD/CLK
                         clock pessimism             -0.161     1.889    
    SLICE_X24Y29         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.090     1.979    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y4    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y4    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y6    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y6    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y6    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y6    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y5    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y5    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X4Y14    ULTRA96V2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y1    ULTRA96V2_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y1    ULTRA96V2_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y1    ULTRA96V2_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y1    ULTRA96V2_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y1    ULTRA96V2_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  ULTRA96V2_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y45   ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y45   ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y45   ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y45   ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y45   ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[13].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y45   ULTRA96V2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[14].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ULTRA96V2_clk_wiz_0_0
  To Clock:  clk_out1_ULTRA96V2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.515ns (14.195%)  route 3.113ns (85.805%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 10.936 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.835ns, distribution 0.985ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.630 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.658    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1_n_0
    SLICE_X25Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.755 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.031     7.786    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_1
    SLICE_X25Y153        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.820    10.936    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y153        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]/C
                         clock pessimism             -0.564    10.372    
                         clock uncertainty           -0.184    10.187    
    SLICE_X25Y153        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    10.214    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.541ns (14.920%)  route 3.085ns (85.080%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 10.939 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.835ns, distribution 0.988ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.753 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/O[7]
                         net (fo=1, routed)           0.031     7.784    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_3
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.823    10.939    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/C
                         clock pessimism             -0.564    10.375    
                         clock uncertainty           -0.184    10.190    
    SLICE_X25Y152        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.217    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.540ns (14.897%)  route 3.085ns (85.103%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 10.939 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.835ns, distribution 0.988ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     7.752 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/O[5]
                         net (fo=1, routed)           0.031     7.783    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_5
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.823    10.939    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/C
                         clock pessimism             -0.564    10.375    
                         clock uncertainty           -0.184    10.190    
    SLICE_X25Y152        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    10.217    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.504ns (13.930%)  route 3.114ns (86.070%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 10.936 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.835ns, distribution 0.985ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.630 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.658    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1_n_0
    SLICE_X25Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     7.744 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.032     7.776    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_0
    SLICE_X25Y153        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.820    10.936    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y153        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/C
                         clock pessimism             -0.564    10.372    
                         clock uncertainty           -0.184    10.187    
    SLICE_X25Y153        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    10.214    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.524ns (14.515%)  route 3.086ns (85.485%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 10.939 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.835ns, distribution 0.988ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.736 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/O[6]
                         net (fo=1, routed)           0.032     7.768    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_4
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.823    10.939    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[14]/C
                         clock pessimism             -0.564    10.375    
                         clock uncertainty           -0.184    10.190    
    SLICE_X25Y152        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    10.217    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[14]
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.490ns (13.604%)  route 3.112ns (86.396%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 10.936 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.835ns, distribution 0.985ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.630 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.658    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1_n_0
    SLICE_X25Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     7.730 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.030     7.760    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_2
    SLICE_X25Y153        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.820    10.936    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y153        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[16]/C
                         clock pessimism             -0.564    10.372    
                         clock uncertainty           -0.184    10.187    
    SLICE_X25Y153        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    10.214    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[16]
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.499ns (13.919%)  route 3.086ns (86.081%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 10.935 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.835ns, distribution 0.984ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     7.711 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.032     7.743    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_7
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.819    10.935    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[11]/C
                         clock pessimism             -0.564    10.371    
                         clock uncertainty           -0.184    10.186    
    SLICE_X25Y152        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    10.213    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[11]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.504ns (14.047%)  route 3.084ns (85.953%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 10.939 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.835ns, distribution 0.988ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     7.716 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/O[4]
                         net (fo=1, routed)           0.030     7.746    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_6
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.823    10.939    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/C
                         clock pessimism             -0.564    10.375    
                         clock uncertainty           -0.184    10.190    
    SLICE_X25Y152        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.217    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.492ns (13.755%)  route 3.085ns (86.245%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 10.935 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.835ns, distribution 0.984ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.704 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.031     7.735    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_9
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.819    10.935    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[9]/C
                         clock pessimism             -0.564    10.371    
                         clock uncertainty           -0.184    10.186    
    SLICE_X25Y152        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    10.213    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[9]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.481ns (13.485%)  route 3.086ns (86.515%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 10.935 - 6.667 ) 
    Source Clock Delay      (SCD):    4.158ns = ( 7.491 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.235ns (routing 1.071ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.835ns, distribution 0.984ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.235     4.158    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X26Y144        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.255 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=8, routed)           1.544     5.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X24Y150        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.947 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__4__1__0/O
                         net (fo=1, routed)           1.482     7.429    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7][1]
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     7.579 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.607    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     7.693 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.032     7.725    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_8
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.819    10.935    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X25Y152        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]/C
                         clock pessimism             -0.564    10.371    
                         clock uncertainty           -0.184    10.186    
    SLICE_X25Y152        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    10.213    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  2.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[9].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.119ns (34.393%)  route 0.227ns (65.607%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.190ns (routing 0.540ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.514ns, distribution 0.727ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.190     2.470    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/ap_clk_2
    SLICE_X46Y84         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.510 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[3]/Q
                         net (fo=1, routed)           0.204     2.714    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[52]
    SLICE_X45Y84         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.059     2.773 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/g_079847d0[9].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[7]_i_6/O
                         net (fo=1, routed)           0.016     2.789    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4_n_1191
    SLICE_X45Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     2.809 r  ULTRA96V2_i/dpu_xrt_top_1/inst/g_079847d0[9].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.816    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[9].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[3]
    SLICE_X45Y84         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[9].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.241     2.124    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[9].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X45Y84         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[9].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[3]/C
                         clock pessimism              0.416     2.540    
                         clock uncertainty            0.184     2.724    
    SLICE_X45Y84         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.770    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[9].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d7b1a57d_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.107ns (31.657%)  route 0.231ns (68.343%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.132ns (routing 0.540ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.514ns, distribution 0.661ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.132     2.412    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X21Y155        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d7b1a57d_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y155        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.451 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d7b1a57d_reg[24]/Q
                         net (fo=3, routed)           0.212     2.663    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e__0__0[4]
    SLICE_X20Y156        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.050     2.713 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[7]_i_8/O
                         net (fo=1, routed)           0.012     2.725    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[7]_i_8_n_0
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     2.743 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.750    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_12
    SLICE_X20Y156        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.175     2.058    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X20Y156        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[6]/C
                         clock pessimism              0.416     2.474    
                         clock uncertainty            0.184     2.658    
    SLICE_X20Y156        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     2.704    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[385]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.070ns (19.022%)  route 0.298ns (80.978%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.195ns (routing 0.540ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.514ns, distribution 0.753ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.195     2.475    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/ap_clk_2
    SLICE_X37Y173        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.514 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac_reg[0]/Q
                         net (fo=2, routed)           0.291     2.805    ULTRA96V2_i/dpu_xrt_top_1/inst/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac[0]
    SLICE_X39Y168        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[1])
                                                      0.031     2.836 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[391]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.843    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[487]_0[1]
    SLICE_X39Y168        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.267     2.150    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/aclk
    SLICE_X39Y168        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[385]/C
                         clock pessimism              0.416     2.566    
                         clock uncertainty            0.184     2.750    
    SLICE_X39Y168        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.796    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[385]
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[2].s_cfe7de85_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.116ns (35.045%)  route 0.215ns (64.955%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.168ns (routing 0.540ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.514ns, distribution 0.689ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.168     2.448    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/ap_clk_2
    SLICE_X36Y66         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[2].s_cfe7de85_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.488 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[2].s_cfe7de85_reg[30]/Q
                         net (fo=3, routed)           0.201     2.689    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[12]
    SLICE_X35Y70         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.059     2.748 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[15]_i_13/O
                         net (fo=1, routed)           0.007     2.755    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[15]_i_13_n_0
    SLICE_X35Y70         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     2.772 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.779    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_6
    SLICE_X35Y70         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.203     2.086    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X35Y70         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/C
                         clock pessimism              0.416     2.502    
                         clock uncertainty            0.184     2.686    
    SLICE_X35Y70         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.732    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d7b1a57d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.109ns (32.153%)  route 0.230ns (67.847%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.135ns (routing 0.540ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.514ns, distribution 0.663ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.135     2.415    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X22Y156        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d7b1a57d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.454 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d7b1a57d_reg[18]/Q
                         net (fo=2, routed)           0.213     2.667    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_1[1]
    SLICE_X20Y156        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.051     2.718 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b0__5__0/O
                         net (fo=1, routed)           0.010     2.728    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_0[0]
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     2.747 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.007     2.754    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_18
    SLICE_X20Y156        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.177     2.060    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X20Y156        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[0]/C
                         clock pessimism              0.416     2.476    
                         clock uncertainty            0.184     2.660    
    SLICE_X20Y156        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.706    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d7b1a57d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.107ns (31.563%)  route 0.232ns (68.437%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.135ns (routing 0.540ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.514ns, distribution 0.663ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.135     2.415    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X22Y156        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d7b1a57d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.454 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[2].s_d7b1a57d_reg[18]/Q
                         net (fo=2, routed)           0.213     2.667    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_1[1]
    SLICE_X20Y156        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     2.717 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g0_b1__5__2/O
                         net (fo=1, routed)           0.012     2.729    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_0[1]
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.747 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.754    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_17
    SLICE_X20Y156        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.177     2.060    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X20Y156        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[1]/C
                         clock pessimism              0.416     2.476    
                         clock uncertainty            0.184     2.660    
    SLICE_X20Y156        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.706    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[4].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[3].s_d7b1a57d_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.106ns (30.199%)  route 0.245ns (69.801%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.173ns (routing 0.540ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.514ns, distribution 0.713ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.173     2.453    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/ap_clk_2
    SLICE_X35Y148        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[3].s_d7b1a57d_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.492 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[2].u_d31bf6a5/g_a6ae0805[3].s_d7b1a57d_reg[32]/Q
                         net (fo=3, routed)           0.230     2.722    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e__0__0[12]
    SLICE_X35Y147        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.050     2.772 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[10]_i_10/O
                         net (fo=1, routed)           0.008     2.780    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[10]_i_10_n_0
    SLICE_X35Y147        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.797 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.804    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_3
    SLICE_X35Y147        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.227     2.110    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X35Y147        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/C
                         clock pessimism              0.416     2.526    
                         clock uncertainty            0.184     2.710    
    SLICE_X35Y147        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.756    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[5].u_e360f283/g_0ca8f254[6].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.118ns (34.302%)  route 0.226ns (65.698%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.221ns (routing 0.540ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.514ns, distribution 0.754ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.221     2.501    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/ap_clk_2
    SLICE_X42Y138        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.540 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[15]/Q
                         net (fo=1, routed)           0.207     2.747    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e__0__0[15]
    SLICE_X42Y134        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.808 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[15]_i_2/O
                         net (fo=1, routed)           0.012     2.820    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[15]_i_2_n_0
    SLICE_X42Y134        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     2.838 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.845    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_3
    SLICE_X42Y134        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.268     2.151    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X42Y134        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/C
                         clock pessimism              0.416     2.567    
                         clock uncertainty            0.184     2.751    
    SLICE_X42Y134        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.797    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[6].u_e360f283/g_0ca8f254[3].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[3].s_cfe7de85_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.096ns (27.195%)  route 0.257ns (72.805%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.190ns (routing 0.540ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.514ns, distribution 0.731ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.190     2.470    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/ap_clk_2
    SLICE_X46Y88         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[3].s_cfe7de85_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.509 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[4].u_d31bf6a5/g_a6ae0805[3].s_cfe7de85_reg[6]/Q
                         net (fo=1, routed)           0.243     2.752    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e__0[6]
    SLICE_X46Y89         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     2.792 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[7]_i_3/O
                         net (fo=1, routed)           0.007     2.799    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[7]_i_3_n_0
    SLICE_X46Y89         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     2.816 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.823    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_12
    SLICE_X46Y89         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.245     2.128    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X46Y89         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[6]/C
                         clock pessimism              0.416     2.544    
                         clock uncertainty            0.184     2.728    
    SLICE_X46Y89         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.774    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[8].u_e360f283/g_0ca8f254[7].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[11].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.115ns (32.857%)  route 0.235ns (67.143%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.155ns (routing 0.540ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.514ns, distribution 0.692ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.263    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.280 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.155     2.435    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/ap_clk_2
    SLICE_X32Y64         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.474 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[12]/Q
                         net (fo=1, routed)           0.221     2.695    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[28]
    SLICE_X33Y66         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     2.754 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_079847d0[11].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[15]_i_5/O
                         net (fo=1, routed)           0.007     2.761    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4_n_678
    SLICE_X33Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     2.778 r  ULTRA96V2_i/dpu_xrt_top_1/inst/g_079847d0[11].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.785    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[11].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[12]
    SLICE_X33Y66         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[11].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.206     2.089    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[11].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/aclk
    SLICE_X33Y66         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[11].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/C
                         clock pessimism              0.416     2.505    
                         clock uncertainty            0.184     2.689    
    SLICE_X33Y66         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.735    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[11].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ULTRA96V2_clk_wiz_0_0
  To Clock:  clk_out2_ULTRA96V2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[10].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[10].s_41a181b4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.097ns (3.035%)  route 3.099ns (96.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 7.859 - 3.333 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.172ns (routing 0.916ns, distribution 1.256ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.974ns, distribution 1.098ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.172     4.090    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/aclk
    SLICE_X39Y63         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[10].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.187 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[10].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[4]/Q
                         net (fo=1, routed)           3.099     7.286    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_9fd20303[36]
    SLICE_X37Y57         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[10].s_41a181b4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.072    11.193    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X37Y57         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[10].s_41a181b4_reg[4]/C
                         clock pessimism             -0.564    10.629    
                         clock uncertainty           -0.184    10.444    
    SLICE_X37Y57         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.471    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[10].s_41a181b4_reg[4]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[2].s_b9d1b381_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.243ns (7.975%)  route 2.804ns (92.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 7.807 - 3.333 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.198ns (routing 0.916ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.974ns, distribution 1.046ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.198     4.116    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/aclk
    RAMB36_X3Y19         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[18])
                                                      0.243     4.359 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTBDOUT[18]
                         net (fo=1, routed)           2.804     7.163    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_d88e05f7[1074]
    SLICE_X31Y95         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[2].s_b9d1b381_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.020    11.141    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X31Y95         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[2].s_b9d1b381_reg[2]/C
                         clock pessimism             -0.564    10.577    
                         clock uncertainty           -0.184    10.392    
    SLICE_X31Y95         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.419    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[2].s_b9d1b381_reg[2]
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.240ns (8.225%)  route 2.678ns (91.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 7.693 - 3.333 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 0.916ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.974ns, distribution 0.932ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.164     4.082    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/aclk
    RAMB36_X1Y19         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[2])
                                                      0.240     4.322 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTPBDOUTP[2]
                         net (fo=1, routed)           2.678     7.000    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_d88e05f7[418]
    SLICE_X11Y93         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.906    11.027    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X11Y93         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[2]/C
                         clock pessimism             -0.564    10.463    
                         clock uncertainty           -0.184    10.278    
    SLICE_X11Y93         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    10.305    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[2]
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[2].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.096ns (3.502%)  route 2.645ns (96.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 7.753 - 3.333 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.085ns (routing 0.916ns, distribution 1.169ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.974ns, distribution 0.992ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.085     4.003    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/aclk
    SLICE_X15Y174        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[2].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.099 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[2].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[0]/Q
                         net (fo=6, routed)           2.645     6.744    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[383]_0[16]
    SLICE_X13Y174        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.966    11.087    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/ap_clk_2
    SLICE_X13Y174        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[16]/C
                         clock pessimism             -0.564    10.523    
                         clock uncertainty           -0.184    10.338    
    SLICE_X13Y174        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.365    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[16]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[3].g_dee3fc2f[0].s_b9d1b381_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.243ns (9.526%)  route 2.308ns (90.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 7.709 - 3.333 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.162ns (routing 0.916ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.974ns, distribution 0.948ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.162     4.080    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/aclk
    RAMB36_X1Y21         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.243     4.323 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTBDOUT[0]
                         net (fo=1, routed)           2.308     6.631    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_d88e05f7[288]
    SLICE_X13Y106        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[3].g_dee3fc2f[0].s_b9d1b381_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.922    11.043    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X13Y106        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[3].g_dee3fc2f[0].s_b9d1b381_reg[0]/C
                         clock pessimism             -0.564    10.479    
                         clock uncertainty           -0.184    10.294    
    SLICE_X13Y106        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.321    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[3].g_dee3fc2f[0].s_b9d1b381_reg[0]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.243ns (9.548%)  route 2.302ns (90.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 7.745 - 3.333 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.200ns (routing 0.916ns, distribution 1.284ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.974ns, distribution 0.984ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.200     4.118    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/aclk
    RAMB36_X1Y11         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.243     4.361 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[15]
                         net (fo=1, routed)           2.302     6.663    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[95]_0[51]
    SLICE_X12Y145        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.958    11.079    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/ap_clk_2
    SLICE_X12Y145        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[51]/C
                         clock pessimism             -0.564    10.515    
                         clock uncertainty           -0.184    10.330    
    SLICE_X12Y145        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.357    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[51]
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[5].g_dee3fc2f[3].s_b9d1b381_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.235ns (9.105%)  route 2.346ns (90.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 7.733 - 3.333 ) 
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.130ns (routing 0.916ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.974ns, distribution 0.972ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.130     4.048    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/aclk
    RAMB36_X2Y19         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[28])
                                                      0.235     4.283 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[5].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTBDOUT[28]
                         net (fo=1, routed)           2.346     6.629    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_d88e05f7[508]
    SLICE_X16Y98         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[5].g_dee3fc2f[3].s_b9d1b381_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.946    11.067    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X16Y98         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[5].g_dee3fc2f[3].s_b9d1b381_reg[4]/C
                         clock pessimism             -0.564    10.503    
                         clock uncertainty           -0.184    10.318    
    SLICE_X16Y98         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.345    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[5].g_dee3fc2f[3].s_b9d1b381_reg[4]
  -------------------------------------------------------------------
                         required time                         10.345    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.243ns (9.724%)  route 2.256ns (90.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 7.697 - 3.333 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.170ns (routing 0.916ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.974ns, distribution 0.936ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.170     4.088    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/aclk
    RAMB36_X1Y4          RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.243     4.331 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[0]
                         net (fo=1, routed)           2.256     6.587    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_d88e05f7[420]
    SLICE_X12Y87         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.910    11.031    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X12Y87         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[4]/C
                         clock pessimism             -0.564    10.467    
                         clock uncertainty           -0.184    10.282    
    SLICE_X12Y87         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    10.309    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[4]
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[3].g_dee3fc2f[7].s_b9d1b381_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.239ns (9.421%)  route 2.298ns (90.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 7.749 - 3.333 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.165ns (routing 0.916ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.974ns, distribution 0.988ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.165     4.083    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/aclk
    RAMB36_X2Y13         RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[24])
                                                      0.239     4.322 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[3].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[24]
                         net (fo=1, routed)           2.298     6.620    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_d88e05f7[348]
    SLICE_X17Y66         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[3].g_dee3fc2f[7].s_b9d1b381_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       1.962    11.083    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X17Y66         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[3].g_dee3fc2f[7].s_b9d1b381_reg[4]/C
                         clock pessimism             -0.564    10.519    
                         clock uncertainty           -0.184    10.334    
    SLICE_X17Y66         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    10.361    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[3].g_dee3fc2f[7].s_b9d1b381_reg[4]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[10].g_dc9f0f05[0].g_4e9340c4[2].s_a3dee52d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[276]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.096ns (3.845%)  route 2.401ns (96.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 7.846 - 3.333 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.209ns (routing 0.916ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.974ns, distribution 1.085ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.209     4.127    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/aclk
    SLICE_X38Y160        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[10].g_dc9f0f05[0].g_4e9340c4[2].s_a3dee52d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.223 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[10].g_dc9f0f05[0].g_4e9340c4[2].s_a3dee52d_reg[4]/Q
                         net (fo=6, routed)           2.401     6.624    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[383]_0[276]
    SLICE_X31Y163        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[276]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.097    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.121 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.059    11.180    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/ap_clk_2
    SLICE_X31Y163        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[276]/C
                         clock pessimism             -0.564    10.616    
                         clock uncertainty           -0.184    10.431    
    SLICE_X31Y163        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    10.458    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[276]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  3.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[8].g_dc9f0f05[0].g_4e9340c4[5].s_a3dee52d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[8].s_41a181b4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.070ns (8.986%)  route 0.709ns (91.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.866ns (routing 0.835ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.337ns (routing 1.071ns, distribution 1.266ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.866     4.315    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/aclk
    SLICE_X36Y95         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[8].g_dc9f0f05[0].g_4e9340c4[5].s_a3dee52d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.385 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[8].g_dc9f0f05[0].g_4e9340c4[5].s_a3dee52d_reg[0]/Q
                         net (fo=1, routed)           0.709     5.094    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_9fd20303[256]
    SLICE_X38Y87         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[8].s_41a181b4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.337     4.260    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X38Y87         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[8].s_41a181b4_reg[0]/C
                         clock pessimism              0.564     4.824    
                         clock uncertainty            0.184     5.008    
    SLICE_X38Y87         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     5.061    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[8].s_41a181b4_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.061    
                         arrival time                           5.094    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[7].g_dee3fc2f[5].s_b9d1b381_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.185ns (25.552%)  route 0.539ns (74.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.235ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.901ns (routing 0.835ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.312ns (routing 1.071ns, distribution 1.241ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.901     4.350    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/aclk
    RAMB36_X3Y8          RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.185     4.535 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[7]
                         net (fo=1, routed)           0.539     5.074    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_d88e05f7[715]
    SLICE_X36Y41         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[7].g_dee3fc2f[5].s_b9d1b381_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.312     4.235    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X36Y41         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[7].g_dee3fc2f[5].s_b9d1b381_reg[3]/C
                         clock pessimism              0.564     4.799    
                         clock uncertainty            0.184     4.983    
    SLICE_X36Y41         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     5.038    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[7].g_dee3fc2f[5].s_b9d1b381_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.038    
                         arrival time                           5.074    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[4].s_b9d1b381_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.190ns (28.274%)  route 0.482ns (71.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.180ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.901ns (routing 0.835ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.257ns (routing 1.071ns, distribution 1.186ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.901     4.350    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/aclk
    RAMB36_X3Y4          RAMB36E2                                     r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.190     4.540 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[0]
                         net (fo=1, routed)           0.482     5.022    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_d88e05f7[900]
    SLICE_X30Y82         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[4].s_b9d1b381_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.257     4.180    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X30Y82         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[4].s_b9d1b381_reg[4]/C
                         clock pessimism              0.564     4.744    
                         clock uncertainty            0.184     4.928    
    SLICE_X30Y82         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     4.983    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[4].s_b9d1b381_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.983    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[1].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[303]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.069ns (8.767%)  route 0.718ns (91.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.920ns (routing 0.835ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.392ns (routing 1.071ns, distribution 1.321ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.920     4.369    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/aclk
    SLICE_X35Y179        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[1].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.438 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[1].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[7]_rep__0/Q
                         net (fo=5, routed)           0.718     5.156    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[383]_0[303]
    SLICE_X39Y179        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[303]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.392     4.315    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/ap_clk_2
    SLICE_X39Y179        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[303]/C
                         clock pessimism              0.564     4.879    
                         clock uncertainty            0.184     5.063    
    SLICE_X39Y179        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.053     5.116    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[303]
  -------------------------------------------------------------------
                         required time                         -5.116    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[10].g_dc9f0f05[0].g_4e9340c4[4].s_a3dee52d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[4].g_dc278c79[10].s_41a181b4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.069ns (9.299%)  route 0.673ns (90.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.871ns (routing 0.835ns, distribution 1.036ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.071ns, distribution 1.223ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.871     4.320    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/aclk
    SLICE_X34Y76         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[10].g_dc9f0f05[0].g_4e9340c4[4].s_a3dee52d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     4.389 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[10].g_dc9f0f05[0].g_4e9340c4[4].s_a3dee52d_reg[0]/Q
                         net (fo=1, routed)           0.673     5.062    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_9fd20303[224]
    SLICE_X29Y72         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[4].g_dc278c79[10].s_41a181b4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.294     4.217    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X29Y72         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[4].g_dc278c79[10].s_41a181b4_reg[0]/C
                         clock pessimism              0.564     4.781    
                         clock uncertainty            0.184     4.965    
    SLICE_X29Y72         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     5.020    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[4].g_dc278c79[10].s_41a181b4_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.020    
                         arrival time                           5.062    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[1].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.069ns (8.858%)  route 0.710ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.886ns (routing 0.835ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.071ns, distribution 1.275ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.886     4.335    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/aclk
    SLICE_X29Y166        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[1].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y166        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     4.404 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[1].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[1]/Q
                         net (fo=6, routed)           0.710     5.114    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[383]_0[297]
    SLICE_X37Y163        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.346     4.269    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/ap_clk_2
    SLICE_X37Y163        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[297]/C
                         clock pessimism              0.564     4.833    
                         clock uncertainty            0.184     5.017    
    SLICE_X37Y163        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     5.072    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[297]
  -------------------------------------------------------------------
                         required time                         -5.072    
                         arrival time                           5.114    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[8].g_dc9f0f05[0].g_4e9340c4[6].s_a3dee52d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[6].g_dc278c79[8].s_41a181b4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.072ns (9.587%)  route 0.679ns (90.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    4.375ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.926ns (routing 0.835ns, distribution 1.091ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.071ns, distribution 1.288ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.926     4.375    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/aclk
    SLICE_X38Y116        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[8].g_dc9f0f05[0].g_4e9340c4[6].s_a3dee52d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     4.447 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[8].g_dc9f0f05[0].g_4e9340c4[6].s_a3dee52d_reg[5]/Q
                         net (fo=1, routed)           0.679     5.126    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_9fd20303[309]
    SLICE_X45Y110        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[6].g_dc278c79[8].s_41a181b4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.359     4.282    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X45Y110        FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[6].g_dc278c79[8].s_41a181b4_reg[5]/C
                         clock pessimism              0.564     4.846    
                         clock uncertainty            0.184     5.030    
    SLICE_X45Y110        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.054     5.084    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[6].g_dc278c79[8].s_41a181b4_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.084    
                         arrival time                           5.126    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[9].g_dc9f0f05[0].g_4e9340c4[7].s_a3dee52d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[7].g_dc278c79[9].s_41a181b4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.069ns (9.375%)  route 0.667ns (90.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.982ns (routing 0.835ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.071ns, distribution 1.329ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.982     4.431    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/aclk
    SLICE_X47Y56         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[9].g_dc9f0f05[0].g_4e9340c4[7].s_a3dee52d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.500 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[9].g_dc9f0f05[0].g_4e9340c4[7].s_a3dee52d_reg[2]/Q
                         net (fo=1, routed)           0.667     5.167    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_9fd20303[362]
    SLICE_X47Y58         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[7].g_dc278c79[9].s_41a181b4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.400     4.323    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X47Y58         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[7].g_dc278c79[9].s_41a181b4_reg[2]/C
                         clock pessimism              0.564     4.887    
                         clock uncertainty            0.184     5.071    
    SLICE_X47Y58         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     5.124    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[7].g_dc278c79[9].s_41a181b4_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.124    
                         arrival time                           5.167    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[9].g_dc9f0f05[0].g_4e9340c4[5].s_a3dee52d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[9].s_41a181b4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.070ns (9.235%)  route 0.688ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 0.835ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.071ns, distribution 1.329ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.962     4.411    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/aclk
    SLICE_X44Y50         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[9].g_dc9f0f05[0].g_4e9340c4[5].s_a3dee52d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     4.481 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[9].g_dc9f0f05[0].g_4e9340c4[5].s_a3dee52d_reg[1]/Q
                         net (fo=1, routed)           0.688     5.169    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_9fd20303[265]
    SLICE_X44Y51         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[9].s_41a181b4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.400     4.323    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X44Y51         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[9].s_41a181b4_reg[1]/C
                         clock pessimism              0.564     4.887    
                         clock uncertainty            0.184     5.071    
    SLICE_X44Y51         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     5.124    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[5].g_dc278c79[9].s_41a181b4_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.124    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[4].g_dc9f0f05[0].g_4e9340c4[4].s_a3dee52d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[4].g_dc278c79[4].s_41a181b4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_ULTRA96V2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.070ns (10.479%)  route 0.598ns (89.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.123ns
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.852ns (routing 0.835ns, distribution 1.017ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.071ns, distribution 1.129ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     1.554    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.198 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.425    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.449 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.852     4.301    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/aclk
    SLICE_X6Y151         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[4].g_dc9f0f05[0].g_4e9340c4[4].s_a3dee52d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y151         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     4.371 r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[4].g_dc9f0f05[0].g_4e9340c4[4].s_a3dee52d_reg[2]/Q
                         net (fo=1, routed)           0.598     4.969    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[4].g_dc278c79[4].s_41a181b4_reg[7]_0[2]
    SLICE_X8Y146         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[4].g_dc278c79[4].s_41a181b4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.895    ULTRA96V2_i/clk_wiz_0/inst/clk_out2_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.923 r  ULTRA96V2_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=25288, routed)       2.200     4.123    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/ap_clk_2
    SLICE_X8Y146         FDRE                                         r  ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[4].g_dc278c79[4].s_41a181b4_reg[2]/C
                         clock pessimism              0.564     4.687    
                         clock uncertainty            0.184     4.871    
    SLICE_X8Y146         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     4.924    ULTRA96V2_i/dpu_xrt_top_1/inst/u_631818d4/m_7e655048/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[4].g_dc278c79[4].s_41a181b4_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.924    
                         arrival time                           4.969    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ULTRA96V2_clk_wiz_0_0
  To Clock:  clk_out1_ULTRA96V2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.280ns (15.792%)  route 1.493ns (84.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 10.955 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.835ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.336     5.739    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y70         FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.839    10.955    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y70         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.397    10.558    
                         clock uncertainty           -0.064    10.494    
    SLICE_X10Y70         FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.072    10.422    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.280ns (15.792%)  route 1.493ns (84.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 10.955 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.835ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.336     5.739    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y70         FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.839    10.955    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y70         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.397    10.558    
                         clock uncertainty           -0.064    10.494    
    SLICE_X10Y70         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072    10.422    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.280ns (15.792%)  route 1.493ns (84.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 10.955 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.835ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.336     5.739    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y70         FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.839    10.955    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y70         FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.397    10.558    
                         clock uncertainty           -0.064    10.494    
    SLICE_X10Y70         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    10.422    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.280ns (15.792%)  route 1.493ns (84.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 10.955 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.835ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.336     5.739    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y70         FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.839    10.955    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y70         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.397    10.558    
                         clock uncertainty           -0.064    10.494    
    SLICE_X10Y70         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.072    10.422    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.280ns (15.792%)  route 1.493ns (84.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 10.955 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.835ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.336     5.739    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y70         FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.839    10.955    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y70         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.397    10.558    
                         clock uncertainty           -0.064    10.494    
    SLICE_X10Y70         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.072    10.422    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.280ns (20.029%)  route 1.118ns (79.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 10.922 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.835ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.961     5.364    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X16Y74         FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.806    10.922    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y74         FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.396    10.525    
                         clock uncertainty           -0.064    10.461    
    SLICE_X16Y74         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    10.389    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.389    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.280ns (20.029%)  route 1.118ns (79.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 10.922 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.835ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.961     5.364    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X16Y74         FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.806    10.922    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y74         FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.396    10.525    
                         clock uncertainty           -0.064    10.461    
    SLICE_X16Y74         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    10.389    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.389    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.280ns (20.029%)  route 1.118ns (79.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 10.922 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.835ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.961     5.364    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X16Y74         FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.806    10.922    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y74         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.396    10.525    
                         clock uncertainty           -0.064    10.461    
    SLICE_X16Y74         FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.072    10.389    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.389    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.280ns (21.212%)  route 1.040ns (78.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 10.927 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.835ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.883     5.286    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X17Y73         FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.811    10.927    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y73         FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.396    10.530    
                         clock uncertainty           -0.064    10.466    
    SLICE_X17Y73         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    10.394    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@6.667ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.280ns (21.212%)  route 1.040ns (78.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 10.927 - 6.667 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.916ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.835ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.740     1.740    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.634 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.890    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.918 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       2.048     3.966    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.064 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     4.221    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.403 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.883     5.286    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X17Y73         FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.667 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       1.554     8.221    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.865 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.092    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.116 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.811    10.927    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y73         FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.396    10.530    
                         clock uncertainty           -0.064    10.466    
    SLICE_X17Y73         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    10.394    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  5.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.062ns (27.556%)  route 0.163ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.032ns (routing 0.462ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.514ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.032     2.309    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y75         FDRE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.348 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.031     2.379    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.402 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.132     2.534    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y73         FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.170     2.053    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y73         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.280     2.333    
    SLICE_X14Y73         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.313    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.062ns (27.556%)  route 0.163ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.032ns (routing 0.462ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.514ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.032     2.309    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y75         FDRE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.348 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.031     2.379    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.402 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.132     2.534    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y73         FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.170     2.053    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y73         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.280     2.333    
    SLICE_X14Y73         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     2.313    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.062ns (27.556%)  route 0.163ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.032ns (routing 0.462ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.514ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.032     2.309    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y75         FDRE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.348 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.031     2.379    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.402 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.132     2.534    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y73         FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.170     2.053    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y73         FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.280     2.333    
    SLICE_X14Y73         FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     2.313    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.062ns (27.556%)  route 0.163ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.032ns (routing 0.462ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.514ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.032     2.309    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y75         FDRE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.348 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.031     2.379    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.402 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.132     2.534    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y73         FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.170     2.053    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y73         FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.280     2.333    
    SLICE_X14Y73         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.313    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.062ns (27.556%)  route 0.163ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.032ns (routing 0.462ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.514ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.032     2.309    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y75         FDRE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.348 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.031     2.379    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.402 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.132     2.534    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y73         FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.170     2.053    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y73         FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.280     2.333    
    SLICE_X14Y73         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.313    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.062ns (27.556%)  route 0.163ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.032ns (routing 0.462ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.514ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.032     2.309    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y75         FDRE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.348 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.031     2.379    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.402 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.132     2.534    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X14Y73         FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.170     2.053    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X14Y73         FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.280     2.333    
    SLICE_X14Y73         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     2.313    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.062ns (27.556%)  route 0.163ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.032ns (routing 0.462ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.514ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.032     2.309    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y75         FDRE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.348 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.031     2.379    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X14Y75         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.402 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.132     2.534    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X14Y73         FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.170     2.053    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X14Y73         FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.280     2.333    
    SLICE_X14Y73         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.313    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.090ns (32.967%)  route 0.183ns (67.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      1.061ns (routing 0.462ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.514ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.061     2.338    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y59          FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.378 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     2.432    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y60          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     2.482 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     2.611    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X0Y66          FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.179     2.062    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y66          FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.339     2.401    
    SLICE_X0Y66          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.381    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.090ns (32.967%)  route 0.183ns (67.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      1.061ns (routing 0.462ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.514ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.061     2.338    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y59          FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.378 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     2.432    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y60          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     2.482 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     2.611    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X0Y66          FDPE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.179     2.062    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y66          FDPE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.339     2.401    
    SLICE_X0Y66          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.381    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_ULTRA96V2_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns - clk_out1_ULTRA96V2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.061ns (19.489%)  route 0.252ns (80.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      1.047ns (routing 0.462ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.514ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.885     0.885    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.115 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.260    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.277 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.047     2.324    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y60          FDRE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.363 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.098     2.461    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y60          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.483 f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.154     2.637    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y59          FDCE                                         f  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ULTRA96V2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16060, routed)       0.994     0.994    ULTRA96V2_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.699 r  ULTRA96V2_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.864    ULTRA96V2_i/clk_wiz_0/inst/clk_out1_ULTRA96V2_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.883 r  ULTRA96V2_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=58106, routed)       1.194     2.077    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y59          FDCE                                         r  ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.339     2.416    
    SLICE_X0Y59          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.396    ULTRA96V2_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.274ns (14.459%)  route 1.621ns (85.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.638ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.576ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.851     2.058    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y38         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.155 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.297     2.452    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X32Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.629 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.324     3.953    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y34         FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.562    11.729    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y34         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.164    11.893    
                         clock uncertainty           -0.176    11.717    
    SLICE_X28Y34         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.645    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.274ns (14.459%)  route 1.621ns (85.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.638ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.576ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.851     2.058    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y38         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.155 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.297     2.452    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X32Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.629 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.324     3.953    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y34         FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.562    11.729    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y34         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.164    11.893    
                         clock uncertainty           -0.176    11.717    
    SLICE_X28Y34         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.645    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.246ns (12.635%)  route 1.701ns (87.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 11.728 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.638ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.576ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.782     1.989    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y28         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.087 f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.318     2.405    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X21Y26         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.553 f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.383     3.936    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y29         FDPE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.561    11.728    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y29         FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.161    11.889    
                         clock uncertainty           -0.176    11.713    
    SLICE_X25Y29         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072    11.641    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.274ns (14.293%)  route 1.643ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 11.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.638ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.576ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.851     2.058    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y38         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.155 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.297     2.452    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X32Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.629 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.346     3.975    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y37         FDPE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.632    11.799    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y37         FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.169    11.968    
                         clock uncertainty           -0.176    11.792    
    SLICE_X29Y37         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.072    11.720    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.274ns (14.293%)  route 1.643ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 11.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.638ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.576ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.851     2.058    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y38         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.155 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.297     2.452    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X32Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.629 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.346     3.975    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.632    11.799    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y37         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.169    11.968    
                         clock uncertainty           -0.176    11.792    
    SLICE_X29Y37         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.720    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.274ns (14.293%)  route 1.643ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 11.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.638ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.576ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.851     2.058    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y38         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.155 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.297     2.452    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X32Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.629 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.346     3.975    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.632    11.799    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y37         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.169    11.968    
                         clock uncertainty           -0.176    11.792    
    SLICE_X29Y37         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.720    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.274ns (14.308%)  route 1.641ns (85.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 11.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.638ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.576ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.851     2.058    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y38         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.155 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.297     2.452    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X32Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.629 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.344     3.973    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y37         FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.632    11.799    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y37         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.169    11.968    
                         clock uncertainty           -0.176    11.792    
    SLICE_X29Y37         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    11.720    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.274ns (14.308%)  route 1.641ns (85.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 11.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.638ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.576ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.851     2.058    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y38         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.155 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.297     2.452    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X32Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.629 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.344     3.973    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y37         FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.632    11.799    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y37         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.169    11.968    
                         clock uncertainty           -0.176    11.792    
    SLICE_X29Y37         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072    11.720    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.274ns (14.308%)  route 1.641ns (85.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 11.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.638ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.576ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.851     2.058    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y38         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.155 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.297     2.452    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X32Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.629 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.344     3.973    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X29Y37         FDPE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.632    11.799    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y37         FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.169    11.968    
                         clock uncertainty           -0.176    11.792    
    SLICE_X29Y37         FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.072    11.720    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.274ns (14.308%)  route 1.641ns (85.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 11.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.638ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.576ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.851     2.058    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y38         FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.155 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.297     2.452    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X32Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.629 f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.344     3.973    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X29Y37         FDPE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.632    11.799    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y37         FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.169    11.968    
                         clock uncertainty           -0.176    11.792    
    SLICE_X29Y37         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072    11.720    ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  7.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.053ns (31.361%)  route 0.116ns (68.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.914ns (routing 0.324ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.365ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.914     1.025    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y2          FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.064 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.091    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y2          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.105 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.089     1.194    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y2          FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.046     1.184    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y2          FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.104     1.080    
    SLICE_X26Y2          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.060    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.053ns (31.361%)  route 0.116ns (68.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.914ns (routing 0.324ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.365ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.914     1.025    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y2          FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.064 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.091    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y2          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.105 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.089     1.194    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y2          FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.046     1.184    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y2          FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.104     1.080    
    SLICE_X26Y2          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.060    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.053ns (25.854%)  route 0.152ns (74.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.899ns (routing 0.324ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.365ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.899     1.010    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y30         FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.049 f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     1.107    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y32         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     1.121 f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.215    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y32         FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.029     1.167    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y32         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.104     1.063    
    SLICE_X27Y32         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.043    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.053ns (25.854%)  route 0.152ns (74.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.899ns (routing 0.324ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.365ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.899     1.010    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y30         FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.049 f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     1.107    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y32         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     1.121 f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.215    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y32         FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.029     1.167    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y32         FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.104     1.063    
    SLICE_X27Y32         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.043    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.053ns (25.854%)  route 0.152ns (74.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.899ns (routing 0.324ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.365ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.899     1.010    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y30         FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.049 f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     1.107    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y32         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     1.121 f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.215    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y32         FDPE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.029     1.167    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y32         FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.104     1.063    
    SLICE_X27Y32         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.043    ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.053ns (22.747%)  route 0.180ns (77.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.914ns (routing 0.324ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.365ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.914     1.025    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y2          FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.064 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.091    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y2          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.105 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.258    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X24Y0          FDPE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.050     1.188    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X24Y0          FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.104     1.084    
    SLICE_X24Y0          FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.064    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.053ns (22.747%)  route 0.180ns (77.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.914ns (routing 0.324ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.365ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.914     1.025    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y2          FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.064 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.091    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y2          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.105 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.258    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X24Y0          FDPE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.050     1.188    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X24Y0          FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.104     1.084    
    SLICE_X24Y0          FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.064    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.053ns (22.747%)  route 0.180ns (77.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.914ns (routing 0.324ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.365ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.914     1.025    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y2          FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.064 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.091    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y2          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.105 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.258    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y0          FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.050     1.188    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y0          FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.104     1.084    
    SLICE_X24Y0          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.064    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.053ns (22.747%)  route 0.180ns (77.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.914ns (routing 0.324ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.365ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.914     1.025    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y2          FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.064 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.091    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y2          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.105 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.258    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y0          FDCE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.050     1.188    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y0          FDCE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.104     1.084    
    SLICE_X24Y0          FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.064    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.053ns (22.747%)  route 0.180ns (77.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.914ns (routing 0.324ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.365ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       0.914     1.025    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y2          FDRE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.064 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.091    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X23Y2          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.105 f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.258    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y0          FDPE                                         f  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ULTRA96V2_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ULTRA96V2_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16060, routed)       1.050     1.188    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y0          FDPE                                         r  ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.104     1.084    
    SLICE_X24Y0          FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     1.064    ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.194    





