$date
	Mon Oct 15 17:27:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module halfAdder_tb $end
$var wire 1 ! x $end
$var wire 1 " y $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ha $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#100
1!
1$
1&
#200
0$
0&
1#
1%
#300
0!
1"
1$
1&
#400
