<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>PFAR_EL2</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PFAR_EL2, Physical Fault Address Register (EL2)</h1><p>The PFAR_EL2 characteristics are:</p><h2>Purpose</h2><p>Records the faulting physical address for a synchronous External Abort, or SError exception taken to EL2.</p><h2>Configuration</h2><p>This register is present only when FEAT_PFAR is implemented. Otherwise, direct accesses to PFAR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>PFAR_EL2 is a 64-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63-1">NS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-62_62-1">NSE</a></td><td class="lr" colspan="6"><a href="#fieldset_0-61_56">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-55_52-1"><ins class="nocount">PA[55:52]</ins></a><a href="#fieldset_0-51_0"><del class="nocount">PA</del></a></td><td class="lr" colspan="4"><a href="#fieldset_0-51_48-1"><ins class="nocount">PA[51:48]</ins></a></td><td class="lr" colspan="16"><a href="#fieldset_0-47_0"><ins class="nocount">PA</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-47_0">PA</a></td></tr></tbody></table><h4 id="fieldset_0-63_63-1">NS, bit [63]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field"><p>Together with <ins>PFAR_EL2.NSE</ins><del>the NSE field</del>, reports the physical address space of the access that triggered the exception.</p><table class="valuetable"><thead><tr><th>NSE</th><th>NS</th><th>Meaning</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b0</span></td><td>When Secure state is implemented, Secure. Otherwise reserved.</td></tr><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b1</span></td><td>Non-secure.</td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b0</span></td><td><ins>Reserved.</ins><del>Root.</del></td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b1</span></td><td>Realm.</td></tr></tbody></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-63_63-2"><span class="condition"><br/>When EL3 is implemented:
                        </span></h4><div class="field"><p>Non-secure. Reports the physical address space of the access that triggered the exception.</p><table class="valuetable"><tr><th>NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Secure physical address space.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Non-secure physical address space.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-63_63-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-62_62-1">NSE, bit [62]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field"><p>Together with <ins>PFAR_EL2.NS</ins><del>the NS field</del>, reports the physical address space of the access that triggered the exception.</p><p>For a description of the values derived by evaluating NS and NSE together, see MFAR_EL3.NS.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-62_62-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-61_56">Bits [61:<ins>56</ins><del>52</del>]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-55_52-1">PA<ins>[55:52],</ins><del>,</del> bits [<ins>55</ins><del>51</del>:<ins>52</ins><del>0</del>]<span class="condition"><br/><ins>When FEAT_D128 is implemented:
                        </ins></span></h4><div class="field"><p><del>For implementations with fewer than 52 physical address bits, the corresponding upper bits in this field are </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><del>When recording an address for a synchronous External Abort or SError exception, the recorded address can be any address within the same naturally-aligned fault granule as the faulting physical address, where the size of the fault granule is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del>, but must be no larger than:</del></p><ul><li><del>The size of the range of values permitted to be recorded in </del><a href="AArch64-far_el2.html"><del>FAR_EL2</del></a><del>.
</del></li></ul><p><ins>When</ins><del>Physical</del> <ins>FEAT_D128 is implemented, extension to PFAR_EL2.PA[47:0].</ins><del>Address.</del></p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-55_52-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></div><h4 id="fieldset_0-51_48-1"><ins>PA[51:48], bits [51:48]</ins><span class="condition"><br/><ins>When FEAT_LPA is implemented:
                        </ins></span></h4><div class="field"><p><ins>When FEAT_LPA is implemented, extension to PFAR_EL2.PA[47:0].</ins></p><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_0-51_48-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></div><h4 id="fieldset_0-47_0"><ins>PA, bits [47:0]</ins></h4><div class="field"><p><ins>Physical Address. Bits [47:0] of the aborting physical address.</ins></p><p><ins>For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p><ins>The recorded address can be any address within the same naturally-aligned fault granule as the faulting physical address, where the size of the fault granule is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> and no larger than the larger than:</ins></p><ul><li><ins>The size of the range of values permitted to be recorded in </ins><a href="AArch64-far_el2.html"><ins>FAR_EL2</ins></a><ins>.
</ins></li></ul><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><div class="access_mechanisms"><h2>Accessing PFAR_EL2</h2><p>When <span class="xref">FEAT_VHE</span> is implemented, and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, without explicit synchronization, accesses from EL2 using the register name PFAR_EL2 or PFAR_EL1 are not guaranteed to be ordered with respect to accesses using the other register name.</p><p>PFAR_EL2 is not valid and reads <span class="arm-defined-word">UNKNOWN</span> if <a href="AArch64-esr_el2.html">ESR_EL2</a>.PFV is recorded as 0.</p><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt>, PFAR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0110</td><td>0b0000</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    X[t, 64] = PFAR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = PFAR_EL2;
                </p><h4 class="assembler">MSR PFAR_EL2, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0110</td><td>0b0000</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    PFAR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    PFAR_EL2 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>55</ins><del>58</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>