<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

</twCmdLine><twDesign>MBO_53_top.ncd</twDesign><twDesignPath>MBO_53_top.ncd</twDesignPath><twPCF>MBO_53_top.pcf</twPCF><twPcfPath>MBO_53_top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;clk&quot;	PERIOD = 20.0 ns HIGH 40%;" ScopeName="">NET &quot;clk&quot; PERIOD = 20 ns HIGH 40%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk&quot; PERIOD = 20 ns HIGH 40%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;clk&quot;	PERIOD = 20.0 ns HIGH 40%;" ScopeName="">NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.500</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;</twPinLimitBanner><twPinLimit anchorID="11" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.500" period="20.000" constraintValue="8.000" deviceLimit="3.000" physResource="pll_1/DCM_SP_INST/CLKIN" logResource="pll_1/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll_1/CLKIN_IBUFG_OUT"/><twPinLimit anchorID="12" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="12.000" deviceLimit="3.000" physResource="pll_1/DCM_SP_INST/CLKIN" logResource="pll_1/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll_1/CLKIN_IBUFG_OUT"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tdcmpc" slack="16.365" period="20.000" constraintValue="20.000" deviceLimit="3.635" freqLimit="275.103" physResource="pll_1/DCM_SP_INST/CLKIN" logResource="pll_1/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll_1/CLKIN_IBUFG_OUT"/></twPinLimitRpt></twConst><twConst anchorID="14" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pll_1/CLK0_BUF&quot; derived from  NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 10 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="15"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pll_1/CLK0_BUF&quot; derived from
 NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 
</twPinLimitBanner><twPinLimit anchorID="16" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="pll_2/DCM_SP_INST/CLKIN" logResource="pll_2/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="clk_50"/><twPinLimit anchorID="17" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="pll_2/DCM_SP_INST/CLKIN" logResource="pll_2/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="clk_50"/><twPinLimit anchorID="18" type="MINPERIOD" name="Tdcmpco" slack="16.365" period="20.000" constraintValue="20.000" deviceLimit="3.635" freqLimit="275.103" physResource="pll_1/DCM_SP_INST/CLK0" logResource="pll_1/DCM_SP_INST/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="pll_1/CLK0_BUF"/></twPinLimitRpt></twConst><twConst anchorID="19" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pll_2/CLKDV_BUF&quot; derived from  NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS  </twConstName><twItemCnt>120824</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1200</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>32.938</twMinPer></twConstHead><twPathRptBanner iPaths="426" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/uh/BOARD_PORT_13 (SLICE_X19Y88.CE), 426 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.531</twSlack><twSrc BELType="FF">ethernet/dh/PC_PORT_13</twSrc><twDest BELType="FF">ethernet/uh/BOARD_PORT_13</twDest><twTotPathDel>16.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/dh/PC_PORT_13</twSrc><twDest BELType='FF'>ethernet/uh/BOARD_PORT_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X12Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X12Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ethernet/dh/PC_PORT&lt;13&gt;</twComp><twBEL>ethernet/dh/PC_PORT_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y78.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>ethernet/dh/PC_PORT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;5</twComp><twBEL>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;28</twComp><twBEL>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;28</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;28</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">4.104</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp><twBEL>ethernet/uh/_n0059_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/input_BOARD_PORT&lt;13&gt;</twComp><twBEL>ethernet/uh/BOARD_PORT_13</twBEL></twPathDel><twLogDel>4.958</twLogDel><twRouteDel>11.511</twRouteDel><twTotDel>16.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.656</twSlack><twSrc BELType="FF">ethernet/dh/PC_MAC_43</twSrc><twDest BELType="FF">ethernet/uh/BOARD_PORT_13</twDest><twTotPathDel>16.344</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/dh/PC_MAC_43</twSrc><twDest BELType='FF'>ethernet/uh/BOARD_PORT_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X45Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X45Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/PC_MAC&lt;43&gt;</twComp><twBEL>ethernet/dh/PC_MAC_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>ethernet/PC_MAC&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_lut&lt;6&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket49</twComp><twBEL>ethernet/dh/isNotAValidPacket49</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>ethernet/dh/isNotAValidPacket49</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">4.104</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp><twBEL>ethernet/uh/_n0059_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/input_BOARD_PORT&lt;13&gt;</twComp><twBEL>ethernet/uh/BOARD_PORT_13</twBEL></twPathDel><twLogDel>4.854</twLogDel><twRouteDel>11.490</twRouteDel><twTotDel>16.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.835</twSlack><twSrc BELType="FF">ethernet/dh/BOARD_PORT_4</twSrc><twDest BELType="FF">ethernet/uh/BOARD_PORT_13</twDest><twTotPathDel>16.165</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/dh/BOARD_PORT_4</twSrc><twDest BELType='FF'>ethernet/uh/BOARD_PORT_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X17Y84.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ethernet/dh/BOARD_PORT&lt;5&gt;</twComp><twBEL>ethernet/dh/BOARD_PORT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y85.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ethernet/dh/BOARD_PORT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y85.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;18</twComp><twBEL>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;18</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/dh/isNotAValidPacket2</twComp><twBEL>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;28</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;28</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/dh/isNotAValidPacket2</twComp><twBEL>ethernet/dh/isNotAValidPacket2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>ethernet/dh/isNotAValidPacket2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">4.104</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp><twBEL>ethernet/uh/_n0059_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/input_BOARD_PORT&lt;13&gt;</twComp><twBEL>ethernet/uh/BOARD_PORT_13</twBEL></twPathDel><twLogDel>5.470</twLogDel><twRouteDel>10.695</twRouteDel><twTotDel>16.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="426" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/uh/BOARD_PORT_12 (SLICE_X19Y88.CE), 426 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.531</twSlack><twSrc BELType="FF">ethernet/dh/PC_PORT_13</twSrc><twDest BELType="FF">ethernet/uh/BOARD_PORT_12</twDest><twTotPathDel>16.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/dh/PC_PORT_13</twSrc><twDest BELType='FF'>ethernet/uh/BOARD_PORT_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X12Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X12Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ethernet/dh/PC_PORT&lt;13&gt;</twComp><twBEL>ethernet/dh/PC_PORT_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y78.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>ethernet/dh/PC_PORT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;5</twComp><twBEL>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;28</twComp><twBEL>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;28</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;28</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">4.104</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp><twBEL>ethernet/uh/_n0059_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/input_BOARD_PORT&lt;13&gt;</twComp><twBEL>ethernet/uh/BOARD_PORT_12</twBEL></twPathDel><twLogDel>4.958</twLogDel><twRouteDel>11.511</twRouteDel><twTotDel>16.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.656</twSlack><twSrc BELType="FF">ethernet/dh/PC_MAC_43</twSrc><twDest BELType="FF">ethernet/uh/BOARD_PORT_12</twDest><twTotPathDel>16.344</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/dh/PC_MAC_43</twSrc><twDest BELType='FF'>ethernet/uh/BOARD_PORT_12</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X45Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X45Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/PC_MAC&lt;43&gt;</twComp><twBEL>ethernet/dh/PC_MAC_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>ethernet/PC_MAC&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_lut&lt;6&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket49</twComp><twBEL>ethernet/dh/isNotAValidPacket49</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>ethernet/dh/isNotAValidPacket49</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">4.104</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp><twBEL>ethernet/uh/_n0059_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/input_BOARD_PORT&lt;13&gt;</twComp><twBEL>ethernet/uh/BOARD_PORT_12</twBEL></twPathDel><twLogDel>4.854</twLogDel><twRouteDel>11.490</twRouteDel><twTotDel>16.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.835</twSlack><twSrc BELType="FF">ethernet/dh/BOARD_PORT_4</twSrc><twDest BELType="FF">ethernet/uh/BOARD_PORT_12</twDest><twTotPathDel>16.165</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/dh/BOARD_PORT_4</twSrc><twDest BELType='FF'>ethernet/uh/BOARD_PORT_12</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X17Y84.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ethernet/dh/BOARD_PORT&lt;5&gt;</twComp><twBEL>ethernet/dh/BOARD_PORT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y85.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ethernet/dh/BOARD_PORT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y85.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;18</twComp><twBEL>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;18</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/dh/isNotAValidPacket2</twComp><twBEL>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;28</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;28</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/dh/isNotAValidPacket2</twComp><twBEL>ethernet/dh/isNotAValidPacket2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>ethernet/dh/isNotAValidPacket2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">4.104</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp><twBEL>ethernet/uh/_n0059_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/input_BOARD_PORT&lt;13&gt;</twComp><twBEL>ethernet/uh/BOARD_PORT_12</twBEL></twPathDel><twLogDel>5.470</twLogDel><twRouteDel>10.695</twRouteDel><twTotDel>16.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="426" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/uh/BOARD_PORT_7 (SLICE_X16Y83.CE), 426 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.772</twSlack><twSrc BELType="FF">ethernet/dh/PC_PORT_13</twSrc><twDest BELType="FF">ethernet/uh/BOARD_PORT_7</twDest><twTotPathDel>16.226</twTotPathDel><twClkSkew dest = "1.941" src = "1.943">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/dh/PC_PORT_13</twSrc><twDest BELType='FF'>ethernet/uh/BOARD_PORT_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X12Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X12Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ethernet/dh/PC_PORT&lt;13&gt;</twComp><twBEL>ethernet/dh/PC_PORT_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y78.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>ethernet/dh/PC_PORT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;5</twComp><twBEL>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;28</twComp><twBEL>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;28</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o&lt;15&gt;28</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">4.104</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp><twBEL>ethernet/uh/_n0059_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/input_BOARD_PORT&lt;7&gt;</twComp><twBEL>ethernet/uh/BOARD_PORT_7</twBEL></twPathDel><twLogDel>4.958</twLogDel><twRouteDel>11.268</twRouteDel><twTotDel>16.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.899</twSlack><twSrc BELType="FF">ethernet/dh/PC_MAC_43</twSrc><twDest BELType="FF">ethernet/uh/BOARD_PORT_7</twDest><twTotPathDel>16.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/dh/PC_MAC_43</twSrc><twDest BELType='FF'>ethernet/uh/BOARD_PORT_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X45Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X45Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/PC_MAC&lt;43&gt;</twComp><twBEL>ethernet/dh/PC_MAC_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>ethernet/PC_MAC&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_lut&lt;6&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o&lt;47&gt;_wg_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket49</twComp><twBEL>ethernet/dh/isNotAValidPacket49</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>ethernet/dh/isNotAValidPacket49</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">4.104</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp><twBEL>ethernet/uh/_n0059_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/input_BOARD_PORT&lt;7&gt;</twComp><twBEL>ethernet/uh/BOARD_PORT_7</twBEL></twPathDel><twLogDel>4.854</twLogDel><twRouteDel>11.247</twRouteDel><twTotDel>16.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.078</twSlack><twSrc BELType="FF">ethernet/dh/BOARD_PORT_4</twSrc><twDest BELType="FF">ethernet/uh/BOARD_PORT_7</twDest><twTotPathDel>15.922</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/dh/BOARD_PORT_4</twSrc><twDest BELType='FF'>ethernet/uh/BOARD_PORT_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X17Y84.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ethernet/dh/BOARD_PORT&lt;5&gt;</twComp><twBEL>ethernet/dh/BOARD_PORT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y85.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ethernet/dh/BOARD_PORT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y85.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;18</twComp><twBEL>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;18</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/dh/isNotAValidPacket2</twComp><twBEL>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;28</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o&lt;15&gt;28</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/dh/isNotAValidPacket2</twComp><twBEL>ethernet/dh/isNotAValidPacket2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>ethernet/dh/isNotAValidPacket2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">4.104</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp><twBEL>ethernet/uh/_n0059_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>ethernet/uh/_n0059_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/input_BOARD_PORT&lt;7&gt;</twComp><twBEL>ethernet/uh/BOARD_PORT_7</twBEL></twPathDel><twLogDel>5.470</twLogDel><twRouteDel>10.452</twRouteDel><twTotDel>15.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;pll_2/CLKDV_BUF&quot; derived from
 NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9 (SLICE_X1Y8.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.805</twSlack><twSrc BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9</twDest><twTotPathDel>0.802</twTotPathDel><twClkSkew dest = "0.007" src = "0.010">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X0Y7.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg&lt;9&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y8.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;9&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (SLICE_X6Y2.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.844</twSlack><twSrc BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3</twDest><twTotPathDel>0.844</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X7Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg&lt;3&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y2.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;3&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 (SLICE_X4Y1.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.845</twSlack><twSrc BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5</twDest><twTotPathDel>0.845</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X4Y0.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg&lt;5&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y1.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y1.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;5&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_12</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="44"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pll_2/CLKDV_BUF&quot; derived from
 NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 
</twPinLimitBanner><twPinLimit anchorID="45" type="MINPERIOD" name="Tdcmpdv" slack="74.546" period="80.000" constraintValue="80.000" deviceLimit="5.454" freqLimit="183.352" physResource="pll_2/DCM_SP_INST/CLKDV" logResource="pll_2/DCM_SP_INST/CLKDV" locationPin="DCM_X0Y0.CLKDV" clockNet="pll_2/CLKDV_BUF"/><twPinLimit anchorID="46" type="MINLOWPULSE" name="Tbpwl" slack="77.236" period="80.000" constraintValue="40.000" deviceLimit="1.382" physResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKB" logResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.B/CLKB" locationPin="RAMB16_X0Y0.CLKB" clockNet="clk_12"/><twPinLimit anchorID="47" type="MINHIGHPULSE" name="Tbpwh" slack="77.236" period="80.000" constraintValue="40.000" deviceLimit="1.382" physResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKB" logResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.B/CLKB" locationPin="RAMB16_X0Y0.CLKB" clockNet="clk_12"/></twPinLimitRpt></twConst><twConst anchorID="48" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pll_1/CLK2X_BUF&quot; derived from  NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS  </twConstName><twItemCnt>2212</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>827</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.723</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_DQ.G_DW[18].U_DQ (SLICE_X17Y67.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.277</twSlack><twSrc BELType="FF">adc_imi_01/CS_reg</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_DQ.G_DW[18].U_DQ</twDest><twTotPathDel>6.718</twTotPathDel><twClkSkew dest = "0.068" src = "0.073">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_imi_01/CS_reg</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_DQ.G_DW[18].U_DQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X21Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>adc_imi_01/CS_reg</twComp><twBEL>adc_imi_01/CS_reg</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.750</twDelInfo><twComp>adc_imi_01/CS_reg</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>adc_imi_01/CS_reg_BUFG</twComp><twBEL>adc_imi_01/CS_reg_BUFG.GCLKMUX</twBEL><twBEL>adc_imi_01/CS_reg_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y67.BY</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">2.683</twDelInfo><twComp>acp_data_clock1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U_ila_pro_0/U0/iDATA&lt;19&gt;</twComp><twBEL>U_ila_pro_0/U0/I_DQ.G_DW[18].U_DQ</twBEL></twPathDel><twLogDel>2.285</twLogDel><twRouteDel>4.433</twRouteDel><twTotDel>6.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point BTN_strob (SLICE_X19Y55.BY), 3 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.074</twSlack><twSrc BELType="FF">BTN_WEST_f</twSrc><twDest BELType="FF">BTN_strob</twDest><twTotPathDel>5.867</twTotPathDel><twClkSkew dest = "0.074" src = "0.133">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>BTN_WEST_f</twSrc><twDest BELType='FF'>BTN_strob</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twSrcClk><twPathDel><twSite>D18.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>BTN_WEST</twComp><twBEL>BTN_WEST_f</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.405</twDelInfo><twComp>BTN_WEST_f</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>BTN_WEST_f_BTN_strob_AND_41_o</twComp><twBEL>BTN_WEST_f_BTN_strob_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>BTN_WEST_f_BTN_strob_AND_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>BTN_strob</twComp><twBEL>BTN_strob</twBEL></twPathDel><twLogDel>2.055</twLogDel><twRouteDel>3.812</twRouteDel><twTotDel>5.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.437</twSlack><twSrc BELType="FF">BTN_WEST_ff</twSrc><twDest BELType="FF">BTN_strob</twDest><twTotPathDel>3.542</twTotPathDel><twClkSkew dest = "0.016" src = "0.037">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>BTN_WEST_ff</twSrc><twDest BELType='FF'>BTN_strob</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X31Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>BTN_WEST_ff</twComp><twBEL>BTN_WEST_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>BTN_WEST_ff</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>BTN_WEST_f_BTN_strob_AND_41_o</twComp><twBEL>BTN_WEST_f_BTN_strob_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>BTN_WEST_f_BTN_strob_AND_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>BTN_strob</twComp><twBEL>BTN_strob</twBEL></twPathDel><twLogDel>2.124</twLogDel><twRouteDel>1.418</twRouteDel><twTotDel>3.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.012</twSlack><twSrc BELType="FF">BTN_strob</twSrc><twDest BELType="FF">BTN_strob</twDest><twTotPathDel>2.988</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>BTN_strob</twSrc><twDest BELType='FF'>BTN_strob</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X19Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>BTN_strob</twComp><twBEL>BTN_strob</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>BTN_strob</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>BTN_WEST_f_BTN_strob_AND_41_o</twComp><twBEL>BTN_WEST_f_BTN_strob_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>BTN_WEST_f_BTN_strob_AND_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>BTN_strob</twComp><twBEL>BTN_strob</twBEL></twPathDel><twLogDel>2.127</twLogDel><twRouteDel>0.861</twRouteDel><twTotDel>2.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point BTN_strob (SLICE_X19Y55.SR), 33 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.268</twSlack><twSrc BELType="FF">BTN_counter_27</twSrc><twDest BELType="FF">BTN_strob</twDest><twTotPathDel>5.727</twTotPathDel><twClkSkew dest = "0.055" src = "0.060">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>BTN_counter_27</twSrc><twDest BELType='FF'>BTN_strob</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X12Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>BTN_counter&lt;26&gt;</twComp><twBEL>BTN_counter_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>BTN_counter&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;3&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_lut&lt;3&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;5&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;4&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;7&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;6&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;8&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>BTN_strob</twComp><twBEL>BTN_strob</twBEL></twPathDel><twLogDel>2.790</twLogDel><twRouteDel>2.937</twRouteDel><twTotDel>5.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.044</twSlack><twSrc BELType="FF">BTN_counter_28</twSrc><twDest BELType="FF">BTN_strob</twDest><twTotPathDel>4.953</twTotPathDel><twClkSkew dest = "0.055" src = "0.058">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>BTN_counter_28</twSrc><twDest BELType='FF'>BTN_strob</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X12Y62.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>BTN_counter&lt;28&gt;</twComp><twBEL>BTN_counter_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>BTN_counter&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;5&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_lut&lt;4&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;4&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;7&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;6&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;8&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>BTN_strob</twComp><twBEL>BTN_strob</twBEL></twPathDel><twLogDel>2.775</twLogDel><twRouteDel>2.178</twRouteDel><twTotDel>4.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.051</twSlack><twSrc BELType="FF">BTN_counter_25</twSrc><twDest BELType="FF">BTN_strob</twDest><twTotPathDel>4.944</twTotPathDel><twClkSkew dest = "0.055" src = "0.060">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>BTN_counter_25</twSrc><twDest BELType='FF'>BTN_strob</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X12Y60.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>BTN_counter&lt;24&gt;</twComp><twBEL>BTN_counter_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>BTN_counter&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;1&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_lut&lt;1&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;3&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;2&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;5&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;4&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;7&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;6&gt;</twBEL><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;8&gt;</twComp><twBEL>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>BTN_strob_BTN_counter[31]_AND_42_o_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>BTN_strob</twComp><twBEL>BTN_strob</twBEL></twPathDel><twLogDel>2.893</twLogDel><twRouteDel>2.051</twRouteDel><twTotDel>4.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;pll_1/CLK2X_BUF&quot; derived from
 NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAMB16_X0Y2.DIB3), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.536</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B</twDest><twTotPathDel>0.533</twTotPathDel><twClkSkew dest = "0.048" src = "0.051">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X2Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA&lt;25&gt;</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIB3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y2.CLKB</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B</twBEL></twPathDel><twLogDel>0.302</twLogDel><twRouteDel>0.231</twRouteDel><twTotDel>0.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAMB16_X0Y6.DIB2), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.562</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B</twDest><twTotPathDel>0.556</twTotPathDel><twClkSkew dest = "0.052" src = "0.058">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X2Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA&lt;23&gt;</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.DIB2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y6.CLKB</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAMB16_X0Y4.DIB3), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.576</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B</twDest><twTotPathDel>0.575</twTotPathDel><twClkSkew dest = "0.059" src = "0.060">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twSrcClk><twPathDel><twSite>SLICE_X2Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA&lt;29&gt;</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.DIB3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y4.CLKB</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>0.231</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_2x</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pll_1/CLK2X_BUF&quot; derived from
 NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Tdcmpco" slack="6.998" period="10.000" constraintValue="10.000" deviceLimit="3.002" freqLimit="333.111" physResource="pll_1/DCM_SP_INST/CLK2X" logResource="pll_1/DCM_SP_INST/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="pll_1/CLK2X_BUF"/><twPinLimit anchorID="71" type="MINLOWPULSE" name="Tbpwl" slack="7.236" period="10.000" constraintValue="5.000" deviceLimit="1.382" physResource="U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i/CLKB" logResource="U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B/CLKB" locationPin="RAMB16_X0Y7.CLKB" clockNet="clk_2x"/><twPinLimit anchorID="72" type="MINHIGHPULSE" name="Tbpwh" slack="7.236" period="10.000" constraintValue="5.000" deviceLimit="1.382" physResource="U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i/CLKB" logResource="U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B/CLKB" locationPin="RAMB16_X0Y7.CLKB" clockNet="clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;pll_1/CLKDV_BUF&quot; derived from  NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  </twConstName><twItemCnt>15310</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1532</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.303</twMinPer></twConstHead><twPathRptBanner iPaths="427" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/aa/EOA (SLICE_X46Y53.SR), 427 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.697</twSlack><twSrc BELType="FF">ethernet/ap/BOARD_IP_reg_5</twSrc><twDest BELType="FF">ethernet/aa/EOA</twDest><twTotPathDel>14.292</twTotPathDel><twClkSkew dest = "1.930" src = "1.941">0.011</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/ap/BOARD_IP_reg_5</twSrc><twDest BELType='FF'>ethernet/aa/EOA</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X27Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X27Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;5&gt;</twComp><twBEL>ethernet/ap/BOARD_IP_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut&lt;2&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;2&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;12&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;14&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket20</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/aa/_n0431</twComp><twBEL>ethernet/aa/_n04311</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>ethernet/aa/_n0431</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>ethernet/aa/EOA</twComp><twBEL>ethernet/aa/EOA</twBEL></twPathDel><twLogDel>6.189</twLogDel><twRouteDel>8.103</twRouteDel><twTotDel>14.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.830</twSlack><twSrc BELType="FF">ethernet/ap/BOARD_IP_reg_8</twSrc><twDest BELType="FF">ethernet/aa/EOA</twDest><twTotPathDel>14.159</twTotPathDel><twClkSkew dest = "1.930" src = "1.941">0.011</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/ap/BOARD_IP_reg_8</twSrc><twDest BELType='FF'>ethernet/aa/EOA</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X27Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X27Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;8&gt;</twComp><twBEL>ethernet/ap/BOARD_IP_reg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;12&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;14&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket20</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/aa/_n0431</twComp><twBEL>ethernet/aa/_n04311</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>ethernet/aa/_n0431</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>ethernet/aa/EOA</twComp><twBEL>ethernet/aa/EOA</twBEL></twPathDel><twLogDel>6.086</twLogDel><twRouteDel>8.073</twRouteDel><twTotDel>14.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.006</twSlack><twSrc BELType="FF">ethernet/ap/BOARD_IP_reg_1</twSrc><twDest BELType="FF">ethernet/aa/EOA</twDest><twTotPathDel>13.969</twTotPathDel><twClkSkew dest = "1.930" src = "1.955">0.025</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/ap/BOARD_IP_reg_1</twSrc><twDest BELType='FF'>ethernet/aa/EOA</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X26Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X26Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;1&gt;</twComp><twBEL>ethernet/ap/BOARD_IP_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;1&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut&lt;0&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;0&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;2&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;12&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;14&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket20</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/aa/_n0431</twComp><twBEL>ethernet/aa/_n04311</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>ethernet/aa/_n0431</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>ethernet/aa/EOA</twComp><twBEL>ethernet/aa/EOA</twBEL></twPathDel><twLogDel>6.293</twLogDel><twRouteDel>7.676</twRouteDel><twTotDel>13.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="426" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/aa/dataout_0 (SLICE_X48Y18.CE), 426 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.356</twSlack><twSrc BELType="FF">ethernet/ap/BOARD_IP_reg_5</twSrc><twDest BELType="FF">ethernet/aa/dataout_0</twDest><twTotPathDel>13.634</twTotPathDel><twClkSkew dest = "1.931" src = "1.941">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/ap/BOARD_IP_reg_5</twSrc><twDest BELType='FF'>ethernet/aa/dataout_0</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X27Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X27Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;5&gt;</twComp><twBEL>ethernet/ap/BOARD_IP_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut&lt;2&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;2&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;12&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;14&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket20</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp><twBEL>ethernet/aa/_n0575_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>e_tx_d_0_OBUF</twComp><twBEL>ethernet/aa/dataout_0</twBEL></twPathDel><twLogDel>5.926</twLogDel><twRouteDel>7.708</twRouteDel><twTotDel>13.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.489</twSlack><twSrc BELType="FF">ethernet/ap/BOARD_IP_reg_8</twSrc><twDest BELType="FF">ethernet/aa/dataout_0</twDest><twTotPathDel>13.501</twTotPathDel><twClkSkew dest = "1.931" src = "1.941">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/ap/BOARD_IP_reg_8</twSrc><twDest BELType='FF'>ethernet/aa/dataout_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X27Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X27Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;8&gt;</twComp><twBEL>ethernet/ap/BOARD_IP_reg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;12&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;14&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket20</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp><twBEL>ethernet/aa/_n0575_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>e_tx_d_0_OBUF</twComp><twBEL>ethernet/aa/dataout_0</twBEL></twPathDel><twLogDel>5.823</twLogDel><twRouteDel>7.678</twRouteDel><twTotDel>13.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.665</twSlack><twSrc BELType="FF">ethernet/ap/BOARD_IP_reg_1</twSrc><twDest BELType="FF">ethernet/aa/dataout_0</twDest><twTotPathDel>13.311</twTotPathDel><twClkSkew dest = "1.931" src = "1.955">0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/ap/BOARD_IP_reg_1</twSrc><twDest BELType='FF'>ethernet/aa/dataout_0</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X26Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X26Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;1&gt;</twComp><twBEL>ethernet/ap/BOARD_IP_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;1&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut&lt;0&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;0&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;2&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;12&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;14&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket20</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp><twBEL>ethernet/aa/_n0575_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>e_tx_d_0_OBUF</twComp><twBEL>ethernet/aa/dataout_0</twBEL></twPathDel><twLogDel>6.030</twLogDel><twRouteDel>7.281</twRouteDel><twTotDel>13.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="426" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/aa/dataout_1 (SLICE_X49Y19.CE), 426 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.359</twSlack><twSrc BELType="FF">ethernet/ap/BOARD_IP_reg_5</twSrc><twDest BELType="FF">ethernet/aa/dataout_1</twDest><twTotPathDel>13.631</twTotPathDel><twClkSkew dest = "1.931" src = "1.941">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/ap/BOARD_IP_reg_5</twSrc><twDest BELType='FF'>ethernet/aa/dataout_1</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X27Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X27Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;5&gt;</twComp><twBEL>ethernet/ap/BOARD_IP_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut&lt;2&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;2&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;12&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;14&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket20</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp><twBEL>ethernet/aa/_n0575_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>e_tx_d_1_OBUF</twComp><twBEL>ethernet/aa/dataout_1</twBEL></twPathDel><twLogDel>5.926</twLogDel><twRouteDel>7.705</twRouteDel><twTotDel>13.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.492</twSlack><twSrc BELType="FF">ethernet/ap/BOARD_IP_reg_8</twSrc><twDest BELType="FF">ethernet/aa/dataout_1</twDest><twTotPathDel>13.498</twTotPathDel><twClkSkew dest = "1.931" src = "1.941">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/ap/BOARD_IP_reg_8</twSrc><twDest BELType='FF'>ethernet/aa/dataout_1</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X27Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X27Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;8&gt;</twComp><twBEL>ethernet/ap/BOARD_IP_reg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;12&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;14&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket20</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp><twBEL>ethernet/aa/_n0575_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>e_tx_d_1_OBUF</twComp><twBEL>ethernet/aa/dataout_1</twBEL></twPathDel><twLogDel>5.823</twLogDel><twRouteDel>7.675</twRouteDel><twTotDel>13.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.668</twSlack><twSrc BELType="FF">ethernet/ap/BOARD_IP_reg_1</twSrc><twDest BELType="FF">ethernet/aa/dataout_1</twDest><twTotPathDel>13.308</twTotPathDel><twClkSkew dest = "1.931" src = "1.955">0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ethernet/ap/BOARD_IP_reg_1</twSrc><twDest BELType='FF'>ethernet/aa/dataout_1</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X26Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_12</twSrcClk><twPathDel><twSite>SLICE_X26Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;1&gt;</twComp><twBEL>ethernet/ap/BOARD_IP_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>ethernet/input_BOARD_IP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;1&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut&lt;0&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;0&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;2&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;4&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;6&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;8&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;10&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;12&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;14&gt;</twBEL><twBEL>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket20</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>ethernet/dh/isNotAValidPacket20</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp><twBEL>ethernet/dh/isNotAValidPacket23</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ethernet/dh/isNotAValidPacket23</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp><twBEL>ethernet/dh/isNotAValidPacket61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>ethernet/local_reset_signal_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/Reset_OR_DriverANDClockEnable</twComp><twBEL>ethernet/local_reset_summary1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>ethernet/local_reset_summary</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp><twBEL>ethernet/aa/_n0575_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>ethernet/aa/_n0575_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>e_tx_d_1_OBUF</twComp><twBEL>ethernet/aa/dataout_1</twBEL></twPathDel><twLogDel>6.030</twLogDel><twRouteDel>7.278</twRouteDel><twTotDel>13.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;pll_1/CLKDV_BUF&quot; derived from
 NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/aa/Mshreg_gen[12].Shift_5 (SLICE_X48Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="FF">ethernet/aa/gen[22].Shift_5</twSrc><twDest BELType="FF">ethernet/aa/Mshreg_gen[12].Shift_5</twDest><twTotPathDel>0.611</twTotPathDel><twClkSkew dest = "0.058" src = "0.060">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/aa/gen[22].Shift_5</twSrc><twDest BELType='FF'>ethernet/aa/Mshreg_gen[12].Shift_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X50Y41.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>ethernet/aa/gen[22].Shift&lt;5&gt;</twComp><twBEL>ethernet/aa/gen[22].Shift_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>ethernet/aa/gen[22].Shift&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y40.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.130</twDelInfo><twComp>ethernet/aa/gen[12].Shift_51</twComp><twBEL>ethernet/aa/Mshreg_gen[12].Shift_5</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/aa/Mshreg_gen[14].Shift_1 (SLICE_X66Y21.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.671</twSlack><twSrc BELType="FF">ethernet/aa/gen[18].Shift_1</twSrc><twDest BELType="FF">ethernet/aa/Mshreg_gen[14].Shift_1</twDest><twTotPathDel>0.673</twTotPathDel><twClkSkew dest = "0.053" src = "0.051">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/aa/gen[18].Shift_1</twSrc><twDest BELType='FF'>ethernet/aa/Mshreg_gen[14].Shift_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X64Y20.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>ethernet/aa/gen[18].Shift&lt;2&gt;</twComp><twBEL>ethernet/aa/gen[18].Shift_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y21.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>ethernet/aa/gen[18].Shift&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y21.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>ethernet/aa/Mshreg_gen[14].Shift_1</twComp><twBEL>ethernet/aa/Mshreg_gen[14].Shift_1</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/aa/Mshreg_gen[12].Shift_4 (SLICE_X48Y40.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.676</twSlack><twSrc BELType="FF">ethernet/aa/gen[22].Shift_4</twSrc><twDest BELType="FF">ethernet/aa/Mshreg_gen[12].Shift_4</twDest><twTotPathDel>0.674</twTotPathDel><twClkSkew dest = "0.058" src = "0.060">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/aa/gen[22].Shift_4</twSrc><twDest BELType='FF'>ethernet/aa/Mshreg_gen[12].Shift_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twSrcClk><twPathDel><twSite>SLICE_X50Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>ethernet/aa/gen[22].Shift&lt;5&gt;</twComp><twBEL>ethernet/aa/gen[22].Shift_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>ethernet/aa/gen[22].Shift&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y40.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>ethernet/aa/gen[12].Shift_51</twComp><twBEL>ethernet/aa/Mshreg_gen[12].Shift_4</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_dv</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;pll_1/CLKDV_BUF&quot; derived from
 NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Tdcmpdv" slack="34.546" period="40.000" constraintValue="40.000" deviceLimit="5.454" freqLimit="183.352" physResource="pll_1/DCM_SP_INST/CLKDV" logResource="pll_1/DCM_SP_INST/CLKDV" locationPin="DCM_X0Y1.CLKDV" clockNet="pll_1/CLKDV_BUF"/><twPinLimit anchorID="100" type="MINLOWPULSE" name="Tcl" slack="38.562" period="40.000" constraintValue="20.000" deviceLimit="0.719" physResource="ethernet/dh/input_mac_verified_ft/CLK" logResource="ethernet/dh/input_mac_verified_ft/CK" locationPin="SLICE_X30Y44.CLK" clockNet="clk_dv"/><twPinLimit anchorID="101" type="MINHIGHPULSE" name="Tch" slack="38.562" period="40.000" constraintValue="20.000" deviceLimit="0.719" physResource="ethernet/dh/input_mac_verified_ft/CLK" logResource="ethernet/dh/input_mac_verified_ft/CK" locationPin="SLICE_X30Y44.CLK" clockNet="clk_dv"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;e_rx_clk&quot;	PERIOD = 40.0 ns HIGH 40%;" ScopeName="">NET &quot;e_rx_clk_BUFGP/IBUFG&quot; PERIOD = 40 ns HIGH 40%;</twConstName><twItemCnt>497</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>243</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.197</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A (RAMB16_X0Y0.WEA), 3 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.803</twSlack><twSrc BELType="FF">ethernet/fte/ena_ft</twSrc><twDest BELType="RAM">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A</twDest><twTotPathDel>6.197</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>24.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/fte/ena_ft</twSrc><twDest BELType='RAM'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y9.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="16.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ethernet/fte/ena_ft</twComp><twBEL>ethernet/fte/ena_ft</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>ethernet/fte/ena_ft</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp><twBEL>ethernet/fte/ren1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.852</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A</twBEL></twPathDel><twLogDel>2.873</twLogDel><twRouteDel>3.324</twRouteDel><twTotDel>6.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.895</twSlack><twSrc BELType="FF">ethernet/fte/state</twSrc><twDest BELType="RAM">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A</twDest><twTotPathDel>6.105</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>24.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/fte/state</twSrc><twDest BELType='RAM'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y0.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="16.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>ethernet/fte/state</twComp><twBEL>ethernet/fte/state</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ethernet/fte/state</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp><twBEL>ethernet/fte/ren1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.852</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A</twBEL></twPathDel><twLogDel>2.929</twLogDel><twRouteDel>3.176</twRouteDel><twTotDel>6.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.618</twSlack><twSrc BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A</twDest><twTotPathDel>4.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.852</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A</twBEL></twPathDel><twLogDel>2.216</twLogDel><twRouteDel>2.166</twRouteDel><twTotDel>4.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7 (SLICE_X12Y5.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.893</twSlack><twSrc BELType="FF">ethernet/fte/ena_ft</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7</twDest><twTotPathDel>5.097</twTotPathDel><twClkSkew dest = "0.086" src = "0.096">0.010</twClkSkew><twDelConst>24.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ethernet/fte/ena_ft</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y9.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="16.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ethernet/fte/ena_ft</twComp><twBEL>ethernet/fte/ena_ft</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>ethernet/fte/ena_ft</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp><twBEL>ethernet/fte/ren1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;7&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7</twBEL></twPathDel><twLogDel>2.266</twLogDel><twRouteDel>2.831</twRouteDel><twTotDel>5.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.994</twSlack><twSrc BELType="FF">ethernet/fte/state</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7</twDest><twTotPathDel>5.005</twTotPathDel><twClkSkew dest = "0.086" src = "0.087">0.001</twClkSkew><twDelConst>24.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ethernet/fte/state</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y0.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="16.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>ethernet/fte/state</twComp><twBEL>ethernet/fte/state</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ethernet/fte/state</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp><twBEL>ethernet/fte/ren1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;7&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7</twBEL></twPathDel><twLogDel>2.322</twLogDel><twRouteDel>2.683</twRouteDel><twTotDel>5.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.718</twSlack><twSrc BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7</twDest><twTotPathDel>3.282</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;7&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>1.673</twRouteDel><twTotDel>3.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (SLICE_X12Y5.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.893</twSlack><twSrc BELType="FF">ethernet/fte/ena_ft</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twDest><twTotPathDel>5.097</twTotPathDel><twClkSkew dest = "0.086" src = "0.096">0.010</twClkSkew><twDelConst>24.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ethernet/fte/ena_ft</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y9.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="16.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ethernet/fte/ena_ft</twComp><twBEL>ethernet/fte/ena_ft</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>ethernet/fte/ena_ft</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp><twBEL>ethernet/fte/ren1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;7&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twBEL></twPathDel><twLogDel>2.266</twLogDel><twRouteDel>2.831</twRouteDel><twTotDel>5.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.994</twSlack><twSrc BELType="FF">ethernet/fte/state</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twDest><twTotPathDel>5.005</twTotPathDel><twClkSkew dest = "0.086" src = "0.087">0.001</twClkSkew><twDelConst>24.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ethernet/fte/state</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y0.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="16.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>ethernet/fte/state</twComp><twBEL>ethernet/fte/state</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>ethernet/fte/state</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp><twBEL>ethernet/fte/ren1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>ethernet/input_8bit_init_ena</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;7&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twBEL></twPathDel><twLogDel>2.322</twLogDel><twRouteDel>2.683</twRouteDel><twTotDel>5.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.718</twSlack><twSrc BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twDest><twTotPathDel>3.282</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;7&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>1.673</twRouteDel><twTotDel>3.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;e_rx_clk_BUFGP/IBUFG&quot; PERIOD = 40 ns HIGH 40%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7 (SLICE_X17Y5.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.816</twSlack><twSrc BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7</twDest><twTotPathDel>0.809</twTotPathDel><twClkSkew dest = "0.018" src = "0.025">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg&lt;7&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;7&gt;</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/fte/dataout_7 (SLICE_X23Y0.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.845</twSlack><twSrc BELType="FF">ethernet/fte/datastorage_7</twSrc><twDest BELType="FF">ethernet/fte/dataout_7</twDest><twTotPathDel>0.845</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ethernet/fte/datastorage_7</twSrc><twDest BELType='FF'>ethernet/fte/dataout_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y1.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="56.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>ethernet/fte/datastorage&lt;7&gt;</twComp><twBEL>ethernet/fte/datastorage_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y0.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>ethernet/fte/datastorage&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>ethernet/input_8bit_init&lt;7&gt;</twComp><twBEL>ethernet/fte/dataout_7</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.845</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="56.000">e_rx_clk_BUFGP</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X29Y8.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.851</twSlack><twSrc BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3</twSrc><twDest BELType="FF">ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twTotPathDel>0.855</twTotPathDel><twClkSkew dest = "0.038" src = "0.034">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3</twSrc><twDest BELType='FF'>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X27Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">e_rx_clk_BUFGP</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;e_rx_clk_BUFGP/IBUFG&quot; PERIOD = 40 ns HIGH 40%;</twPinLimitBanner><twPinLimit anchorID="128" type="MINHIGHPULSE" name="Tbpwh" slack="36.545" period="40.000" constraintValue="16.000" deviceLimit="1.382" physResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA" logResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A/CLKA" locationPin="RAMB16_X0Y0.CLKA" clockNet="e_rx_clk_BUFGP"/><twPinLimit anchorID="129" type="MINPERIOD" name="Tbp" slack="37.237" period="40.000" constraintValue="40.000" deviceLimit="2.763" freqLimit="361.925" physResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA" logResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A/CLKA" locationPin="RAMB16_X0Y0.CLKA" clockNet="e_rx_clk_BUFGP"/><twPinLimit anchorID="130" type="MINLOWPULSE" name="Tbpwl" slack="37.697" period="40.000" constraintValue="24.000" deviceLimit="1.382" physResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA" logResource="ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A/CLKA" locationPin="RAMB16_X0Y0.CLKA" clockNet="e_rx_clk_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X26Y79.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twUnconstPath anchorID="133" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.977</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.201</twDel><twSUTime>0.776</twSUTime><twTotPathDel>5.977</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y70.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y73.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y73.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y73.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y73.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O50</twBEL><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>4.034</twLogDel><twRouteDel>1.943</twRouteDel><twTotDel>5.977</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X34Y71.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twUnconstPath anchorID="135" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.394</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.061</twDel><twSUTime>0.333</twSUTime><twTotPathDel>2.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y70.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.591</twLogDel><twRouteDel>0.803</twRouteDel><twTotDel>2.394</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X35Y70.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twUnconstPath anchorID="137" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.775</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.047</twDel><twSUTime>0.728</twSUTime><twTotPathDel>1.775</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y70.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y70.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>1.775</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X35Y70.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twUnconstPath anchorID="139" twDataPathType="twDataPathMinDelay" ><twTotDel>1.286</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.838</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.286</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y70.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y70.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>1.286</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>75.0</twPctLog><twPctRoute>25.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X34Y71.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twUnconstPath anchorID="141" twDataPathType="twDataPathMinDelay" ><twTotDel>1.782</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.650</twDel><twSUTime>-0.132</twSUTime><twTotPathDel>1.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y70.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>0.643</twRouteDel><twTotDel>1.782</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X26Y79.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twUnconstPath anchorID="143" twDataPathType="twDataPathMinDelay" ><twTotDel>4.648</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.161</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>4.648</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y70.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y73.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y73.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y73.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y73.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y79.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O50</twBEL><twBEL>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.094</twLogDel><twRouteDel>1.554</twRouteDel><twTotDel>4.648</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="144" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="145" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="146" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X34Y70.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="147"><twUnconstPath anchorID="148" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.422</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.422</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y82.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y81.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y70.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.970</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>2.639</twRouteDel><twTotDel>4.422</twTotDel><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="149"><twUnconstPath anchorID="150" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.290</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.290</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y76.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y70.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>2.455</twRouteDel><twTotDel>4.290</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="151"><twUnconstPath anchorID="152" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.216</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.216</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y76.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y70.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.831</twLogDel><twRouteDel>2.385</twRouteDel><twTotDel>4.216</twTotDel><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="153" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.384</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y91.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathFromToDelay"><twSlack>13.616</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.384</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y91.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>1.384</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y91.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twUnconstPath anchorID="157" twDataPathType="twDataPathMinDelay" ><twTotDel>0.974</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twDelConst>0.000</twDelConst><twDel>0.842</twDel><twSUTime>-0.132</twSUTime><twTotPathDel>0.974</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y91.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>0.974</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="158"><twConstRollup name="pll_1/CLKIN_IBUFG_OUT" fullName="NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="7.500" actualRollup="13.446" errors="0" errorRollup="0" items="0" itemsRollup="138346"/><twConstRollup name="pll_1/CLK0_BUF" fullName="PERIOD analysis for net &quot;pll_1/CLK0_BUF&quot; derived from  NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 10 nS  " type="child" depth="1" requirement="20.000" prefType="period" actual="6.000" actualRollup="8.235" errors="0" errorRollup="0" items="0" itemsRollup="120824"/><twConstRollup name="pll_2/CLKDV_BUF" fullName="PERIOD analysis for net &quot;pll_2/CLKDV_BUF&quot; derived from  NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS  " type="child" depth="2" requirement="80.000" prefType="period" actual="32.938" actualRollup="N/A" errors="0" errorRollup="0" items="120824" itemsRollup="0"/><twConstRollup name="pll_1/CLK2X_BUF" fullName="PERIOD analysis for net &quot;pll_1/CLK2X_BUF&quot; derived from  NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="6.723" actualRollup="N/A" errors="0" errorRollup="0" items="2212" itemsRollup="0"/><twConstRollup name="pll_1/CLKDV_BUF" fullName="PERIOD analysis for net &quot;pll_1/CLKDV_BUF&quot; derived from  NET &quot;pll_1/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  " type="child" depth="1" requirement="40.000" prefType="period" actual="14.303" actualRollup="N/A" errors="0" errorRollup="0" items="15310" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="159">0</twUnmetConstCnt><twDataSheet anchorID="160" twNameLen="15"><twClk2SUList anchorID="161" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>16.904</twRiseRise><twFallRise>7.691</twFallRise><twRiseFall>6.162</twRiseFall><twFallFall>4.176</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="162" twDestWidth="8"><twDest>e_rx_clk</twDest><twClk2SU><twSrc>e_rx_clk</twSrc><twRiseRise>4.382</twRiseRise><twFallRise>6.197</twFallRise><twFallFall>5.358</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="163"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>138858</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5668</twConnCnt></twConstCov><twStats anchorID="164"><twMinPer>32.938</twMinPer><twFootnote number="1" /><twMaxFreq>30.360</twMaxFreq><twMaxFromToDel>1.384</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 09 16:14:18 2021 </twTimestamp></twFoot><twClientInfo anchorID="165"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 210 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
