FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 *  tb0226.h, Include file for TANBAC TB0226.
 *
 *  Copyright (C) 2002-2004  Yoichi Yuasa <yuasa@linux-mips.org>
 */
#ifndef __TANBAC_TB0226_H
#define __TANBAC_TB0226_H

#include <asm/vr41xx/irq.h>

/*
 * General-Purpose I/O Pin Number
 */
#define GD82559_1_PIN			2
#define GD82559_2_PIN			3
/* bench 5463.0.0 13652db7941f */
/* bench 5463.0.1 eb3d256635b8 */
/* bench 5463.0.2 3f5796ec286f */
/* bench 5463.0.3 643559cc2e86 */
/* bench 7414.0.0 dcaef454aef6 */
/* bench 11364.2.0 d9b4b973338b */
/* bench 11364.2.1 98fa303ca904 */
/* bench 11364.2.2 9a1108d825a2 */
/* bench 11364.2.3 d833196c7a58 */
/* bench 11364.2.4 526a46d4034c */
/* bench 11364.2.5 e6501c5ba1eb */
/* bench 11364.2.6 6dcf154b0e45 */
/* bench 11364.2.7 f2f61d8a0479 */
/* bench 11364.2.8 1451a4cbfb62 */
/* bench 11364.2.9 5add09b6696c */
/* bench 7414.0.4 1039eb4b723a */
/* bench 7414.0.5 7bb5219289d9 */
/* bench 7414.0.6 39c6550cd7e2 */
/* bench 7414.0.7 ad2429b54fec */
/* bench 7414.0.8 caba7e2d7ee5 */
/* bench 7414.0.9 8de8cd051ff3 */
/* bench 7414.0.10 7b8ad11e5db8 */
#define UPD720100_INTB_PIN		8
#define UPD720100_INTC_PIN		13

/*
 * Interrupt Number
 */
#define GD82559_1_IRQ			GIU_IRQ(GD82559_1_PIN)
#define GD82559_2_IRQ			GIU_IRQ(GD82559_2_PIN)
#define UPD720100_INTA_IRQ		GIU_IRQ(UPD720100_INTA_PIN)
#define UPD720100_INTB_IRQ		GIU_IRQ(UPD720100_INTB_PIN)
#define UPD720100_INTC_IRQ		GIU_IRQ(UPD720100_INTC_PIN)

#endif /* __TANBAC_TB0226_H */
