
STM32L053R8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006558  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08006618  08006618  00016618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066f8  080066f8  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080066f8  080066f8  000166f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006700  08006700  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006700  08006700  00016700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006704  08006704  00016704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006708  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000078  08006780  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08006780  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000146a5  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d2a  00000000  00000000  00034745  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f68  00000000  00000000  00037470  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000df8  00000000  00000000  000383d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015f4b  00000000  00000000  000391d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f92c  00000000  00000000  0004f11b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00080f8c  00000000  00000000  0005ea47  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000df9d3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003830  00000000  00000000  000dfa50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006600 	.word	0x08006600

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08006600 	.word	0x08006600

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c08      	adds	r0, r1, #0
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fb67 	bl	80008fc <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 fae9 	bl	8000810 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fb59 	bl	80008fc <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fb4f 	bl	80008fc <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 faf7 	bl	8000860 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 faed 	bl	8000860 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_uldivmod>:
 8000294:	2b00      	cmp	r3, #0
 8000296:	d111      	bne.n	80002bc <__aeabi_uldivmod+0x28>
 8000298:	2a00      	cmp	r2, #0
 800029a:	d10f      	bne.n	80002bc <__aeabi_uldivmod+0x28>
 800029c:	2900      	cmp	r1, #0
 800029e:	d100      	bne.n	80002a2 <__aeabi_uldivmod+0xe>
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d002      	beq.n	80002aa <__aeabi_uldivmod+0x16>
 80002a4:	2100      	movs	r1, #0
 80002a6:	43c9      	mvns	r1, r1
 80002a8:	1c08      	adds	r0, r1, #0
 80002aa:	b407      	push	{r0, r1, r2}
 80002ac:	4802      	ldr	r0, [pc, #8]	; (80002b8 <__aeabi_uldivmod+0x24>)
 80002ae:	a102      	add	r1, pc, #8	; (adr r1, 80002b8 <__aeabi_uldivmod+0x24>)
 80002b0:	1840      	adds	r0, r0, r1
 80002b2:	9002      	str	r0, [sp, #8]
 80002b4:	bd03      	pop	{r0, r1, pc}
 80002b6:	46c0      	nop			; (mov r8, r8)
 80002b8:	ffffff65 	.word	0xffffff65
 80002bc:	b403      	push	{r0, r1}
 80002be:	4668      	mov	r0, sp
 80002c0:	b501      	push	{r0, lr}
 80002c2:	9802      	ldr	r0, [sp, #8]
 80002c4:	f000 f848 	bl	8000358 <__udivmoddi4>
 80002c8:	9b01      	ldr	r3, [sp, #4]
 80002ca:	469e      	mov	lr, r3
 80002cc:	b002      	add	sp, #8
 80002ce:	bc0c      	pop	{r2, r3}
 80002d0:	4770      	bx	lr
 80002d2:	46c0      	nop			; (mov r8, r8)

080002d4 <__aeabi_lmul>:
 80002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d6:	46ce      	mov	lr, r9
 80002d8:	4647      	mov	r7, r8
 80002da:	0415      	lsls	r5, r2, #16
 80002dc:	0c2d      	lsrs	r5, r5, #16
 80002de:	002e      	movs	r6, r5
 80002e0:	b580      	push	{r7, lr}
 80002e2:	0407      	lsls	r7, r0, #16
 80002e4:	0c14      	lsrs	r4, r2, #16
 80002e6:	0c3f      	lsrs	r7, r7, #16
 80002e8:	4699      	mov	r9, r3
 80002ea:	0c03      	lsrs	r3, r0, #16
 80002ec:	437e      	muls	r6, r7
 80002ee:	435d      	muls	r5, r3
 80002f0:	4367      	muls	r7, r4
 80002f2:	4363      	muls	r3, r4
 80002f4:	197f      	adds	r7, r7, r5
 80002f6:	0c34      	lsrs	r4, r6, #16
 80002f8:	19e4      	adds	r4, r4, r7
 80002fa:	469c      	mov	ip, r3
 80002fc:	42a5      	cmp	r5, r4
 80002fe:	d903      	bls.n	8000308 <__aeabi_lmul+0x34>
 8000300:	2380      	movs	r3, #128	; 0x80
 8000302:	025b      	lsls	r3, r3, #9
 8000304:	4698      	mov	r8, r3
 8000306:	44c4      	add	ip, r8
 8000308:	464b      	mov	r3, r9
 800030a:	4343      	muls	r3, r0
 800030c:	4351      	muls	r1, r2
 800030e:	0c25      	lsrs	r5, r4, #16
 8000310:	0436      	lsls	r6, r6, #16
 8000312:	4465      	add	r5, ip
 8000314:	0c36      	lsrs	r6, r6, #16
 8000316:	0424      	lsls	r4, r4, #16
 8000318:	19a4      	adds	r4, r4, r6
 800031a:	195b      	adds	r3, r3, r5
 800031c:	1859      	adds	r1, r3, r1
 800031e:	0020      	movs	r0, r4
 8000320:	bc0c      	pop	{r2, r3}
 8000322:	4690      	mov	r8, r2
 8000324:	4699      	mov	r9, r3
 8000326:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000328 <__aeabi_f2uiz>:
 8000328:	219e      	movs	r1, #158	; 0x9e
 800032a:	b510      	push	{r4, lr}
 800032c:	05c9      	lsls	r1, r1, #23
 800032e:	1c04      	adds	r4, r0, #0
 8000330:	f7ff ffa6 	bl	8000280 <__aeabi_fcmpge>
 8000334:	2800      	cmp	r0, #0
 8000336:	d103      	bne.n	8000340 <__aeabi_f2uiz+0x18>
 8000338:	1c20      	adds	r0, r4, #0
 800033a:	f000 fe25 	bl	8000f88 <__aeabi_f2iz>
 800033e:	bd10      	pop	{r4, pc}
 8000340:	219e      	movs	r1, #158	; 0x9e
 8000342:	1c20      	adds	r0, r4, #0
 8000344:	05c9      	lsls	r1, r1, #23
 8000346:	f000 fc5b 	bl	8000c00 <__aeabi_fsub>
 800034a:	f000 fe1d 	bl	8000f88 <__aeabi_f2iz>
 800034e:	2380      	movs	r3, #128	; 0x80
 8000350:	061b      	lsls	r3, r3, #24
 8000352:	469c      	mov	ip, r3
 8000354:	4460      	add	r0, ip
 8000356:	e7f2      	b.n	800033e <__aeabi_f2uiz+0x16>

08000358 <__udivmoddi4>:
 8000358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800035a:	464f      	mov	r7, r9
 800035c:	4646      	mov	r6, r8
 800035e:	46d6      	mov	lr, sl
 8000360:	b5c0      	push	{r6, r7, lr}
 8000362:	0004      	movs	r4, r0
 8000364:	b082      	sub	sp, #8
 8000366:	000d      	movs	r5, r1
 8000368:	4691      	mov	r9, r2
 800036a:	4698      	mov	r8, r3
 800036c:	428b      	cmp	r3, r1
 800036e:	d82f      	bhi.n	80003d0 <__udivmoddi4+0x78>
 8000370:	d02c      	beq.n	80003cc <__udivmoddi4+0x74>
 8000372:	4641      	mov	r1, r8
 8000374:	4648      	mov	r0, r9
 8000376:	f000 fecf 	bl	8001118 <__clzdi2>
 800037a:	0029      	movs	r1, r5
 800037c:	0006      	movs	r6, r0
 800037e:	0020      	movs	r0, r4
 8000380:	f000 feca 	bl	8001118 <__clzdi2>
 8000384:	1a33      	subs	r3, r6, r0
 8000386:	469c      	mov	ip, r3
 8000388:	3b20      	subs	r3, #32
 800038a:	469a      	mov	sl, r3
 800038c:	d500      	bpl.n	8000390 <__udivmoddi4+0x38>
 800038e:	e076      	b.n	800047e <__udivmoddi4+0x126>
 8000390:	464b      	mov	r3, r9
 8000392:	4652      	mov	r2, sl
 8000394:	4093      	lsls	r3, r2
 8000396:	001f      	movs	r7, r3
 8000398:	464b      	mov	r3, r9
 800039a:	4662      	mov	r2, ip
 800039c:	4093      	lsls	r3, r2
 800039e:	001e      	movs	r6, r3
 80003a0:	42af      	cmp	r7, r5
 80003a2:	d828      	bhi.n	80003f6 <__udivmoddi4+0x9e>
 80003a4:	d025      	beq.n	80003f2 <__udivmoddi4+0x9a>
 80003a6:	4653      	mov	r3, sl
 80003a8:	1ba4      	subs	r4, r4, r6
 80003aa:	41bd      	sbcs	r5, r7
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	da00      	bge.n	80003b2 <__udivmoddi4+0x5a>
 80003b0:	e07b      	b.n	80004aa <__udivmoddi4+0x152>
 80003b2:	2200      	movs	r2, #0
 80003b4:	2300      	movs	r3, #0
 80003b6:	9200      	str	r2, [sp, #0]
 80003b8:	9301      	str	r3, [sp, #4]
 80003ba:	2301      	movs	r3, #1
 80003bc:	4652      	mov	r2, sl
 80003be:	4093      	lsls	r3, r2
 80003c0:	9301      	str	r3, [sp, #4]
 80003c2:	2301      	movs	r3, #1
 80003c4:	4662      	mov	r2, ip
 80003c6:	4093      	lsls	r3, r2
 80003c8:	9300      	str	r3, [sp, #0]
 80003ca:	e018      	b.n	80003fe <__udivmoddi4+0xa6>
 80003cc:	4282      	cmp	r2, r0
 80003ce:	d9d0      	bls.n	8000372 <__udivmoddi4+0x1a>
 80003d0:	2200      	movs	r2, #0
 80003d2:	2300      	movs	r3, #0
 80003d4:	9200      	str	r2, [sp, #0]
 80003d6:	9301      	str	r3, [sp, #4]
 80003d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <__udivmoddi4+0x8a>
 80003de:	601c      	str	r4, [r3, #0]
 80003e0:	605d      	str	r5, [r3, #4]
 80003e2:	9800      	ldr	r0, [sp, #0]
 80003e4:	9901      	ldr	r1, [sp, #4]
 80003e6:	b002      	add	sp, #8
 80003e8:	bc1c      	pop	{r2, r3, r4}
 80003ea:	4690      	mov	r8, r2
 80003ec:	4699      	mov	r9, r3
 80003ee:	46a2      	mov	sl, r4
 80003f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003f2:	42a3      	cmp	r3, r4
 80003f4:	d9d7      	bls.n	80003a6 <__udivmoddi4+0x4e>
 80003f6:	2200      	movs	r2, #0
 80003f8:	2300      	movs	r3, #0
 80003fa:	9200      	str	r2, [sp, #0]
 80003fc:	9301      	str	r3, [sp, #4]
 80003fe:	4663      	mov	r3, ip
 8000400:	2b00      	cmp	r3, #0
 8000402:	d0e9      	beq.n	80003d8 <__udivmoddi4+0x80>
 8000404:	07fb      	lsls	r3, r7, #31
 8000406:	4698      	mov	r8, r3
 8000408:	4641      	mov	r1, r8
 800040a:	0872      	lsrs	r2, r6, #1
 800040c:	430a      	orrs	r2, r1
 800040e:	087b      	lsrs	r3, r7, #1
 8000410:	4666      	mov	r6, ip
 8000412:	e00e      	b.n	8000432 <__udivmoddi4+0xda>
 8000414:	42ab      	cmp	r3, r5
 8000416:	d101      	bne.n	800041c <__udivmoddi4+0xc4>
 8000418:	42a2      	cmp	r2, r4
 800041a:	d80c      	bhi.n	8000436 <__udivmoddi4+0xde>
 800041c:	1aa4      	subs	r4, r4, r2
 800041e:	419d      	sbcs	r5, r3
 8000420:	2001      	movs	r0, #1
 8000422:	1924      	adds	r4, r4, r4
 8000424:	416d      	adcs	r5, r5
 8000426:	2100      	movs	r1, #0
 8000428:	3e01      	subs	r6, #1
 800042a:	1824      	adds	r4, r4, r0
 800042c:	414d      	adcs	r5, r1
 800042e:	2e00      	cmp	r6, #0
 8000430:	d006      	beq.n	8000440 <__udivmoddi4+0xe8>
 8000432:	42ab      	cmp	r3, r5
 8000434:	d9ee      	bls.n	8000414 <__udivmoddi4+0xbc>
 8000436:	3e01      	subs	r6, #1
 8000438:	1924      	adds	r4, r4, r4
 800043a:	416d      	adcs	r5, r5
 800043c:	2e00      	cmp	r6, #0
 800043e:	d1f8      	bne.n	8000432 <__udivmoddi4+0xda>
 8000440:	9800      	ldr	r0, [sp, #0]
 8000442:	9901      	ldr	r1, [sp, #4]
 8000444:	4653      	mov	r3, sl
 8000446:	1900      	adds	r0, r0, r4
 8000448:	4169      	adcs	r1, r5
 800044a:	2b00      	cmp	r3, #0
 800044c:	db23      	blt.n	8000496 <__udivmoddi4+0x13e>
 800044e:	002b      	movs	r3, r5
 8000450:	4652      	mov	r2, sl
 8000452:	40d3      	lsrs	r3, r2
 8000454:	002a      	movs	r2, r5
 8000456:	4664      	mov	r4, ip
 8000458:	40e2      	lsrs	r2, r4
 800045a:	001c      	movs	r4, r3
 800045c:	4653      	mov	r3, sl
 800045e:	0015      	movs	r5, r2
 8000460:	2b00      	cmp	r3, #0
 8000462:	db2d      	blt.n	80004c0 <__udivmoddi4+0x168>
 8000464:	0026      	movs	r6, r4
 8000466:	4657      	mov	r7, sl
 8000468:	40be      	lsls	r6, r7
 800046a:	0033      	movs	r3, r6
 800046c:	0026      	movs	r6, r4
 800046e:	4667      	mov	r7, ip
 8000470:	40be      	lsls	r6, r7
 8000472:	0032      	movs	r2, r6
 8000474:	1a80      	subs	r0, r0, r2
 8000476:	4199      	sbcs	r1, r3
 8000478:	9000      	str	r0, [sp, #0]
 800047a:	9101      	str	r1, [sp, #4]
 800047c:	e7ac      	b.n	80003d8 <__udivmoddi4+0x80>
 800047e:	4662      	mov	r2, ip
 8000480:	2320      	movs	r3, #32
 8000482:	1a9b      	subs	r3, r3, r2
 8000484:	464a      	mov	r2, r9
 8000486:	40da      	lsrs	r2, r3
 8000488:	4661      	mov	r1, ip
 800048a:	0013      	movs	r3, r2
 800048c:	4642      	mov	r2, r8
 800048e:	408a      	lsls	r2, r1
 8000490:	0017      	movs	r7, r2
 8000492:	431f      	orrs	r7, r3
 8000494:	e780      	b.n	8000398 <__udivmoddi4+0x40>
 8000496:	4662      	mov	r2, ip
 8000498:	2320      	movs	r3, #32
 800049a:	1a9b      	subs	r3, r3, r2
 800049c:	002a      	movs	r2, r5
 800049e:	4666      	mov	r6, ip
 80004a0:	409a      	lsls	r2, r3
 80004a2:	0023      	movs	r3, r4
 80004a4:	40f3      	lsrs	r3, r6
 80004a6:	4313      	orrs	r3, r2
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0xfc>
 80004aa:	4662      	mov	r2, ip
 80004ac:	2320      	movs	r3, #32
 80004ae:	2100      	movs	r1, #0
 80004b0:	1a9b      	subs	r3, r3, r2
 80004b2:	2200      	movs	r2, #0
 80004b4:	9100      	str	r1, [sp, #0]
 80004b6:	9201      	str	r2, [sp, #4]
 80004b8:	2201      	movs	r2, #1
 80004ba:	40da      	lsrs	r2, r3
 80004bc:	9201      	str	r2, [sp, #4]
 80004be:	e780      	b.n	80003c2 <__udivmoddi4+0x6a>
 80004c0:	2320      	movs	r3, #32
 80004c2:	4662      	mov	r2, ip
 80004c4:	0026      	movs	r6, r4
 80004c6:	1a9b      	subs	r3, r3, r2
 80004c8:	40de      	lsrs	r6, r3
 80004ca:	002f      	movs	r7, r5
 80004cc:	46b0      	mov	r8, r6
 80004ce:	4666      	mov	r6, ip
 80004d0:	40b7      	lsls	r7, r6
 80004d2:	4646      	mov	r6, r8
 80004d4:	003b      	movs	r3, r7
 80004d6:	4333      	orrs	r3, r6
 80004d8:	e7c8      	b.n	800046c <__udivmoddi4+0x114>
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fadd>:
 80004dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004de:	4647      	mov	r7, r8
 80004e0:	46ce      	mov	lr, r9
 80004e2:	0243      	lsls	r3, r0, #9
 80004e4:	0a5b      	lsrs	r3, r3, #9
 80004e6:	0044      	lsls	r4, r0, #1
 80004e8:	0fc2      	lsrs	r2, r0, #31
 80004ea:	469c      	mov	ip, r3
 80004ec:	0048      	lsls	r0, r1, #1
 80004ee:	00dd      	lsls	r5, r3, #3
 80004f0:	024b      	lsls	r3, r1, #9
 80004f2:	0e24      	lsrs	r4, r4, #24
 80004f4:	0a5b      	lsrs	r3, r3, #9
 80004f6:	0e00      	lsrs	r0, r0, #24
 80004f8:	b580      	push	{r7, lr}
 80004fa:	4698      	mov	r8, r3
 80004fc:	0026      	movs	r6, r4
 80004fe:	4691      	mov	r9, r2
 8000500:	0fc9      	lsrs	r1, r1, #31
 8000502:	00db      	lsls	r3, r3, #3
 8000504:	1a27      	subs	r7, r4, r0
 8000506:	428a      	cmp	r2, r1
 8000508:	d029      	beq.n	800055e <__aeabi_fadd+0x82>
 800050a:	2f00      	cmp	r7, #0
 800050c:	dd15      	ble.n	800053a <__aeabi_fadd+0x5e>
 800050e:	2800      	cmp	r0, #0
 8000510:	d14a      	bne.n	80005a8 <__aeabi_fadd+0xcc>
 8000512:	2b00      	cmp	r3, #0
 8000514:	d000      	beq.n	8000518 <__aeabi_fadd+0x3c>
 8000516:	e095      	b.n	8000644 <__aeabi_fadd+0x168>
 8000518:	08ed      	lsrs	r5, r5, #3
 800051a:	2cff      	cmp	r4, #255	; 0xff
 800051c:	d100      	bne.n	8000520 <__aeabi_fadd+0x44>
 800051e:	e088      	b.n	8000632 <__aeabi_fadd+0x156>
 8000520:	026b      	lsls	r3, r5, #9
 8000522:	0a5b      	lsrs	r3, r3, #9
 8000524:	b2e6      	uxtb	r6, r4
 8000526:	025b      	lsls	r3, r3, #9
 8000528:	05f6      	lsls	r6, r6, #23
 800052a:	0a58      	lsrs	r0, r3, #9
 800052c:	4330      	orrs	r0, r6
 800052e:	07d2      	lsls	r2, r2, #31
 8000530:	4310      	orrs	r0, r2
 8000532:	bc0c      	pop	{r2, r3}
 8000534:	4690      	mov	r8, r2
 8000536:	4699      	mov	r9, r3
 8000538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800053a:	2f00      	cmp	r7, #0
 800053c:	d000      	beq.n	8000540 <__aeabi_fadd+0x64>
 800053e:	e087      	b.n	8000650 <__aeabi_fadd+0x174>
 8000540:	1c60      	adds	r0, r4, #1
 8000542:	b2c0      	uxtb	r0, r0
 8000544:	2801      	cmp	r0, #1
 8000546:	dc00      	bgt.n	800054a <__aeabi_fadd+0x6e>
 8000548:	e0b6      	b.n	80006b8 <__aeabi_fadd+0x1dc>
 800054a:	1aee      	subs	r6, r5, r3
 800054c:	0172      	lsls	r2, r6, #5
 800054e:	d500      	bpl.n	8000552 <__aeabi_fadd+0x76>
 8000550:	e0c5      	b.n	80006de <__aeabi_fadd+0x202>
 8000552:	2e00      	cmp	r6, #0
 8000554:	d13d      	bne.n	80005d2 <__aeabi_fadd+0xf6>
 8000556:	2200      	movs	r2, #0
 8000558:	2600      	movs	r6, #0
 800055a:	2300      	movs	r3, #0
 800055c:	e7e3      	b.n	8000526 <__aeabi_fadd+0x4a>
 800055e:	2f00      	cmp	r7, #0
 8000560:	dc00      	bgt.n	8000564 <__aeabi_fadd+0x88>
 8000562:	e096      	b.n	8000692 <__aeabi_fadd+0x1b6>
 8000564:	2800      	cmp	r0, #0
 8000566:	d05d      	beq.n	8000624 <__aeabi_fadd+0x148>
 8000568:	2cff      	cmp	r4, #255	; 0xff
 800056a:	d060      	beq.n	800062e <__aeabi_fadd+0x152>
 800056c:	2280      	movs	r2, #128	; 0x80
 800056e:	04d2      	lsls	r2, r2, #19
 8000570:	4313      	orrs	r3, r2
 8000572:	2f1b      	cmp	r7, #27
 8000574:	dd00      	ble.n	8000578 <__aeabi_fadd+0x9c>
 8000576:	e0ec      	b.n	8000752 <__aeabi_fadd+0x276>
 8000578:	2220      	movs	r2, #32
 800057a:	1bd2      	subs	r2, r2, r7
 800057c:	0018      	movs	r0, r3
 800057e:	4093      	lsls	r3, r2
 8000580:	40f8      	lsrs	r0, r7
 8000582:	1e5a      	subs	r2, r3, #1
 8000584:	4193      	sbcs	r3, r2
 8000586:	4303      	orrs	r3, r0
 8000588:	18ed      	adds	r5, r5, r3
 800058a:	016b      	lsls	r3, r5, #5
 800058c:	d57b      	bpl.n	8000686 <__aeabi_fadd+0x1aa>
 800058e:	3401      	adds	r4, #1
 8000590:	2cff      	cmp	r4, #255	; 0xff
 8000592:	d100      	bne.n	8000596 <__aeabi_fadd+0xba>
 8000594:	e0b7      	b.n	8000706 <__aeabi_fadd+0x22a>
 8000596:	2201      	movs	r2, #1
 8000598:	2607      	movs	r6, #7
 800059a:	402a      	ands	r2, r5
 800059c:	086b      	lsrs	r3, r5, #1
 800059e:	4d9a      	ldr	r5, [pc, #616]	; (8000808 <__aeabi_fadd+0x32c>)
 80005a0:	401d      	ands	r5, r3
 80005a2:	4315      	orrs	r5, r2
 80005a4:	402e      	ands	r6, r5
 80005a6:	e029      	b.n	80005fc <__aeabi_fadd+0x120>
 80005a8:	2cff      	cmp	r4, #255	; 0xff
 80005aa:	d0b5      	beq.n	8000518 <__aeabi_fadd+0x3c>
 80005ac:	2280      	movs	r2, #128	; 0x80
 80005ae:	04d2      	lsls	r2, r2, #19
 80005b0:	4313      	orrs	r3, r2
 80005b2:	2f1b      	cmp	r7, #27
 80005b4:	dd00      	ble.n	80005b8 <__aeabi_fadd+0xdc>
 80005b6:	e0b2      	b.n	800071e <__aeabi_fadd+0x242>
 80005b8:	2220      	movs	r2, #32
 80005ba:	1bd2      	subs	r2, r2, r7
 80005bc:	0019      	movs	r1, r3
 80005be:	4093      	lsls	r3, r2
 80005c0:	40f9      	lsrs	r1, r7
 80005c2:	1e5a      	subs	r2, r3, #1
 80005c4:	4193      	sbcs	r3, r2
 80005c6:	430b      	orrs	r3, r1
 80005c8:	1aed      	subs	r5, r5, r3
 80005ca:	016b      	lsls	r3, r5, #5
 80005cc:	d55b      	bpl.n	8000686 <__aeabi_fadd+0x1aa>
 80005ce:	01ad      	lsls	r5, r5, #6
 80005d0:	09ae      	lsrs	r6, r5, #6
 80005d2:	0030      	movs	r0, r6
 80005d4:	f000 fd82 	bl	80010dc <__clzsi2>
 80005d8:	3805      	subs	r0, #5
 80005da:	4086      	lsls	r6, r0
 80005dc:	4284      	cmp	r4, r0
 80005de:	dc65      	bgt.n	80006ac <__aeabi_fadd+0x1d0>
 80005e0:	1b04      	subs	r4, r0, r4
 80005e2:	0033      	movs	r3, r6
 80005e4:	2020      	movs	r0, #32
 80005e6:	3401      	adds	r4, #1
 80005e8:	40e3      	lsrs	r3, r4
 80005ea:	1b04      	subs	r4, r0, r4
 80005ec:	40a6      	lsls	r6, r4
 80005ee:	1e75      	subs	r5, r6, #1
 80005f0:	41ae      	sbcs	r6, r5
 80005f2:	4333      	orrs	r3, r6
 80005f4:	2607      	movs	r6, #7
 80005f6:	001d      	movs	r5, r3
 80005f8:	2400      	movs	r4, #0
 80005fa:	401e      	ands	r6, r3
 80005fc:	2201      	movs	r2, #1
 80005fe:	464b      	mov	r3, r9
 8000600:	401a      	ands	r2, r3
 8000602:	2e00      	cmp	r6, #0
 8000604:	d004      	beq.n	8000610 <__aeabi_fadd+0x134>
 8000606:	230f      	movs	r3, #15
 8000608:	402b      	ands	r3, r5
 800060a:	2b04      	cmp	r3, #4
 800060c:	d000      	beq.n	8000610 <__aeabi_fadd+0x134>
 800060e:	3504      	adds	r5, #4
 8000610:	016b      	lsls	r3, r5, #5
 8000612:	d400      	bmi.n	8000616 <__aeabi_fadd+0x13a>
 8000614:	e780      	b.n	8000518 <__aeabi_fadd+0x3c>
 8000616:	3401      	adds	r4, #1
 8000618:	b2e6      	uxtb	r6, r4
 800061a:	2cff      	cmp	r4, #255	; 0xff
 800061c:	d12f      	bne.n	800067e <__aeabi_fadd+0x1a2>
 800061e:	26ff      	movs	r6, #255	; 0xff
 8000620:	2300      	movs	r3, #0
 8000622:	e780      	b.n	8000526 <__aeabi_fadd+0x4a>
 8000624:	2b00      	cmp	r3, #0
 8000626:	d152      	bne.n	80006ce <__aeabi_fadd+0x1f2>
 8000628:	2cff      	cmp	r4, #255	; 0xff
 800062a:	d000      	beq.n	800062e <__aeabi_fadd+0x152>
 800062c:	e774      	b.n	8000518 <__aeabi_fadd+0x3c>
 800062e:	000a      	movs	r2, r1
 8000630:	08ed      	lsrs	r5, r5, #3
 8000632:	2d00      	cmp	r5, #0
 8000634:	d0f3      	beq.n	800061e <__aeabi_fadd+0x142>
 8000636:	2380      	movs	r3, #128	; 0x80
 8000638:	03db      	lsls	r3, r3, #15
 800063a:	432b      	orrs	r3, r5
 800063c:	025b      	lsls	r3, r3, #9
 800063e:	0a5b      	lsrs	r3, r3, #9
 8000640:	26ff      	movs	r6, #255	; 0xff
 8000642:	e770      	b.n	8000526 <__aeabi_fadd+0x4a>
 8000644:	3f01      	subs	r7, #1
 8000646:	2f00      	cmp	r7, #0
 8000648:	d0be      	beq.n	80005c8 <__aeabi_fadd+0xec>
 800064a:	2cff      	cmp	r4, #255	; 0xff
 800064c:	d1b1      	bne.n	80005b2 <__aeabi_fadd+0xd6>
 800064e:	e763      	b.n	8000518 <__aeabi_fadd+0x3c>
 8000650:	2c00      	cmp	r4, #0
 8000652:	d047      	beq.n	80006e4 <__aeabi_fadd+0x208>
 8000654:	28ff      	cmp	r0, #255	; 0xff
 8000656:	d069      	beq.n	800072c <__aeabi_fadd+0x250>
 8000658:	2480      	movs	r4, #128	; 0x80
 800065a:	04e4      	lsls	r4, r4, #19
 800065c:	427a      	negs	r2, r7
 800065e:	4325      	orrs	r5, r4
 8000660:	2a1b      	cmp	r2, #27
 8000662:	dd00      	ble.n	8000666 <__aeabi_fadd+0x18a>
 8000664:	e0c5      	b.n	80007f2 <__aeabi_fadd+0x316>
 8000666:	002c      	movs	r4, r5
 8000668:	2620      	movs	r6, #32
 800066a:	40d4      	lsrs	r4, r2
 800066c:	1ab2      	subs	r2, r6, r2
 800066e:	4095      	lsls	r5, r2
 8000670:	1e6a      	subs	r2, r5, #1
 8000672:	4195      	sbcs	r5, r2
 8000674:	4325      	orrs	r5, r4
 8000676:	1b5d      	subs	r5, r3, r5
 8000678:	0004      	movs	r4, r0
 800067a:	4689      	mov	r9, r1
 800067c:	e7a5      	b.n	80005ca <__aeabi_fadd+0xee>
 800067e:	01ab      	lsls	r3, r5, #6
 8000680:	0a5b      	lsrs	r3, r3, #9
 8000682:	e750      	b.n	8000526 <__aeabi_fadd+0x4a>
 8000684:	2400      	movs	r4, #0
 8000686:	2201      	movs	r2, #1
 8000688:	464b      	mov	r3, r9
 800068a:	401a      	ands	r2, r3
 800068c:	076b      	lsls	r3, r5, #29
 800068e:	d1ba      	bne.n	8000606 <__aeabi_fadd+0x12a>
 8000690:	e742      	b.n	8000518 <__aeabi_fadd+0x3c>
 8000692:	2f00      	cmp	r7, #0
 8000694:	d13b      	bne.n	800070e <__aeabi_fadd+0x232>
 8000696:	3401      	adds	r4, #1
 8000698:	b2e0      	uxtb	r0, r4
 800069a:	2801      	cmp	r0, #1
 800069c:	dd4a      	ble.n	8000734 <__aeabi_fadd+0x258>
 800069e:	2cff      	cmp	r4, #255	; 0xff
 80006a0:	d0bd      	beq.n	800061e <__aeabi_fadd+0x142>
 80006a2:	2607      	movs	r6, #7
 80006a4:	18ed      	adds	r5, r5, r3
 80006a6:	086d      	lsrs	r5, r5, #1
 80006a8:	402e      	ands	r6, r5
 80006aa:	e7a7      	b.n	80005fc <__aeabi_fadd+0x120>
 80006ac:	2307      	movs	r3, #7
 80006ae:	4d57      	ldr	r5, [pc, #348]	; (800080c <__aeabi_fadd+0x330>)
 80006b0:	1a24      	subs	r4, r4, r0
 80006b2:	4035      	ands	r5, r6
 80006b4:	401e      	ands	r6, r3
 80006b6:	e7a1      	b.n	80005fc <__aeabi_fadd+0x120>
 80006b8:	2c00      	cmp	r4, #0
 80006ba:	d11b      	bne.n	80006f4 <__aeabi_fadd+0x218>
 80006bc:	2d00      	cmp	r5, #0
 80006be:	d16e      	bne.n	800079e <__aeabi_fadd+0x2c2>
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d100      	bne.n	80006c6 <__aeabi_fadd+0x1ea>
 80006c4:	e09a      	b.n	80007fc <__aeabi_fadd+0x320>
 80006c6:	000a      	movs	r2, r1
 80006c8:	001d      	movs	r5, r3
 80006ca:	003c      	movs	r4, r7
 80006cc:	e724      	b.n	8000518 <__aeabi_fadd+0x3c>
 80006ce:	3f01      	subs	r7, #1
 80006d0:	2f00      	cmp	r7, #0
 80006d2:	d100      	bne.n	80006d6 <__aeabi_fadd+0x1fa>
 80006d4:	e758      	b.n	8000588 <__aeabi_fadd+0xac>
 80006d6:	2cff      	cmp	r4, #255	; 0xff
 80006d8:	d000      	beq.n	80006dc <__aeabi_fadd+0x200>
 80006da:	e74a      	b.n	8000572 <__aeabi_fadd+0x96>
 80006dc:	e7a7      	b.n	800062e <__aeabi_fadd+0x152>
 80006de:	1b5e      	subs	r6, r3, r5
 80006e0:	4689      	mov	r9, r1
 80006e2:	e776      	b.n	80005d2 <__aeabi_fadd+0xf6>
 80006e4:	2d00      	cmp	r5, #0
 80006e6:	d11c      	bne.n	8000722 <__aeabi_fadd+0x246>
 80006e8:	000a      	movs	r2, r1
 80006ea:	28ff      	cmp	r0, #255	; 0xff
 80006ec:	d01f      	beq.n	800072e <__aeabi_fadd+0x252>
 80006ee:	0004      	movs	r4, r0
 80006f0:	001d      	movs	r5, r3
 80006f2:	e711      	b.n	8000518 <__aeabi_fadd+0x3c>
 80006f4:	2d00      	cmp	r5, #0
 80006f6:	d15d      	bne.n	80007b4 <__aeabi_fadd+0x2d8>
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d117      	bne.n	800072c <__aeabi_fadd+0x250>
 80006fc:	2380      	movs	r3, #128	; 0x80
 80006fe:	2200      	movs	r2, #0
 8000700:	03db      	lsls	r3, r3, #15
 8000702:	26ff      	movs	r6, #255	; 0xff
 8000704:	e70f      	b.n	8000526 <__aeabi_fadd+0x4a>
 8000706:	000a      	movs	r2, r1
 8000708:	26ff      	movs	r6, #255	; 0xff
 800070a:	2300      	movs	r3, #0
 800070c:	e70b      	b.n	8000526 <__aeabi_fadd+0x4a>
 800070e:	2c00      	cmp	r4, #0
 8000710:	d121      	bne.n	8000756 <__aeabi_fadd+0x27a>
 8000712:	2d00      	cmp	r5, #0
 8000714:	d166      	bne.n	80007e4 <__aeabi_fadd+0x308>
 8000716:	28ff      	cmp	r0, #255	; 0xff
 8000718:	d1e9      	bne.n	80006ee <__aeabi_fadd+0x212>
 800071a:	001d      	movs	r5, r3
 800071c:	e787      	b.n	800062e <__aeabi_fadd+0x152>
 800071e:	2301      	movs	r3, #1
 8000720:	e752      	b.n	80005c8 <__aeabi_fadd+0xec>
 8000722:	1c7a      	adds	r2, r7, #1
 8000724:	d0a7      	beq.n	8000676 <__aeabi_fadd+0x19a>
 8000726:	43fa      	mvns	r2, r7
 8000728:	28ff      	cmp	r0, #255	; 0xff
 800072a:	d199      	bne.n	8000660 <__aeabi_fadd+0x184>
 800072c:	000a      	movs	r2, r1
 800072e:	001d      	movs	r5, r3
 8000730:	24ff      	movs	r4, #255	; 0xff
 8000732:	e6f1      	b.n	8000518 <__aeabi_fadd+0x3c>
 8000734:	2e00      	cmp	r6, #0
 8000736:	d121      	bne.n	800077c <__aeabi_fadd+0x2a0>
 8000738:	2d00      	cmp	r5, #0
 800073a:	d04f      	beq.n	80007dc <__aeabi_fadd+0x300>
 800073c:	2b00      	cmp	r3, #0
 800073e:	d04c      	beq.n	80007da <__aeabi_fadd+0x2fe>
 8000740:	18ed      	adds	r5, r5, r3
 8000742:	016b      	lsls	r3, r5, #5
 8000744:	d59e      	bpl.n	8000684 <__aeabi_fadd+0x1a8>
 8000746:	4b31      	ldr	r3, [pc, #196]	; (800080c <__aeabi_fadd+0x330>)
 8000748:	3607      	adds	r6, #7
 800074a:	402e      	ands	r6, r5
 800074c:	2401      	movs	r4, #1
 800074e:	401d      	ands	r5, r3
 8000750:	e754      	b.n	80005fc <__aeabi_fadd+0x120>
 8000752:	2301      	movs	r3, #1
 8000754:	e718      	b.n	8000588 <__aeabi_fadd+0xac>
 8000756:	28ff      	cmp	r0, #255	; 0xff
 8000758:	d0df      	beq.n	800071a <__aeabi_fadd+0x23e>
 800075a:	2480      	movs	r4, #128	; 0x80
 800075c:	04e4      	lsls	r4, r4, #19
 800075e:	427f      	negs	r7, r7
 8000760:	4325      	orrs	r5, r4
 8000762:	2f1b      	cmp	r7, #27
 8000764:	dc4d      	bgt.n	8000802 <__aeabi_fadd+0x326>
 8000766:	2620      	movs	r6, #32
 8000768:	1bf6      	subs	r6, r6, r7
 800076a:	002c      	movs	r4, r5
 800076c:	40b5      	lsls	r5, r6
 800076e:	40fc      	lsrs	r4, r7
 8000770:	1e6a      	subs	r2, r5, #1
 8000772:	4195      	sbcs	r5, r2
 8000774:	4325      	orrs	r5, r4
 8000776:	18ed      	adds	r5, r5, r3
 8000778:	0004      	movs	r4, r0
 800077a:	e706      	b.n	800058a <__aeabi_fadd+0xae>
 800077c:	2d00      	cmp	r5, #0
 800077e:	d0cc      	beq.n	800071a <__aeabi_fadd+0x23e>
 8000780:	2b00      	cmp	r3, #0
 8000782:	d100      	bne.n	8000786 <__aeabi_fadd+0x2aa>
 8000784:	e753      	b.n	800062e <__aeabi_fadd+0x152>
 8000786:	2180      	movs	r1, #128	; 0x80
 8000788:	4660      	mov	r0, ip
 800078a:	03c9      	lsls	r1, r1, #15
 800078c:	4208      	tst	r0, r1
 800078e:	d003      	beq.n	8000798 <__aeabi_fadd+0x2bc>
 8000790:	4640      	mov	r0, r8
 8000792:	4208      	tst	r0, r1
 8000794:	d100      	bne.n	8000798 <__aeabi_fadd+0x2bc>
 8000796:	001d      	movs	r5, r3
 8000798:	2101      	movs	r1, #1
 800079a:	4011      	ands	r1, r2
 800079c:	e747      	b.n	800062e <__aeabi_fadd+0x152>
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d100      	bne.n	80007a4 <__aeabi_fadd+0x2c8>
 80007a2:	e6b9      	b.n	8000518 <__aeabi_fadd+0x3c>
 80007a4:	1aea      	subs	r2, r5, r3
 80007a6:	0150      	lsls	r0, r2, #5
 80007a8:	d525      	bpl.n	80007f6 <__aeabi_fadd+0x31a>
 80007aa:	2607      	movs	r6, #7
 80007ac:	1b5d      	subs	r5, r3, r5
 80007ae:	402e      	ands	r6, r5
 80007b0:	4689      	mov	r9, r1
 80007b2:	e723      	b.n	80005fc <__aeabi_fadd+0x120>
 80007b4:	24ff      	movs	r4, #255	; 0xff
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d100      	bne.n	80007bc <__aeabi_fadd+0x2e0>
 80007ba:	e6ad      	b.n	8000518 <__aeabi_fadd+0x3c>
 80007bc:	2280      	movs	r2, #128	; 0x80
 80007be:	4660      	mov	r0, ip
 80007c0:	03d2      	lsls	r2, r2, #15
 80007c2:	4210      	tst	r0, r2
 80007c4:	d004      	beq.n	80007d0 <__aeabi_fadd+0x2f4>
 80007c6:	4640      	mov	r0, r8
 80007c8:	4210      	tst	r0, r2
 80007ca:	d101      	bne.n	80007d0 <__aeabi_fadd+0x2f4>
 80007cc:	001d      	movs	r5, r3
 80007ce:	4689      	mov	r9, r1
 80007d0:	2201      	movs	r2, #1
 80007d2:	464b      	mov	r3, r9
 80007d4:	24ff      	movs	r4, #255	; 0xff
 80007d6:	401a      	ands	r2, r3
 80007d8:	e69e      	b.n	8000518 <__aeabi_fadd+0x3c>
 80007da:	002b      	movs	r3, r5
 80007dc:	08dd      	lsrs	r5, r3, #3
 80007de:	000a      	movs	r2, r1
 80007e0:	2400      	movs	r4, #0
 80007e2:	e69d      	b.n	8000520 <__aeabi_fadd+0x44>
 80007e4:	1c7a      	adds	r2, r7, #1
 80007e6:	d0c6      	beq.n	8000776 <__aeabi_fadd+0x29a>
 80007e8:	43ff      	mvns	r7, r7
 80007ea:	28ff      	cmp	r0, #255	; 0xff
 80007ec:	d1b9      	bne.n	8000762 <__aeabi_fadd+0x286>
 80007ee:	001d      	movs	r5, r3
 80007f0:	e71d      	b.n	800062e <__aeabi_fadd+0x152>
 80007f2:	2501      	movs	r5, #1
 80007f4:	e73f      	b.n	8000676 <__aeabi_fadd+0x19a>
 80007f6:	1e15      	subs	r5, r2, #0
 80007f8:	d000      	beq.n	80007fc <__aeabi_fadd+0x320>
 80007fa:	e744      	b.n	8000686 <__aeabi_fadd+0x1aa>
 80007fc:	2200      	movs	r2, #0
 80007fe:	2300      	movs	r3, #0
 8000800:	e691      	b.n	8000526 <__aeabi_fadd+0x4a>
 8000802:	2501      	movs	r5, #1
 8000804:	e7b7      	b.n	8000776 <__aeabi_fadd+0x29a>
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	7dffffff 	.word	0x7dffffff
 800080c:	fbffffff 	.word	0xfbffffff

08000810 <__eqsf2>:
 8000810:	b570      	push	{r4, r5, r6, lr}
 8000812:	0042      	lsls	r2, r0, #1
 8000814:	024e      	lsls	r6, r1, #9
 8000816:	004c      	lsls	r4, r1, #1
 8000818:	0245      	lsls	r5, r0, #9
 800081a:	0a6d      	lsrs	r5, r5, #9
 800081c:	0e12      	lsrs	r2, r2, #24
 800081e:	0fc3      	lsrs	r3, r0, #31
 8000820:	0a76      	lsrs	r6, r6, #9
 8000822:	0e24      	lsrs	r4, r4, #24
 8000824:	0fc9      	lsrs	r1, r1, #31
 8000826:	2aff      	cmp	r2, #255	; 0xff
 8000828:	d00f      	beq.n	800084a <__eqsf2+0x3a>
 800082a:	2cff      	cmp	r4, #255	; 0xff
 800082c:	d011      	beq.n	8000852 <__eqsf2+0x42>
 800082e:	2001      	movs	r0, #1
 8000830:	42a2      	cmp	r2, r4
 8000832:	d000      	beq.n	8000836 <__eqsf2+0x26>
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	42b5      	cmp	r5, r6
 8000838:	d1fc      	bne.n	8000834 <__eqsf2+0x24>
 800083a:	428b      	cmp	r3, r1
 800083c:	d00d      	beq.n	800085a <__eqsf2+0x4a>
 800083e:	2a00      	cmp	r2, #0
 8000840:	d1f8      	bne.n	8000834 <__eqsf2+0x24>
 8000842:	0028      	movs	r0, r5
 8000844:	1e45      	subs	r5, r0, #1
 8000846:	41a8      	sbcs	r0, r5
 8000848:	e7f4      	b.n	8000834 <__eqsf2+0x24>
 800084a:	2001      	movs	r0, #1
 800084c:	2d00      	cmp	r5, #0
 800084e:	d1f1      	bne.n	8000834 <__eqsf2+0x24>
 8000850:	e7eb      	b.n	800082a <__eqsf2+0x1a>
 8000852:	2001      	movs	r0, #1
 8000854:	2e00      	cmp	r6, #0
 8000856:	d1ed      	bne.n	8000834 <__eqsf2+0x24>
 8000858:	e7e9      	b.n	800082e <__eqsf2+0x1e>
 800085a:	2000      	movs	r0, #0
 800085c:	e7ea      	b.n	8000834 <__eqsf2+0x24>
 800085e:	46c0      	nop			; (mov r8, r8)

08000860 <__gesf2>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	004a      	lsls	r2, r1, #1
 8000864:	024e      	lsls	r6, r1, #9
 8000866:	0245      	lsls	r5, r0, #9
 8000868:	0044      	lsls	r4, r0, #1
 800086a:	0a6d      	lsrs	r5, r5, #9
 800086c:	0e24      	lsrs	r4, r4, #24
 800086e:	0fc3      	lsrs	r3, r0, #31
 8000870:	0a76      	lsrs	r6, r6, #9
 8000872:	0e12      	lsrs	r2, r2, #24
 8000874:	0fc9      	lsrs	r1, r1, #31
 8000876:	2cff      	cmp	r4, #255	; 0xff
 8000878:	d015      	beq.n	80008a6 <__gesf2+0x46>
 800087a:	2aff      	cmp	r2, #255	; 0xff
 800087c:	d00e      	beq.n	800089c <__gesf2+0x3c>
 800087e:	2c00      	cmp	r4, #0
 8000880:	d115      	bne.n	80008ae <__gesf2+0x4e>
 8000882:	2a00      	cmp	r2, #0
 8000884:	d101      	bne.n	800088a <__gesf2+0x2a>
 8000886:	2e00      	cmp	r6, #0
 8000888:	d01c      	beq.n	80008c4 <__gesf2+0x64>
 800088a:	2d00      	cmp	r5, #0
 800088c:	d014      	beq.n	80008b8 <__gesf2+0x58>
 800088e:	428b      	cmp	r3, r1
 8000890:	d027      	beq.n	80008e2 <__gesf2+0x82>
 8000892:	2002      	movs	r0, #2
 8000894:	3b01      	subs	r3, #1
 8000896:	4018      	ands	r0, r3
 8000898:	3801      	subs	r0, #1
 800089a:	bd70      	pop	{r4, r5, r6, pc}
 800089c:	2e00      	cmp	r6, #0
 800089e:	d0ee      	beq.n	800087e <__gesf2+0x1e>
 80008a0:	2002      	movs	r0, #2
 80008a2:	4240      	negs	r0, r0
 80008a4:	e7f9      	b.n	800089a <__gesf2+0x3a>
 80008a6:	2d00      	cmp	r5, #0
 80008a8:	d1fa      	bne.n	80008a0 <__gesf2+0x40>
 80008aa:	2aff      	cmp	r2, #255	; 0xff
 80008ac:	d00e      	beq.n	80008cc <__gesf2+0x6c>
 80008ae:	2a00      	cmp	r2, #0
 80008b0:	d10e      	bne.n	80008d0 <__gesf2+0x70>
 80008b2:	2e00      	cmp	r6, #0
 80008b4:	d0ed      	beq.n	8000892 <__gesf2+0x32>
 80008b6:	e00b      	b.n	80008d0 <__gesf2+0x70>
 80008b8:	2301      	movs	r3, #1
 80008ba:	3901      	subs	r1, #1
 80008bc:	4399      	bics	r1, r3
 80008be:	0008      	movs	r0, r1
 80008c0:	3001      	adds	r0, #1
 80008c2:	e7ea      	b.n	800089a <__gesf2+0x3a>
 80008c4:	2000      	movs	r0, #0
 80008c6:	2d00      	cmp	r5, #0
 80008c8:	d0e7      	beq.n	800089a <__gesf2+0x3a>
 80008ca:	e7e2      	b.n	8000892 <__gesf2+0x32>
 80008cc:	2e00      	cmp	r6, #0
 80008ce:	d1e7      	bne.n	80008a0 <__gesf2+0x40>
 80008d0:	428b      	cmp	r3, r1
 80008d2:	d1de      	bne.n	8000892 <__gesf2+0x32>
 80008d4:	4294      	cmp	r4, r2
 80008d6:	dd05      	ble.n	80008e4 <__gesf2+0x84>
 80008d8:	2102      	movs	r1, #2
 80008da:	1e58      	subs	r0, r3, #1
 80008dc:	4008      	ands	r0, r1
 80008de:	3801      	subs	r0, #1
 80008e0:	e7db      	b.n	800089a <__gesf2+0x3a>
 80008e2:	2400      	movs	r4, #0
 80008e4:	42a2      	cmp	r2, r4
 80008e6:	dc04      	bgt.n	80008f2 <__gesf2+0x92>
 80008e8:	42b5      	cmp	r5, r6
 80008ea:	d8d2      	bhi.n	8000892 <__gesf2+0x32>
 80008ec:	2000      	movs	r0, #0
 80008ee:	42b5      	cmp	r5, r6
 80008f0:	d2d3      	bcs.n	800089a <__gesf2+0x3a>
 80008f2:	1e58      	subs	r0, r3, #1
 80008f4:	2301      	movs	r3, #1
 80008f6:	4398      	bics	r0, r3
 80008f8:	3001      	adds	r0, #1
 80008fa:	e7ce      	b.n	800089a <__gesf2+0x3a>

080008fc <__lesf2>:
 80008fc:	b530      	push	{r4, r5, lr}
 80008fe:	0042      	lsls	r2, r0, #1
 8000900:	0244      	lsls	r4, r0, #9
 8000902:	024d      	lsls	r5, r1, #9
 8000904:	0fc3      	lsrs	r3, r0, #31
 8000906:	0048      	lsls	r0, r1, #1
 8000908:	0a64      	lsrs	r4, r4, #9
 800090a:	0e12      	lsrs	r2, r2, #24
 800090c:	0a6d      	lsrs	r5, r5, #9
 800090e:	0e00      	lsrs	r0, r0, #24
 8000910:	0fc9      	lsrs	r1, r1, #31
 8000912:	2aff      	cmp	r2, #255	; 0xff
 8000914:	d012      	beq.n	800093c <__lesf2+0x40>
 8000916:	28ff      	cmp	r0, #255	; 0xff
 8000918:	d00c      	beq.n	8000934 <__lesf2+0x38>
 800091a:	2a00      	cmp	r2, #0
 800091c:	d112      	bne.n	8000944 <__lesf2+0x48>
 800091e:	2800      	cmp	r0, #0
 8000920:	d119      	bne.n	8000956 <__lesf2+0x5a>
 8000922:	2d00      	cmp	r5, #0
 8000924:	d117      	bne.n	8000956 <__lesf2+0x5a>
 8000926:	2c00      	cmp	r4, #0
 8000928:	d02b      	beq.n	8000982 <__lesf2+0x86>
 800092a:	2002      	movs	r0, #2
 800092c:	3b01      	subs	r3, #1
 800092e:	4018      	ands	r0, r3
 8000930:	3801      	subs	r0, #1
 8000932:	e026      	b.n	8000982 <__lesf2+0x86>
 8000934:	2d00      	cmp	r5, #0
 8000936:	d0f0      	beq.n	800091a <__lesf2+0x1e>
 8000938:	2002      	movs	r0, #2
 800093a:	e022      	b.n	8000982 <__lesf2+0x86>
 800093c:	2c00      	cmp	r4, #0
 800093e:	d1fb      	bne.n	8000938 <__lesf2+0x3c>
 8000940:	28ff      	cmp	r0, #255	; 0xff
 8000942:	d01f      	beq.n	8000984 <__lesf2+0x88>
 8000944:	2800      	cmp	r0, #0
 8000946:	d11f      	bne.n	8000988 <__lesf2+0x8c>
 8000948:	2d00      	cmp	r5, #0
 800094a:	d11d      	bne.n	8000988 <__lesf2+0x8c>
 800094c:	2002      	movs	r0, #2
 800094e:	3b01      	subs	r3, #1
 8000950:	4018      	ands	r0, r3
 8000952:	3801      	subs	r0, #1
 8000954:	e015      	b.n	8000982 <__lesf2+0x86>
 8000956:	2c00      	cmp	r4, #0
 8000958:	d00e      	beq.n	8000978 <__lesf2+0x7c>
 800095a:	428b      	cmp	r3, r1
 800095c:	d1e5      	bne.n	800092a <__lesf2+0x2e>
 800095e:	2200      	movs	r2, #0
 8000960:	4290      	cmp	r0, r2
 8000962:	dc04      	bgt.n	800096e <__lesf2+0x72>
 8000964:	42ac      	cmp	r4, r5
 8000966:	d8e0      	bhi.n	800092a <__lesf2+0x2e>
 8000968:	2000      	movs	r0, #0
 800096a:	42ac      	cmp	r4, r5
 800096c:	d209      	bcs.n	8000982 <__lesf2+0x86>
 800096e:	1e58      	subs	r0, r3, #1
 8000970:	2301      	movs	r3, #1
 8000972:	4398      	bics	r0, r3
 8000974:	3001      	adds	r0, #1
 8000976:	e004      	b.n	8000982 <__lesf2+0x86>
 8000978:	2301      	movs	r3, #1
 800097a:	3901      	subs	r1, #1
 800097c:	4399      	bics	r1, r3
 800097e:	0008      	movs	r0, r1
 8000980:	3001      	adds	r0, #1
 8000982:	bd30      	pop	{r4, r5, pc}
 8000984:	2d00      	cmp	r5, #0
 8000986:	d1d7      	bne.n	8000938 <__lesf2+0x3c>
 8000988:	428b      	cmp	r3, r1
 800098a:	d1ce      	bne.n	800092a <__lesf2+0x2e>
 800098c:	4282      	cmp	r2, r0
 800098e:	dde7      	ble.n	8000960 <__lesf2+0x64>
 8000990:	2102      	movs	r1, #2
 8000992:	1e58      	subs	r0, r3, #1
 8000994:	4008      	ands	r0, r1
 8000996:	3801      	subs	r0, #1
 8000998:	e7f3      	b.n	8000982 <__lesf2+0x86>
 800099a:	46c0      	nop			; (mov r8, r8)

0800099c <__aeabi_fmul>:
 800099c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800099e:	464e      	mov	r6, r9
 80009a0:	4657      	mov	r7, sl
 80009a2:	4645      	mov	r5, r8
 80009a4:	46de      	mov	lr, fp
 80009a6:	b5e0      	push	{r5, r6, r7, lr}
 80009a8:	0243      	lsls	r3, r0, #9
 80009aa:	0a5b      	lsrs	r3, r3, #9
 80009ac:	0045      	lsls	r5, r0, #1
 80009ae:	b083      	sub	sp, #12
 80009b0:	1c0f      	adds	r7, r1, #0
 80009b2:	4699      	mov	r9, r3
 80009b4:	0e2d      	lsrs	r5, r5, #24
 80009b6:	0fc6      	lsrs	r6, r0, #31
 80009b8:	2d00      	cmp	r5, #0
 80009ba:	d057      	beq.n	8000a6c <__aeabi_fmul+0xd0>
 80009bc:	2dff      	cmp	r5, #255	; 0xff
 80009be:	d024      	beq.n	8000a0a <__aeabi_fmul+0x6e>
 80009c0:	2080      	movs	r0, #128	; 0x80
 80009c2:	00db      	lsls	r3, r3, #3
 80009c4:	04c0      	lsls	r0, r0, #19
 80009c6:	4318      	orrs	r0, r3
 80009c8:	2300      	movs	r3, #0
 80009ca:	4681      	mov	r9, r0
 80009cc:	469a      	mov	sl, r3
 80009ce:	469b      	mov	fp, r3
 80009d0:	3d7f      	subs	r5, #127	; 0x7f
 80009d2:	027c      	lsls	r4, r7, #9
 80009d4:	007a      	lsls	r2, r7, #1
 80009d6:	0ffb      	lsrs	r3, r7, #31
 80009d8:	0a64      	lsrs	r4, r4, #9
 80009da:	0e12      	lsrs	r2, r2, #24
 80009dc:	4698      	mov	r8, r3
 80009de:	d023      	beq.n	8000a28 <__aeabi_fmul+0x8c>
 80009e0:	2aff      	cmp	r2, #255	; 0xff
 80009e2:	d04b      	beq.n	8000a7c <__aeabi_fmul+0xe0>
 80009e4:	00e3      	lsls	r3, r4, #3
 80009e6:	2480      	movs	r4, #128	; 0x80
 80009e8:	2000      	movs	r0, #0
 80009ea:	04e4      	lsls	r4, r4, #19
 80009ec:	3a7f      	subs	r2, #127	; 0x7f
 80009ee:	431c      	orrs	r4, r3
 80009f0:	18ad      	adds	r5, r5, r2
 80009f2:	1c6b      	adds	r3, r5, #1
 80009f4:	4647      	mov	r7, r8
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	4653      	mov	r3, sl
 80009fa:	4077      	eors	r7, r6
 80009fc:	003a      	movs	r2, r7
 80009fe:	2b0f      	cmp	r3, #15
 8000a00:	d848      	bhi.n	8000a94 <__aeabi_fmul+0xf8>
 8000a02:	497d      	ldr	r1, [pc, #500]	; (8000bf8 <__aeabi_fmul+0x25c>)
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	58cb      	ldr	r3, [r1, r3]
 8000a08:	469f      	mov	pc, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d000      	beq.n	8000a10 <__aeabi_fmul+0x74>
 8000a0e:	e085      	b.n	8000b1c <__aeabi_fmul+0x180>
 8000a10:	3308      	adds	r3, #8
 8000a12:	469a      	mov	sl, r3
 8000a14:	3b06      	subs	r3, #6
 8000a16:	469b      	mov	fp, r3
 8000a18:	027c      	lsls	r4, r7, #9
 8000a1a:	007a      	lsls	r2, r7, #1
 8000a1c:	0ffb      	lsrs	r3, r7, #31
 8000a1e:	25ff      	movs	r5, #255	; 0xff
 8000a20:	0a64      	lsrs	r4, r4, #9
 8000a22:	0e12      	lsrs	r2, r2, #24
 8000a24:	4698      	mov	r8, r3
 8000a26:	d1db      	bne.n	80009e0 <__aeabi_fmul+0x44>
 8000a28:	2c00      	cmp	r4, #0
 8000a2a:	d000      	beq.n	8000a2e <__aeabi_fmul+0x92>
 8000a2c:	e090      	b.n	8000b50 <__aeabi_fmul+0x1b4>
 8000a2e:	4652      	mov	r2, sl
 8000a30:	2301      	movs	r3, #1
 8000a32:	431a      	orrs	r2, r3
 8000a34:	4692      	mov	sl, r2
 8000a36:	2001      	movs	r0, #1
 8000a38:	e7db      	b.n	80009f2 <__aeabi_fmul+0x56>
 8000a3a:	464c      	mov	r4, r9
 8000a3c:	4658      	mov	r0, fp
 8000a3e:	0017      	movs	r7, r2
 8000a40:	2802      	cmp	r0, #2
 8000a42:	d024      	beq.n	8000a8e <__aeabi_fmul+0xf2>
 8000a44:	2803      	cmp	r0, #3
 8000a46:	d100      	bne.n	8000a4a <__aeabi_fmul+0xae>
 8000a48:	e0cf      	b.n	8000bea <__aeabi_fmul+0x24e>
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	2801      	cmp	r0, #1
 8000a50:	d14d      	bne.n	8000aee <__aeabi_fmul+0x152>
 8000a52:	0258      	lsls	r0, r3, #9
 8000a54:	05d2      	lsls	r2, r2, #23
 8000a56:	0a40      	lsrs	r0, r0, #9
 8000a58:	07ff      	lsls	r7, r7, #31
 8000a5a:	4310      	orrs	r0, r2
 8000a5c:	4338      	orrs	r0, r7
 8000a5e:	b003      	add	sp, #12
 8000a60:	bc3c      	pop	{r2, r3, r4, r5}
 8000a62:	4690      	mov	r8, r2
 8000a64:	4699      	mov	r9, r3
 8000a66:	46a2      	mov	sl, r4
 8000a68:	46ab      	mov	fp, r5
 8000a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d15b      	bne.n	8000b28 <__aeabi_fmul+0x18c>
 8000a70:	2304      	movs	r3, #4
 8000a72:	469a      	mov	sl, r3
 8000a74:	3b03      	subs	r3, #3
 8000a76:	2500      	movs	r5, #0
 8000a78:	469b      	mov	fp, r3
 8000a7a:	e7aa      	b.n	80009d2 <__aeabi_fmul+0x36>
 8000a7c:	35ff      	adds	r5, #255	; 0xff
 8000a7e:	2c00      	cmp	r4, #0
 8000a80:	d160      	bne.n	8000b44 <__aeabi_fmul+0x1a8>
 8000a82:	4652      	mov	r2, sl
 8000a84:	2302      	movs	r3, #2
 8000a86:	431a      	orrs	r2, r3
 8000a88:	4692      	mov	sl, r2
 8000a8a:	2002      	movs	r0, #2
 8000a8c:	e7b1      	b.n	80009f2 <__aeabi_fmul+0x56>
 8000a8e:	22ff      	movs	r2, #255	; 0xff
 8000a90:	2300      	movs	r3, #0
 8000a92:	e7de      	b.n	8000a52 <__aeabi_fmul+0xb6>
 8000a94:	464b      	mov	r3, r9
 8000a96:	0c1b      	lsrs	r3, r3, #16
 8000a98:	469c      	mov	ip, r3
 8000a9a:	464b      	mov	r3, r9
 8000a9c:	0426      	lsls	r6, r4, #16
 8000a9e:	0c36      	lsrs	r6, r6, #16
 8000aa0:	0418      	lsls	r0, r3, #16
 8000aa2:	4661      	mov	r1, ip
 8000aa4:	0033      	movs	r3, r6
 8000aa6:	0c22      	lsrs	r2, r4, #16
 8000aa8:	4664      	mov	r4, ip
 8000aaa:	0c00      	lsrs	r0, r0, #16
 8000aac:	4343      	muls	r3, r0
 8000aae:	434e      	muls	r6, r1
 8000ab0:	4350      	muls	r0, r2
 8000ab2:	4354      	muls	r4, r2
 8000ab4:	1980      	adds	r0, r0, r6
 8000ab6:	0c1a      	lsrs	r2, r3, #16
 8000ab8:	1812      	adds	r2, r2, r0
 8000aba:	4296      	cmp	r6, r2
 8000abc:	d903      	bls.n	8000ac6 <__aeabi_fmul+0x12a>
 8000abe:	2180      	movs	r1, #128	; 0x80
 8000ac0:	0249      	lsls	r1, r1, #9
 8000ac2:	468c      	mov	ip, r1
 8000ac4:	4464      	add	r4, ip
 8000ac6:	041b      	lsls	r3, r3, #16
 8000ac8:	0c1b      	lsrs	r3, r3, #16
 8000aca:	0410      	lsls	r0, r2, #16
 8000acc:	18c0      	adds	r0, r0, r3
 8000ace:	0183      	lsls	r3, r0, #6
 8000ad0:	1e5e      	subs	r6, r3, #1
 8000ad2:	41b3      	sbcs	r3, r6
 8000ad4:	0e80      	lsrs	r0, r0, #26
 8000ad6:	4318      	orrs	r0, r3
 8000ad8:	0c13      	lsrs	r3, r2, #16
 8000ada:	191b      	adds	r3, r3, r4
 8000adc:	019b      	lsls	r3, r3, #6
 8000ade:	4303      	orrs	r3, r0
 8000ae0:	001c      	movs	r4, r3
 8000ae2:	0123      	lsls	r3, r4, #4
 8000ae4:	d579      	bpl.n	8000bda <__aeabi_fmul+0x23e>
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	0862      	lsrs	r2, r4, #1
 8000aea:	401c      	ands	r4, r3
 8000aec:	4314      	orrs	r4, r2
 8000aee:	9a01      	ldr	r2, [sp, #4]
 8000af0:	327f      	adds	r2, #127	; 0x7f
 8000af2:	2a00      	cmp	r2, #0
 8000af4:	dd4d      	ble.n	8000b92 <__aeabi_fmul+0x1f6>
 8000af6:	0763      	lsls	r3, r4, #29
 8000af8:	d004      	beq.n	8000b04 <__aeabi_fmul+0x168>
 8000afa:	230f      	movs	r3, #15
 8000afc:	4023      	ands	r3, r4
 8000afe:	2b04      	cmp	r3, #4
 8000b00:	d000      	beq.n	8000b04 <__aeabi_fmul+0x168>
 8000b02:	3404      	adds	r4, #4
 8000b04:	0123      	lsls	r3, r4, #4
 8000b06:	d503      	bpl.n	8000b10 <__aeabi_fmul+0x174>
 8000b08:	4b3c      	ldr	r3, [pc, #240]	; (8000bfc <__aeabi_fmul+0x260>)
 8000b0a:	9a01      	ldr	r2, [sp, #4]
 8000b0c:	401c      	ands	r4, r3
 8000b0e:	3280      	adds	r2, #128	; 0x80
 8000b10:	2afe      	cmp	r2, #254	; 0xfe
 8000b12:	dcbc      	bgt.n	8000a8e <__aeabi_fmul+0xf2>
 8000b14:	01a3      	lsls	r3, r4, #6
 8000b16:	0a5b      	lsrs	r3, r3, #9
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	e79a      	b.n	8000a52 <__aeabi_fmul+0xb6>
 8000b1c:	230c      	movs	r3, #12
 8000b1e:	469a      	mov	sl, r3
 8000b20:	3b09      	subs	r3, #9
 8000b22:	25ff      	movs	r5, #255	; 0xff
 8000b24:	469b      	mov	fp, r3
 8000b26:	e754      	b.n	80009d2 <__aeabi_fmul+0x36>
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f000 fad7 	bl	80010dc <__clzsi2>
 8000b2e:	464a      	mov	r2, r9
 8000b30:	1f43      	subs	r3, r0, #5
 8000b32:	2576      	movs	r5, #118	; 0x76
 8000b34:	409a      	lsls	r2, r3
 8000b36:	2300      	movs	r3, #0
 8000b38:	426d      	negs	r5, r5
 8000b3a:	4691      	mov	r9, r2
 8000b3c:	1a2d      	subs	r5, r5, r0
 8000b3e:	469a      	mov	sl, r3
 8000b40:	469b      	mov	fp, r3
 8000b42:	e746      	b.n	80009d2 <__aeabi_fmul+0x36>
 8000b44:	4652      	mov	r2, sl
 8000b46:	2303      	movs	r3, #3
 8000b48:	431a      	orrs	r2, r3
 8000b4a:	4692      	mov	sl, r2
 8000b4c:	2003      	movs	r0, #3
 8000b4e:	e750      	b.n	80009f2 <__aeabi_fmul+0x56>
 8000b50:	0020      	movs	r0, r4
 8000b52:	f000 fac3 	bl	80010dc <__clzsi2>
 8000b56:	1f43      	subs	r3, r0, #5
 8000b58:	1a2d      	subs	r5, r5, r0
 8000b5a:	409c      	lsls	r4, r3
 8000b5c:	3d76      	subs	r5, #118	; 0x76
 8000b5e:	2000      	movs	r0, #0
 8000b60:	e747      	b.n	80009f2 <__aeabi_fmul+0x56>
 8000b62:	2380      	movs	r3, #128	; 0x80
 8000b64:	2700      	movs	r7, #0
 8000b66:	03db      	lsls	r3, r3, #15
 8000b68:	22ff      	movs	r2, #255	; 0xff
 8000b6a:	e772      	b.n	8000a52 <__aeabi_fmul+0xb6>
 8000b6c:	4642      	mov	r2, r8
 8000b6e:	e766      	b.n	8000a3e <__aeabi_fmul+0xa2>
 8000b70:	464c      	mov	r4, r9
 8000b72:	0032      	movs	r2, r6
 8000b74:	4658      	mov	r0, fp
 8000b76:	e762      	b.n	8000a3e <__aeabi_fmul+0xa2>
 8000b78:	2380      	movs	r3, #128	; 0x80
 8000b7a:	464a      	mov	r2, r9
 8000b7c:	03db      	lsls	r3, r3, #15
 8000b7e:	421a      	tst	r2, r3
 8000b80:	d022      	beq.n	8000bc8 <__aeabi_fmul+0x22c>
 8000b82:	421c      	tst	r4, r3
 8000b84:	d120      	bne.n	8000bc8 <__aeabi_fmul+0x22c>
 8000b86:	4323      	orrs	r3, r4
 8000b88:	025b      	lsls	r3, r3, #9
 8000b8a:	0a5b      	lsrs	r3, r3, #9
 8000b8c:	4647      	mov	r7, r8
 8000b8e:	22ff      	movs	r2, #255	; 0xff
 8000b90:	e75f      	b.n	8000a52 <__aeabi_fmul+0xb6>
 8000b92:	2301      	movs	r3, #1
 8000b94:	1a9a      	subs	r2, r3, r2
 8000b96:	2a1b      	cmp	r2, #27
 8000b98:	dc21      	bgt.n	8000bde <__aeabi_fmul+0x242>
 8000b9a:	0023      	movs	r3, r4
 8000b9c:	9901      	ldr	r1, [sp, #4]
 8000b9e:	40d3      	lsrs	r3, r2
 8000ba0:	319e      	adds	r1, #158	; 0x9e
 8000ba2:	408c      	lsls	r4, r1
 8000ba4:	001a      	movs	r2, r3
 8000ba6:	0023      	movs	r3, r4
 8000ba8:	1e5c      	subs	r4, r3, #1
 8000baa:	41a3      	sbcs	r3, r4
 8000bac:	4313      	orrs	r3, r2
 8000bae:	075a      	lsls	r2, r3, #29
 8000bb0:	d004      	beq.n	8000bbc <__aeabi_fmul+0x220>
 8000bb2:	220f      	movs	r2, #15
 8000bb4:	401a      	ands	r2, r3
 8000bb6:	2a04      	cmp	r2, #4
 8000bb8:	d000      	beq.n	8000bbc <__aeabi_fmul+0x220>
 8000bba:	3304      	adds	r3, #4
 8000bbc:	015a      	lsls	r2, r3, #5
 8000bbe:	d411      	bmi.n	8000be4 <__aeabi_fmul+0x248>
 8000bc0:	019b      	lsls	r3, r3, #6
 8000bc2:	0a5b      	lsrs	r3, r3, #9
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	e744      	b.n	8000a52 <__aeabi_fmul+0xb6>
 8000bc8:	2380      	movs	r3, #128	; 0x80
 8000bca:	464a      	mov	r2, r9
 8000bcc:	03db      	lsls	r3, r3, #15
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	025b      	lsls	r3, r3, #9
 8000bd2:	0a5b      	lsrs	r3, r3, #9
 8000bd4:	0037      	movs	r7, r6
 8000bd6:	22ff      	movs	r2, #255	; 0xff
 8000bd8:	e73b      	b.n	8000a52 <__aeabi_fmul+0xb6>
 8000bda:	9501      	str	r5, [sp, #4]
 8000bdc:	e787      	b.n	8000aee <__aeabi_fmul+0x152>
 8000bde:	2200      	movs	r2, #0
 8000be0:	2300      	movs	r3, #0
 8000be2:	e736      	b.n	8000a52 <__aeabi_fmul+0xb6>
 8000be4:	2201      	movs	r2, #1
 8000be6:	2300      	movs	r3, #0
 8000be8:	e733      	b.n	8000a52 <__aeabi_fmul+0xb6>
 8000bea:	2380      	movs	r3, #128	; 0x80
 8000bec:	03db      	lsls	r3, r3, #15
 8000bee:	4323      	orrs	r3, r4
 8000bf0:	025b      	lsls	r3, r3, #9
 8000bf2:	0a5b      	lsrs	r3, r3, #9
 8000bf4:	22ff      	movs	r2, #255	; 0xff
 8000bf6:	e72c      	b.n	8000a52 <__aeabi_fmul+0xb6>
 8000bf8:	08006618 	.word	0x08006618
 8000bfc:	f7ffffff 	.word	0xf7ffffff

08000c00 <__aeabi_fsub>:
 8000c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c02:	4647      	mov	r7, r8
 8000c04:	46ce      	mov	lr, r9
 8000c06:	0044      	lsls	r4, r0, #1
 8000c08:	0fc2      	lsrs	r2, r0, #31
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	0247      	lsls	r7, r0, #9
 8000c0e:	0248      	lsls	r0, r1, #9
 8000c10:	0a40      	lsrs	r0, r0, #9
 8000c12:	4684      	mov	ip, r0
 8000c14:	4666      	mov	r6, ip
 8000c16:	0048      	lsls	r0, r1, #1
 8000c18:	0a7f      	lsrs	r7, r7, #9
 8000c1a:	0e24      	lsrs	r4, r4, #24
 8000c1c:	00f6      	lsls	r6, r6, #3
 8000c1e:	0025      	movs	r5, r4
 8000c20:	4690      	mov	r8, r2
 8000c22:	00fb      	lsls	r3, r7, #3
 8000c24:	0e00      	lsrs	r0, r0, #24
 8000c26:	0fc9      	lsrs	r1, r1, #31
 8000c28:	46b1      	mov	r9, r6
 8000c2a:	28ff      	cmp	r0, #255	; 0xff
 8000c2c:	d100      	bne.n	8000c30 <__aeabi_fsub+0x30>
 8000c2e:	e085      	b.n	8000d3c <__aeabi_fsub+0x13c>
 8000c30:	2601      	movs	r6, #1
 8000c32:	4071      	eors	r1, r6
 8000c34:	1a26      	subs	r6, r4, r0
 8000c36:	4291      	cmp	r1, r2
 8000c38:	d057      	beq.n	8000cea <__aeabi_fsub+0xea>
 8000c3a:	2e00      	cmp	r6, #0
 8000c3c:	dd43      	ble.n	8000cc6 <__aeabi_fsub+0xc6>
 8000c3e:	2800      	cmp	r0, #0
 8000c40:	d000      	beq.n	8000c44 <__aeabi_fsub+0x44>
 8000c42:	e07f      	b.n	8000d44 <__aeabi_fsub+0x144>
 8000c44:	4649      	mov	r1, r9
 8000c46:	2900      	cmp	r1, #0
 8000c48:	d100      	bne.n	8000c4c <__aeabi_fsub+0x4c>
 8000c4a:	e0aa      	b.n	8000da2 <__aeabi_fsub+0x1a2>
 8000c4c:	3e01      	subs	r6, #1
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	d000      	beq.n	8000c54 <__aeabi_fsub+0x54>
 8000c52:	e0f7      	b.n	8000e44 <__aeabi_fsub+0x244>
 8000c54:	1a5b      	subs	r3, r3, r1
 8000c56:	015a      	lsls	r2, r3, #5
 8000c58:	d400      	bmi.n	8000c5c <__aeabi_fsub+0x5c>
 8000c5a:	e08b      	b.n	8000d74 <__aeabi_fsub+0x174>
 8000c5c:	019b      	lsls	r3, r3, #6
 8000c5e:	099c      	lsrs	r4, r3, #6
 8000c60:	0020      	movs	r0, r4
 8000c62:	f000 fa3b 	bl	80010dc <__clzsi2>
 8000c66:	3805      	subs	r0, #5
 8000c68:	4084      	lsls	r4, r0
 8000c6a:	4285      	cmp	r5, r0
 8000c6c:	dd00      	ble.n	8000c70 <__aeabi_fsub+0x70>
 8000c6e:	e0d3      	b.n	8000e18 <__aeabi_fsub+0x218>
 8000c70:	1b45      	subs	r5, r0, r5
 8000c72:	0023      	movs	r3, r4
 8000c74:	2020      	movs	r0, #32
 8000c76:	3501      	adds	r5, #1
 8000c78:	40eb      	lsrs	r3, r5
 8000c7a:	1b45      	subs	r5, r0, r5
 8000c7c:	40ac      	lsls	r4, r5
 8000c7e:	1e62      	subs	r2, r4, #1
 8000c80:	4194      	sbcs	r4, r2
 8000c82:	4323      	orrs	r3, r4
 8000c84:	2407      	movs	r4, #7
 8000c86:	2500      	movs	r5, #0
 8000c88:	401c      	ands	r4, r3
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	4641      	mov	r1, r8
 8000c8e:	400a      	ands	r2, r1
 8000c90:	2c00      	cmp	r4, #0
 8000c92:	d004      	beq.n	8000c9e <__aeabi_fsub+0x9e>
 8000c94:	210f      	movs	r1, #15
 8000c96:	4019      	ands	r1, r3
 8000c98:	2904      	cmp	r1, #4
 8000c9a:	d000      	beq.n	8000c9e <__aeabi_fsub+0x9e>
 8000c9c:	3304      	adds	r3, #4
 8000c9e:	0159      	lsls	r1, r3, #5
 8000ca0:	d400      	bmi.n	8000ca4 <__aeabi_fsub+0xa4>
 8000ca2:	e080      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000ca4:	3501      	adds	r5, #1
 8000ca6:	b2ec      	uxtb	r4, r5
 8000ca8:	2dff      	cmp	r5, #255	; 0xff
 8000caa:	d000      	beq.n	8000cae <__aeabi_fsub+0xae>
 8000cac:	e0a3      	b.n	8000df6 <__aeabi_fsub+0x1f6>
 8000cae:	24ff      	movs	r4, #255	; 0xff
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	025b      	lsls	r3, r3, #9
 8000cb4:	05e4      	lsls	r4, r4, #23
 8000cb6:	0a58      	lsrs	r0, r3, #9
 8000cb8:	07d2      	lsls	r2, r2, #31
 8000cba:	4320      	orrs	r0, r4
 8000cbc:	4310      	orrs	r0, r2
 8000cbe:	bc0c      	pop	{r2, r3}
 8000cc0:	4690      	mov	r8, r2
 8000cc2:	4699      	mov	r9, r3
 8000cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d174      	bne.n	8000db4 <__aeabi_fsub+0x1b4>
 8000cca:	1c60      	adds	r0, r4, #1
 8000ccc:	b2c0      	uxtb	r0, r0
 8000cce:	2801      	cmp	r0, #1
 8000cd0:	dc00      	bgt.n	8000cd4 <__aeabi_fsub+0xd4>
 8000cd2:	e0a7      	b.n	8000e24 <__aeabi_fsub+0x224>
 8000cd4:	464a      	mov	r2, r9
 8000cd6:	1a9c      	subs	r4, r3, r2
 8000cd8:	0162      	lsls	r2, r4, #5
 8000cda:	d500      	bpl.n	8000cde <__aeabi_fsub+0xde>
 8000cdc:	e0b6      	b.n	8000e4c <__aeabi_fsub+0x24c>
 8000cde:	2c00      	cmp	r4, #0
 8000ce0:	d1be      	bne.n	8000c60 <__aeabi_fsub+0x60>
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2400      	movs	r4, #0
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e7e3      	b.n	8000cb2 <__aeabi_fsub+0xb2>
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	dc00      	bgt.n	8000cf0 <__aeabi_fsub+0xf0>
 8000cee:	e085      	b.n	8000dfc <__aeabi_fsub+0x1fc>
 8000cf0:	2800      	cmp	r0, #0
 8000cf2:	d046      	beq.n	8000d82 <__aeabi_fsub+0x182>
 8000cf4:	2cff      	cmp	r4, #255	; 0xff
 8000cf6:	d049      	beq.n	8000d8c <__aeabi_fsub+0x18c>
 8000cf8:	2280      	movs	r2, #128	; 0x80
 8000cfa:	4648      	mov	r0, r9
 8000cfc:	04d2      	lsls	r2, r2, #19
 8000cfe:	4310      	orrs	r0, r2
 8000d00:	4681      	mov	r9, r0
 8000d02:	2201      	movs	r2, #1
 8000d04:	2e1b      	cmp	r6, #27
 8000d06:	dc09      	bgt.n	8000d1c <__aeabi_fsub+0x11c>
 8000d08:	2020      	movs	r0, #32
 8000d0a:	464c      	mov	r4, r9
 8000d0c:	1b80      	subs	r0, r0, r6
 8000d0e:	4084      	lsls	r4, r0
 8000d10:	464a      	mov	r2, r9
 8000d12:	0020      	movs	r0, r4
 8000d14:	40f2      	lsrs	r2, r6
 8000d16:	1e44      	subs	r4, r0, #1
 8000d18:	41a0      	sbcs	r0, r4
 8000d1a:	4302      	orrs	r2, r0
 8000d1c:	189b      	adds	r3, r3, r2
 8000d1e:	015a      	lsls	r2, r3, #5
 8000d20:	d528      	bpl.n	8000d74 <__aeabi_fsub+0x174>
 8000d22:	3501      	adds	r5, #1
 8000d24:	2dff      	cmp	r5, #255	; 0xff
 8000d26:	d100      	bne.n	8000d2a <__aeabi_fsub+0x12a>
 8000d28:	e0a8      	b.n	8000e7c <__aeabi_fsub+0x27c>
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	2407      	movs	r4, #7
 8000d2e:	4994      	ldr	r1, [pc, #592]	; (8000f80 <__aeabi_fsub+0x380>)
 8000d30:	401a      	ands	r2, r3
 8000d32:	085b      	lsrs	r3, r3, #1
 8000d34:	400b      	ands	r3, r1
 8000d36:	4313      	orrs	r3, r2
 8000d38:	401c      	ands	r4, r3
 8000d3a:	e7a6      	b.n	8000c8a <__aeabi_fsub+0x8a>
 8000d3c:	2e00      	cmp	r6, #0
 8000d3e:	d000      	beq.n	8000d42 <__aeabi_fsub+0x142>
 8000d40:	e778      	b.n	8000c34 <__aeabi_fsub+0x34>
 8000d42:	e775      	b.n	8000c30 <__aeabi_fsub+0x30>
 8000d44:	2cff      	cmp	r4, #255	; 0xff
 8000d46:	d054      	beq.n	8000df2 <__aeabi_fsub+0x1f2>
 8000d48:	2280      	movs	r2, #128	; 0x80
 8000d4a:	4649      	mov	r1, r9
 8000d4c:	04d2      	lsls	r2, r2, #19
 8000d4e:	4311      	orrs	r1, r2
 8000d50:	4689      	mov	r9, r1
 8000d52:	2201      	movs	r2, #1
 8000d54:	2e1b      	cmp	r6, #27
 8000d56:	dc09      	bgt.n	8000d6c <__aeabi_fsub+0x16c>
 8000d58:	2120      	movs	r1, #32
 8000d5a:	4648      	mov	r0, r9
 8000d5c:	1b89      	subs	r1, r1, r6
 8000d5e:	4088      	lsls	r0, r1
 8000d60:	464a      	mov	r2, r9
 8000d62:	0001      	movs	r1, r0
 8000d64:	40f2      	lsrs	r2, r6
 8000d66:	1e48      	subs	r0, r1, #1
 8000d68:	4181      	sbcs	r1, r0
 8000d6a:	430a      	orrs	r2, r1
 8000d6c:	1a9b      	subs	r3, r3, r2
 8000d6e:	015a      	lsls	r2, r3, #5
 8000d70:	d500      	bpl.n	8000d74 <__aeabi_fsub+0x174>
 8000d72:	e773      	b.n	8000c5c <__aeabi_fsub+0x5c>
 8000d74:	2201      	movs	r2, #1
 8000d76:	4641      	mov	r1, r8
 8000d78:	400a      	ands	r2, r1
 8000d7a:	0759      	lsls	r1, r3, #29
 8000d7c:	d000      	beq.n	8000d80 <__aeabi_fsub+0x180>
 8000d7e:	e789      	b.n	8000c94 <__aeabi_fsub+0x94>
 8000d80:	e011      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000d82:	4648      	mov	r0, r9
 8000d84:	2800      	cmp	r0, #0
 8000d86:	d158      	bne.n	8000e3a <__aeabi_fsub+0x23a>
 8000d88:	2cff      	cmp	r4, #255	; 0xff
 8000d8a:	d10c      	bne.n	8000da6 <__aeabi_fsub+0x1a6>
 8000d8c:	08db      	lsrs	r3, r3, #3
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d100      	bne.n	8000d94 <__aeabi_fsub+0x194>
 8000d92:	e78c      	b.n	8000cae <__aeabi_fsub+0xae>
 8000d94:	2080      	movs	r0, #128	; 0x80
 8000d96:	03c0      	lsls	r0, r0, #15
 8000d98:	4303      	orrs	r3, r0
 8000d9a:	025b      	lsls	r3, r3, #9
 8000d9c:	0a5b      	lsrs	r3, r3, #9
 8000d9e:	24ff      	movs	r4, #255	; 0xff
 8000da0:	e787      	b.n	8000cb2 <__aeabi_fsub+0xb2>
 8000da2:	2cff      	cmp	r4, #255	; 0xff
 8000da4:	d025      	beq.n	8000df2 <__aeabi_fsub+0x1f2>
 8000da6:	08db      	lsrs	r3, r3, #3
 8000da8:	2dff      	cmp	r5, #255	; 0xff
 8000daa:	d0f0      	beq.n	8000d8e <__aeabi_fsub+0x18e>
 8000dac:	025b      	lsls	r3, r3, #9
 8000dae:	0a5b      	lsrs	r3, r3, #9
 8000db0:	b2ec      	uxtb	r4, r5
 8000db2:	e77e      	b.n	8000cb2 <__aeabi_fsub+0xb2>
 8000db4:	2c00      	cmp	r4, #0
 8000db6:	d04d      	beq.n	8000e54 <__aeabi_fsub+0x254>
 8000db8:	28ff      	cmp	r0, #255	; 0xff
 8000dba:	d018      	beq.n	8000dee <__aeabi_fsub+0x1ee>
 8000dbc:	2480      	movs	r4, #128	; 0x80
 8000dbe:	04e4      	lsls	r4, r4, #19
 8000dc0:	4272      	negs	r2, r6
 8000dc2:	4323      	orrs	r3, r4
 8000dc4:	2a1b      	cmp	r2, #27
 8000dc6:	dd00      	ble.n	8000dca <__aeabi_fsub+0x1ca>
 8000dc8:	e0c4      	b.n	8000f54 <__aeabi_fsub+0x354>
 8000dca:	001c      	movs	r4, r3
 8000dcc:	2520      	movs	r5, #32
 8000dce:	40d4      	lsrs	r4, r2
 8000dd0:	1aaa      	subs	r2, r5, r2
 8000dd2:	4093      	lsls	r3, r2
 8000dd4:	1e5a      	subs	r2, r3, #1
 8000dd6:	4193      	sbcs	r3, r2
 8000dd8:	4323      	orrs	r3, r4
 8000dda:	464a      	mov	r2, r9
 8000ddc:	0005      	movs	r5, r0
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	4688      	mov	r8, r1
 8000de2:	e738      	b.n	8000c56 <__aeabi_fsub+0x56>
 8000de4:	1c72      	adds	r2, r6, #1
 8000de6:	d0f8      	beq.n	8000dda <__aeabi_fsub+0x1da>
 8000de8:	43f2      	mvns	r2, r6
 8000dea:	28ff      	cmp	r0, #255	; 0xff
 8000dec:	d1ea      	bne.n	8000dc4 <__aeabi_fsub+0x1c4>
 8000dee:	000a      	movs	r2, r1
 8000df0:	464b      	mov	r3, r9
 8000df2:	25ff      	movs	r5, #255	; 0xff
 8000df4:	e7d7      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000df6:	019b      	lsls	r3, r3, #6
 8000df8:	0a5b      	lsrs	r3, r3, #9
 8000dfa:	e75a      	b.n	8000cb2 <__aeabi_fsub+0xb2>
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d141      	bne.n	8000e84 <__aeabi_fsub+0x284>
 8000e00:	1c65      	adds	r5, r4, #1
 8000e02:	b2e9      	uxtb	r1, r5
 8000e04:	2901      	cmp	r1, #1
 8000e06:	dd45      	ble.n	8000e94 <__aeabi_fsub+0x294>
 8000e08:	2dff      	cmp	r5, #255	; 0xff
 8000e0a:	d100      	bne.n	8000e0e <__aeabi_fsub+0x20e>
 8000e0c:	e74f      	b.n	8000cae <__aeabi_fsub+0xae>
 8000e0e:	2407      	movs	r4, #7
 8000e10:	444b      	add	r3, r9
 8000e12:	085b      	lsrs	r3, r3, #1
 8000e14:	401c      	ands	r4, r3
 8000e16:	e738      	b.n	8000c8a <__aeabi_fsub+0x8a>
 8000e18:	2207      	movs	r2, #7
 8000e1a:	4b5a      	ldr	r3, [pc, #360]	; (8000f84 <__aeabi_fsub+0x384>)
 8000e1c:	1a2d      	subs	r5, r5, r0
 8000e1e:	4023      	ands	r3, r4
 8000e20:	4014      	ands	r4, r2
 8000e22:	e732      	b.n	8000c8a <__aeabi_fsub+0x8a>
 8000e24:	2c00      	cmp	r4, #0
 8000e26:	d11d      	bne.n	8000e64 <__aeabi_fsub+0x264>
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d17a      	bne.n	8000f22 <__aeabi_fsub+0x322>
 8000e2c:	464b      	mov	r3, r9
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d100      	bne.n	8000e34 <__aeabi_fsub+0x234>
 8000e32:	e091      	b.n	8000f58 <__aeabi_fsub+0x358>
 8000e34:	000a      	movs	r2, r1
 8000e36:	2500      	movs	r5, #0
 8000e38:	e7b5      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000e3a:	3e01      	subs	r6, #1
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d119      	bne.n	8000e74 <__aeabi_fsub+0x274>
 8000e40:	444b      	add	r3, r9
 8000e42:	e76c      	b.n	8000d1e <__aeabi_fsub+0x11e>
 8000e44:	2cff      	cmp	r4, #255	; 0xff
 8000e46:	d184      	bne.n	8000d52 <__aeabi_fsub+0x152>
 8000e48:	25ff      	movs	r5, #255	; 0xff
 8000e4a:	e7ac      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000e4c:	464a      	mov	r2, r9
 8000e4e:	4688      	mov	r8, r1
 8000e50:	1ad4      	subs	r4, r2, r3
 8000e52:	e705      	b.n	8000c60 <__aeabi_fsub+0x60>
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d1c5      	bne.n	8000de4 <__aeabi_fsub+0x1e4>
 8000e58:	000a      	movs	r2, r1
 8000e5a:	28ff      	cmp	r0, #255	; 0xff
 8000e5c:	d0c8      	beq.n	8000df0 <__aeabi_fsub+0x1f0>
 8000e5e:	0005      	movs	r5, r0
 8000e60:	464b      	mov	r3, r9
 8000e62:	e7a0      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d149      	bne.n	8000efc <__aeabi_fsub+0x2fc>
 8000e68:	464b      	mov	r3, r9
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d077      	beq.n	8000f5e <__aeabi_fsub+0x35e>
 8000e6e:	000a      	movs	r2, r1
 8000e70:	25ff      	movs	r5, #255	; 0xff
 8000e72:	e798      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000e74:	2cff      	cmp	r4, #255	; 0xff
 8000e76:	d000      	beq.n	8000e7a <__aeabi_fsub+0x27a>
 8000e78:	e743      	b.n	8000d02 <__aeabi_fsub+0x102>
 8000e7a:	e787      	b.n	8000d8c <__aeabi_fsub+0x18c>
 8000e7c:	000a      	movs	r2, r1
 8000e7e:	24ff      	movs	r4, #255	; 0xff
 8000e80:	2300      	movs	r3, #0
 8000e82:	e716      	b.n	8000cb2 <__aeabi_fsub+0xb2>
 8000e84:	2c00      	cmp	r4, #0
 8000e86:	d115      	bne.n	8000eb4 <__aeabi_fsub+0x2b4>
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d157      	bne.n	8000f3c <__aeabi_fsub+0x33c>
 8000e8c:	28ff      	cmp	r0, #255	; 0xff
 8000e8e:	d1e6      	bne.n	8000e5e <__aeabi_fsub+0x25e>
 8000e90:	464b      	mov	r3, r9
 8000e92:	e77b      	b.n	8000d8c <__aeabi_fsub+0x18c>
 8000e94:	2c00      	cmp	r4, #0
 8000e96:	d120      	bne.n	8000eda <__aeabi_fsub+0x2da>
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d057      	beq.n	8000f4c <__aeabi_fsub+0x34c>
 8000e9c:	4649      	mov	r1, r9
 8000e9e:	2900      	cmp	r1, #0
 8000ea0:	d053      	beq.n	8000f4a <__aeabi_fsub+0x34a>
 8000ea2:	444b      	add	r3, r9
 8000ea4:	015a      	lsls	r2, r3, #5
 8000ea6:	d568      	bpl.n	8000f7a <__aeabi_fsub+0x37a>
 8000ea8:	2407      	movs	r4, #7
 8000eaa:	4a36      	ldr	r2, [pc, #216]	; (8000f84 <__aeabi_fsub+0x384>)
 8000eac:	401c      	ands	r4, r3
 8000eae:	2501      	movs	r5, #1
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	e6ea      	b.n	8000c8a <__aeabi_fsub+0x8a>
 8000eb4:	28ff      	cmp	r0, #255	; 0xff
 8000eb6:	d0eb      	beq.n	8000e90 <__aeabi_fsub+0x290>
 8000eb8:	2280      	movs	r2, #128	; 0x80
 8000eba:	04d2      	lsls	r2, r2, #19
 8000ebc:	4276      	negs	r6, r6
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	2e1b      	cmp	r6, #27
 8000ec2:	dc53      	bgt.n	8000f6c <__aeabi_fsub+0x36c>
 8000ec4:	2520      	movs	r5, #32
 8000ec6:	1bad      	subs	r5, r5, r6
 8000ec8:	001a      	movs	r2, r3
 8000eca:	40ab      	lsls	r3, r5
 8000ecc:	40f2      	lsrs	r2, r6
 8000ece:	1e5c      	subs	r4, r3, #1
 8000ed0:	41a3      	sbcs	r3, r4
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	444b      	add	r3, r9
 8000ed6:	0005      	movs	r5, r0
 8000ed8:	e721      	b.n	8000d1e <__aeabi_fsub+0x11e>
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d0d8      	beq.n	8000e90 <__aeabi_fsub+0x290>
 8000ede:	4649      	mov	r1, r9
 8000ee0:	2900      	cmp	r1, #0
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_fsub+0x2e6>
 8000ee4:	e752      	b.n	8000d8c <__aeabi_fsub+0x18c>
 8000ee6:	2180      	movs	r1, #128	; 0x80
 8000ee8:	03c9      	lsls	r1, r1, #15
 8000eea:	420f      	tst	r7, r1
 8000eec:	d100      	bne.n	8000ef0 <__aeabi_fsub+0x2f0>
 8000eee:	e74d      	b.n	8000d8c <__aeabi_fsub+0x18c>
 8000ef0:	4660      	mov	r0, ip
 8000ef2:	4208      	tst	r0, r1
 8000ef4:	d000      	beq.n	8000ef8 <__aeabi_fsub+0x2f8>
 8000ef6:	e749      	b.n	8000d8c <__aeabi_fsub+0x18c>
 8000ef8:	464b      	mov	r3, r9
 8000efa:	e747      	b.n	8000d8c <__aeabi_fsub+0x18c>
 8000efc:	4648      	mov	r0, r9
 8000efe:	25ff      	movs	r5, #255	; 0xff
 8000f00:	2800      	cmp	r0, #0
 8000f02:	d100      	bne.n	8000f06 <__aeabi_fsub+0x306>
 8000f04:	e74f      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000f06:	2280      	movs	r2, #128	; 0x80
 8000f08:	03d2      	lsls	r2, r2, #15
 8000f0a:	4217      	tst	r7, r2
 8000f0c:	d004      	beq.n	8000f18 <__aeabi_fsub+0x318>
 8000f0e:	4660      	mov	r0, ip
 8000f10:	4210      	tst	r0, r2
 8000f12:	d101      	bne.n	8000f18 <__aeabi_fsub+0x318>
 8000f14:	464b      	mov	r3, r9
 8000f16:	4688      	mov	r8, r1
 8000f18:	2201      	movs	r2, #1
 8000f1a:	4641      	mov	r1, r8
 8000f1c:	25ff      	movs	r5, #255	; 0xff
 8000f1e:	400a      	ands	r2, r1
 8000f20:	e741      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000f22:	4648      	mov	r0, r9
 8000f24:	2800      	cmp	r0, #0
 8000f26:	d01f      	beq.n	8000f68 <__aeabi_fsub+0x368>
 8000f28:	1a1a      	subs	r2, r3, r0
 8000f2a:	0150      	lsls	r0, r2, #5
 8000f2c:	d520      	bpl.n	8000f70 <__aeabi_fsub+0x370>
 8000f2e:	464a      	mov	r2, r9
 8000f30:	2407      	movs	r4, #7
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	401c      	ands	r4, r3
 8000f36:	4688      	mov	r8, r1
 8000f38:	2500      	movs	r5, #0
 8000f3a:	e6a6      	b.n	8000c8a <__aeabi_fsub+0x8a>
 8000f3c:	1c74      	adds	r4, r6, #1
 8000f3e:	d0c9      	beq.n	8000ed4 <__aeabi_fsub+0x2d4>
 8000f40:	43f6      	mvns	r6, r6
 8000f42:	28ff      	cmp	r0, #255	; 0xff
 8000f44:	d1bc      	bne.n	8000ec0 <__aeabi_fsub+0x2c0>
 8000f46:	464b      	mov	r3, r9
 8000f48:	e720      	b.n	8000d8c <__aeabi_fsub+0x18c>
 8000f4a:	4699      	mov	r9, r3
 8000f4c:	464b      	mov	r3, r9
 8000f4e:	2500      	movs	r5, #0
 8000f50:	08db      	lsrs	r3, r3, #3
 8000f52:	e72b      	b.n	8000dac <__aeabi_fsub+0x1ac>
 8000f54:	2301      	movs	r3, #1
 8000f56:	e740      	b.n	8000dda <__aeabi_fsub+0x1da>
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	e6a9      	b.n	8000cb2 <__aeabi_fsub+0xb2>
 8000f5e:	2380      	movs	r3, #128	; 0x80
 8000f60:	2200      	movs	r2, #0
 8000f62:	03db      	lsls	r3, r3, #15
 8000f64:	24ff      	movs	r4, #255	; 0xff
 8000f66:	e6a4      	b.n	8000cb2 <__aeabi_fsub+0xb2>
 8000f68:	2500      	movs	r5, #0
 8000f6a:	e71c      	b.n	8000da6 <__aeabi_fsub+0x1a6>
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	e7b1      	b.n	8000ed4 <__aeabi_fsub+0x2d4>
 8000f70:	2a00      	cmp	r2, #0
 8000f72:	d0f1      	beq.n	8000f58 <__aeabi_fsub+0x358>
 8000f74:	0013      	movs	r3, r2
 8000f76:	2500      	movs	r5, #0
 8000f78:	e6fc      	b.n	8000d74 <__aeabi_fsub+0x174>
 8000f7a:	2500      	movs	r5, #0
 8000f7c:	e6fa      	b.n	8000d74 <__aeabi_fsub+0x174>
 8000f7e:	46c0      	nop			; (mov r8, r8)
 8000f80:	7dffffff 	.word	0x7dffffff
 8000f84:	fbffffff 	.word	0xfbffffff

08000f88 <__aeabi_f2iz>:
 8000f88:	0241      	lsls	r1, r0, #9
 8000f8a:	0042      	lsls	r2, r0, #1
 8000f8c:	0fc3      	lsrs	r3, r0, #31
 8000f8e:	0a49      	lsrs	r1, r1, #9
 8000f90:	0e12      	lsrs	r2, r2, #24
 8000f92:	2000      	movs	r0, #0
 8000f94:	2a7e      	cmp	r2, #126	; 0x7e
 8000f96:	d90d      	bls.n	8000fb4 <__aeabi_f2iz+0x2c>
 8000f98:	2a9d      	cmp	r2, #157	; 0x9d
 8000f9a:	d80c      	bhi.n	8000fb6 <__aeabi_f2iz+0x2e>
 8000f9c:	2080      	movs	r0, #128	; 0x80
 8000f9e:	0400      	lsls	r0, r0, #16
 8000fa0:	4301      	orrs	r1, r0
 8000fa2:	2a95      	cmp	r2, #149	; 0x95
 8000fa4:	dc0a      	bgt.n	8000fbc <__aeabi_f2iz+0x34>
 8000fa6:	2096      	movs	r0, #150	; 0x96
 8000fa8:	1a82      	subs	r2, r0, r2
 8000faa:	40d1      	lsrs	r1, r2
 8000fac:	4248      	negs	r0, r1
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_f2iz+0x2c>
 8000fb2:	0008      	movs	r0, r1
 8000fb4:	4770      	bx	lr
 8000fb6:	4a03      	ldr	r2, [pc, #12]	; (8000fc4 <__aeabi_f2iz+0x3c>)
 8000fb8:	1898      	adds	r0, r3, r2
 8000fba:	e7fb      	b.n	8000fb4 <__aeabi_f2iz+0x2c>
 8000fbc:	3a96      	subs	r2, #150	; 0x96
 8000fbe:	4091      	lsls	r1, r2
 8000fc0:	e7f4      	b.n	8000fac <__aeabi_f2iz+0x24>
 8000fc2:	46c0      	nop			; (mov r8, r8)
 8000fc4:	7fffffff 	.word	0x7fffffff

08000fc8 <__aeabi_i2f>:
 8000fc8:	b570      	push	{r4, r5, r6, lr}
 8000fca:	2800      	cmp	r0, #0
 8000fcc:	d03d      	beq.n	800104a <__aeabi_i2f+0x82>
 8000fce:	17c3      	asrs	r3, r0, #31
 8000fd0:	18c5      	adds	r5, r0, r3
 8000fd2:	405d      	eors	r5, r3
 8000fd4:	0fc4      	lsrs	r4, r0, #31
 8000fd6:	0028      	movs	r0, r5
 8000fd8:	f000 f880 	bl	80010dc <__clzsi2>
 8000fdc:	229e      	movs	r2, #158	; 0x9e
 8000fde:	1a12      	subs	r2, r2, r0
 8000fe0:	2a96      	cmp	r2, #150	; 0x96
 8000fe2:	dc07      	bgt.n	8000ff4 <__aeabi_i2f+0x2c>
 8000fe4:	b2d2      	uxtb	r2, r2
 8000fe6:	2808      	cmp	r0, #8
 8000fe8:	dd33      	ble.n	8001052 <__aeabi_i2f+0x8a>
 8000fea:	3808      	subs	r0, #8
 8000fec:	4085      	lsls	r5, r0
 8000fee:	0268      	lsls	r0, r5, #9
 8000ff0:	0a40      	lsrs	r0, r0, #9
 8000ff2:	e023      	b.n	800103c <__aeabi_i2f+0x74>
 8000ff4:	2a99      	cmp	r2, #153	; 0x99
 8000ff6:	dd0b      	ble.n	8001010 <__aeabi_i2f+0x48>
 8000ff8:	2305      	movs	r3, #5
 8000ffa:	0029      	movs	r1, r5
 8000ffc:	1a1b      	subs	r3, r3, r0
 8000ffe:	40d9      	lsrs	r1, r3
 8001000:	0003      	movs	r3, r0
 8001002:	331b      	adds	r3, #27
 8001004:	409d      	lsls	r5, r3
 8001006:	002b      	movs	r3, r5
 8001008:	1e5d      	subs	r5, r3, #1
 800100a:	41ab      	sbcs	r3, r5
 800100c:	4319      	orrs	r1, r3
 800100e:	000d      	movs	r5, r1
 8001010:	2805      	cmp	r0, #5
 8001012:	dd01      	ble.n	8001018 <__aeabi_i2f+0x50>
 8001014:	1f43      	subs	r3, r0, #5
 8001016:	409d      	lsls	r5, r3
 8001018:	002b      	movs	r3, r5
 800101a:	490f      	ldr	r1, [pc, #60]	; (8001058 <__aeabi_i2f+0x90>)
 800101c:	400b      	ands	r3, r1
 800101e:	076e      	lsls	r6, r5, #29
 8001020:	d009      	beq.n	8001036 <__aeabi_i2f+0x6e>
 8001022:	260f      	movs	r6, #15
 8001024:	4035      	ands	r5, r6
 8001026:	2d04      	cmp	r5, #4
 8001028:	d005      	beq.n	8001036 <__aeabi_i2f+0x6e>
 800102a:	3304      	adds	r3, #4
 800102c:	015d      	lsls	r5, r3, #5
 800102e:	d502      	bpl.n	8001036 <__aeabi_i2f+0x6e>
 8001030:	229f      	movs	r2, #159	; 0x9f
 8001032:	400b      	ands	r3, r1
 8001034:	1a12      	subs	r2, r2, r0
 8001036:	019b      	lsls	r3, r3, #6
 8001038:	0a58      	lsrs	r0, r3, #9
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	0240      	lsls	r0, r0, #9
 800103e:	05d2      	lsls	r2, r2, #23
 8001040:	0a40      	lsrs	r0, r0, #9
 8001042:	07e4      	lsls	r4, r4, #31
 8001044:	4310      	orrs	r0, r2
 8001046:	4320      	orrs	r0, r4
 8001048:	bd70      	pop	{r4, r5, r6, pc}
 800104a:	2400      	movs	r4, #0
 800104c:	2200      	movs	r2, #0
 800104e:	2000      	movs	r0, #0
 8001050:	e7f4      	b.n	800103c <__aeabi_i2f+0x74>
 8001052:	0268      	lsls	r0, r5, #9
 8001054:	0a40      	lsrs	r0, r0, #9
 8001056:	e7f1      	b.n	800103c <__aeabi_i2f+0x74>
 8001058:	fbffffff 	.word	0xfbffffff

0800105c <__aeabi_ui2f>:
 800105c:	b570      	push	{r4, r5, r6, lr}
 800105e:	1e04      	subs	r4, r0, #0
 8001060:	d034      	beq.n	80010cc <__aeabi_ui2f+0x70>
 8001062:	f000 f83b 	bl	80010dc <__clzsi2>
 8001066:	229e      	movs	r2, #158	; 0x9e
 8001068:	1a12      	subs	r2, r2, r0
 800106a:	2a96      	cmp	r2, #150	; 0x96
 800106c:	dc07      	bgt.n	800107e <__aeabi_ui2f+0x22>
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	2808      	cmp	r0, #8
 8001072:	dd2e      	ble.n	80010d2 <__aeabi_ui2f+0x76>
 8001074:	3808      	subs	r0, #8
 8001076:	4084      	lsls	r4, r0
 8001078:	0260      	lsls	r0, r4, #9
 800107a:	0a40      	lsrs	r0, r0, #9
 800107c:	e021      	b.n	80010c2 <__aeabi_ui2f+0x66>
 800107e:	2a99      	cmp	r2, #153	; 0x99
 8001080:	dd09      	ble.n	8001096 <__aeabi_ui2f+0x3a>
 8001082:	0003      	movs	r3, r0
 8001084:	0021      	movs	r1, r4
 8001086:	331b      	adds	r3, #27
 8001088:	4099      	lsls	r1, r3
 800108a:	1e4b      	subs	r3, r1, #1
 800108c:	4199      	sbcs	r1, r3
 800108e:	2305      	movs	r3, #5
 8001090:	1a1b      	subs	r3, r3, r0
 8001092:	40dc      	lsrs	r4, r3
 8001094:	430c      	orrs	r4, r1
 8001096:	2805      	cmp	r0, #5
 8001098:	dd01      	ble.n	800109e <__aeabi_ui2f+0x42>
 800109a:	1f43      	subs	r3, r0, #5
 800109c:	409c      	lsls	r4, r3
 800109e:	0023      	movs	r3, r4
 80010a0:	490d      	ldr	r1, [pc, #52]	; (80010d8 <__aeabi_ui2f+0x7c>)
 80010a2:	400b      	ands	r3, r1
 80010a4:	0765      	lsls	r5, r4, #29
 80010a6:	d009      	beq.n	80010bc <__aeabi_ui2f+0x60>
 80010a8:	250f      	movs	r5, #15
 80010aa:	402c      	ands	r4, r5
 80010ac:	2c04      	cmp	r4, #4
 80010ae:	d005      	beq.n	80010bc <__aeabi_ui2f+0x60>
 80010b0:	3304      	adds	r3, #4
 80010b2:	015c      	lsls	r4, r3, #5
 80010b4:	d502      	bpl.n	80010bc <__aeabi_ui2f+0x60>
 80010b6:	229f      	movs	r2, #159	; 0x9f
 80010b8:	400b      	ands	r3, r1
 80010ba:	1a12      	subs	r2, r2, r0
 80010bc:	019b      	lsls	r3, r3, #6
 80010be:	0a58      	lsrs	r0, r3, #9
 80010c0:	b2d2      	uxtb	r2, r2
 80010c2:	0240      	lsls	r0, r0, #9
 80010c4:	05d2      	lsls	r2, r2, #23
 80010c6:	0a40      	lsrs	r0, r0, #9
 80010c8:	4310      	orrs	r0, r2
 80010ca:	bd70      	pop	{r4, r5, r6, pc}
 80010cc:	2200      	movs	r2, #0
 80010ce:	2000      	movs	r0, #0
 80010d0:	e7f7      	b.n	80010c2 <__aeabi_ui2f+0x66>
 80010d2:	0260      	lsls	r0, r4, #9
 80010d4:	0a40      	lsrs	r0, r0, #9
 80010d6:	e7f4      	b.n	80010c2 <__aeabi_ui2f+0x66>
 80010d8:	fbffffff 	.word	0xfbffffff

080010dc <__clzsi2>:
 80010dc:	211c      	movs	r1, #28
 80010de:	2301      	movs	r3, #1
 80010e0:	041b      	lsls	r3, r3, #16
 80010e2:	4298      	cmp	r0, r3
 80010e4:	d301      	bcc.n	80010ea <__clzsi2+0xe>
 80010e6:	0c00      	lsrs	r0, r0, #16
 80010e8:	3910      	subs	r1, #16
 80010ea:	0a1b      	lsrs	r3, r3, #8
 80010ec:	4298      	cmp	r0, r3
 80010ee:	d301      	bcc.n	80010f4 <__clzsi2+0x18>
 80010f0:	0a00      	lsrs	r0, r0, #8
 80010f2:	3908      	subs	r1, #8
 80010f4:	091b      	lsrs	r3, r3, #4
 80010f6:	4298      	cmp	r0, r3
 80010f8:	d301      	bcc.n	80010fe <__clzsi2+0x22>
 80010fa:	0900      	lsrs	r0, r0, #4
 80010fc:	3904      	subs	r1, #4
 80010fe:	a202      	add	r2, pc, #8	; (adr r2, 8001108 <__clzsi2+0x2c>)
 8001100:	5c10      	ldrb	r0, [r2, r0]
 8001102:	1840      	adds	r0, r0, r1
 8001104:	4770      	bx	lr
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	02020304 	.word	0x02020304
 800110c:	01010101 	.word	0x01010101
	...

08001118 <__clzdi2>:
 8001118:	b510      	push	{r4, lr}
 800111a:	2900      	cmp	r1, #0
 800111c:	d103      	bne.n	8001126 <__clzdi2+0xe>
 800111e:	f7ff ffdd 	bl	80010dc <__clzsi2>
 8001122:	3020      	adds	r0, #32
 8001124:	e002      	b.n	800112c <__clzdi2+0x14>
 8001126:	1c08      	adds	r0, r1, #0
 8001128:	f7ff ffd8 	bl	80010dc <__clzsi2>
 800112c:	bd10      	pop	{r4, pc}
 800112e:	46c0      	nop			; (mov r8, r8)

08001130 <pi_controller>:




uint16_t pi_controller(uint8_t process_variable)
{
 8001130:	b5b0      	push	{r4, r5, r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	0002      	movs	r2, r0
 8001138:	1dfb      	adds	r3, r7, #7
 800113a:	701a      	strb	r2, [r3, #0]

	static float error_integral = 0;
	uint16_t bias = min_pwm_val;
 800113c:	230c      	movs	r3, #12
 800113e:	18fb      	adds	r3, r7, r3
 8001140:	4a52      	ldr	r2, [pc, #328]	; (800128c <pi_controller+0x15c>)
 8001142:	8812      	ldrh	r2, [r2, #0]
 8001144:	801a      	strh	r2, [r3, #0]
	float error = setpoint_humidity - process_variable;
 8001146:	4b52      	ldr	r3, [pc, #328]	; (8001290 <pi_controller+0x160>)
 8001148:	681c      	ldr	r4, [r3, #0]
 800114a:	1dfb      	adds	r3, r7, #7
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	0018      	movs	r0, r3
 8001150:	f7ff ff3a 	bl	8000fc8 <__aeabi_i2f>
 8001154:	1c03      	adds	r3, r0, #0
 8001156:	1c19      	adds	r1, r3, #0
 8001158:	1c20      	adds	r0, r4, #0
 800115a:	f7ff fd51 	bl	8000c00 <__aeabi_fsub>
 800115e:	1c03      	adds	r3, r0, #0
 8001160:	60bb      	str	r3, [r7, #8]
	error_integral += error * pi_param.dt;
 8001162:	4b4c      	ldr	r3, [pc, #304]	; (8001294 <pi_controller+0x164>)
 8001164:	78db      	ldrb	r3, [r3, #3]
 8001166:	0018      	movs	r0, r3
 8001168:	f7ff ff2e 	bl	8000fc8 <__aeabi_i2f>
 800116c:	1c03      	adds	r3, r0, #0
 800116e:	68b9      	ldr	r1, [r7, #8]
 8001170:	1c18      	adds	r0, r3, #0
 8001172:	f7ff fc13 	bl	800099c <__aeabi_fmul>
 8001176:	1c03      	adds	r3, r0, #0
 8001178:	1c1a      	adds	r2, r3, #0
 800117a:	4b47      	ldr	r3, [pc, #284]	; (8001298 <pi_controller+0x168>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	1c19      	adds	r1, r3, #0
 8001180:	1c10      	adds	r0, r2, #0
 8001182:	f7ff f9ab 	bl	80004dc <__aeabi_fadd>
 8001186:	1c03      	adds	r3, r0, #0
 8001188:	1c1a      	adds	r2, r3, #0
 800118a:	4b43      	ldr	r3, [pc, #268]	; (8001298 <pi_controller+0x168>)
 800118c:	601a      	str	r2, [r3, #0]

	//Integralfehler begrenzen (Anti-Windup)
	if(error_integral > max_error_integral){
 800118e:	4b43      	ldr	r3, [pc, #268]	; (800129c <pi_controller+0x16c>)
 8001190:	881b      	ldrh	r3, [r3, #0]
 8001192:	0018      	movs	r0, r3
 8001194:	f7ff ff18 	bl	8000fc8 <__aeabi_i2f>
 8001198:	1c02      	adds	r2, r0, #0
 800119a:	4b3f      	ldr	r3, [pc, #252]	; (8001298 <pi_controller+0x168>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	1c19      	adds	r1, r3, #0
 80011a0:	1c10      	adds	r0, r2, #0
 80011a2:	f7ff f84f 	bl	8000244 <__aeabi_fcmplt>
 80011a6:	1e03      	subs	r3, r0, #0
 80011a8:	d008      	beq.n	80011bc <pi_controller+0x8c>
		error_integral = max_error_integral;
 80011aa:	4b3c      	ldr	r3, [pc, #240]	; (800129c <pi_controller+0x16c>)
 80011ac:	881b      	ldrh	r3, [r3, #0]
 80011ae:	0018      	movs	r0, r3
 80011b0:	f7ff ff54 	bl	800105c <__aeabi_ui2f>
 80011b4:	1c02      	adds	r2, r0, #0
 80011b6:	4b38      	ldr	r3, [pc, #224]	; (8001298 <pi_controller+0x168>)
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	e015      	b.n	80011e8 <pi_controller+0xb8>
	}
	else if(error_integral < min_error_integral ){
 80011bc:	4b38      	ldr	r3, [pc, #224]	; (80012a0 <pi_controller+0x170>)
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	0018      	movs	r0, r3
 80011c2:	f7ff ff01 	bl	8000fc8 <__aeabi_i2f>
 80011c6:	1c02      	adds	r2, r0, #0
 80011c8:	4b33      	ldr	r3, [pc, #204]	; (8001298 <pi_controller+0x168>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	1c19      	adds	r1, r3, #0
 80011ce:	1c10      	adds	r0, r2, #0
 80011d0:	f7ff f84c 	bl	800026c <__aeabi_fcmpgt>
 80011d4:	1e03      	subs	r3, r0, #0
 80011d6:	d007      	beq.n	80011e8 <pi_controller+0xb8>
		error_integral = min_error_integral;
 80011d8:	4b31      	ldr	r3, [pc, #196]	; (80012a0 <pi_controller+0x170>)
 80011da:	881b      	ldrh	r3, [r3, #0]
 80011dc:	0018      	movs	r0, r3
 80011de:	f7ff ff3d 	bl	800105c <__aeabi_ui2f>
 80011e2:	1c02      	adds	r2, r0, #0
 80011e4:	4b2c      	ldr	r3, [pc, #176]	; (8001298 <pi_controller+0x168>)
 80011e6:	601a      	str	r2, [r3, #0]
	}

	uint16_t pi_output = ((pi_param.kp * error) + (pi_param.ki * error_integral)) * (-1);
 80011e8:	4b2a      	ldr	r3, [pc, #168]	; (8001294 <pi_controller+0x164>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	0018      	movs	r0, r3
 80011ee:	f7ff feeb 	bl	8000fc8 <__aeabi_i2f>
 80011f2:	1c03      	adds	r3, r0, #0
 80011f4:	68b9      	ldr	r1, [r7, #8]
 80011f6:	1c18      	adds	r0, r3, #0
 80011f8:	f7ff fbd0 	bl	800099c <__aeabi_fmul>
 80011fc:	1c03      	adds	r3, r0, #0
 80011fe:	1c1c      	adds	r4, r3, #0
 8001200:	4b24      	ldr	r3, [pc, #144]	; (8001294 <pi_controller+0x164>)
 8001202:	785b      	ldrb	r3, [r3, #1]
 8001204:	0018      	movs	r0, r3
 8001206:	f7ff fedf 	bl	8000fc8 <__aeabi_i2f>
 800120a:	1c02      	adds	r2, r0, #0
 800120c:	4b22      	ldr	r3, [pc, #136]	; (8001298 <pi_controller+0x168>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	1c19      	adds	r1, r3, #0
 8001212:	1c10      	adds	r0, r2, #0
 8001214:	f7ff fbc2 	bl	800099c <__aeabi_fmul>
 8001218:	1c03      	adds	r3, r0, #0
 800121a:	1c19      	adds	r1, r3, #0
 800121c:	1c20      	adds	r0, r4, #0
 800121e:	f7ff f95d 	bl	80004dc <__aeabi_fadd>
 8001222:	1c03      	adds	r3, r0, #0
 8001224:	1c1a      	adds	r2, r3, #0
 8001226:	2380      	movs	r3, #128	; 0x80
 8001228:	061b      	lsls	r3, r3, #24
 800122a:	4053      	eors	r3, r2
 800122c:	200e      	movs	r0, #14
 800122e:	0005      	movs	r5, r0
 8001230:	183c      	adds	r4, r7, r0
 8001232:	1c18      	adds	r0, r3, #0
 8001234:	f7ff f878 	bl	8000328 <__aeabi_f2uiz>
 8001238:	0003      	movs	r3, r0
 800123a:	8023      	strh	r3, [r4, #0]
	pi_output += bias;
 800123c:	0028      	movs	r0, r5
 800123e:	183b      	adds	r3, r7, r0
 8001240:	1839      	adds	r1, r7, r0
 8001242:	220c      	movs	r2, #12
 8001244:	18ba      	adds	r2, r7, r2
 8001246:	8809      	ldrh	r1, [r1, #0]
 8001248:	8812      	ldrh	r2, [r2, #0]
 800124a:	188a      	adds	r2, r1, r2
 800124c:	801a      	strh	r2, [r3, #0]
	//Stellgre (PWM) begrenzen
	if(pi_output > htim2.Init.Period){
 800124e:	183b      	adds	r3, r7, r0
 8001250:	881a      	ldrh	r2, [r3, #0]
 8001252:	4b14      	ldr	r3, [pc, #80]	; (80012a4 <pi_controller+0x174>)
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	429a      	cmp	r2, r3
 8001258:	d905      	bls.n	8001266 <pi_controller+0x136>
		pi_output = htim2.Init.Period;
 800125a:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <pi_controller+0x174>)
 800125c:	68da      	ldr	r2, [r3, #12]
 800125e:	230e      	movs	r3, #14
 8001260:	18fb      	adds	r3, r7, r3
 8001262:	801a      	strh	r2, [r3, #0]
 8001264:	e00b      	b.n	800127e <pi_controller+0x14e>
	}
	else if(pi_output < min_pwm_val){
 8001266:	4b09      	ldr	r3, [pc, #36]	; (800128c <pi_controller+0x15c>)
 8001268:	881b      	ldrh	r3, [r3, #0]
 800126a:	220e      	movs	r2, #14
 800126c:	18ba      	adds	r2, r7, r2
 800126e:	8812      	ldrh	r2, [r2, #0]
 8001270:	429a      	cmp	r2, r3
 8001272:	d204      	bcs.n	800127e <pi_controller+0x14e>
		pi_output = min_pwm_val;
 8001274:	230e      	movs	r3, #14
 8001276:	18fb      	adds	r3, r7, r3
 8001278:	4a04      	ldr	r2, [pc, #16]	; (800128c <pi_controller+0x15c>)
 800127a:	8812      	ldrh	r2, [r2, #0]
 800127c:	801a      	strh	r2, [r3, #0]
	}
	return pi_output;
 800127e:	230e      	movs	r3, #14
 8001280:	18fb      	adds	r3, r7, r3
 8001282:	881b      	ldrh	r3, [r3, #0]
}
 8001284:	0018      	movs	r0, r3
 8001286:	46bd      	mov	sp, r7
 8001288:	b004      	add	sp, #16
 800128a:	bdb0      	pop	{r4, r5, r7, pc}
 800128c:	0800665a 	.word	0x0800665a
 8001290:	0800665c 	.word	0x0800665c
 8001294:	20000000 	.word	0x20000000
 8001298:	20000094 	.word	0x20000094
 800129c:	08006660 	.word	0x08006660
 80012a0:	08006662 	.word	0x08006662
 80012a4:	20000168 	.word	0x20000168

080012a8 <adjust_pwm_value>:



void adjust_pwm_value(uint16_t new_duty){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	0002      	movs	r2, r0
 80012b0:	1dbb      	adds	r3, r7, #6
 80012b2:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, new_duty);
 80012b4:	4b09      	ldr	r3, [pc, #36]	; (80012dc <adjust_pwm_value+0x34>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	1dba      	adds	r2, r7, #6
 80012ba:	8812      	ldrh	r2, [r2, #0]
 80012bc:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, new_duty);
 80012be:	4b07      	ldr	r3, [pc, #28]	; (80012dc <adjust_pwm_value+0x34>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	1dba      	adds	r2, r7, #6
 80012c4:	8812      	ldrh	r2, [r2, #0]
 80012c6:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, new_duty);
 80012c8:	4b04      	ldr	r3, [pc, #16]	; (80012dc <adjust_pwm_value+0x34>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	1dba      	adds	r2, r7, #6
 80012ce:	8812      	ldrh	r2, [r2, #0]
 80012d0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b002      	add	sp, #8
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	20000168 	.word	0x20000168

080012e0 <start_timers>:

void start_timers(void){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80012e4:	4b19      	ldr	r3, [pc, #100]	; (800134c <start_timers+0x6c>)
 80012e6:	2100      	movs	r1, #0
 80012e8:	0018      	movs	r0, r3
 80012ea:	f002 ffff 	bl	80042ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80012ee:	4b17      	ldr	r3, [pc, #92]	; (800134c <start_timers+0x6c>)
 80012f0:	2104      	movs	r1, #4
 80012f2:	0018      	movs	r0, r3
 80012f4:	f002 fffa 	bl	80042ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <start_timers+0x6c>)
 80012fa:	2108      	movs	r1, #8
 80012fc:	0018      	movs	r0, r3
 80012fe:	f002 fff5 	bl	80042ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001302:	4b12      	ldr	r3, [pc, #72]	; (800134c <start_timers+0x6c>)
 8001304:	210c      	movs	r1, #12
 8001306:	0018      	movs	r0, r3
 8001308:	f002 fff0 	bl	80042ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim21, TIM_CHANNEL_1);
 800130c:	4b10      	ldr	r3, [pc, #64]	; (8001350 <start_timers+0x70>)
 800130e:	2100      	movs	r1, #0
 8001310:	0018      	movs	r0, r3
 8001312:	f002 ffeb 	bl	80042ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim21, TIM_CHANNEL_2);
 8001316:	4b0e      	ldr	r3, [pc, #56]	; (8001350 <start_timers+0x70>)
 8001318:	2104      	movs	r1, #4
 800131a:	0018      	movs	r0, r3
 800131c:	f002 ffe6 	bl	80042ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_1);
 8001320:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <start_timers+0x74>)
 8001322:	2100      	movs	r1, #0
 8001324:	0018      	movs	r0, r3
 8001326:	f002 ffe1 	bl	80042ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_2);
 800132a:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <start_timers+0x74>)
 800132c:	2104      	movs	r1, #4
 800132e:	0018      	movs	r0, r3
 8001330:	f002 ffdc 	bl	80042ec <HAL_TIM_PWM_Start>
	HAL_LPTIM_Counter_Start_IT(&hlptim1, lptim_period);
 8001334:	4b08      	ldr	r3, [pc, #32]	; (8001358 <start_timers+0x78>)
 8001336:	881b      	ldrh	r3, [r3, #0]
 8001338:	001a      	movs	r2, r3
 800133a:	4b08      	ldr	r3, [pc, #32]	; (800135c <start_timers+0x7c>)
 800133c:	0011      	movs	r1, r2
 800133e:	0018      	movs	r0, r3
 8001340:	f001 fd8a 	bl	8002e58 <HAL_LPTIM_Counter_Start_IT>

}
 8001344:	46c0      	nop			; (mov r8, r8)
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	20000168 	.word	0x20000168
 8001350:	200001a8 	.word	0x200001a8
 8001354:	20000128 	.word	0x20000128
 8001358:	08006658 	.word	0x08006658
 800135c:	200000f4 	.word	0x200000f4

08001360 <reset_all_pwm>:

void reset_all_pwm(void){
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af04      	add	r7, sp, #16
	set_pwm(0, 0, 0, 0, 0, 0, 0, 0);
 8001366:	2300      	movs	r3, #0
 8001368:	9303      	str	r3, [sp, #12]
 800136a:	2300      	movs	r3, #0
 800136c:	9302      	str	r3, [sp, #8]
 800136e:	2300      	movs	r3, #0
 8001370:	9301      	str	r3, [sp, #4]
 8001372:	2300      	movs	r3, #0
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	2300      	movs	r3, #0
 8001378:	2200      	movs	r2, #0
 800137a:	2100      	movs	r1, #0
 800137c:	2000      	movs	r0, #0
 800137e:	f000 f837 	bl	80013f0 <set_pwm>
}
 8001382:	46c0      	nop			; (mov r8, r8)
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <stop_timers>:

void stop_timers(void){
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800138c:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <stop_timers+0x5c>)
 800138e:	2100      	movs	r1, #0
 8001390:	0018      	movs	r0, r3
 8001392:	f003 f837 	bl	8004404 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001396:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <stop_timers+0x5c>)
 8001398:	2104      	movs	r1, #4
 800139a:	0018      	movs	r0, r3
 800139c:	f003 f832 	bl	8004404 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80013a0:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <stop_timers+0x5c>)
 80013a2:	2108      	movs	r1, #8
 80013a4:	0018      	movs	r0, r3
 80013a6:	f003 f82d 	bl	8004404 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 80013aa:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <stop_timers+0x5c>)
 80013ac:	210c      	movs	r1, #12
 80013ae:	0018      	movs	r0, r3
 80013b0:	f003 f828 	bl	8004404 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim21, TIM_CHANNEL_1);
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <stop_timers+0x60>)
 80013b6:	2100      	movs	r1, #0
 80013b8:	0018      	movs	r0, r3
 80013ba:	f003 f823 	bl	8004404 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim21, TIM_CHANNEL_2);
 80013be:	4b0a      	ldr	r3, [pc, #40]	; (80013e8 <stop_timers+0x60>)
 80013c0:	2104      	movs	r1, #4
 80013c2:	0018      	movs	r0, r3
 80013c4:	f003 f81e 	bl	8004404 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim22, TIM_CHANNEL_1);
 80013c8:	4b08      	ldr	r3, [pc, #32]	; (80013ec <stop_timers+0x64>)
 80013ca:	2100      	movs	r1, #0
 80013cc:	0018      	movs	r0, r3
 80013ce:	f003 f819 	bl	8004404 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim22, TIM_CHANNEL_2);
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <stop_timers+0x64>)
 80013d4:	2104      	movs	r1, #4
 80013d6:	0018      	movs	r0, r3
 80013d8:	f003 f814 	bl	8004404 <HAL_TIM_PWM_Stop>
}
 80013dc:	46c0      	nop			; (mov r8, r8)
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	46c0      	nop			; (mov r8, r8)
 80013e4:	20000168 	.word	0x20000168
 80013e8:	200001a8 	.word	0x200001a8
 80013ec:	20000128 	.word	0x20000128

080013f0 <set_pwm>:

void set_pwm(int TIM2_CH1, int TIM2_CH2, int TIM2_CH3, int TIM2_CH4, int TIM21_CH1, int TIM21_CH2, int TIM22_CH1, int TIM22_CH2){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
 80013fc:	603b      	str	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM2_CH1);
 80013fe:	4b12      	ldr	r3, [pc, #72]	; (8001448 <set_pwm+0x58>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	68fa      	ldr	r2, [r7, #12]
 8001404:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM2_CH2);
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <set_pwm+0x58>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	68ba      	ldr	r2, [r7, #8]
 800140c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM2_CH3);
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <set_pwm+0x58>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM2_CH4);
 8001416:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <set_pwm+0x58>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	683a      	ldr	r2, [r7, #0]
 800141c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM21_CH1);
 800141e:	4b0a      	ldr	r3, [pc, #40]	; (8001448 <set_pwm+0x58>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM21_CH2);
 8001426:	4b08      	ldr	r3, [pc, #32]	; (8001448 <set_pwm+0x58>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	69fa      	ldr	r2, [r7, #28]
 800142c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM22_CH1);
 800142e:	4b06      	ldr	r3, [pc, #24]	; (8001448 <set_pwm+0x58>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	6a3a      	ldr	r2, [r7, #32]
 8001434:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, TIM22_CH2);
 8001436:	4b04      	ldr	r3, [pc, #16]	; (8001448 <set_pwm+0x58>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800143c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	46bd      	mov	sp, r7
 8001442:	b004      	add	sp, #16
 8001444:	bd80      	pop	{r7, pc}
 8001446:	46c0      	nop			; (mov r8, r8)
 8001448:	20000168 	.word	0x20000168

0800144c <switch_direction>:

void switch_direction(void){
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	reset_all_pwm();
 8001450:	f7ff ff86 	bl	8001360 <reset_all_pwm>
	HAL_Delay(1000);
 8001454:	23fa      	movs	r3, #250	; 0xfa
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	0018      	movs	r0, r3
 800145a:	f001 f93b 	bl	80026d4 <HAL_Delay>
	toggle_all_gpio();
 800145e:	f000 f803 	bl	8001468 <toggle_all_gpio>

}
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <toggle_all_gpio>:

void toggle_all_gpio(void){
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800146c:	2380      	movs	r3, #128	; 0x80
 800146e:	005a      	lsls	r2, r3, #1
 8001470:	23a0      	movs	r3, #160	; 0xa0
 8001472:	05db      	lsls	r3, r3, #23
 8001474:	0011      	movs	r1, r2
 8001476:	0018      	movs	r0, r3
 8001478:	f001 fc47 	bl	8002d0a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	011a      	lsls	r2, r3, #4
 8001480:	23a0      	movs	r3, #160	; 0xa0
 8001482:	05db      	lsls	r3, r3, #23
 8001484:	0011      	movs	r1, r2
 8001486:	0018      	movs	r0, r3
 8001488:	f001 fc3f 	bl	8002d0a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 800148c:	2380      	movs	r3, #128	; 0x80
 800148e:	015a      	lsls	r2, r3, #5
 8001490:	23a0      	movs	r3, #160	; 0xa0
 8001492:	05db      	lsls	r3, r3, #23
 8001494:	0011      	movs	r1, r2
 8001496:	0018      	movs	r0, r3
 8001498:	f001 fc37 	bl	8002d0a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 800149c:	2380      	movs	r3, #128	; 0x80
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	4a0e      	ldr	r2, [pc, #56]	; (80014dc <toggle_all_gpio+0x74>)
 80014a2:	0019      	movs	r1, r3
 80014a4:	0010      	movs	r0, r2
 80014a6:	f001 fc30 	bl	8002d0a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 80014aa:	2380      	movs	r3, #128	; 0x80
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4a0b      	ldr	r2, [pc, #44]	; (80014dc <toggle_all_gpio+0x74>)
 80014b0:	0019      	movs	r1, r3
 80014b2:	0010      	movs	r0, r2
 80014b4:	f001 fc29 	bl	8002d0a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 80014b8:	2380      	movs	r3, #128	; 0x80
 80014ba:	011b      	lsls	r3, r3, #4
 80014bc:	4a07      	ldr	r2, [pc, #28]	; (80014dc <toggle_all_gpio+0x74>)
 80014be:	0019      	movs	r1, r3
 80014c0:	0010      	movs	r0, r2
 80014c2:	f001 fc22 	bl	8002d0a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);
 80014c6:	2380      	movs	r3, #128	; 0x80
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	4a05      	ldr	r2, [pc, #20]	; (80014e0 <toggle_all_gpio+0x78>)
 80014cc:	0019      	movs	r1, r3
 80014ce:	0010      	movs	r0, r2
 80014d0:	f001 fc1b 	bl	8002d0a <HAL_GPIO_TogglePin>
	//einer fehlt wegen nucleo board
}
 80014d4:	46c0      	nop			; (mov r8, r8)
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	46c0      	nop			; (mov r8, r8)
 80014dc:	50000400 	.word	0x50000400
 80014e0:	50000800 	.word	0x50000800

080014e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014e4:	b590      	push	{r4, r7, lr}
 80014e6:	b08b      	sub	sp, #44	; 0x2c
 80014e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ea:	2414      	movs	r4, #20
 80014ec:	193b      	adds	r3, r7, r4
 80014ee:	0018      	movs	r0, r3
 80014f0:	2314      	movs	r3, #20
 80014f2:	001a      	movs	r2, r3
 80014f4:	2100      	movs	r1, #0
 80014f6:	f004 ffbf 	bl	8006478 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fa:	4b4d      	ldr	r3, [pc, #308]	; (8001630 <MX_GPIO_Init+0x14c>)
 80014fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014fe:	4b4c      	ldr	r3, [pc, #304]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001500:	2104      	movs	r1, #4
 8001502:	430a      	orrs	r2, r1
 8001504:	62da      	str	r2, [r3, #44]	; 0x2c
 8001506:	4b4a      	ldr	r3, [pc, #296]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800150a:	2204      	movs	r2, #4
 800150c:	4013      	ands	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001512:	4b47      	ldr	r3, [pc, #284]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001516:	4b46      	ldr	r3, [pc, #280]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001518:	2180      	movs	r1, #128	; 0x80
 800151a:	430a      	orrs	r2, r1
 800151c:	62da      	str	r2, [r3, #44]	; 0x2c
 800151e:	4b44      	ldr	r3, [pc, #272]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001522:	2280      	movs	r2, #128	; 0x80
 8001524:	4013      	ands	r3, r2
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	4b41      	ldr	r3, [pc, #260]	; (8001630 <MX_GPIO_Init+0x14c>)
 800152c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800152e:	4b40      	ldr	r3, [pc, #256]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001530:	2101      	movs	r1, #1
 8001532:	430a      	orrs	r2, r1
 8001534:	62da      	str	r2, [r3, #44]	; 0x2c
 8001536:	4b3e      	ldr	r3, [pc, #248]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800153a:	2201      	movs	r2, #1
 800153c:	4013      	ands	r3, r2
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001542:	4b3b      	ldr	r3, [pc, #236]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001546:	4b3a      	ldr	r3, [pc, #232]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001548:	2102      	movs	r1, #2
 800154a:	430a      	orrs	r2, r1
 800154c:	62da      	str	r2, [r3, #44]	; 0x2c
 800154e:	4b38      	ldr	r3, [pc, #224]	; (8001630 <MX_GPIO_Init+0x14c>)
 8001550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001552:	2202      	movs	r2, #2
 8001554:	4013      	ands	r3, r2
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|SEL5_Pin|SEL4_Pin|SEL3_Pin, GPIO_PIN_RESET);
 800155a:	23c9      	movs	r3, #201	; 0xc9
 800155c:	0159      	lsls	r1, r3, #5
 800155e:	23a0      	movs	r3, #160	; 0xa0
 8001560:	05db      	lsls	r3, r3, #23
 8001562:	2200      	movs	r2, #0
 8001564:	0018      	movs	r0, r3
 8001566:	f001 fbb3 	bl	8002cd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|SEL8_Pin|SEL2_Pin|SEL1_Pin, GPIO_PIN_RESET);
 800156a:	4932      	ldr	r1, [pc, #200]	; (8001634 <MX_GPIO_Init+0x150>)
 800156c:	4b32      	ldr	r3, [pc, #200]	; (8001638 <MX_GPIO_Init+0x154>)
 800156e:	2200      	movs	r2, #0
 8001570:	0018      	movs	r0, r3
 8001572:	f001 fbad 	bl	8002cd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, GPIO_PIN_RESET);
 8001576:	2380      	movs	r3, #128	; 0x80
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4830      	ldr	r0, [pc, #192]	; (800163c <MX_GPIO_Init+0x158>)
 800157c:	2200      	movs	r2, #0
 800157e:	0019      	movs	r1, r3
 8001580:	f001 fba6 	bl	8002cd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001584:	0021      	movs	r1, r4
 8001586:	187b      	adds	r3, r7, r1
 8001588:	2280      	movs	r2, #128	; 0x80
 800158a:	0192      	lsls	r2, r2, #6
 800158c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800158e:	187b      	adds	r3, r7, r1
 8001590:	2284      	movs	r2, #132	; 0x84
 8001592:	0392      	lsls	r2, r2, #14
 8001594:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	187b      	adds	r3, r7, r1
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800159c:	000c      	movs	r4, r1
 800159e:	187b      	adds	r3, r7, r1
 80015a0:	4a26      	ldr	r2, [pc, #152]	; (800163c <MX_GPIO_Init+0x158>)
 80015a2:	0019      	movs	r1, r3
 80015a4:	0010      	movs	r0, r2
 80015a6:	f001 fa1d 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|SEL5_Pin|SEL4_Pin|SEL3_Pin;
 80015aa:	0021      	movs	r1, r4
 80015ac:	187b      	adds	r3, r7, r1
 80015ae:	22c9      	movs	r2, #201	; 0xc9
 80015b0:	0152      	lsls	r2, r2, #5
 80015b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b4:	187b      	adds	r3, r7, r1
 80015b6:	2201      	movs	r2, #1
 80015b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	187b      	adds	r3, r7, r1
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	187b      	adds	r3, r7, r1
 80015c2:	2200      	movs	r2, #0
 80015c4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c6:	000c      	movs	r4, r1
 80015c8:	187a      	adds	r2, r7, r1
 80015ca:	23a0      	movs	r3, #160	; 0xa0
 80015cc:	05db      	lsls	r3, r3, #23
 80015ce:	0011      	movs	r1, r2
 80015d0:	0018      	movs	r0, r3
 80015d2:	f001 fa07 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|SEL8_Pin|SEL2_Pin|SEL1_Pin;
 80015d6:	0021      	movs	r1, r4
 80015d8:	187b      	adds	r3, r7, r1
 80015da:	4a16      	ldr	r2, [pc, #88]	; (8001634 <MX_GPIO_Init+0x150>)
 80015dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015de:	187b      	adds	r3, r7, r1
 80015e0:	2201      	movs	r2, #1
 80015e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	187b      	adds	r3, r7, r1
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ea:	187b      	adds	r3, r7, r1
 80015ec:	2200      	movs	r2, #0
 80015ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f0:	000c      	movs	r4, r1
 80015f2:	187b      	adds	r3, r7, r1
 80015f4:	4a10      	ldr	r2, [pc, #64]	; (8001638 <MX_GPIO_Init+0x154>)
 80015f6:	0019      	movs	r1, r3
 80015f8:	0010      	movs	r0, r2
 80015fa:	f001 f9f3 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SEL7_Pin;
 80015fe:	0021      	movs	r1, r4
 8001600:	187b      	adds	r3, r7, r1
 8001602:	2280      	movs	r2, #128	; 0x80
 8001604:	0092      	lsls	r2, r2, #2
 8001606:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	187b      	adds	r3, r7, r1
 800160a:	2201      	movs	r2, #1
 800160c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	187b      	adds	r3, r7, r1
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001614:	187b      	adds	r3, r7, r1
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SEL7_GPIO_Port, &GPIO_InitStruct);
 800161a:	187b      	adds	r3, r7, r1
 800161c:	4a07      	ldr	r2, [pc, #28]	; (800163c <MX_GPIO_Init+0x158>)
 800161e:	0019      	movs	r1, r3
 8001620:	0010      	movs	r0, r2
 8001622:	f001 f9df 	bl	80029e4 <HAL_GPIO_Init>

}
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	46bd      	mov	sp, r7
 800162a:	b00b      	add	sp, #44	; 0x2c
 800162c:	bd90      	pop	{r4, r7, pc}
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	40021000 	.word	0x40021000
 8001634:	00000b04 	.word	0x00000b04
 8001638:	50000400 	.word	0x50000400
 800163c:	50000800 	.word	0x50000800

08001640 <is_knx_controlbyte>:



uint8_t listen_group_address_counter = 0;

bool is_knx_controlbyte(uint8_t byte){
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	0002      	movs	r2, r0
 8001648:	1dfb      	adds	r3, r7, #7
 800164a:	701a      	strb	r2, [r3, #0]
  return ((byte | 0b00101100) == 0b10111100 ); // Ignore repeat flag and priority flag
 800164c:	1dfb      	adds	r3, r7, #7
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	222c      	movs	r2, #44	; 0x2c
 8001652:	4313      	orrs	r3, r2
 8001654:	b2db      	uxtb	r3, r3
 8001656:	3bbc      	subs	r3, #188	; 0xbc
 8001658:	425a      	negs	r2, r3
 800165a:	4153      	adcs	r3, r2
 800165c:	b2db      	uxtb	r3, r3
}
 800165e:	0018      	movs	r0, r3
 8001660:	46bd      	mov	sp, r7
 8001662:	b002      	add	sp, #8
 8001664:	bd80      	pop	{r7, pc}

08001666 <get_payload_length>:

uint8_t get_payload_length(uint8_t *address_buffer){
 8001666:	b580      	push	{r7, lr}
 8001668:	b084      	sub	sp, #16
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
  uint8_t length = (address_buffer[4] & 0b00001111) + 1;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	3304      	adds	r3, #4
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	220f      	movs	r2, #15
 8001676:	4013      	ands	r3, r2
 8001678:	b2da      	uxtb	r2, r3
 800167a:	210f      	movs	r1, #15
 800167c:	187b      	adds	r3, r7, r1
 800167e:	3201      	adds	r2, #1
 8001680:	701a      	strb	r2, [r3, #0]
  return length;
 8001682:	187b      	adds	r3, r7, r1
 8001684:	781b      	ldrb	r3, [r3, #0]
}
 8001686:	0018      	movs	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	b004      	add	sp, #16
 800168c:	bd80      	pop	{r7, pc}

0800168e <is_target_group>:

bool is_target_group(uint8_t *address_buffer){
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  return address_buffer[4] & 0b10000000; 	//Letztes bit von zielbyte auslesen, wenn 1 dann gruppenadresse
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	3304      	adds	r3, #4
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	001a      	movs	r2, r3
 800169e:	2380      	movs	r3, #128	; 0x80
 80016a0:	4013      	ands	r3, r2
 80016a2:	1e5a      	subs	r2, r3, #1
 80016a4:	4193      	sbcs	r3, r2
 80016a6:	b2db      	uxtb	r3, r3
}
 80016a8:	0018      	movs	r0, r3
 80016aa:	46bd      	mov	sp, r7
 80016ac:	b002      	add	sp, #8
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <get_target_maingroup>:

uint8_t get_target_maingroup(uint8_t *address_buffer){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  return ((address_buffer[2] & 0b01111000) >> 3);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3302      	adds	r3, #2
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	10db      	asrs	r3, r3, #3
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	220f      	movs	r2, #15
 80016c4:	4013      	ands	r3, r2
 80016c6:	b2db      	uxtb	r3, r3
}
 80016c8:	0018      	movs	r0, r3
 80016ca:	46bd      	mov	sp, r7
 80016cc:	b002      	add	sp, #8
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <get_target_middlegroup>:

uint8_t get_target_middlegroup(uint8_t *address_buffer){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  return (address_buffer[2] & 0b00000111);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	3302      	adds	r3, #2
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2207      	movs	r2, #7
 80016e0:	4013      	ands	r3, r2
 80016e2:	b2db      	uxtb	r3, r3
}
 80016e4:	0018      	movs	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	b002      	add	sp, #8
 80016ea:	bd80      	pop	{r7, pc}

080016ec <get_target_subgroup>:

uint8_t get_target_subgroup(uint8_t *address_buffer){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  return address_buffer[3];
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	78db      	ldrb	r3, [r3, #3]
}
 80016f8:	0018      	movs	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	b002      	add	sp, #8
 80016fe:	bd80      	pop	{r7, pc}

08001700 <check_interest>:

bool check_interest(uint8_t *address_buffer){
 8001700:	b590      	push	{r4, r7, lr}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	uint8_t maingroup = get_target_maingroup(address_buffer);
 8001708:	230f      	movs	r3, #15
 800170a:	18fc      	adds	r4, r7, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	0018      	movs	r0, r3
 8001710:	f7ff ffce 	bl	80016b0 <get_target_maingroup>
 8001714:	0003      	movs	r3, r0
 8001716:	7023      	strb	r3, [r4, #0]
	uint8_t middlegroup = get_target_middlegroup(address_buffer);
 8001718:	230e      	movs	r3, #14
 800171a:	18fc      	adds	r4, r7, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	0018      	movs	r0, r3
 8001720:	f7ff ffd6 	bl	80016d0 <get_target_middlegroup>
 8001724:	0003      	movs	r3, r0
 8001726:	7023      	strb	r3, [r4, #0]
	uint8_t subgroup = get_target_subgroup(address_buffer);
 8001728:	230d      	movs	r3, #13
 800172a:	18fc      	adds	r4, r7, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	0018      	movs	r0, r3
 8001730:	f7ff ffdc 	bl	80016ec <get_target_subgroup>
 8001734:	0003      	movs	r3, r0
 8001736:	7023      	strb	r3, [r4, #0]
	bool interested = is_target_group(address_buffer) && is_listening_to_group_address(maingroup, middlegroup, subgroup); //&&main middle und subgroup mit am anfang im code initilaisierten listening adessen vergleichen
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	0018      	movs	r0, r3
 800173c:	f7ff ffa7 	bl	800168e <is_target_group>
 8001740:	1e03      	subs	r3, r0, #0
 8001742:	d00f      	beq.n	8001764 <check_interest+0x64>
 8001744:	230f      	movs	r3, #15
 8001746:	18fb      	adds	r3, r7, r3
 8001748:	7818      	ldrb	r0, [r3, #0]
 800174a:	230e      	movs	r3, #14
 800174c:	18fb      	adds	r3, r7, r3
 800174e:	7819      	ldrb	r1, [r3, #0]
 8001750:	230d      	movs	r3, #13
 8001752:	18fb      	adds	r3, r7, r3
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	001a      	movs	r2, r3
 8001758:	f000 f82c 	bl	80017b4 <is_listening_to_group_address>
 800175c:	1e03      	subs	r3, r0, #0
 800175e:	d001      	beq.n	8001764 <check_interest+0x64>
 8001760:	2201      	movs	r2, #1
 8001762:	e000      	b.n	8001766 <check_interest+0x66>
 8001764:	2200      	movs	r2, #0
 8001766:	200c      	movs	r0, #12
 8001768:	183b      	adds	r3, r7, r0
 800176a:	701a      	strb	r2, [r3, #0]
 800176c:	781a      	ldrb	r2, [r3, #0]
 800176e:	2101      	movs	r1, #1
 8001770:	400a      	ands	r2, r1
 8001772:	701a      	strb	r2, [r3, #0]
	return interested;
 8001774:	183b      	adds	r3, r7, r0
 8001776:	781b      	ldrb	r3, [r3, #0]
}
 8001778:	0018      	movs	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	b005      	add	sp, #20
 800177e:	bd90      	pop	{r4, r7, pc}

08001780 <clear_flags>:

void clear_flags(void){
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	flag_controlbyte_receive_started 	= FLAG_FALSE;
 8001784:	4b07      	ldr	r3, [pc, #28]	; (80017a4 <clear_flags+0x24>)
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
	flag_address_receive_started 		= FLAG_FALSE;
 800178a:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <clear_flags+0x28>)
 800178c:	2200      	movs	r2, #0
 800178e:	701a      	strb	r2, [r3, #0]
	flag_payload_receive_started 		= FLAG_FALSE;
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <clear_flags+0x2c>)
 8001792:	2200      	movs	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]
	flag_checksum_receive_started		= FLAG_FALSE;
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <clear_flags+0x30>)
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]
}
 800179c:	46c0      	nop			; (mov r8, r8)
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	46c0      	nop			; (mov r8, r8)
 80017a4:	20000099 	.word	0x20000099
 80017a8:	2000009a 	.word	0x2000009a
 80017ac:	2000009b 	.word	0x2000009b
 80017b0:	2000009c 	.word	0x2000009c

080017b4 <is_listening_to_group_address>:
	listen_group_addresses[listen_group_address_counter][1] = atoi(substring2);
	listen_group_addresses[listen_group_address_counter][2] = substring3;
	listen_group_address_counter++;
}

bool is_listening_to_group_address(int maingroup, int middlegroup, int subgroup){
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < listen_group_address_counter; i++){
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	e026      	b.n	8001814 <is_listening_to_group_address+0x60>
    if ((listen_group_addresses[i][0] == maingroup)
 80017c6:	4919      	ldr	r1, [pc, #100]	; (800182c <is_listening_to_group_address+0x78>)
 80017c8:	697a      	ldr	r2, [r7, #20]
 80017ca:	0013      	movs	r3, r2
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	189b      	adds	r3, r3, r2
 80017d0:	5c5b      	ldrb	r3, [r3, r1]
 80017d2:	001a      	movs	r2, r3
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d119      	bne.n	800180e <is_listening_to_group_address+0x5a>
         && (listen_group_addresses[i][1] == middlegroup)
 80017da:	4914      	ldr	r1, [pc, #80]	; (800182c <is_listening_to_group_address+0x78>)
 80017dc:	697a      	ldr	r2, [r7, #20]
 80017de:	0013      	movs	r3, r2
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	189b      	adds	r3, r3, r2
 80017e4:	18cb      	adds	r3, r1, r3
 80017e6:	3301      	adds	r3, #1
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	001a      	movs	r2, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d10d      	bne.n	800180e <is_listening_to_group_address+0x5a>
         && (listen_group_addresses[i][2] == subgroup)){
 80017f2:	490e      	ldr	r1, [pc, #56]	; (800182c <is_listening_to_group_address+0x78>)
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	0013      	movs	r3, r2
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	189b      	adds	r3, r3, r2
 80017fc:	18cb      	adds	r3, r1, r3
 80017fe:	3302      	adds	r3, #2
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	001a      	movs	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4293      	cmp	r3, r2
 8001808:	d101      	bne.n	800180e <is_listening_to_group_address+0x5a>
      return true;
 800180a:	2301      	movs	r3, #1
 800180c:	e009      	b.n	8001822 <is_listening_to_group_address+0x6e>
  for (int i = 0; i < listen_group_address_counter; i++){
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	3301      	adds	r3, #1
 8001812:	617b      	str	r3, [r7, #20]
 8001814:	4b06      	ldr	r3, [pc, #24]	; (8001830 <is_listening_to_group_address+0x7c>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	001a      	movs	r2, r3
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	4293      	cmp	r3, r2
 800181e:	dbd2      	blt.n	80017c6 <is_listening_to_group_address+0x12>
    }
  }
  return false;
 8001820:	2300      	movs	r3, #0
}
 8001822:	0018      	movs	r0, r3
 8001824:	46bd      	mov	sp, r7
 8001826:	b006      	add	sp, #24
 8001828:	bd80      	pop	{r7, pc}
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	200000c0 	.word	0x200000c0
 8001830:	200000a8 	.word	0x200000a8

08001834 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001838:	4b13      	ldr	r3, [pc, #76]	; (8001888 <MX_LPTIM1_Init+0x54>)
 800183a:	4a14      	ldr	r2, [pc, #80]	; (800188c <MX_LPTIM1_Init+0x58>)
 800183c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800183e:	4b12      	ldr	r3, [pc, #72]	; (8001888 <MX_LPTIM1_Init+0x54>)
 8001840:	2200      	movs	r2, #0
 8001842:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8001844:	4b10      	ldr	r3, [pc, #64]	; (8001888 <MX_LPTIM1_Init+0x54>)
 8001846:	22e0      	movs	r2, #224	; 0xe0
 8001848:	0112      	lsls	r2, r2, #4
 800184a:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_0;
 800184c:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <MX_LPTIM1_Init+0x54>)
 800184e:	2200      	movs	r2, #0
 8001850:	615a      	str	r2, [r3, #20]
  hlptim1.Init.Trigger.ActiveEdge = LPTIM_ACTIVEEDGE_RISING;
 8001852:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <MX_LPTIM1_Init+0x54>)
 8001854:	2280      	movs	r2, #128	; 0x80
 8001856:	0292      	lsls	r2, r2, #10
 8001858:	619a      	str	r2, [r3, #24]
  hlptim1.Init.Trigger.SampleTime = LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION;
 800185a:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <MX_LPTIM1_Init+0x54>)
 800185c:	2200      	movs	r2, #0
 800185e:	61da      	str	r2, [r3, #28]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8001860:	4b09      	ldr	r3, [pc, #36]	; (8001888 <MX_LPTIM1_Init+0x54>)
 8001862:	2200      	movs	r2, #0
 8001864:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001866:	4b08      	ldr	r3, [pc, #32]	; (8001888 <MX_LPTIM1_Init+0x54>)
 8001868:	2200      	movs	r2, #0
 800186a:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <MX_LPTIM1_Init+0x54>)
 800186e:	2200      	movs	r2, #0
 8001870:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001872:	4b05      	ldr	r3, [pc, #20]	; (8001888 <MX_LPTIM1_Init+0x54>)
 8001874:	0018      	movs	r0, r3
 8001876:	f001 fa63 	bl	8002d40 <HAL_LPTIM_Init>
 800187a:	1e03      	subs	r3, r0, #0
 800187c:	d001      	beq.n	8001882 <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 800187e:	f000 f915 	bl	8001aac <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	200000f4 	.word	0x200000f4
 800188c:	40007c00 	.word	0x40007c00

08001890 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b088      	sub	sp, #32
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001898:	230c      	movs	r3, #12
 800189a:	18fb      	adds	r3, r7, r3
 800189c:	0018      	movs	r0, r3
 800189e:	2314      	movs	r3, #20
 80018a0:	001a      	movs	r2, r3
 80018a2:	2100      	movs	r1, #0
 80018a4:	f004 fde8 	bl	8006478 <memset>
  if(lptimHandle->Instance==LPTIM1)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a1b      	ldr	r2, [pc, #108]	; (800191c <HAL_LPTIM_MspInit+0x8c>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d130      	bne.n	8001914 <HAL_LPTIM_MspInit+0x84>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80018b2:	4b1b      	ldr	r3, [pc, #108]	; (8001920 <HAL_LPTIM_MspInit+0x90>)
 80018b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018b6:	4b1a      	ldr	r3, [pc, #104]	; (8001920 <HAL_LPTIM_MspInit+0x90>)
 80018b8:	2180      	movs	r1, #128	; 0x80
 80018ba:	0609      	lsls	r1, r1, #24
 80018bc:	430a      	orrs	r2, r1
 80018be:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c0:	4b17      	ldr	r3, [pc, #92]	; (8001920 <HAL_LPTIM_MspInit+0x90>)
 80018c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018c4:	4b16      	ldr	r3, [pc, #88]	; (8001920 <HAL_LPTIM_MspInit+0x90>)
 80018c6:	2104      	movs	r1, #4
 80018c8:	430a      	orrs	r2, r1
 80018ca:	62da      	str	r2, [r3, #44]	; 0x2c
 80018cc:	4b14      	ldr	r3, [pc, #80]	; (8001920 <HAL_LPTIM_MspInit+0x90>)
 80018ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d0:	2204      	movs	r2, #4
 80018d2:	4013      	ands	r3, r2
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM1 GPIO Configuration
    PC3     ------> LPTIM1_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018d8:	210c      	movs	r1, #12
 80018da:	187b      	adds	r3, r7, r1
 80018dc:	2208      	movs	r2, #8
 80018de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	187b      	adds	r3, r7, r1
 80018e2:	2202      	movs	r2, #2
 80018e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	187b      	adds	r3, r7, r1
 80018e8:	2200      	movs	r2, #0
 80018ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ec:	187b      	adds	r3, r7, r1
 80018ee:	2200      	movs	r2, #0
 80018f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_LPTIM1;
 80018f2:	187b      	adds	r3, r7, r1
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018f8:	187b      	adds	r3, r7, r1
 80018fa:	4a0a      	ldr	r2, [pc, #40]	; (8001924 <HAL_LPTIM_MspInit+0x94>)
 80018fc:	0019      	movs	r1, r3
 80018fe:	0010      	movs	r0, r2
 8001900:	f001 f870 	bl	80029e4 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8001904:	2200      	movs	r2, #0
 8001906:	2100      	movs	r1, #0
 8001908:	200d      	movs	r0, #13
 800190a:	f000 ffb1 	bl	8002870 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 800190e:	200d      	movs	r0, #13
 8001910:	f000 ffc3 	bl	800289a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8001914:	46c0      	nop			; (mov r8, r8)
 8001916:	46bd      	mov	sp, r7
 8001918:	b008      	add	sp, #32
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40007c00 	.word	0x40007c00
 8001920:	40021000 	.word	0x40021000
 8001924:	50000800 	.word	0x50000800

08001928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800192c:	f000 fe62 	bl	80025f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001930:	f000 f812 	bl	8001958 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001934:	f7ff fdd6 	bl	80014e4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001938:	f000 fb5c 	bl	8001ff4 <MX_TIM2_Init>
  MX_TIM21_Init();
 800193c:	f000 fbec 	bl	8002118 <MX_TIM21_Init>
  MX_TIM22_Init();
 8001940:	f000 fc54 	bl	80021ec <MX_TIM22_Init>
  MX_LPTIM1_Init();
 8001944:	f7ff ff76 	bl	8001834 <MX_LPTIM1_Init>
  MX_USART2_UART_Init();
 8001948:	f000 fdae 	bl	80024a8 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  statemachine_process();
 800194c:	f000 f8b2 	bl	8001ab4 <statemachine_process>
	  extract_data();
 8001950:	f000 faac 	bl	8001eac <extract_data>
	  statemachine_process();
 8001954:	e7fa      	b.n	800194c <main+0x24>
	...

08001958 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001958:	b590      	push	{r4, r7, lr}
 800195a:	b09d      	sub	sp, #116	; 0x74
 800195c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800195e:	2438      	movs	r4, #56	; 0x38
 8001960:	193b      	adds	r3, r7, r4
 8001962:	0018      	movs	r0, r3
 8001964:	2338      	movs	r3, #56	; 0x38
 8001966:	001a      	movs	r2, r3
 8001968:	2100      	movs	r1, #0
 800196a:	f004 fd85 	bl	8006478 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800196e:	2324      	movs	r3, #36	; 0x24
 8001970:	18fb      	adds	r3, r7, r3
 8001972:	0018      	movs	r0, r3
 8001974:	2314      	movs	r3, #20
 8001976:	001a      	movs	r2, r3
 8001978:	2100      	movs	r1, #0
 800197a:	f004 fd7d 	bl	8006478 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800197e:	003b      	movs	r3, r7
 8001980:	0018      	movs	r0, r3
 8001982:	2324      	movs	r3, #36	; 0x24
 8001984:	001a      	movs	r2, r3
 8001986:	2100      	movs	r1, #0
 8001988:	f004 fd76 	bl	8006478 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800198c:	4b2d      	ldr	r3, [pc, #180]	; (8001a44 <SystemClock_Config+0xec>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a2d      	ldr	r2, [pc, #180]	; (8001a48 <SystemClock_Config+0xf0>)
 8001992:	401a      	ands	r2, r3
 8001994:	4b2b      	ldr	r3, [pc, #172]	; (8001a44 <SystemClock_Config+0xec>)
 8001996:	2180      	movs	r1, #128	; 0x80
 8001998:	0109      	lsls	r1, r1, #4
 800199a:	430a      	orrs	r2, r1
 800199c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800199e:	0021      	movs	r1, r4
 80019a0:	187b      	adds	r3, r7, r1
 80019a2:	220a      	movs	r2, #10
 80019a4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a6:	187b      	adds	r3, r7, r1
 80019a8:	2201      	movs	r2, #1
 80019aa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019ac:	187b      	adds	r3, r7, r1
 80019ae:	2210      	movs	r2, #16
 80019b0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80019b2:	187b      	adds	r3, r7, r1
 80019b4:	2201      	movs	r2, #1
 80019b6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019b8:	187b      	adds	r3, r7, r1
 80019ba:	2202      	movs	r2, #2
 80019bc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019be:	187b      	adds	r3, r7, r1
 80019c0:	2200      	movs	r2, #0
 80019c2:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80019c4:	187b      	adds	r3, r7, r1
 80019c6:	2280      	movs	r2, #128	; 0x80
 80019c8:	02d2      	lsls	r2, r2, #11
 80019ca:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80019cc:	187b      	adds	r3, r7, r1
 80019ce:	2280      	movs	r2, #128	; 0x80
 80019d0:	03d2      	lsls	r2, r2, #15
 80019d2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019d4:	187b      	adds	r3, r7, r1
 80019d6:	0018      	movs	r0, r3
 80019d8:	f001 fcbc 	bl	8003354 <HAL_RCC_OscConfig>
 80019dc:	1e03      	subs	r3, r0, #0
 80019de:	d001      	beq.n	80019e4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80019e0:	f000 f864 	bl	8001aac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e4:	2124      	movs	r1, #36	; 0x24
 80019e6:	187b      	adds	r3, r7, r1
 80019e8:	220f      	movs	r2, #15
 80019ea:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ec:	187b      	adds	r3, r7, r1
 80019ee:	2203      	movs	r2, #3
 80019f0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019f2:	187b      	adds	r3, r7, r1
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019f8:	187b      	adds	r3, r7, r1
 80019fa:	2200      	movs	r2, #0
 80019fc:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019fe:	187b      	adds	r3, r7, r1
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a04:	187b      	adds	r3, r7, r1
 8001a06:	2101      	movs	r1, #1
 8001a08:	0018      	movs	r0, r3
 8001a0a:	f002 f86b 	bl	8003ae4 <HAL_RCC_ClockConfig>
 8001a0e:	1e03      	subs	r3, r0, #0
 8001a10:	d001      	beq.n	8001a16 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001a12:	f000 f84b 	bl	8001aac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPTIM1;
 8001a16:	003b      	movs	r3, r7
 8001a18:	2282      	movs	r2, #130	; 0x82
 8001a1a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a1c:	003b      	movs	r3, r7
 8001a1e:	2200      	movs	r2, #0
 8001a20:	611a      	str	r2, [r3, #16]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8001a22:	003b      	movs	r3, r7
 8001a24:	2280      	movs	r2, #128	; 0x80
 8001a26:	02d2      	lsls	r2, r2, #11
 8001a28:	61da      	str	r2, [r3, #28]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a2a:	003b      	movs	r3, r7
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	f002 fa79 	bl	8003f24 <HAL_RCCEx_PeriphCLKConfig>
 8001a32:	1e03      	subs	r3, r0, #0
 8001a34:	d001      	beq.n	8001a3a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8001a36:	f000 f839 	bl	8001aac <Error_Handler>
  }
}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	b01d      	add	sp, #116	; 0x74
 8001a40:	bd90      	pop	{r4, r7, pc}
 8001a42:	46c0      	nop			; (mov r8, r8)
 8001a44:	40007000 	.word	0x40007000
 8001a48:	ffffe7ff 	.word	0xffffe7ff

08001a4c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]

	statemachine_uart();
 8001a54:	f000 f926 	bl	8001ca4 <statemachine_uart>
}
 8001a58:	46c0      	nop			; (mov r8, r8)
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	b002      	add	sp, #8
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
	__NOP();
 8001a68:	46c0      	nop			; (mov r8, r8)
}
 8001a6a:	46c0      	nop			; (mov r8, r8)
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	b002      	add	sp, #8
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
	__NOP();
 8001a7a:	46c0      	nop			; (mov r8, r8)
}
 8001a7c:	46c0      	nop			; (mov r8, r8)
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b002      	add	sp, #8
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <HAL_LPTIM_AutoReloadMatchCallback>:

void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]

	HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8001a8c:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <HAL_LPTIM_AutoReloadMatchCallback+0x20>)
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f001 fa58 	bl	8002f44 <HAL_LPTIM_Counter_Stop_IT>
	flag_lptim_interrupt = FLAG_TRUE;
 8001a94:	4b04      	ldr	r3, [pc, #16]	; (8001aa8 <HAL_LPTIM_AutoReloadMatchCallback+0x24>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	701a      	strb	r2, [r3, #0]
}
 8001a9a:	46c0      	nop			; (mov r8, r8)
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	b002      	add	sp, #8
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	46c0      	nop			; (mov r8, r8)
 8001aa4:	200000f4 	.word	0x200000f4
 8001aa8:	20000098 	.word	0x20000098

08001aac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ab2:	e7fe      	b.n	8001ab2 <Error_Handler+0x6>

08001ab4 <statemachine_process>:

uint8_t statemachine_process_state = STANDBY_STATE;


void statemachine_process ()
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
	switch(statemachine_process_state)
 8001ab8:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <statemachine_process+0x3c>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b04      	cmp	r3, #4
 8001abe:	d813      	bhi.n	8001ae8 <statemachine_process+0x34>
 8001ac0:	009a      	lsls	r2, r3, #2
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <statemachine_process+0x40>)
 8001ac4:	18d3      	adds	r3, r2, r3
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	469f      	mov	pc, r3
	{

	case STANDBY_STATE:
		statemachine_standby_state();
 8001aca:	f000 f815 	bl	8001af8 <statemachine_standby_state>
		break;
 8001ace:	e00c      	b.n	8001aea <statemachine_process+0x36>

	case INIT_STATE:
		statemachine_init_state();
 8001ad0:	f000 f820 	bl	8001b14 <statemachine_init_state>
		break;
 8001ad4:	e009      	b.n	8001aea <statemachine_process+0x36>

	case SET_STATE:
		statemachine_set_state();
 8001ad6:	f000 f83b 	bl	8001b50 <statemachine_set_state>
		break;
 8001ada:	e006      	b.n	8001aea <statemachine_process+0x36>

	case STANDARD_STATE:
		statemachine_standard_state();
 8001adc:	f000 f868 	bl	8001bb0 <statemachine_standard_state>
		break;
 8001ae0:	e003      	b.n	8001aea <statemachine_process+0x36>

	case CONTROLLED_STATE:
		statemachine_controlled_state();
 8001ae2:	f000 f899 	bl	8001c18 <statemachine_controlled_state>
		break;
 8001ae6:	e000      	b.n	8001aea <statemachine_process+0x36>

	default:
		break;
 8001ae8:	46c0      	nop			; (mov r8, r8)
	}
}
 8001aea:	46c0      	nop			; (mov r8, r8)
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	200000b0 	.word	0x200000b0
 8001af4:	08006664 	.word	0x08006664

08001af8 <statemachine_standby_state>:



void statemachine_standby_state(){
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
	reset_all_pwm();
 8001afc:	f7ff fc30 	bl	8001360 <reset_all_pwm>
	stop_timers();
 8001b00:	f7ff fc42 	bl	8001388 <stop_timers>
	statemachine_process_state = INIT_STATE;
 8001b04:	4b02      	ldr	r3, [pc, #8]	; (8001b10 <statemachine_standby_state+0x18>)
 8001b06:	2201      	movs	r2, #1
 8001b08:	701a      	strb	r2, [r3, #0]
}
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	200000b0 	.word	0x200000b0

08001b14 <statemachine_init_state>:


void statemachine_init_state(){
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &knx_controlbyte, sizeof(knx_controlbyte));
 8001b18:	4909      	ldr	r1, [pc, #36]	; (8001b40 <statemachine_init_state+0x2c>)
 8001b1a:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <statemachine_init_state+0x30>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f003 f974 	bl	8004e0c <HAL_UART_Receive_IT>
	flag_controlbyte_receive_started = FLAG_TRUE;
 8001b24:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <statemachine_init_state+0x34>)
 8001b26:	2201      	movs	r2, #1
 8001b28:	701a      	strb	r2, [r3, #0]
	start_timers();
 8001b2a:	f7ff fbd9 	bl	80012e0 <start_timers>
	reset_all_pwm();
 8001b2e:	f7ff fc17 	bl	8001360 <reset_all_pwm>
	statemachine_process_state = SET_STATE;
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <statemachine_init_state+0x38>)
 8001b34:	2203      	movs	r2, #3
 8001b36:	701a      	strb	r2, [r3, #0]
}
 8001b38:	46c0      	nop			; (mov r8, r8)
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	46c0      	nop			; (mov r8, r8)
 8001b40:	200000e0 	.word	0x200000e0
 8001b44:	200001e8 	.word	0x200001e8
 8001b48:	20000099 	.word	0x20000099
 8001b4c:	200000b0 	.word	0x200000b0

08001b50 <statemachine_set_state>:


void statemachine_set_state(){
 8001b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b52:	b087      	sub	sp, #28
 8001b54:	af04      	add	r7, sp, #16
	set_pwm(min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val, min_pwm_val);
 8001b56:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <statemachine_set_state+0x58>)
 8001b58:	881b      	ldrh	r3, [r3, #0]
 8001b5a:	001c      	movs	r4, r3
 8001b5c:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <statemachine_set_state+0x58>)
 8001b5e:	881b      	ldrh	r3, [r3, #0]
 8001b60:	001d      	movs	r5, r3
 8001b62:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <statemachine_set_state+0x58>)
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	001e      	movs	r6, r3
 8001b68:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <statemachine_set_state+0x58>)
 8001b6a:	881b      	ldrh	r3, [r3, #0]
 8001b6c:	607b      	str	r3, [r7, #4]
 8001b6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <statemachine_set_state+0x58>)
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	001a      	movs	r2, r3
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <statemachine_set_state+0x58>)
 8001b76:	881b      	ldrh	r3, [r3, #0]
 8001b78:	0019      	movs	r1, r3
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <statemachine_set_state+0x58>)
 8001b7c:	881b      	ldrh	r3, [r3, #0]
 8001b7e:	0018      	movs	r0, r3
 8001b80:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <statemachine_set_state+0x58>)
 8001b82:	881b      	ldrh	r3, [r3, #0]
 8001b84:	9303      	str	r3, [sp, #12]
 8001b86:	9002      	str	r0, [sp, #8]
 8001b88:	9101      	str	r1, [sp, #4]
 8001b8a:	9200      	str	r2, [sp, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	0032      	movs	r2, r6
 8001b90:	0029      	movs	r1, r5
 8001b92:	0020      	movs	r0, r4
 8001b94:	f7ff fc2c 	bl	80013f0 <set_pwm>
	statemachine_process_state = STANDARD_STATE;
 8001b98:	4b04      	ldr	r3, [pc, #16]	; (8001bac <statemachine_set_state+0x5c>)
 8001b9a:	2202      	movs	r2, #2
 8001b9c:	701a      	strb	r2, [r3, #0]
}
 8001b9e:	46c0      	nop			; (mov r8, r8)
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	b003      	add	sp, #12
 8001ba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	0800665a 	.word	0x0800665a
 8001bac:	200000b0 	.word	0x200000b0

08001bb0 <statemachine_standard_state>:


void statemachine_standard_state(){
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
	if(humidity >= max_humidity_allowed){
 8001bb4:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <statemachine_standard_state+0x50>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	4b12      	ldr	r3, [pc, #72]	; (8001c04 <statemachine_standard_state+0x54>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	1c19      	adds	r1, r3, #0
 8001bbe:	1c10      	adds	r0, r2, #0
 8001bc0:	f7fe fb5e 	bl	8000280 <__aeabi_fcmpge>
 8001bc4:	1e03      	subs	r3, r0, #0
 8001bc6:	d003      	beq.n	8001bd0 <statemachine_standard_state+0x20>
		statemachine_process_state = CONTROLLED_STATE;
 8001bc8:	4b0f      	ldr	r3, [pc, #60]	; (8001c08 <statemachine_standard_state+0x58>)
 8001bca:	2204      	movs	r2, #4
 8001bcc:	701a      	strb	r2, [r3, #0]
		switch_direction();
		flag_lptim_interrupt = FLAG_FALSE;
		HAL_LPTIM_Counter_Start_IT(&hlptim1, lptim_period);
		statemachine_process_state = SET_STATE;
	}
}
 8001bce:	e013      	b.n	8001bf8 <statemachine_standard_state+0x48>
	else if(flag_lptim_interrupt == FLAG_TRUE){
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <statemachine_standard_state+0x5c>)
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d00f      	beq.n	8001bf8 <statemachine_standard_state+0x48>
		switch_direction();
 8001bd8:	f7ff fc38 	bl	800144c <switch_direction>
		flag_lptim_interrupt = FLAG_FALSE;
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	; (8001c0c <statemachine_standard_state+0x5c>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	701a      	strb	r2, [r3, #0]
		HAL_LPTIM_Counter_Start_IT(&hlptim1, lptim_period);
 8001be2:	4b0b      	ldr	r3, [pc, #44]	; (8001c10 <statemachine_standard_state+0x60>)
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	001a      	movs	r2, r3
 8001be8:	4b0a      	ldr	r3, [pc, #40]	; (8001c14 <statemachine_standard_state+0x64>)
 8001bea:	0011      	movs	r1, r2
 8001bec:	0018      	movs	r0, r3
 8001bee:	f001 f933 	bl	8002e58 <HAL_LPTIM_Counter_Start_IT>
		statemachine_process_state = SET_STATE;
 8001bf2:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <statemachine_standard_state+0x58>)
 8001bf4:	2203      	movs	r2, #3
 8001bf6:	701a      	strb	r2, [r3, #0]
}
 8001bf8:	46c0      	nop			; (mov r8, r8)
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	46c0      	nop			; (mov r8, r8)
 8001c00:	200000ac 	.word	0x200000ac
 8001c04:	20000124 	.word	0x20000124
 8001c08:	200000b0 	.word	0x200000b0
 8001c0c:	20000098 	.word	0x20000098
 8001c10:	08006658 	.word	0x08006658
 8001c14:	200000f4 	.word	0x200000f4

08001c18 <statemachine_controlled_state>:


void statemachine_controlled_state(){
 8001c18:	b590      	push	{r4, r7, lr}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0

	uint16_t new_dutycycle = pi_controller(actual_humidity);
 8001c1e:	4b1a      	ldr	r3, [pc, #104]	; (8001c88 <statemachine_controlled_state+0x70>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	1c18      	adds	r0, r3, #0
 8001c24:	f7fe fb80 	bl	8000328 <__aeabi_f2uiz>
 8001c28:	0003      	movs	r3, r0
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	1dbc      	adds	r4, r7, #6
 8001c2e:	0018      	movs	r0, r3
 8001c30:	f7ff fa7e 	bl	8001130 <pi_controller>
 8001c34:	0003      	movs	r3, r0
 8001c36:	8023      	strh	r3, [r4, #0]
	adjust_pwm_value(new_dutycycle);
 8001c38:	1dbb      	adds	r3, r7, #6
 8001c3a:	881b      	ldrh	r3, [r3, #0]
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	f7ff fb33 	bl	80012a8 <adjust_pwm_value>
	if(flag_lptim_interrupt == FLAG_TRUE){
 8001c42:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <statemachine_controlled_state+0x74>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00c      	beq.n	8001c64 <statemachine_controlled_state+0x4c>
		switch_direction();
 8001c4a:	f7ff fbff 	bl	800144c <switch_direction>
		flag_lptim_interrupt = FLAG_FALSE;
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <statemachine_controlled_state+0x74>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	701a      	strb	r2, [r3, #0]
		HAL_LPTIM_Counter_Start_IT(&hlptim1, lptim_period);
 8001c54:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <statemachine_controlled_state+0x78>)
 8001c56:	881b      	ldrh	r3, [r3, #0]
 8001c58:	001a      	movs	r2, r3
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <statemachine_controlled_state+0x7c>)
 8001c5c:	0011      	movs	r1, r2
 8001c5e:	0018      	movs	r0, r3
 8001c60:	f001 f8fa 	bl	8002e58 <HAL_LPTIM_Counter_Start_IT>

	}
	if(humidity <= max_humidity_allowed){
 8001c64:	4b0c      	ldr	r3, [pc, #48]	; (8001c98 <statemachine_controlled_state+0x80>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <statemachine_controlled_state+0x84>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	1c19      	adds	r1, r3, #0
 8001c6e:	1c10      	adds	r0, r2, #0
 8001c70:	f7fe faf2 	bl	8000258 <__aeabi_fcmple>
 8001c74:	1e03      	subs	r3, r0, #0
 8001c76:	d100      	bne.n	8001c7a <statemachine_controlled_state+0x62>
		statemachine_process_state = STANDARD_STATE;
	}

}
 8001c78:	e002      	b.n	8001c80 <statemachine_controlled_state+0x68>
		statemachine_process_state = STANDARD_STATE;
 8001c7a:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <statemachine_controlled_state+0x88>)
 8001c7c:	2202      	movs	r2, #2
 8001c7e:	701a      	strb	r2, [r3, #0]
}
 8001c80:	46c0      	nop			; (mov r8, r8)
 8001c82:	46bd      	mov	sp, r7
 8001c84:	b003      	add	sp, #12
 8001c86:	bd90      	pop	{r4, r7, pc}
 8001c88:	200000a0 	.word	0x200000a0
 8001c8c:	20000098 	.word	0x20000098
 8001c90:	08006658 	.word	0x08006658
 8001c94:	200000f4 	.word	0x200000f4
 8001c98:	200000ac 	.word	0x200000ac
 8001c9c:	20000124 	.word	0x20000124
 8001ca0:	200000b0 	.word	0x200000b0

08001ca4 <statemachine_uart>:
uint8_t get_payload_lenght(uint8_t *buffer_knx_address);



void statemachine_uart()
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
	switch(statemachine_uart_state)
 8001ca8:	4b0d      	ldr	r3, [pc, #52]	; (8001ce0 <statemachine_uart+0x3c>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b04      	cmp	r3, #4
 8001cae:	d813      	bhi.n	8001cd8 <statemachine_uart+0x34>
 8001cb0:	009a      	lsls	r2, r3, #2
 8001cb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <statemachine_uart+0x40>)
 8001cb4:	18d3      	adds	r3, r2, r3
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	469f      	mov	pc, r3
	{

	case CONTROLBYTE_STATE:
		statemachine_controlbyte_state();
 8001cba:	f000 f815 	bl	8001ce8 <statemachine_controlbyte_state>
		break;
 8001cbe:	e00c      	b.n	8001cda <statemachine_uart+0x36>

	case ADDRESS_STATE:
		statemachine_address_state();
 8001cc0:	f000 f846 	bl	8001d50 <statemachine_address_state>
		break;
 8001cc4:	e009      	b.n	8001cda <statemachine_uart+0x36>

	case PAYLOAD_STATE:
		statemachine_payload_state();
 8001cc6:	f000 f865 	bl	8001d94 <statemachine_payload_state>
		break;
 8001cca:	e006      	b.n	8001cda <statemachine_uart+0x36>

	case CHECKSUM_STATE:
		statemachine_checksum_state();
 8001ccc:	f000 f89a 	bl	8001e04 <statemachine_checksum_state>
		break;
 8001cd0:	e003      	b.n	8001cda <statemachine_uart+0x36>

	case ACK_STATE:
		statemachine_ack_state();
 8001cd2:	f000 f8b9 	bl	8001e48 <statemachine_ack_state>
		break;
 8001cd6:	e000      	b.n	8001cda <statemachine_uart+0x36>

	default:
		break;
 8001cd8:	46c0      	nop			; (mov r8, r8)
	}
}
 8001cda:	46c0      	nop			; (mov r8, r8)
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	200000b2 	.word	0x200000b2
 8001ce4:	08006678 	.word	0x08006678

08001ce8 <statemachine_controlbyte_state>:

void statemachine_controlbyte_state(){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
	//einmaliger start uart am anfang des progammes nicht vergessen
	if(flag_controlbyte_receive_started == FLAG_FALSE && flag_data_processed == FLAG_TRUE){
 8001cec:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <statemachine_controlbyte_state+0x54>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	4053      	eors	r3, r2
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d00c      	beq.n	8001d14 <statemachine_controlbyte_state+0x2c>
 8001cfa:	4b11      	ldr	r3, [pc, #68]	; (8001d40 <statemachine_controlbyte_state+0x58>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d008      	beq.n	8001d14 <statemachine_controlbyte_state+0x2c>
		HAL_UART_Receive_IT(&huart2, &knx_controlbyte, sizeof(knx_controlbyte));
 8001d02:	4910      	ldr	r1, [pc, #64]	; (8001d44 <statemachine_controlbyte_state+0x5c>)
 8001d04:	4b10      	ldr	r3, [pc, #64]	; (8001d48 <statemachine_controlbyte_state+0x60>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f003 f87f 	bl	8004e0c <HAL_UART_Receive_IT>
		flag_controlbyte_receive_started = FLAG_TRUE;
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <statemachine_controlbyte_state+0x54>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	701a      	strb	r2, [r3, #0]
	}
	//auf knx message prfen
	if(is_knx_controlbyte(knx_controlbyte)){
 8001d14:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <statemachine_controlbyte_state+0x5c>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	0018      	movs	r0, r3
 8001d1a:	f7ff fc91 	bl	8001640 <is_knx_controlbyte>
 8001d1e:	1e03      	subs	r3, r0, #0
 8001d20:	d003      	beq.n	8001d2a <statemachine_controlbyte_state+0x42>
		statemachine_uart_state = ADDRESS_STATE;
 8001d22:	4b0a      	ldr	r3, [pc, #40]	; (8001d4c <statemachine_controlbyte_state+0x64>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	701a      	strb	r2, [r3, #0]
	}
	else{
		HAL_UART_Receive_IT(&huart2, &knx_controlbyte, sizeof(knx_controlbyte));
	}
}
 8001d28:	e005      	b.n	8001d36 <statemachine_controlbyte_state+0x4e>
		HAL_UART_Receive_IT(&huart2, &knx_controlbyte, sizeof(knx_controlbyte));
 8001d2a:	4906      	ldr	r1, [pc, #24]	; (8001d44 <statemachine_controlbyte_state+0x5c>)
 8001d2c:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <statemachine_controlbyte_state+0x60>)
 8001d2e:	2201      	movs	r2, #1
 8001d30:	0018      	movs	r0, r3
 8001d32:	f003 f86b 	bl	8004e0c <HAL_UART_Receive_IT>
}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20000099 	.word	0x20000099
 8001d40:	2000009d 	.word	0x2000009d
 8001d44:	200000e0 	.word	0x200000e0
 8001d48:	200001e8 	.word	0x200001e8
 8001d4c:	200000b2 	.word	0x200000b2

08001d50 <statemachine_address_state>:


//Richtiges controllbyte wurde empfangen
void statemachine_address_state(){
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0

	if (flag_address_receive_started == FLAG_FALSE){
 8001d54:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <statemachine_address_state+0x34>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	4053      	eors	r3, r2
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d009      	beq.n	8001d76 <statemachine_address_state+0x26>
		HAL_UART_Receive_IT(&huart2, buffer_knx_address, sizeof(buffer_knx_address));
 8001d62:	4909      	ldr	r1, [pc, #36]	; (8001d88 <statemachine_address_state+0x38>)
 8001d64:	4b09      	ldr	r3, [pc, #36]	; (8001d8c <statemachine_address_state+0x3c>)
 8001d66:	2205      	movs	r2, #5
 8001d68:	0018      	movs	r0, r3
 8001d6a:	f003 f84f 	bl	8004e0c <HAL_UART_Receive_IT>
		flag_address_receive_started = FLAG_TRUE;
 8001d6e:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <statemachine_address_state+0x34>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	701a      	strb	r2, [r3, #0]
	}
	else{
		statemachine_uart_state = PAYLOAD_STATE;
	}

}
 8001d74:	e002      	b.n	8001d7c <statemachine_address_state+0x2c>
		statemachine_uart_state = PAYLOAD_STATE;
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <statemachine_address_state+0x40>)
 8001d78:	2202      	movs	r2, #2
 8001d7a:	701a      	strb	r2, [r3, #0]
}
 8001d7c:	46c0      	nop			; (mov r8, r8)
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	2000009a 	.word	0x2000009a
 8001d88:	200000ec 	.word	0x200000ec
 8001d8c:	200001e8 	.word	0x200001e8
 8001d90:	200000b2 	.word	0x200000b2

08001d94 <statemachine_payload_state>:

void statemachine_payload_state(){
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0

	payload_length = get_payload_length(buffer_knx_address);
 8001d98:	4b14      	ldr	r3, [pc, #80]	; (8001dec <statemachine_payload_state+0x58>)
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	f7ff fc63 	bl	8001666 <get_payload_length>
 8001da0:	0003      	movs	r3, r0
 8001da2:	001a      	movs	r2, r3
 8001da4:	4b12      	ldr	r3, [pc, #72]	; (8001df0 <statemachine_payload_state+0x5c>)
 8001da6:	701a      	strb	r2, [r3, #0]

	if(flag_payload_receive_started == FLAG_FALSE){
 8001da8:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <statemachine_payload_state+0x60>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2201      	movs	r2, #1
 8001dae:	4053      	eors	r3, r2
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d013      	beq.n	8001dde <statemachine_payload_state+0x4a>
		buffer_knx_payload = malloc(sizeof(uint8_t) * payload_length);			//speicher nach auswertung freigeben
 8001db6:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <statemachine_payload_state+0x5c>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	0018      	movs	r0, r3
 8001dbc:	f004 fb48 	bl	8006450 <malloc>
 8001dc0:	0003      	movs	r3, r0
 8001dc2:	001a      	movs	r2, r3
 8001dc4:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <statemachine_payload_state+0x64>)
 8001dc6:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, buffer_knx_payload, sizeof(buffer_knx_payload));
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <statemachine_payload_state+0x64>)
 8001dca:	6819      	ldr	r1, [r3, #0]
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <statemachine_payload_state+0x68>)
 8001dce:	2204      	movs	r2, #4
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	f003 f81b 	bl	8004e0c <HAL_UART_Receive_IT>
		flag_payload_receive_started = FLAG_TRUE;
 8001dd6:	4b07      	ldr	r3, [pc, #28]	; (8001df4 <statemachine_payload_state+0x60>)
 8001dd8:	2201      	movs	r2, #1
 8001dda:	701a      	strb	r2, [r3, #0]
	}
	else{
		statemachine_uart_state = CHECKSUM_STATE;
	}
}
 8001ddc:	e002      	b.n	8001de4 <statemachine_payload_state+0x50>
		statemachine_uart_state = CHECKSUM_STATE;
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <statemachine_payload_state+0x6c>)
 8001de0:	2203      	movs	r2, #3
 8001de2:	701a      	strb	r2, [r3, #0]
}
 8001de4:	46c0      	nop			; (mov r8, r8)
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	200000ec 	.word	0x200000ec
 8001df0:	200000b1 	.word	0x200000b1
 8001df4:	2000009b 	.word	0x2000009b
 8001df8:	200000a4 	.word	0x200000a4
 8001dfc:	200001e8 	.word	0x200001e8
 8001e00:	200000b2 	.word	0x200000b2

08001e04 <statemachine_checksum_state>:

void statemachine_checksum_state(){
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
	if(flag_checksum_receive_started == FLAG_FALSE){
 8001e08:	4b0b      	ldr	r3, [pc, #44]	; (8001e38 <statemachine_checksum_state+0x34>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	4053      	eors	r3, r2
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d009      	beq.n	8001e2a <statemachine_checksum_state+0x26>
		HAL_UART_Receive_IT(&huart2, &knx_checksum_byte, sizeof(knx_checksum_byte));
 8001e16:	4909      	ldr	r1, [pc, #36]	; (8001e3c <statemachine_checksum_state+0x38>)
 8001e18:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <statemachine_checksum_state+0x3c>)
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	f002 fff5 	bl	8004e0c <HAL_UART_Receive_IT>
		flag_checksum_receive_started = FLAG_TRUE;
 8001e22:	4b05      	ldr	r3, [pc, #20]	; (8001e38 <statemachine_checksum_state+0x34>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	701a      	strb	r2, [r3, #0]
	}
	else{
		statemachine_uart_state = ACK_STATE;
	}
}
 8001e28:	e002      	b.n	8001e30 <statemachine_checksum_state+0x2c>
		statemachine_uart_state = ACK_STATE;
 8001e2a:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <statemachine_checksum_state+0x40>)
 8001e2c:	2204      	movs	r2, #4
 8001e2e:	701a      	strb	r2, [r3, #0]
}
 8001e30:	46c0      	nop			; (mov r8, r8)
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	46c0      	nop			; (mov r8, r8)
 8001e38:	2000009c 	.word	0x2000009c
 8001e3c:	200000ea 	.word	0x200000ea
 8001e40:	200001e8 	.word	0x200001e8
 8001e44:	200000b2 	.word	0x200000b2

08001e48 <statemachine_ack_state>:

void statemachine_ack_state(){
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	if(check_interest(buffer_knx_address)){
 8001e4c:	4b10      	ldr	r3, [pc, #64]	; (8001e90 <statemachine_ack_state+0x48>)
 8001e4e:	0018      	movs	r0, r3
 8001e50:	f7ff fc56 	bl	8001700 <check_interest>
 8001e54:	1e03      	subs	r3, r0, #0
 8001e56:	d00c      	beq.n	8001e72 <statemachine_ack_state+0x2a>
		HAL_UART_Transmit_IT(&huart2, &interested_byte, sizeof(interested_byte));
 8001e58:	490e      	ldr	r1, [pc, #56]	; (8001e94 <statemachine_ack_state+0x4c>)
 8001e5a:	4b0f      	ldr	r3, [pc, #60]	; (8001e98 <statemachine_ack_state+0x50>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	0018      	movs	r0, r3
 8001e60:	f002 ff56 	bl	8004d10 <HAL_UART_Transmit_IT>
		flag_uart_reception_complete = FLAG_TRUE;
 8001e64:	4b0d      	ldr	r3, [pc, #52]	; (8001e9c <statemachine_ack_state+0x54>)
 8001e66:	2201      	movs	r2, #1
 8001e68:	701a      	strb	r2, [r3, #0]
		flag_data_processed = FLAG_FALSE;
 8001e6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ea0 <statemachine_ack_state+0x58>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
 8001e70:	e005      	b.n	8001e7e <statemachine_ack_state+0x36>
	}
	else{
		HAL_UART_Transmit_IT(&huart2, &not_interested_byte, sizeof(not_interested_byte));
 8001e72:	490c      	ldr	r1, [pc, #48]	; (8001ea4 <statemachine_ack_state+0x5c>)
 8001e74:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <statemachine_ack_state+0x50>)
 8001e76:	2201      	movs	r2, #1
 8001e78:	0018      	movs	r0, r3
 8001e7a:	f002 ff49 	bl	8004d10 <HAL_UART_Transmit_IT>
	}
	clear_flags();
 8001e7e:	f7ff fc7f 	bl	8001780 <clear_flags>
	statemachine_uart_state = CONTROLBYTE_STATE;
 8001e82:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <statemachine_ack_state+0x60>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	701a      	strb	r2, [r3, #0]
}
 8001e88:	46c0      	nop			; (mov r8, r8)
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	46c0      	nop			; (mov r8, r8)
 8001e90:	200000ec 	.word	0x200000ec
 8001e94:	20000004 	.word	0x20000004
 8001e98:	200001e8 	.word	0x200001e8
 8001e9c:	2000009e 	.word	0x2000009e
 8001ea0:	2000009d 	.word	0x2000009d
 8001ea4:	20000005 	.word	0x20000005
 8001ea8:	200000b2 	.word	0x200000b2

08001eac <extract_data>:

void extract_data(void){
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
	if(flag_uart_reception_complete == FLAG_TRUE){
 8001eb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <extract_data+0x38>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d00f      	beq.n	8001eda <extract_data+0x2e>
		// to do aus buffer_knx_payload feuchtigkeit extrahieren
		float humidity = 0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	607b      	str	r3, [r7, #4]
		flag_data_processed = FLAG_TRUE;
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <extract_data+0x3c>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	701a      	strb	r2, [r3, #0]
		flag_uart_reception_complete = FLAG_FALSE;
 8001ec4:	4b07      	ldr	r3, [pc, #28]	; (8001ee4 <extract_data+0x38>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
		actual_humidity = humidity;
 8001eca:	4b08      	ldr	r3, [pc, #32]	; (8001eec <extract_data+0x40>)
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	601a      	str	r2, [r3, #0]
		free(buffer_knx_payload);
 8001ed0:	4b07      	ldr	r3, [pc, #28]	; (8001ef0 <extract_data+0x44>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f004 fac5 	bl	8006464 <free>
	  }
}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	46bd      	mov	sp, r7
 8001ede:	b002      	add	sp, #8
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	2000009e 	.word	0x2000009e
 8001ee8:	2000009d 	.word	0x2000009d
 8001eec:	200000a0 	.word	0x200000a0
 8001ef0:	200000a4 	.word	0x200000a4

08001ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef8:	4b07      	ldr	r3, [pc, #28]	; (8001f18 <HAL_MspInit+0x24>)
 8001efa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001efc:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <HAL_MspInit+0x24>)
 8001efe:	2101      	movs	r1, #1
 8001f00:	430a      	orrs	r2, r1
 8001f02:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f04:	4b04      	ldr	r3, [pc, #16]	; (8001f18 <HAL_MspInit+0x24>)
 8001f06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f08:	4b03      	ldr	r3, [pc, #12]	; (8001f18 <HAL_MspInit+0x24>)
 8001f0a:	2180      	movs	r1, #128	; 0x80
 8001f0c:	0549      	lsls	r1, r1, #21
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f12:	46c0      	nop			; (mov r8, r8)
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40021000 	.word	0x40021000

08001f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f20:	e7fe      	b.n	8001f20 <NMI_Handler+0x4>

08001f22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f26:	e7fe      	b.n	8001f26 <HardFault_Handler+0x4>

08001f28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001f2c:	46c0      	nop			; (mov r8, r8)
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f36:	46c0      	nop			; (mov r8, r8)
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f40:	f000 fbac 	bl	800269c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f44:	46c0      	nop			; (mov r8, r8)
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8001f50:	4b03      	ldr	r3, [pc, #12]	; (8001f60 <LPTIM1_IRQHandler+0x14>)
 8001f52:	0018      	movs	r0, r3
 8001f54:	f001 f82e 	bl	8002fb4 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8001f58:	46c0      	nop			; (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	200000f4 	.word	0x200000f4

08001f64 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f68:	4b03      	ldr	r3, [pc, #12]	; (8001f78 <USART2_IRQHandler+0x14>)
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	f002 ffb4 	bl	8004ed8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */


  /* USER CODE END USART2_IRQn 1 */
}
 8001f70:	46c0      	nop			; (mov r8, r8)
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	200001e8 	.word	0x200001e8

08001f7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f84:	4a14      	ldr	r2, [pc, #80]	; (8001fd8 <_sbrk+0x5c>)
 8001f86:	4b15      	ldr	r3, [pc, #84]	; (8001fdc <_sbrk+0x60>)
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f90:	4b13      	ldr	r3, [pc, #76]	; (8001fe0 <_sbrk+0x64>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d102      	bne.n	8001f9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f98:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <_sbrk+0x64>)
 8001f9a:	4a12      	ldr	r2, [pc, #72]	; (8001fe4 <_sbrk+0x68>)
 8001f9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f9e:	4b10      	ldr	r3, [pc, #64]	; (8001fe0 <_sbrk+0x64>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	18d3      	adds	r3, r2, r3
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d207      	bcs.n	8001fbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fac:	f004 fa26 	bl	80063fc <__errno>
 8001fb0:	0003      	movs	r3, r0
 8001fb2:	220c      	movs	r2, #12
 8001fb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	425b      	negs	r3, r3
 8001fba:	e009      	b.n	8001fd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <_sbrk+0x64>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fc2:	4b07      	ldr	r3, [pc, #28]	; (8001fe0 <_sbrk+0x64>)
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	18d2      	adds	r2, r2, r3
 8001fca:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <_sbrk+0x64>)
 8001fcc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001fce:	68fb      	ldr	r3, [r7, #12]
}
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	b006      	add	sp, #24
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20002000 	.word	0x20002000
 8001fdc:	00000400 	.word	0x00000400
 8001fe0:	200000b4 	.word	0x200000b4
 8001fe4:	20000278 	.word	0x20000278

08001fe8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fec:	46c0      	nop			; (mov r8, r8)
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim21;
TIM_HandleTypeDef htim22;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08a      	sub	sp, #40	; 0x28
 8001ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ffa:	2318      	movs	r3, #24
 8001ffc:	18fb      	adds	r3, r7, r3
 8001ffe:	0018      	movs	r0, r3
 8002000:	2310      	movs	r3, #16
 8002002:	001a      	movs	r2, r3
 8002004:	2100      	movs	r1, #0
 8002006:	f004 fa37 	bl	8006478 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200a:	2310      	movs	r3, #16
 800200c:	18fb      	adds	r3, r7, r3
 800200e:	0018      	movs	r0, r3
 8002010:	2308      	movs	r3, #8
 8002012:	001a      	movs	r2, r3
 8002014:	2100      	movs	r1, #0
 8002016:	f004 fa2f 	bl	8006478 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800201a:	003b      	movs	r3, r7
 800201c:	0018      	movs	r0, r3
 800201e:	2310      	movs	r3, #16
 8002020:	001a      	movs	r2, r3
 8002022:	2100      	movs	r1, #0
 8002024:	f004 fa28 	bl	8006478 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002028:	4b3a      	ldr	r3, [pc, #232]	; (8002114 <MX_TIM2_Init+0x120>)
 800202a:	2280      	movs	r2, #128	; 0x80
 800202c:	05d2      	lsls	r2, r2, #23
 800202e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002030:	4b38      	ldr	r3, [pc, #224]	; (8002114 <MX_TIM2_Init+0x120>)
 8002032:	2200      	movs	r2, #0
 8002034:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002036:	4b37      	ldr	r3, [pc, #220]	; (8002114 <MX_TIM2_Init+0x120>)
 8002038:	2220      	movs	r2, #32
 800203a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4000;
 800203c:	4b35      	ldr	r3, [pc, #212]	; (8002114 <MX_TIM2_Init+0x120>)
 800203e:	22fa      	movs	r2, #250	; 0xfa
 8002040:	0112      	lsls	r2, r2, #4
 8002042:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002044:	4b33      	ldr	r3, [pc, #204]	; (8002114 <MX_TIM2_Init+0x120>)
 8002046:	2200      	movs	r2, #0
 8002048:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800204a:	4b32      	ldr	r3, [pc, #200]	; (8002114 <MX_TIM2_Init+0x120>)
 800204c:	2200      	movs	r2, #0
 800204e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002050:	4b30      	ldr	r3, [pc, #192]	; (8002114 <MX_TIM2_Init+0x120>)
 8002052:	0018      	movs	r0, r3
 8002054:	f002 f8ca 	bl	80041ec <HAL_TIM_Base_Init>
 8002058:	1e03      	subs	r3, r0, #0
 800205a:	d001      	beq.n	8002060 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 800205c:	f7ff fd26 	bl	8001aac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002060:	2118      	movs	r1, #24
 8002062:	187b      	adds	r3, r7, r1
 8002064:	2280      	movs	r2, #128	; 0x80
 8002066:	0152      	lsls	r2, r2, #5
 8002068:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800206a:	187a      	adds	r2, r7, r1
 800206c:	4b29      	ldr	r3, [pc, #164]	; (8002114 <MX_TIM2_Init+0x120>)
 800206e:	0011      	movs	r1, r2
 8002070:	0018      	movs	r0, r3
 8002072:	f002 fac1 	bl	80045f8 <HAL_TIM_ConfigClockSource>
 8002076:	1e03      	subs	r3, r0, #0
 8002078:	d001      	beq.n	800207e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800207a:	f7ff fd17 	bl	8001aac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800207e:	4b25      	ldr	r3, [pc, #148]	; (8002114 <MX_TIM2_Init+0x120>)
 8002080:	0018      	movs	r0, r3
 8002082:	f002 f8f3 	bl	800426c <HAL_TIM_PWM_Init>
 8002086:	1e03      	subs	r3, r0, #0
 8002088:	d001      	beq.n	800208e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800208a:	f7ff fd0f 	bl	8001aac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800208e:	2110      	movs	r1, #16
 8002090:	187b      	adds	r3, r7, r1
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002096:	187b      	adds	r3, r7, r1
 8002098:	2200      	movs	r2, #0
 800209a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800209c:	187a      	adds	r2, r7, r1
 800209e:	4b1d      	ldr	r3, [pc, #116]	; (8002114 <MX_TIM2_Init+0x120>)
 80020a0:	0011      	movs	r1, r2
 80020a2:	0018      	movs	r0, r3
 80020a4:	f002 fd88 	bl	8004bb8 <HAL_TIMEx_MasterConfigSynchronization>
 80020a8:	1e03      	subs	r3, r0, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80020ac:	f7ff fcfe 	bl	8001aac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020b0:	003b      	movs	r3, r7
 80020b2:	2260      	movs	r2, #96	; 0x60
 80020b4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80020b6:	003b      	movs	r3, r7
 80020b8:	2200      	movs	r2, #0
 80020ba:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020bc:	003b      	movs	r3, r7
 80020be:	2200      	movs	r2, #0
 80020c0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020c2:	003b      	movs	r3, r7
 80020c4:	2200      	movs	r2, #0
 80020c6:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020c8:	0039      	movs	r1, r7
 80020ca:	4b12      	ldr	r3, [pc, #72]	; (8002114 <MX_TIM2_Init+0x120>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	0018      	movs	r0, r3
 80020d0:	f002 f9d6 	bl	8004480 <HAL_TIM_PWM_ConfigChannel>
 80020d4:	1e03      	subs	r3, r0, #0
 80020d6:	d001      	beq.n	80020dc <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 80020d8:	f7ff fce8 	bl	8001aac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020dc:	0039      	movs	r1, r7
 80020de:	4b0d      	ldr	r3, [pc, #52]	; (8002114 <MX_TIM2_Init+0x120>)
 80020e0:	2204      	movs	r2, #4
 80020e2:	0018      	movs	r0, r3
 80020e4:	f002 f9cc 	bl	8004480 <HAL_TIM_PWM_ConfigChannel>
 80020e8:	1e03      	subs	r3, r0, #0
 80020ea:	d001      	beq.n	80020f0 <MX_TIM2_Init+0xfc>
  {
    Error_Handler();
 80020ec:	f7ff fcde 	bl	8001aac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020f0:	0039      	movs	r1, r7
 80020f2:	4b08      	ldr	r3, [pc, #32]	; (8002114 <MX_TIM2_Init+0x120>)
 80020f4:	2208      	movs	r2, #8
 80020f6:	0018      	movs	r0, r3
 80020f8:	f002 f9c2 	bl	8004480 <HAL_TIM_PWM_ConfigChannel>
 80020fc:	1e03      	subs	r3, r0, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8002100:	f7ff fcd4 	bl	8001aac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002104:	4b03      	ldr	r3, [pc, #12]	; (8002114 <MX_TIM2_Init+0x120>)
 8002106:	0018      	movs	r0, r3
 8002108:	f000 f916 	bl	8002338 <HAL_TIM_MspPostInit>

}
 800210c:	46c0      	nop			; (mov r8, r8)
 800210e:	46bd      	mov	sp, r7
 8002110:	b00a      	add	sp, #40	; 0x28
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000168 	.word	0x20000168

08002118 <MX_TIM21_Init>:
/* TIM21 init function */
void MX_TIM21_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800211e:	2310      	movs	r3, #16
 8002120:	18fb      	adds	r3, r7, r3
 8002122:	0018      	movs	r0, r3
 8002124:	2308      	movs	r3, #8
 8002126:	001a      	movs	r2, r3
 8002128:	2100      	movs	r1, #0
 800212a:	f004 f9a5 	bl	8006478 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800212e:	003b      	movs	r3, r7
 8002130:	0018      	movs	r0, r3
 8002132:	2310      	movs	r3, #16
 8002134:	001a      	movs	r2, r3
 8002136:	2100      	movs	r1, #0
 8002138:	f004 f99e 	bl	8006478 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 800213c:	4b29      	ldr	r3, [pc, #164]	; (80021e4 <MX_TIM21_Init+0xcc>)
 800213e:	4a2a      	ldr	r2, [pc, #168]	; (80021e8 <MX_TIM21_Init+0xd0>)
 8002140:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 8002142:	4b28      	ldr	r3, [pc, #160]	; (80021e4 <MX_TIM21_Init+0xcc>)
 8002144:	2200      	movs	r2, #0
 8002146:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002148:	4b26      	ldr	r3, [pc, #152]	; (80021e4 <MX_TIM21_Init+0xcc>)
 800214a:	2220      	movs	r2, #32
 800214c:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 2000;
 800214e:	4b25      	ldr	r3, [pc, #148]	; (80021e4 <MX_TIM21_Init+0xcc>)
 8002150:	22fa      	movs	r2, #250	; 0xfa
 8002152:	00d2      	lsls	r2, r2, #3
 8002154:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002156:	4b23      	ldr	r3, [pc, #140]	; (80021e4 <MX_TIM21_Init+0xcc>)
 8002158:	2200      	movs	r2, #0
 800215a:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800215c:	4b21      	ldr	r3, [pc, #132]	; (80021e4 <MX_TIM21_Init+0xcc>)
 800215e:	2200      	movs	r2, #0
 8002160:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim21) != HAL_OK)
 8002162:	4b20      	ldr	r3, [pc, #128]	; (80021e4 <MX_TIM21_Init+0xcc>)
 8002164:	0018      	movs	r0, r3
 8002166:	f002 f881 	bl	800426c <HAL_TIM_PWM_Init>
 800216a:	1e03      	subs	r3, r0, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM21_Init+0x5a>
  {
    Error_Handler();
 800216e:	f7ff fc9d 	bl	8001aac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002172:	2110      	movs	r1, #16
 8002174:	187b      	adds	r3, r7, r1
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800217a:	187b      	adds	r3, r7, r1
 800217c:	2200      	movs	r2, #0
 800217e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8002180:	187a      	adds	r2, r7, r1
 8002182:	4b18      	ldr	r3, [pc, #96]	; (80021e4 <MX_TIM21_Init+0xcc>)
 8002184:	0011      	movs	r1, r2
 8002186:	0018      	movs	r0, r3
 8002188:	f002 fd16 	bl	8004bb8 <HAL_TIMEx_MasterConfigSynchronization>
 800218c:	1e03      	subs	r3, r0, #0
 800218e:	d001      	beq.n	8002194 <MX_TIM21_Init+0x7c>
  {
    Error_Handler();
 8002190:	f7ff fc8c 	bl	8001aac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002194:	003b      	movs	r3, r7
 8002196:	2260      	movs	r2, #96	; 0x60
 8002198:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800219a:	003b      	movs	r3, r7
 800219c:	2200      	movs	r2, #0
 800219e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021a0:	003b      	movs	r3, r7
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021a6:	003b      	movs	r3, r7
 80021a8:	2200      	movs	r2, #0
 80021aa:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021ac:	0039      	movs	r1, r7
 80021ae:	4b0d      	ldr	r3, [pc, #52]	; (80021e4 <MX_TIM21_Init+0xcc>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	0018      	movs	r0, r3
 80021b4:	f002 f964 	bl	8004480 <HAL_TIM_PWM_ConfigChannel>
 80021b8:	1e03      	subs	r3, r0, #0
 80021ba:	d001      	beq.n	80021c0 <MX_TIM21_Init+0xa8>
  {
    Error_Handler();
 80021bc:	f7ff fc76 	bl	8001aac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021c0:	0039      	movs	r1, r7
 80021c2:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <MX_TIM21_Init+0xcc>)
 80021c4:	2204      	movs	r2, #4
 80021c6:	0018      	movs	r0, r3
 80021c8:	f002 f95a 	bl	8004480 <HAL_TIM_PWM_ConfigChannel>
 80021cc:	1e03      	subs	r3, r0, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM21_Init+0xbc>
  {
    Error_Handler();
 80021d0:	f7ff fc6c 	bl	8001aac <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */
  HAL_TIM_MspPostInit(&htim21);
 80021d4:	4b03      	ldr	r3, [pc, #12]	; (80021e4 <MX_TIM21_Init+0xcc>)
 80021d6:	0018      	movs	r0, r3
 80021d8:	f000 f8ae 	bl	8002338 <HAL_TIM_MspPostInit>

}
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b006      	add	sp, #24
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	200001a8 	.word	0x200001a8
 80021e8:	40010800 	.word	0x40010800

080021ec <MX_TIM22_Init>:
/* TIM22 init function */
void MX_TIM22_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f2:	2310      	movs	r3, #16
 80021f4:	18fb      	adds	r3, r7, r3
 80021f6:	0018      	movs	r0, r3
 80021f8:	2308      	movs	r3, #8
 80021fa:	001a      	movs	r2, r3
 80021fc:	2100      	movs	r1, #0
 80021fe:	f004 f93b 	bl	8006478 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002202:	003b      	movs	r3, r7
 8002204:	0018      	movs	r0, r3
 8002206:	2310      	movs	r3, #16
 8002208:	001a      	movs	r2, r3
 800220a:	2100      	movs	r1, #0
 800220c:	f004 f934 	bl	8006478 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8002210:	4b29      	ldr	r3, [pc, #164]	; (80022b8 <MX_TIM22_Init+0xcc>)
 8002212:	4a2a      	ldr	r2, [pc, #168]	; (80022bc <MX_TIM22_Init+0xd0>)
 8002214:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 8002216:	4b28      	ldr	r3, [pc, #160]	; (80022b8 <MX_TIM22_Init+0xcc>)
 8002218:	2200      	movs	r2, #0
 800221a:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800221c:	4b26      	ldr	r3, [pc, #152]	; (80022b8 <MX_TIM22_Init+0xcc>)
 800221e:	2220      	movs	r2, #32
 8002220:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 2000;
 8002222:	4b25      	ldr	r3, [pc, #148]	; (80022b8 <MX_TIM22_Init+0xcc>)
 8002224:	22fa      	movs	r2, #250	; 0xfa
 8002226:	00d2      	lsls	r2, r2, #3
 8002228:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800222a:	4b23      	ldr	r3, [pc, #140]	; (80022b8 <MX_TIM22_Init+0xcc>)
 800222c:	2200      	movs	r2, #0
 800222e:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002230:	4b21      	ldr	r3, [pc, #132]	; (80022b8 <MX_TIM22_Init+0xcc>)
 8002232:	2200      	movs	r2, #0
 8002234:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8002236:	4b20      	ldr	r3, [pc, #128]	; (80022b8 <MX_TIM22_Init+0xcc>)
 8002238:	0018      	movs	r0, r3
 800223a:	f002 f817 	bl	800426c <HAL_TIM_PWM_Init>
 800223e:	1e03      	subs	r3, r0, #0
 8002240:	d001      	beq.n	8002246 <MX_TIM22_Init+0x5a>
  {
    Error_Handler();
 8002242:	f7ff fc33 	bl	8001aac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002246:	2110      	movs	r1, #16
 8002248:	187b      	adds	r3, r7, r1
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800224e:	187b      	adds	r3, r7, r1
 8002250:	2200      	movs	r2, #0
 8002252:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8002254:	187a      	adds	r2, r7, r1
 8002256:	4b18      	ldr	r3, [pc, #96]	; (80022b8 <MX_TIM22_Init+0xcc>)
 8002258:	0011      	movs	r1, r2
 800225a:	0018      	movs	r0, r3
 800225c:	f002 fcac 	bl	8004bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002260:	1e03      	subs	r3, r0, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM22_Init+0x7c>
  {
    Error_Handler();
 8002264:	f7ff fc22 	bl	8001aac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002268:	003b      	movs	r3, r7
 800226a:	2260      	movs	r2, #96	; 0x60
 800226c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800226e:	003b      	movs	r3, r7
 8002270:	2200      	movs	r2, #0
 8002272:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002274:	003b      	movs	r3, r7
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800227a:	003b      	movs	r3, r7
 800227c:	2200      	movs	r2, #0
 800227e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002280:	0039      	movs	r1, r7
 8002282:	4b0d      	ldr	r3, [pc, #52]	; (80022b8 <MX_TIM22_Init+0xcc>)
 8002284:	2200      	movs	r2, #0
 8002286:	0018      	movs	r0, r3
 8002288:	f002 f8fa 	bl	8004480 <HAL_TIM_PWM_ConfigChannel>
 800228c:	1e03      	subs	r3, r0, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM22_Init+0xa8>
  {
    Error_Handler();
 8002290:	f7ff fc0c 	bl	8001aac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002294:	0039      	movs	r1, r7
 8002296:	4b08      	ldr	r3, [pc, #32]	; (80022b8 <MX_TIM22_Init+0xcc>)
 8002298:	2204      	movs	r2, #4
 800229a:	0018      	movs	r0, r3
 800229c:	f002 f8f0 	bl	8004480 <HAL_TIM_PWM_ConfigChannel>
 80022a0:	1e03      	subs	r3, r0, #0
 80022a2:	d001      	beq.n	80022a8 <MX_TIM22_Init+0xbc>
  {
    Error_Handler();
 80022a4:	f7ff fc02 	bl	8001aac <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 80022a8:	4b03      	ldr	r3, [pc, #12]	; (80022b8 <MX_TIM22_Init+0xcc>)
 80022aa:	0018      	movs	r0, r3
 80022ac:	f000 f844 	bl	8002338 <HAL_TIM_MspPostInit>

}
 80022b0:	46c0      	nop			; (mov r8, r8)
 80022b2:	46bd      	mov	sp, r7
 80022b4:	b006      	add	sp, #24
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20000128 	.word	0x20000128
 80022bc:	40011400 	.word	0x40011400

080022c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	2380      	movs	r3, #128	; 0x80
 80022ce:	05db      	lsls	r3, r3, #23
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d105      	bne.n	80022e0 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022d4:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <HAL_TIM_Base_MspInit+0x28>)
 80022d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022d8:	4b03      	ldr	r3, [pc, #12]	; (80022e8 <HAL_TIM_Base_MspInit+0x28>)
 80022da:	2101      	movs	r1, #1
 80022dc:	430a      	orrs	r2, r1
 80022de:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80022e0:	46c0      	nop			; (mov r8, r8)
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b002      	add	sp, #8
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40021000 	.word	0x40021000

080022ec <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM21)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a0c      	ldr	r2, [pc, #48]	; (800232c <HAL_TIM_PWM_MspInit+0x40>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d106      	bne.n	800230c <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* TIM21 clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 80022fe:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <HAL_TIM_PWM_MspInit+0x44>)
 8002300:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002302:	4b0b      	ldr	r3, [pc, #44]	; (8002330 <HAL_TIM_PWM_MspInit+0x44>)
 8002304:	2104      	movs	r1, #4
 8002306:	430a      	orrs	r2, r1
 8002308:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_TIM22_CLK_ENABLE();
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }
}
 800230a:	e00a      	b.n	8002322 <HAL_TIM_PWM_MspInit+0x36>
  else if(tim_pwmHandle->Instance==TIM22)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a08      	ldr	r2, [pc, #32]	; (8002334 <HAL_TIM_PWM_MspInit+0x48>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d105      	bne.n	8002322 <HAL_TIM_PWM_MspInit+0x36>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8002316:	4b06      	ldr	r3, [pc, #24]	; (8002330 <HAL_TIM_PWM_MspInit+0x44>)
 8002318:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800231a:	4b05      	ldr	r3, [pc, #20]	; (8002330 <HAL_TIM_PWM_MspInit+0x44>)
 800231c:	2120      	movs	r1, #32
 800231e:	430a      	orrs	r2, r1
 8002320:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	46bd      	mov	sp, r7
 8002326:	b002      	add	sp, #8
 8002328:	bd80      	pop	{r7, pc}
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	40010800 	.word	0x40010800
 8002330:	40021000 	.word	0x40021000
 8002334:	40011400 	.word	0x40011400

08002338 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002338:	b590      	push	{r4, r7, lr}
 800233a:	b08d      	sub	sp, #52	; 0x34
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	231c      	movs	r3, #28
 8002342:	18fb      	adds	r3, r7, r3
 8002344:	0018      	movs	r0, r3
 8002346:	2314      	movs	r3, #20
 8002348:	001a      	movs	r2, r3
 800234a:	2100      	movs	r1, #0
 800234c:	f004 f894 	bl	8006478 <memset>
  if(timHandle->Instance==TIM2)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	2380      	movs	r3, #128	; 0x80
 8002356:	05db      	lsls	r3, r3, #23
 8002358:	429a      	cmp	r2, r3
 800235a:	d147      	bne.n	80023ec <HAL_TIM_MspPostInit+0xb4>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235c:	4b4e      	ldr	r3, [pc, #312]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 800235e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002360:	4b4d      	ldr	r3, [pc, #308]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 8002362:	2101      	movs	r1, #1
 8002364:	430a      	orrs	r2, r1
 8002366:	62da      	str	r2, [r3, #44]	; 0x2c
 8002368:	4b4b      	ldr	r3, [pc, #300]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 800236a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800236c:	2201      	movs	r2, #1
 800236e:	4013      	ands	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
 8002372:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002374:	4b48      	ldr	r3, [pc, #288]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 8002376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002378:	4b47      	ldr	r3, [pc, #284]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 800237a:	2102      	movs	r1, #2
 800237c:	430a      	orrs	r2, r1
 800237e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002380:	4b45      	ldr	r3, [pc, #276]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 8002382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002384:	2202      	movs	r2, #2
 8002386:	4013      	ands	r3, r2
 8002388:	617b      	str	r3, [r7, #20]
 800238a:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800238c:	211c      	movs	r1, #28
 800238e:	187b      	adds	r3, r7, r1
 8002390:	2201      	movs	r2, #1
 8002392:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002394:	187b      	adds	r3, r7, r1
 8002396:	2202      	movs	r2, #2
 8002398:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	187b      	adds	r3, r7, r1
 800239c:	2200      	movs	r2, #0
 800239e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a0:	187b      	adds	r3, r7, r1
 80023a2:	2200      	movs	r2, #0
 80023a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80023a6:	187b      	adds	r3, r7, r1
 80023a8:	2202      	movs	r2, #2
 80023aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ac:	000c      	movs	r4, r1
 80023ae:	187a      	adds	r2, r7, r1
 80023b0:	23a0      	movs	r3, #160	; 0xa0
 80023b2:	05db      	lsls	r3, r3, #23
 80023b4:	0011      	movs	r1, r2
 80023b6:	0018      	movs	r0, r3
 80023b8:	f000 fb14 	bl	80029e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 80023bc:	0021      	movs	r1, r4
 80023be:	187b      	adds	r3, r7, r1
 80023c0:	2281      	movs	r2, #129	; 0x81
 80023c2:	00d2      	lsls	r2, r2, #3
 80023c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c6:	187b      	adds	r3, r7, r1
 80023c8:	2202      	movs	r2, #2
 80023ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023cc:	187b      	adds	r3, r7, r1
 80023ce:	2200      	movs	r2, #0
 80023d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d2:	187b      	adds	r3, r7, r1
 80023d4:	2200      	movs	r2, #0
 80023d6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80023d8:	187b      	adds	r3, r7, r1
 80023da:	2202      	movs	r2, #2
 80023dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023de:	187b      	adds	r3, r7, r1
 80023e0:	4a2e      	ldr	r2, [pc, #184]	; (800249c <HAL_TIM_MspPostInit+0x164>)
 80023e2:	0019      	movs	r1, r3
 80023e4:	0010      	movs	r0, r2
 80023e6:	f000 fafd 	bl	80029e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 80023ea:	e050      	b.n	800248e <HAL_TIM_MspPostInit+0x156>
  else if(timHandle->Instance==TIM21)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a2b      	ldr	r2, [pc, #172]	; (80024a0 <HAL_TIM_MspPostInit+0x168>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d123      	bne.n	800243e <HAL_TIM_MspPostInit+0x106>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f6:	4b28      	ldr	r3, [pc, #160]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 80023f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023fa:	4b27      	ldr	r3, [pc, #156]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 80023fc:	2102      	movs	r1, #2
 80023fe:	430a      	orrs	r2, r1
 8002400:	62da      	str	r2, [r3, #44]	; 0x2c
 8002402:	4b25      	ldr	r3, [pc, #148]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 8002404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002406:	2202      	movs	r2, #2
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
 800240c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800240e:	211c      	movs	r1, #28
 8002410:	187b      	adds	r3, r7, r1
 8002412:	22c0      	movs	r2, #192	; 0xc0
 8002414:	01d2      	lsls	r2, r2, #7
 8002416:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002418:	187b      	adds	r3, r7, r1
 800241a:	2202      	movs	r2, #2
 800241c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	187b      	adds	r3, r7, r1
 8002420:	2200      	movs	r2, #0
 8002422:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002424:	187b      	adds	r3, r7, r1
 8002426:	2200      	movs	r2, #0
 8002428:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM21;
 800242a:	187b      	adds	r3, r7, r1
 800242c:	2206      	movs	r2, #6
 800242e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002430:	187b      	adds	r3, r7, r1
 8002432:	4a1a      	ldr	r2, [pc, #104]	; (800249c <HAL_TIM_MspPostInit+0x164>)
 8002434:	0019      	movs	r1, r3
 8002436:	0010      	movs	r0, r2
 8002438:	f000 fad4 	bl	80029e4 <HAL_GPIO_Init>
}
 800243c:	e027      	b.n	800248e <HAL_TIM_MspPostInit+0x156>
  else if(timHandle->Instance==TIM22)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a18      	ldr	r2, [pc, #96]	; (80024a4 <HAL_TIM_MspPostInit+0x16c>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d122      	bne.n	800248e <HAL_TIM_MspPostInit+0x156>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002448:	4b13      	ldr	r3, [pc, #76]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 800244a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800244c:	4b12      	ldr	r3, [pc, #72]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 800244e:	2101      	movs	r1, #1
 8002450:	430a      	orrs	r2, r1
 8002452:	62da      	str	r2, [r3, #44]	; 0x2c
 8002454:	4b10      	ldr	r3, [pc, #64]	; (8002498 <HAL_TIM_MspPostInit+0x160>)
 8002456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002458:	2201      	movs	r2, #1
 800245a:	4013      	ands	r3, r2
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002460:	211c      	movs	r1, #28
 8002462:	187b      	adds	r3, r7, r1
 8002464:	22c0      	movs	r2, #192	; 0xc0
 8002466:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002468:	187b      	adds	r3, r7, r1
 800246a:	2202      	movs	r2, #2
 800246c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	187b      	adds	r3, r7, r1
 8002470:	2200      	movs	r2, #0
 8002472:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002474:	187b      	adds	r3, r7, r1
 8002476:	2200      	movs	r2, #0
 8002478:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM22;
 800247a:	187b      	adds	r3, r7, r1
 800247c:	2205      	movs	r2, #5
 800247e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002480:	187a      	adds	r2, r7, r1
 8002482:	23a0      	movs	r3, #160	; 0xa0
 8002484:	05db      	lsls	r3, r3, #23
 8002486:	0011      	movs	r1, r2
 8002488:	0018      	movs	r0, r3
 800248a:	f000 faab 	bl	80029e4 <HAL_GPIO_Init>
}
 800248e:	46c0      	nop			; (mov r8, r8)
 8002490:	46bd      	mov	sp, r7
 8002492:	b00d      	add	sp, #52	; 0x34
 8002494:	bd90      	pop	{r4, r7, pc}
 8002496:	46c0      	nop			; (mov r8, r8)
 8002498:	40021000 	.word	0x40021000
 800249c:	50000400 	.word	0x50000400
 80024a0:	40010800 	.word	0x40010800
 80024a4:	40011400 	.word	0x40011400

080024a8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024ac:	4b14      	ldr	r3, [pc, #80]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024ae:	4a15      	ldr	r2, [pc, #84]	; (8002504 <MX_USART2_UART_Init+0x5c>)
 80024b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80024b2:	4b13      	ldr	r3, [pc, #76]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024b4:	2296      	movs	r2, #150	; 0x96
 80024b6:	0192      	lsls	r2, r2, #6
 80024b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024ba:	4b11      	ldr	r3, [pc, #68]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024c0:	4b0f      	ldr	r3, [pc, #60]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024c6:	4b0e      	ldr	r3, [pc, #56]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024cc:	4b0c      	ldr	r3, [pc, #48]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024ce:	220c      	movs	r2, #12
 80024d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024d2:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024d8:	4b09      	ldr	r3, [pc, #36]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024da:	2200      	movs	r2, #0
 80024dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024de:	4b08      	ldr	r3, [pc, #32]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024e4:	4b06      	ldr	r3, [pc, #24]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024ea:	4b05      	ldr	r3, [pc, #20]	; (8002500 <MX_USART2_UART_Init+0x58>)
 80024ec:	0018      	movs	r0, r3
 80024ee:	f002 fbbb 	bl	8004c68 <HAL_UART_Init>
 80024f2:	1e03      	subs	r3, r0, #0
 80024f4:	d001      	beq.n	80024fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80024f6:	f7ff fad9 	bl	8001aac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024fa:	46c0      	nop			; (mov r8, r8)
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	200001e8 	.word	0x200001e8
 8002504:	40004400 	.word	0x40004400

08002508 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	230c      	movs	r3, #12
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	0018      	movs	r0, r3
 8002516:	2314      	movs	r3, #20
 8002518:	001a      	movs	r2, r3
 800251a:	2100      	movs	r1, #0
 800251c:	f003 ffac 	bl	8006478 <memset>
  if(uartHandle->Instance==USART2)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a1c      	ldr	r2, [pc, #112]	; (8002598 <HAL_UART_MspInit+0x90>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d131      	bne.n	800258e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800252a:	4b1c      	ldr	r3, [pc, #112]	; (800259c <HAL_UART_MspInit+0x94>)
 800252c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800252e:	4b1b      	ldr	r3, [pc, #108]	; (800259c <HAL_UART_MspInit+0x94>)
 8002530:	2180      	movs	r1, #128	; 0x80
 8002532:	0289      	lsls	r1, r1, #10
 8002534:	430a      	orrs	r2, r1
 8002536:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002538:	4b18      	ldr	r3, [pc, #96]	; (800259c <HAL_UART_MspInit+0x94>)
 800253a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800253c:	4b17      	ldr	r3, [pc, #92]	; (800259c <HAL_UART_MspInit+0x94>)
 800253e:	2101      	movs	r1, #1
 8002540:	430a      	orrs	r2, r1
 8002542:	62da      	str	r2, [r3, #44]	; 0x2c
 8002544:	4b15      	ldr	r3, [pc, #84]	; (800259c <HAL_UART_MspInit+0x94>)
 8002546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002548:	2201      	movs	r2, #1
 800254a:	4013      	ands	r3, r2
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002550:	210c      	movs	r1, #12
 8002552:	187b      	adds	r3, r7, r1
 8002554:	220c      	movs	r2, #12
 8002556:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002558:	187b      	adds	r3, r7, r1
 800255a:	2202      	movs	r2, #2
 800255c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255e:	187b      	adds	r3, r7, r1
 8002560:	2200      	movs	r2, #0
 8002562:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002564:	187b      	adds	r3, r7, r1
 8002566:	2203      	movs	r2, #3
 8002568:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800256a:	187b      	adds	r3, r7, r1
 800256c:	2204      	movs	r2, #4
 800256e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002570:	187a      	adds	r2, r7, r1
 8002572:	23a0      	movs	r3, #160	; 0xa0
 8002574:	05db      	lsls	r3, r3, #23
 8002576:	0011      	movs	r1, r2
 8002578:	0018      	movs	r0, r3
 800257a:	f000 fa33 	bl	80029e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800257e:	2200      	movs	r2, #0
 8002580:	2100      	movs	r1, #0
 8002582:	201c      	movs	r0, #28
 8002584:	f000 f974 	bl	8002870 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002588:	201c      	movs	r0, #28
 800258a:	f000 f986 	bl	800289a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	46bd      	mov	sp, r7
 8002592:	b008      	add	sp, #32
 8002594:	bd80      	pop	{r7, pc}
 8002596:	46c0      	nop			; (mov r8, r8)
 8002598:	40004400 	.word	0x40004400
 800259c:	40021000 	.word	0x40021000

080025a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80025a0:	480d      	ldr	r0, [pc, #52]	; (80025d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80025a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025a4:	480d      	ldr	r0, [pc, #52]	; (80025dc <LoopForever+0x6>)
  ldr r1, =_edata
 80025a6:	490e      	ldr	r1, [pc, #56]	; (80025e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025a8:	4a0e      	ldr	r2, [pc, #56]	; (80025e4 <LoopForever+0xe>)
  movs r3, #0
 80025aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025ac:	e002      	b.n	80025b4 <LoopCopyDataInit>

080025ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025b2:	3304      	adds	r3, #4

080025b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025b8:	d3f9      	bcc.n	80025ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ba:	4a0b      	ldr	r2, [pc, #44]	; (80025e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025bc:	4c0b      	ldr	r4, [pc, #44]	; (80025ec <LoopForever+0x16>)
  movs r3, #0
 80025be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025c0:	e001      	b.n	80025c6 <LoopFillZerobss>

080025c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025c4:	3204      	adds	r2, #4

080025c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025c8:	d3fb      	bcc.n	80025c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80025ca:	f7ff fd0d 	bl	8001fe8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025ce:	f003 ff1b 	bl	8006408 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025d2:	f7ff f9a9 	bl	8001928 <main>

080025d6 <LoopForever>:

LoopForever:
    b LoopForever
 80025d6:	e7fe      	b.n	80025d6 <LoopForever>
  ldr   r0, =_estack
 80025d8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80025dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025e0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80025e4:	08006708 	.word	0x08006708
  ldr r2, =_sbss
 80025e8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80025ec:	20000274 	.word	0x20000274

080025f0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025f0:	e7fe      	b.n	80025f0 <ADC1_COMP_IRQHandler>
	...

080025f4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025fa:	1dfb      	adds	r3, r7, #7
 80025fc:	2200      	movs	r2, #0
 80025fe:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002600:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <HAL_Init+0x3c>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	4b0a      	ldr	r3, [pc, #40]	; (8002630 <HAL_Init+0x3c>)
 8002606:	2140      	movs	r1, #64	; 0x40
 8002608:	430a      	orrs	r2, r1
 800260a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800260c:	2000      	movs	r0, #0
 800260e:	f000 f811 	bl	8002634 <HAL_InitTick>
 8002612:	1e03      	subs	r3, r0, #0
 8002614:	d003      	beq.n	800261e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002616:	1dfb      	adds	r3, r7, #7
 8002618:	2201      	movs	r2, #1
 800261a:	701a      	strb	r2, [r3, #0]
 800261c:	e001      	b.n	8002622 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800261e:	f7ff fc69 	bl	8001ef4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002622:	1dfb      	adds	r3, r7, #7
 8002624:	781b      	ldrb	r3, [r3, #0]
}
 8002626:	0018      	movs	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	b002      	add	sp, #8
 800262c:	bd80      	pop	{r7, pc}
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	40022000 	.word	0x40022000

08002634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002634:	b590      	push	{r4, r7, lr}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800263c:	4b14      	ldr	r3, [pc, #80]	; (8002690 <HAL_InitTick+0x5c>)
 800263e:	681c      	ldr	r4, [r3, #0]
 8002640:	4b14      	ldr	r3, [pc, #80]	; (8002694 <HAL_InitTick+0x60>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	0019      	movs	r1, r3
 8002646:	23fa      	movs	r3, #250	; 0xfa
 8002648:	0098      	lsls	r0, r3, #2
 800264a:	f7fd fd5d 	bl	8000108 <__udivsi3>
 800264e:	0003      	movs	r3, r0
 8002650:	0019      	movs	r1, r3
 8002652:	0020      	movs	r0, r4
 8002654:	f7fd fd58 	bl	8000108 <__udivsi3>
 8002658:	0003      	movs	r3, r0
 800265a:	0018      	movs	r0, r3
 800265c:	f000 f92d 	bl	80028ba <HAL_SYSTICK_Config>
 8002660:	1e03      	subs	r3, r0, #0
 8002662:	d001      	beq.n	8002668 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e00f      	b.n	8002688 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b03      	cmp	r3, #3
 800266c:	d80b      	bhi.n	8002686 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	2301      	movs	r3, #1
 8002672:	425b      	negs	r3, r3
 8002674:	2200      	movs	r2, #0
 8002676:	0018      	movs	r0, r3
 8002678:	f000 f8fa 	bl	8002870 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800267c:	4b06      	ldr	r3, [pc, #24]	; (8002698 <HAL_InitTick+0x64>)
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002682:	2300      	movs	r3, #0
 8002684:	e000      	b.n	8002688 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
}
 8002688:	0018      	movs	r0, r3
 800268a:	46bd      	mov	sp, r7
 800268c:	b003      	add	sp, #12
 800268e:	bd90      	pop	{r4, r7, pc}
 8002690:	20000008 	.word	0x20000008
 8002694:	20000010 	.word	0x20000010
 8002698:	2000000c 	.word	0x2000000c

0800269c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026a0:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <HAL_IncTick+0x1c>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	001a      	movs	r2, r3
 80026a6:	4b05      	ldr	r3, [pc, #20]	; (80026bc <HAL_IncTick+0x20>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	18d2      	adds	r2, r2, r3
 80026ac:	4b03      	ldr	r3, [pc, #12]	; (80026bc <HAL_IncTick+0x20>)
 80026ae:	601a      	str	r2, [r3, #0]
}
 80026b0:	46c0      	nop			; (mov r8, r8)
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	46c0      	nop			; (mov r8, r8)
 80026b8:	20000010 	.word	0x20000010
 80026bc:	2000026c 	.word	0x2000026c

080026c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  return uwTick;
 80026c4:	4b02      	ldr	r3, [pc, #8]	; (80026d0 <HAL_GetTick+0x10>)
 80026c6:	681b      	ldr	r3, [r3, #0]
}
 80026c8:	0018      	movs	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	46c0      	nop			; (mov r8, r8)
 80026d0:	2000026c 	.word	0x2000026c

080026d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026dc:	f7ff fff0 	bl	80026c0 <HAL_GetTick>
 80026e0:	0003      	movs	r3, r0
 80026e2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	3301      	adds	r3, #1
 80026ec:	d005      	beq.n	80026fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ee:	4b09      	ldr	r3, [pc, #36]	; (8002714 <HAL_Delay+0x40>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	001a      	movs	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	189b      	adds	r3, r3, r2
 80026f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026fa:	46c0      	nop			; (mov r8, r8)
 80026fc:	f7ff ffe0 	bl	80026c0 <HAL_GetTick>
 8002700:	0002      	movs	r2, r0
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	429a      	cmp	r2, r3
 800270a:	d8f7      	bhi.n	80026fc <HAL_Delay+0x28>
  {
  }
}
 800270c:	46c0      	nop			; (mov r8, r8)
 800270e:	46bd      	mov	sp, r7
 8002710:	b004      	add	sp, #16
 8002712:	bd80      	pop	{r7, pc}
 8002714:	20000010 	.word	0x20000010

08002718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	0002      	movs	r2, r0
 8002720:	1dfb      	adds	r3, r7, #7
 8002722:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002724:	1dfb      	adds	r3, r7, #7
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b7f      	cmp	r3, #127	; 0x7f
 800272a:	d809      	bhi.n	8002740 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800272c:	1dfb      	adds	r3, r7, #7
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	001a      	movs	r2, r3
 8002732:	231f      	movs	r3, #31
 8002734:	401a      	ands	r2, r3
 8002736:	4b04      	ldr	r3, [pc, #16]	; (8002748 <__NVIC_EnableIRQ+0x30>)
 8002738:	2101      	movs	r1, #1
 800273a:	4091      	lsls	r1, r2
 800273c:	000a      	movs	r2, r1
 800273e:	601a      	str	r2, [r3, #0]
  }
}
 8002740:	46c0      	nop			; (mov r8, r8)
 8002742:	46bd      	mov	sp, r7
 8002744:	b002      	add	sp, #8
 8002746:	bd80      	pop	{r7, pc}
 8002748:	e000e100 	.word	0xe000e100

0800274c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	0002      	movs	r2, r0
 8002754:	6039      	str	r1, [r7, #0]
 8002756:	1dfb      	adds	r3, r7, #7
 8002758:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800275a:	1dfb      	adds	r3, r7, #7
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b7f      	cmp	r3, #127	; 0x7f
 8002760:	d828      	bhi.n	80027b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002762:	4a2f      	ldr	r2, [pc, #188]	; (8002820 <__NVIC_SetPriority+0xd4>)
 8002764:	1dfb      	adds	r3, r7, #7
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	b25b      	sxtb	r3, r3
 800276a:	089b      	lsrs	r3, r3, #2
 800276c:	33c0      	adds	r3, #192	; 0xc0
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	589b      	ldr	r3, [r3, r2]
 8002772:	1dfa      	adds	r2, r7, #7
 8002774:	7812      	ldrb	r2, [r2, #0]
 8002776:	0011      	movs	r1, r2
 8002778:	2203      	movs	r2, #3
 800277a:	400a      	ands	r2, r1
 800277c:	00d2      	lsls	r2, r2, #3
 800277e:	21ff      	movs	r1, #255	; 0xff
 8002780:	4091      	lsls	r1, r2
 8002782:	000a      	movs	r2, r1
 8002784:	43d2      	mvns	r2, r2
 8002786:	401a      	ands	r2, r3
 8002788:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	019b      	lsls	r3, r3, #6
 800278e:	22ff      	movs	r2, #255	; 0xff
 8002790:	401a      	ands	r2, r3
 8002792:	1dfb      	adds	r3, r7, #7
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	0018      	movs	r0, r3
 8002798:	2303      	movs	r3, #3
 800279a:	4003      	ands	r3, r0
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027a0:	481f      	ldr	r0, [pc, #124]	; (8002820 <__NVIC_SetPriority+0xd4>)
 80027a2:	1dfb      	adds	r3, r7, #7
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	b25b      	sxtb	r3, r3
 80027a8:	089b      	lsrs	r3, r3, #2
 80027aa:	430a      	orrs	r2, r1
 80027ac:	33c0      	adds	r3, #192	; 0xc0
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80027b2:	e031      	b.n	8002818 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027b4:	4a1b      	ldr	r2, [pc, #108]	; (8002824 <__NVIC_SetPriority+0xd8>)
 80027b6:	1dfb      	adds	r3, r7, #7
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	0019      	movs	r1, r3
 80027bc:	230f      	movs	r3, #15
 80027be:	400b      	ands	r3, r1
 80027c0:	3b08      	subs	r3, #8
 80027c2:	089b      	lsrs	r3, r3, #2
 80027c4:	3306      	adds	r3, #6
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	18d3      	adds	r3, r2, r3
 80027ca:	3304      	adds	r3, #4
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	1dfa      	adds	r2, r7, #7
 80027d0:	7812      	ldrb	r2, [r2, #0]
 80027d2:	0011      	movs	r1, r2
 80027d4:	2203      	movs	r2, #3
 80027d6:	400a      	ands	r2, r1
 80027d8:	00d2      	lsls	r2, r2, #3
 80027da:	21ff      	movs	r1, #255	; 0xff
 80027dc:	4091      	lsls	r1, r2
 80027de:	000a      	movs	r2, r1
 80027e0:	43d2      	mvns	r2, r2
 80027e2:	401a      	ands	r2, r3
 80027e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	019b      	lsls	r3, r3, #6
 80027ea:	22ff      	movs	r2, #255	; 0xff
 80027ec:	401a      	ands	r2, r3
 80027ee:	1dfb      	adds	r3, r7, #7
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	0018      	movs	r0, r3
 80027f4:	2303      	movs	r3, #3
 80027f6:	4003      	ands	r3, r0
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027fc:	4809      	ldr	r0, [pc, #36]	; (8002824 <__NVIC_SetPriority+0xd8>)
 80027fe:	1dfb      	adds	r3, r7, #7
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	001c      	movs	r4, r3
 8002804:	230f      	movs	r3, #15
 8002806:	4023      	ands	r3, r4
 8002808:	3b08      	subs	r3, #8
 800280a:	089b      	lsrs	r3, r3, #2
 800280c:	430a      	orrs	r2, r1
 800280e:	3306      	adds	r3, #6
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	18c3      	adds	r3, r0, r3
 8002814:	3304      	adds	r3, #4
 8002816:	601a      	str	r2, [r3, #0]
}
 8002818:	46c0      	nop			; (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b003      	add	sp, #12
 800281e:	bd90      	pop	{r4, r7, pc}
 8002820:	e000e100 	.word	0xe000e100
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3b01      	subs	r3, #1
 8002834:	4a0c      	ldr	r2, [pc, #48]	; (8002868 <SysTick_Config+0x40>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d901      	bls.n	800283e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800283a:	2301      	movs	r3, #1
 800283c:	e010      	b.n	8002860 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800283e:	4b0b      	ldr	r3, [pc, #44]	; (800286c <SysTick_Config+0x44>)
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	3a01      	subs	r2, #1
 8002844:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002846:	2301      	movs	r3, #1
 8002848:	425b      	negs	r3, r3
 800284a:	2103      	movs	r1, #3
 800284c:	0018      	movs	r0, r3
 800284e:	f7ff ff7d 	bl	800274c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002852:	4b06      	ldr	r3, [pc, #24]	; (800286c <SysTick_Config+0x44>)
 8002854:	2200      	movs	r2, #0
 8002856:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002858:	4b04      	ldr	r3, [pc, #16]	; (800286c <SysTick_Config+0x44>)
 800285a:	2207      	movs	r2, #7
 800285c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800285e:	2300      	movs	r3, #0
}
 8002860:	0018      	movs	r0, r3
 8002862:	46bd      	mov	sp, r7
 8002864:	b002      	add	sp, #8
 8002866:	bd80      	pop	{r7, pc}
 8002868:	00ffffff 	.word	0x00ffffff
 800286c:	e000e010 	.word	0xe000e010

08002870 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	60b9      	str	r1, [r7, #8]
 8002878:	607a      	str	r2, [r7, #4]
 800287a:	210f      	movs	r1, #15
 800287c:	187b      	adds	r3, r7, r1
 800287e:	1c02      	adds	r2, r0, #0
 8002880:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002882:	68ba      	ldr	r2, [r7, #8]
 8002884:	187b      	adds	r3, r7, r1
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	b25b      	sxtb	r3, r3
 800288a:	0011      	movs	r1, r2
 800288c:	0018      	movs	r0, r3
 800288e:	f7ff ff5d 	bl	800274c <__NVIC_SetPriority>
}
 8002892:	46c0      	nop			; (mov r8, r8)
 8002894:	46bd      	mov	sp, r7
 8002896:	b004      	add	sp, #16
 8002898:	bd80      	pop	{r7, pc}

0800289a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b082      	sub	sp, #8
 800289e:	af00      	add	r7, sp, #0
 80028a0:	0002      	movs	r2, r0
 80028a2:	1dfb      	adds	r3, r7, #7
 80028a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028a6:	1dfb      	adds	r3, r7, #7
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	b25b      	sxtb	r3, r3
 80028ac:	0018      	movs	r0, r3
 80028ae:	f7ff ff33 	bl	8002718 <__NVIC_EnableIRQ>
}
 80028b2:	46c0      	nop			; (mov r8, r8)
 80028b4:	46bd      	mov	sp, r7
 80028b6:	b002      	add	sp, #8
 80028b8:	bd80      	pop	{r7, pc}

080028ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b082      	sub	sp, #8
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	0018      	movs	r0, r3
 80028c6:	f7ff ffaf 	bl	8002828 <SysTick_Config>
 80028ca:	0003      	movs	r3, r0
}
 80028cc:	0018      	movs	r0, r3
 80028ce:	46bd      	mov	sp, r7
 80028d0:	b002      	add	sp, #8
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028dc:	230f      	movs	r3, #15
 80028de:	18fb      	adds	r3, r7, r3
 80028e0:	2200      	movs	r2, #0
 80028e2:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2225      	movs	r2, #37	; 0x25
 80028e8:	5c9b      	ldrb	r3, [r3, r2]
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d008      	beq.n	8002902 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2204      	movs	r2, #4
 80028f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2224      	movs	r2, #36	; 0x24
 80028fa:	2100      	movs	r1, #0
 80028fc:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e024      	b.n	800294c <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	210e      	movs	r1, #14
 800290e:	438a      	bics	r2, r1
 8002910:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2101      	movs	r1, #1
 800291e:	438a      	bics	r2, r1
 8002920:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002926:	221c      	movs	r2, #28
 8002928:	401a      	ands	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	2101      	movs	r1, #1
 8002930:	4091      	lsls	r1, r2
 8002932:	000a      	movs	r2, r1
 8002934:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2225      	movs	r2, #37	; 0x25
 800293a:	2101      	movs	r1, #1
 800293c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2224      	movs	r2, #36	; 0x24
 8002942:	2100      	movs	r1, #0
 8002944:	5499      	strb	r1, [r3, r2]

    return status;
 8002946:	230f      	movs	r3, #15
 8002948:	18fb      	adds	r3, r7, r3
 800294a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800294c:	0018      	movs	r0, r3
 800294e:	46bd      	mov	sp, r7
 8002950:	b004      	add	sp, #16
 8002952:	bd80      	pop	{r7, pc}

08002954 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800295c:	230f      	movs	r3, #15
 800295e:	18fb      	adds	r3, r7, r3
 8002960:	2200      	movs	r2, #0
 8002962:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2225      	movs	r2, #37	; 0x25
 8002968:	5c9b      	ldrb	r3, [r3, r2]
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d007      	beq.n	8002980 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2204      	movs	r2, #4
 8002974:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002976:	230f      	movs	r3, #15
 8002978:	18fb      	adds	r3, r7, r3
 800297a:	2201      	movs	r2, #1
 800297c:	701a      	strb	r2, [r3, #0]
 800297e:	e02a      	b.n	80029d6 <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	210e      	movs	r1, #14
 800298c:	438a      	bics	r2, r1
 800298e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2101      	movs	r1, #1
 800299c:	438a      	bics	r2, r1
 800299e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a4:	221c      	movs	r2, #28
 80029a6:	401a      	ands	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	2101      	movs	r1, #1
 80029ae:	4091      	lsls	r1, r2
 80029b0:	000a      	movs	r2, r1
 80029b2:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2225      	movs	r2, #37	; 0x25
 80029b8:	2101      	movs	r1, #1
 80029ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2224      	movs	r2, #36	; 0x24
 80029c0:	2100      	movs	r1, #0
 80029c2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d004      	beq.n	80029d6 <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	0010      	movs	r0, r2
 80029d4:	4798      	blx	r3
    }
  }
  return status;
 80029d6:	230f      	movs	r3, #15
 80029d8:	18fb      	adds	r3, r7, r3
 80029da:	781b      	ldrb	r3, [r3, #0]
}
 80029dc:	0018      	movs	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	b004      	add	sp, #16
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b086      	sub	sp, #24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80029fa:	e14f      	b.n	8002c9c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2101      	movs	r1, #1
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	4091      	lsls	r1, r2
 8002a06:	000a      	movs	r2, r1
 8002a08:	4013      	ands	r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d100      	bne.n	8002a14 <HAL_GPIO_Init+0x30>
 8002a12:	e140      	b.n	8002c96 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2203      	movs	r2, #3
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d005      	beq.n	8002a2c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	2203      	movs	r2, #3
 8002a26:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d130      	bne.n	8002a8e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	2203      	movs	r2, #3
 8002a38:	409a      	lsls	r2, r3
 8002a3a:	0013      	movs	r3, r2
 8002a3c:	43da      	mvns	r2, r3
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	4013      	ands	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	409a      	lsls	r2, r3
 8002a4e:	0013      	movs	r3, r2
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a62:	2201      	movs	r2, #1
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	409a      	lsls	r2, r3
 8002a68:	0013      	movs	r3, r2
 8002a6a:	43da      	mvns	r2, r3
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	091b      	lsrs	r3, r3, #4
 8002a78:	2201      	movs	r2, #1
 8002a7a:	401a      	ands	r2, r3
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	0013      	movs	r3, r2
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	2203      	movs	r2, #3
 8002a94:	4013      	ands	r3, r2
 8002a96:	2b03      	cmp	r3, #3
 8002a98:	d017      	beq.n	8002aca <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	409a      	lsls	r2, r3
 8002aa8:	0013      	movs	r3, r2
 8002aaa:	43da      	mvns	r2, r3
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	409a      	lsls	r2, r3
 8002abc:	0013      	movs	r3, r2
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	2203      	movs	r2, #3
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d123      	bne.n	8002b1e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	08da      	lsrs	r2, r3, #3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	3208      	adds	r2, #8
 8002ade:	0092      	lsls	r2, r2, #2
 8002ae0:	58d3      	ldr	r3, [r2, r3]
 8002ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	2207      	movs	r2, #7
 8002ae8:	4013      	ands	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	220f      	movs	r2, #15
 8002aee:	409a      	lsls	r2, r3
 8002af0:	0013      	movs	r3, r2
 8002af2:	43da      	mvns	r2, r3
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4013      	ands	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	691a      	ldr	r2, [r3, #16]
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	2107      	movs	r1, #7
 8002b02:	400b      	ands	r3, r1
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	409a      	lsls	r2, r3
 8002b08:	0013      	movs	r3, r2
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	08da      	lsrs	r2, r3, #3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3208      	adds	r2, #8
 8002b18:	0092      	lsls	r2, r2, #2
 8002b1a:	6939      	ldr	r1, [r7, #16]
 8002b1c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	2203      	movs	r2, #3
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	0013      	movs	r3, r2
 8002b2e:	43da      	mvns	r2, r3
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	4013      	ands	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2203      	movs	r2, #3
 8002b3c:	401a      	ands	r2, r3
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	409a      	lsls	r2, r3
 8002b44:	0013      	movs	r3, r2
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	23c0      	movs	r3, #192	; 0xc0
 8002b58:	029b      	lsls	r3, r3, #10
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	d100      	bne.n	8002b60 <HAL_GPIO_Init+0x17c>
 8002b5e:	e09a      	b.n	8002c96 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b60:	4b54      	ldr	r3, [pc, #336]	; (8002cb4 <HAL_GPIO_Init+0x2d0>)
 8002b62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b64:	4b53      	ldr	r3, [pc, #332]	; (8002cb4 <HAL_GPIO_Init+0x2d0>)
 8002b66:	2101      	movs	r1, #1
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b6c:	4a52      	ldr	r2, [pc, #328]	; (8002cb8 <HAL_GPIO_Init+0x2d4>)
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	089b      	lsrs	r3, r3, #2
 8002b72:	3302      	adds	r3, #2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	589b      	ldr	r3, [r3, r2]
 8002b78:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	4013      	ands	r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	220f      	movs	r2, #15
 8002b84:	409a      	lsls	r2, r3
 8002b86:	0013      	movs	r3, r2
 8002b88:	43da      	mvns	r2, r3
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	23a0      	movs	r3, #160	; 0xa0
 8002b94:	05db      	lsls	r3, r3, #23
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d019      	beq.n	8002bce <HAL_GPIO_Init+0x1ea>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a47      	ldr	r2, [pc, #284]	; (8002cbc <HAL_GPIO_Init+0x2d8>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d013      	beq.n	8002bca <HAL_GPIO_Init+0x1e6>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a46      	ldr	r2, [pc, #280]	; (8002cc0 <HAL_GPIO_Init+0x2dc>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d00d      	beq.n	8002bc6 <HAL_GPIO_Init+0x1e2>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a45      	ldr	r2, [pc, #276]	; (8002cc4 <HAL_GPIO_Init+0x2e0>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d007      	beq.n	8002bc2 <HAL_GPIO_Init+0x1de>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a44      	ldr	r2, [pc, #272]	; (8002cc8 <HAL_GPIO_Init+0x2e4>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d101      	bne.n	8002bbe <HAL_GPIO_Init+0x1da>
 8002bba:	2305      	movs	r3, #5
 8002bbc:	e008      	b.n	8002bd0 <HAL_GPIO_Init+0x1ec>
 8002bbe:	2306      	movs	r3, #6
 8002bc0:	e006      	b.n	8002bd0 <HAL_GPIO_Init+0x1ec>
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e004      	b.n	8002bd0 <HAL_GPIO_Init+0x1ec>
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	e002      	b.n	8002bd0 <HAL_GPIO_Init+0x1ec>
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e000      	b.n	8002bd0 <HAL_GPIO_Init+0x1ec>
 8002bce:	2300      	movs	r3, #0
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	2103      	movs	r1, #3
 8002bd4:	400a      	ands	r2, r1
 8002bd6:	0092      	lsls	r2, r2, #2
 8002bd8:	4093      	lsls	r3, r2
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002be0:	4935      	ldr	r1, [pc, #212]	; (8002cb8 <HAL_GPIO_Init+0x2d4>)
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	089b      	lsrs	r3, r3, #2
 8002be6:	3302      	adds	r3, #2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bee:	4b37      	ldr	r3, [pc, #220]	; (8002ccc <HAL_GPIO_Init+0x2e8>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	43da      	mvns	r2, r3
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	2380      	movs	r3, #128	; 0x80
 8002c04:	025b      	lsls	r3, r3, #9
 8002c06:	4013      	ands	r3, r2
 8002c08:	d003      	beq.n	8002c12 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c12:	4b2e      	ldr	r3, [pc, #184]	; (8002ccc <HAL_GPIO_Init+0x2e8>)
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002c18:	4b2c      	ldr	r3, [pc, #176]	; (8002ccc <HAL_GPIO_Init+0x2e8>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	43da      	mvns	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	4013      	ands	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	2380      	movs	r3, #128	; 0x80
 8002c2e:	029b      	lsls	r3, r3, #10
 8002c30:	4013      	ands	r3, r2
 8002c32:	d003      	beq.n	8002c3c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c3c:	4b23      	ldr	r3, [pc, #140]	; (8002ccc <HAL_GPIO_Init+0x2e8>)
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c42:	4b22      	ldr	r3, [pc, #136]	; (8002ccc <HAL_GPIO_Init+0x2e8>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	43da      	mvns	r2, r3
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	2380      	movs	r3, #128	; 0x80
 8002c58:	035b      	lsls	r3, r3, #13
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d003      	beq.n	8002c66 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c66:	4b19      	ldr	r3, [pc, #100]	; (8002ccc <HAL_GPIO_Init+0x2e8>)
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002c6c:	4b17      	ldr	r3, [pc, #92]	; (8002ccc <HAL_GPIO_Init+0x2e8>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	43da      	mvns	r2, r3
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	2380      	movs	r3, #128	; 0x80
 8002c82:	039b      	lsls	r3, r3, #14
 8002c84:	4013      	ands	r3, r2
 8002c86:	d003      	beq.n	8002c90 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c90:	4b0e      	ldr	r3, [pc, #56]	; (8002ccc <HAL_GPIO_Init+0x2e8>)
 8002c92:	693a      	ldr	r2, [r7, #16]
 8002c94:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	3301      	adds	r3, #1
 8002c9a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	40da      	lsrs	r2, r3
 8002ca4:	1e13      	subs	r3, r2, #0
 8002ca6:	d000      	beq.n	8002caa <HAL_GPIO_Init+0x2c6>
 8002ca8:	e6a8      	b.n	80029fc <HAL_GPIO_Init+0x18>
  }
}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	46bd      	mov	sp, r7
 8002cae:	b006      	add	sp, #24
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40010000 	.word	0x40010000
 8002cbc:	50000400 	.word	0x50000400
 8002cc0:	50000800 	.word	0x50000800
 8002cc4:	50000c00 	.word	0x50000c00
 8002cc8:	50001c00 	.word	0x50001c00
 8002ccc:	40010400 	.word	0x40010400

08002cd0 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	0008      	movs	r0, r1
 8002cda:	0011      	movs	r1, r2
 8002cdc:	1cbb      	adds	r3, r7, #2
 8002cde:	1c02      	adds	r2, r0, #0
 8002ce0:	801a      	strh	r2, [r3, #0]
 8002ce2:	1c7b      	adds	r3, r7, #1
 8002ce4:	1c0a      	adds	r2, r1, #0
 8002ce6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ce8:	1c7b      	adds	r3, r7, #1
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d004      	beq.n	8002cfa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cf0:	1cbb      	adds	r3, r7, #2
 8002cf2:	881a      	ldrh	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002cf8:	e003      	b.n	8002d02 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002cfa:	1cbb      	adds	r3, r7, #2
 8002cfc:	881a      	ldrh	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b002      	add	sp, #8
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b084      	sub	sp, #16
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
 8002d12:	000a      	movs	r2, r1
 8002d14:	1cbb      	adds	r3, r7, #2
 8002d16:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	695b      	ldr	r3, [r3, #20]
 8002d1c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d1e:	1cbb      	adds	r3, r7, #2
 8002d20:	881b      	ldrh	r3, [r3, #0]
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	4013      	ands	r3, r2
 8002d26:	041a      	lsls	r2, r3, #16
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	1cb9      	adds	r1, r7, #2
 8002d2e:	8809      	ldrh	r1, [r1, #0]
 8002d30:	400b      	ands	r3, r1
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	619a      	str	r2, [r3, #24]
}
 8002d38:	46c0      	nop			; (mov r8, r8)
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	b004      	add	sp, #16
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e078      	b.n	8002e44 <HAL_LPTIM_Init+0x104>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	222e      	movs	r2, #46	; 0x2e
 8002d56:	5c9b      	ldrb	r3, [r3, r2]
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d107      	bne.n	8002d6e <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	222d      	movs	r2, #45	; 0x2d
 8002d62:	2100      	movs	r1, #0
 8002d64:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f7fe fd91 	bl	8001890 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	222e      	movs	r2, #46	; 0x2e
 8002d72:	2102      	movs	r1, #2
 8002d74:	5499      	strb	r1, [r3, r2]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d005      	beq.n	8002d92 <HAL_LPTIM_Init+0x52>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d8a:	2380      	movs	r3, #128	; 0x80
 8002d8c:	041b      	lsls	r3, r3, #16
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d103      	bne.n	8002d9a <HAL_LPTIM_Init+0x5a>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	221e      	movs	r2, #30
 8002d96:	4393      	bics	r3, r2
 8002d98:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	4a2b      	ldr	r2, [pc, #172]	; (8002e4c <HAL_LPTIM_Init+0x10c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d003      	beq.n	8002dac <HAL_LPTIM_Init+0x6c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4a2a      	ldr	r2, [pc, #168]	; (8002e50 <HAL_LPTIM_Init+0x110>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4a29      	ldr	r2, [pc, #164]	; (8002e54 <HAL_LPTIM_Init+0x114>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002dbc:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8002dc2:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8002dc8:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8002dce:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d107      	bne.n	8002dee <HAL_LPTIM_Init+0xae>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002de6:	4313      	orrs	r3, r2
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d005      	beq.n	8002e02 <HAL_LPTIM_Init+0xc2>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dfa:	2380      	movs	r3, #128	; 0x80
 8002dfc:	041b      	lsls	r3, r3, #16
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d107      	bne.n	8002e12 <HAL_LPTIM_Init+0xd2>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	68fa      	ldr	r2, [r7, #12]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	4a0d      	ldr	r2, [pc, #52]	; (8002e4c <HAL_LPTIM_Init+0x10c>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d00a      	beq.n	8002e32 <HAL_LPTIM_Init+0xf2>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002e24:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8002e2a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68fa      	ldr	r2, [r7, #12]
 8002e38:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	222e      	movs	r2, #46	; 0x2e
 8002e3e:	2101      	movs	r1, #1
 8002e40:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	0018      	movs	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	b004      	add	sp, #16
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	0000ffff 	.word	0x0000ffff
 8002e50:	ffff1f3f 	.word	0xffff1f3f
 8002e54:	ff19f1fe 	.word	0xff19f1fe

08002e58 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	222e      	movs	r2, #46	; 0x2e
 8002e66:	2102      	movs	r1, #2
 8002e68:	5499      	strb	r1, [r3, r2]

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 8002e6a:	4b34      	ldr	r3, [pc, #208]	; (8002f3c <HAL_LPTIM_Counter_Start_IT+0xe4>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	4b33      	ldr	r3, [pc, #204]	; (8002f3c <HAL_LPTIM_Counter_Start_IT+0xe4>)
 8002e70:	2180      	movs	r1, #128	; 0x80
 8002e72:	0589      	lsls	r1, r1, #22
 8002e74:	430a      	orrs	r2, r1
 8002e76:	601a      	str	r2, [r3, #0]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d00d      	beq.n	8002e9c <HAL_LPTIM_Counter_Start_IT+0x44>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e84:	2380      	movs	r3, #128	; 0x80
 8002e86:	041b      	lsls	r3, r3, #16
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d107      	bne.n	8002e9c <HAL_LPTIM_Counter_Start_IT+0x44>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68da      	ldr	r2, [r3, #12]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	492a      	ldr	r1, [pc, #168]	; (8002f40 <HAL_LPTIM_Counter_Start_IT+0xe8>)
 8002e98:	400a      	ands	r2, r1
 8002e9a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	691a      	ldr	r2, [r3, #16]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2210      	movs	r2, #16
 8002eb2:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2110      	movs	r1, #16
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f000 f955 	bl	8003170 <LPTIM_WaitForFlag>
 8002ec6:	0003      	movs	r3, r0
 8002ec8:	2b03      	cmp	r3, #3
 8002eca:	d101      	bne.n	8002ed0 <HAL_LPTIM_Counter_Start_IT+0x78>
  {
    return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e031      	b.n	8002f34 <HAL_LPTIM_Counter_Start_IT+0xdc>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f000 f984 	bl	80031e0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	0018      	movs	r0, r3
 8002edc:	f000 f93c 	bl	8003158 <HAL_LPTIM_GetState>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	2b03      	cmp	r3, #3
 8002ee4:	d101      	bne.n	8002eea <HAL_LPTIM_Counter_Start_IT+0x92>
  {
    return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e024      	b.n	8002f34 <HAL_LPTIM_Counter_Start_IT+0xdc>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689a      	ldr	r2, [r3, #8]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2110      	movs	r1, #16
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2102      	movs	r1, #2
 8002f06:	430a      	orrs	r2, r1
 8002f08:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2101      	movs	r1, #1
 8002f16:	430a      	orrs	r2, r1
 8002f18:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	691a      	ldr	r2, [r3, #16]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2104      	movs	r1, #4
 8002f26:	430a      	orrs	r2, r1
 8002f28:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	222e      	movs	r2, #46	; 0x2e
 8002f2e:	2101      	movs	r1, #1
 8002f30:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	0018      	movs	r0, r3
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b002      	add	sp, #8
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40010400 	.word	0x40010400
 8002f40:	fffff1ff 	.word	0xfffff1ff

08002f44 <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	222e      	movs	r2, #46	; 0x2e
 8002f50:	2102      	movs	r1, #2
 8002f52:	5499      	strb	r1, [r3, r2]

  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT();
 8002f54:	4b15      	ldr	r3, [pc, #84]	; (8002fac <HAL_LPTIM_Counter_Stop_IT+0x68>)
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	4b14      	ldr	r3, [pc, #80]	; (8002fac <HAL_LPTIM_Counter_Stop_IT+0x68>)
 8002f5a:	4915      	ldr	r1, [pc, #84]	; (8002fb0 <HAL_LPTIM_Counter_Stop_IT+0x6c>)
 8002f5c:	400a      	ands	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	0018      	movs	r0, r3
 8002f64:	f000 f93c 	bl	80031e0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f000 f8f4 	bl	8003158 <HAL_LPTIM_GetState>
 8002f70:	0003      	movs	r3, r0
 8002f72:	2b03      	cmp	r3, #3
 8002f74:	d101      	bne.n	8002f7a <HAL_LPTIM_Counter_Stop_IT+0x36>
  {
    return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e014      	b.n	8002fa4 <HAL_LPTIM_Counter_Stop_IT+0x60>
  }

  /* Disable Autoreload write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2110      	movs	r1, #16
 8002f86:	438a      	bics	r2, r1
 8002f88:	609a      	str	r2, [r3, #8]

  /* Disable Autoreload match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2102      	movs	r1, #2
 8002f96:	438a      	bics	r2, r1
 8002f98:	609a      	str	r2, [r3, #8]
  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	222e      	movs	r2, #46	; 0x2e
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	b002      	add	sp, #8
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40010400 	.word	0x40010400
 8002fb0:	dfffffff 	.word	0xdfffffff

08002fb4 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d10e      	bne.n	8002fe8 <HAL_LPTIM_IRQHandler+0x34>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d107      	bne.n	8002fe8 <HAL_LPTIM_IRQHandler+0x34>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f000 f888 	bl	80030f8 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2202      	movs	r2, #2
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d10e      	bne.n	8003014 <HAL_LPTIM_IRQHandler+0x60>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	4013      	ands	r3, r2
 8003000:	2b02      	cmp	r3, #2
 8003002:	d107      	bne.n	8003014 <HAL_LPTIM_IRQHandler+0x60>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2202      	movs	r2, #2
 800300a:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	0018      	movs	r0, r3
 8003010:	f7fe fd38 	bl	8001a84 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2204      	movs	r2, #4
 800301c:	4013      	ands	r3, r2
 800301e:	2b04      	cmp	r3, #4
 8003020:	d10e      	bne.n	8003040 <HAL_LPTIM_IRQHandler+0x8c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	2204      	movs	r2, #4
 800302a:	4013      	ands	r3, r2
 800302c:	2b04      	cmp	r3, #4
 800302e:	d107      	bne.n	8003040 <HAL_LPTIM_IRQHandler+0x8c>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2204      	movs	r2, #4
 8003036:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	0018      	movs	r0, r3
 800303c:	f000 f864 	bl	8003108 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2208      	movs	r2, #8
 8003048:	4013      	ands	r3, r2
 800304a:	2b08      	cmp	r3, #8
 800304c:	d10e      	bne.n	800306c <HAL_LPTIM_IRQHandler+0xb8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	2208      	movs	r2, #8
 8003056:	4013      	ands	r3, r2
 8003058:	2b08      	cmp	r3, #8
 800305a:	d107      	bne.n	800306c <HAL_LPTIM_IRQHandler+0xb8>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2208      	movs	r2, #8
 8003062:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	0018      	movs	r0, r3
 8003068:	f000 f856 	bl	8003118 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2210      	movs	r2, #16
 8003074:	4013      	ands	r3, r2
 8003076:	2b10      	cmp	r3, #16
 8003078:	d10e      	bne.n	8003098 <HAL_LPTIM_IRQHandler+0xe4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	2210      	movs	r2, #16
 8003082:	4013      	ands	r3, r2
 8003084:	2b10      	cmp	r3, #16
 8003086:	d107      	bne.n	8003098 <HAL_LPTIM_IRQHandler+0xe4>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2210      	movs	r2, #16
 800308e:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	0018      	movs	r0, r3
 8003094:	f000 f848 	bl	8003128 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2220      	movs	r2, #32
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b20      	cmp	r3, #32
 80030a4:	d10e      	bne.n	80030c4 <HAL_LPTIM_IRQHandler+0x110>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	2220      	movs	r2, #32
 80030ae:	4013      	ands	r3, r2
 80030b0:	2b20      	cmp	r3, #32
 80030b2:	d107      	bne.n	80030c4 <HAL_LPTIM_IRQHandler+0x110>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2220      	movs	r2, #32
 80030ba:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	0018      	movs	r0, r3
 80030c0:	f000 f83a 	bl	8003138 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2240      	movs	r2, #64	; 0x40
 80030cc:	4013      	ands	r3, r2
 80030ce:	2b40      	cmp	r3, #64	; 0x40
 80030d0:	d10e      	bne.n	80030f0 <HAL_LPTIM_IRQHandler+0x13c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	2240      	movs	r2, #64	; 0x40
 80030da:	4013      	ands	r3, r2
 80030dc:	2b40      	cmp	r3, #64	; 0x40
 80030de:	d107      	bne.n	80030f0 <HAL_LPTIM_IRQHandler+0x13c>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2240      	movs	r2, #64	; 0x40
 80030e6:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	0018      	movs	r0, r3
 80030ec:	f000 f82c 	bl	8003148 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80030f0:	46c0      	nop			; (mov r8, r8)
 80030f2:	46bd      	mov	sp, r7
 80030f4:	b002      	add	sp, #8
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8003100:	46c0      	nop			; (mov r8, r8)
 8003102:	46bd      	mov	sp, r7
 8003104:	b002      	add	sp, #8
 8003106:	bd80      	pop	{r7, pc}

08003108 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8003110:	46c0      	nop			; (mov r8, r8)
 8003112:	46bd      	mov	sp, r7
 8003114:	b002      	add	sp, #8
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8003120:	46c0      	nop			; (mov r8, r8)
 8003122:	46bd      	mov	sp, r7
 8003124:	b002      	add	sp, #8
 8003126:	bd80      	pop	{r7, pc}

08003128 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8003130:	46c0      	nop			; (mov r8, r8)
 8003132:	46bd      	mov	sp, r7
 8003134:	b002      	add	sp, #8
 8003136:	bd80      	pop	{r7, pc}

08003138 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8003140:	46c0      	nop			; (mov r8, r8)
 8003142:	46bd      	mov	sp, r7
 8003144:	b002      	add	sp, #8
 8003146:	bd80      	pop	{r7, pc}

08003148 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8003150:	46c0      	nop			; (mov r8, r8)
 8003152:	46bd      	mov	sp, r7
 8003154:	b002      	add	sp, #8
 8003156:	bd80      	pop	{r7, pc}

08003158 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	222e      	movs	r2, #46	; 0x2e
 8003164:	5c9b      	ldrb	r3, [r3, r2]
 8003166:	b2db      	uxtb	r3, r3
}
 8003168:	0018      	movs	r0, r3
 800316a:	46bd      	mov	sp, r7
 800316c:	b002      	add	sp, #8
 800316e:	bd80      	pop	{r7, pc}

08003170 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800317a:	230f      	movs	r3, #15
 800317c:	18fb      	adds	r3, r7, r3
 800317e:	2200      	movs	r2, #0
 8003180:	701a      	strb	r2, [r3, #0]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8003182:	4b15      	ldr	r3, [pc, #84]	; (80031d8 <LPTIM_WaitForFlag+0x68>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4915      	ldr	r1, [pc, #84]	; (80031dc <LPTIM_WaitForFlag+0x6c>)
 8003188:	0018      	movs	r0, r3
 800318a:	f7fc ffbd 	bl	8000108 <__udivsi3>
 800318e:	0003      	movs	r3, r0
 8003190:	001a      	movs	r2, r3
 8003192:	0013      	movs	r3, r2
 8003194:	015b      	lsls	r3, r3, #5
 8003196:	1a9b      	subs	r3, r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	189b      	adds	r3, r3, r2
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d103      	bne.n	80031b4 <LPTIM_WaitForFlag+0x44>
    {
      result = HAL_TIMEOUT;
 80031ac:	230f      	movs	r3, #15
 80031ae:	18fb      	adds	r3, r7, r3
 80031b0:	2203      	movs	r2, #3
 80031b2:	701a      	strb	r2, [r3, #0]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	4013      	ands	r3, r2
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d002      	beq.n	80031ca <LPTIM_WaitForFlag+0x5a>
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1ea      	bne.n	80031a0 <LPTIM_WaitForFlag+0x30>

  return result;
 80031ca:	230f      	movs	r3, #15
 80031cc:	18fb      	adds	r3, r7, r3
 80031ce:	781b      	ldrb	r3, [r3, #0]
}
 80031d0:	0018      	movs	r0, r3
 80031d2:	46bd      	mov	sp, r7
 80031d4:	b004      	add	sp, #16
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	20000008 	.word	0x20000008
 80031dc:	00004e20 	.word	0x00004e20

080031e0 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 80031e8:	2300      	movs	r3, #0
 80031ea:	61fb      	str	r3, [r7, #28]
 80031ec:	b672      	cpsid	i

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	001a      	movs	r2, r3
 80031f4:	4b54      	ldr	r3, [pc, #336]	; (8003348 <LPTIM_Disable+0x168>)
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d000      	beq.n	80031fc <LPTIM_Disable+0x1c>
  {
    case LPTIM1_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
      break;
    default:
      break;
 80031fa:	e006      	b.n	800320a <LPTIM_Disable+0x2a>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80031fc:	4b53      	ldr	r3, [pc, #332]	; (800334c <LPTIM_Disable+0x16c>)
 80031fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003200:	23c0      	movs	r3, #192	; 0xc0
 8003202:	031b      	lsls	r3, r3, #12
 8003204:	4013      	ands	r3, r2
 8003206:	61fb      	str	r3, [r7, #28]
      break;
 8003208:	46c0      	nop			; (mov r8, r8)
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	61bb      	str	r3, [r7, #24]
  tmpCFGR = hlptim->Instance->CFGR;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	617b      	str	r3, [r7, #20]
  tmpCMP = hlptim->Instance->CMP;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	613b      	str	r3, [r7, #16]
  tmpARR = hlptim->Instance->ARR;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	60fb      	str	r3, [r7, #12]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	001a      	movs	r2, r3
 8003230:	4b45      	ldr	r3, [pc, #276]	; (8003348 <LPTIM_Disable+0x168>)
 8003232:	429a      	cmp	r2, r3
 8003234:	d000      	beq.n	8003238 <LPTIM_Disable+0x58>
    case LPTIM1_BASE:
      __HAL_RCC_LPTIM1_FORCE_RESET();
      __HAL_RCC_LPTIM1_RELEASE_RESET();
      break;
    default:
      break;
 8003236:	e00d      	b.n	8003254 <LPTIM_Disable+0x74>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8003238:	4b44      	ldr	r3, [pc, #272]	; (800334c <LPTIM_Disable+0x16c>)
 800323a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800323c:	4b43      	ldr	r3, [pc, #268]	; (800334c <LPTIM_Disable+0x16c>)
 800323e:	2180      	movs	r1, #128	; 0x80
 8003240:	0609      	lsls	r1, r1, #24
 8003242:	430a      	orrs	r2, r1
 8003244:	629a      	str	r2, [r3, #40]	; 0x28
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8003246:	4b41      	ldr	r3, [pc, #260]	; (800334c <LPTIM_Disable+0x16c>)
 8003248:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800324a:	4b40      	ldr	r3, [pc, #256]	; (800334c <LPTIM_Disable+0x16c>)
 800324c:	0052      	lsls	r2, r2, #1
 800324e:	0852      	lsrs	r2, r2, #1
 8003250:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003252:	46c0      	nop			; (mov r8, r8)
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d102      	bne.n	8003260 <LPTIM_Disable+0x80>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d05c      	beq.n	800331a <LPTIM_Disable+0x13a>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	001a      	movs	r2, r3
 8003266:	4b38      	ldr	r3, [pc, #224]	; (8003348 <LPTIM_Disable+0x168>)
 8003268:	429a      	cmp	r2, r3
 800326a:	d000      	beq.n	800326e <LPTIM_Disable+0x8e>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
        break;
      default:
        break;
 800326c:	e006      	b.n	800327c <LPTIM_Disable+0x9c>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 800326e:	4b37      	ldr	r3, [pc, #220]	; (800334c <LPTIM_Disable+0x16c>)
 8003270:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003272:	4b36      	ldr	r3, [pc, #216]	; (800334c <LPTIM_Disable+0x16c>)
 8003274:	4936      	ldr	r1, [pc, #216]	; (8003350 <LPTIM_Disable+0x170>)
 8003276:	400a      	ands	r2, r1
 8003278:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800327a:	46c0      	nop			; (mov r8, r8)
    }

    if (tmpCMP != 0UL)
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d01b      	beq.n	80032ba <LPTIM_Disable+0xda>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2101      	movs	r1, #1
 800328e:	430a      	orrs	r2, r1
 8003290:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2108      	movs	r1, #8
 800329e:	0018      	movs	r0, r3
 80032a0:	f7ff ff66 	bl	8003170 <LPTIM_WaitForFlag>
 80032a4:	0003      	movs	r3, r0
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d103      	bne.n	80032b2 <LPTIM_Disable+0xd2>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	222e      	movs	r2, #46	; 0x2e
 80032ae:	2103      	movs	r1, #3
 80032b0:	5499      	strb	r1, [r3, r2]
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2208      	movs	r2, #8
 80032b8:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d01b      	beq.n	80032f8 <LPTIM_Disable+0x118>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	691a      	ldr	r2, [r3, #16]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2101      	movs	r1, #1
 80032cc:	430a      	orrs	r2, r1
 80032ce:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2110      	movs	r1, #16
 80032dc:	0018      	movs	r0, r3
 80032de:	f7ff ff47 	bl	8003170 <LPTIM_WaitForFlag>
 80032e2:	0003      	movs	r3, r0
 80032e4:	2b03      	cmp	r3, #3
 80032e6:	d103      	bne.n	80032f0 <LPTIM_Disable+0x110>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	222e      	movs	r2, #46	; 0x2e
 80032ec:	2103      	movs	r1, #3
 80032ee:	5499      	strb	r1, [r3, r2]
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2210      	movs	r2, #16
 80032f6:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	001a      	movs	r2, r3
 80032fe:	4b12      	ldr	r3, [pc, #72]	; (8003348 <LPTIM_Disable+0x168>)
 8003300:	429a      	cmp	r2, r3
 8003302:	d000      	beq.n	8003306 <LPTIM_Disable+0x126>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
        break;
      default:
        break;
 8003304:	e00a      	b.n	800331c <LPTIM_Disable+0x13c>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8003306:	4b11      	ldr	r3, [pc, #68]	; (800334c <LPTIM_Disable+0x16c>)
 8003308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800330a:	4a11      	ldr	r2, [pc, #68]	; (8003350 <LPTIM_Disable+0x170>)
 800330c:	4013      	ands	r3, r2
 800330e:	0019      	movs	r1, r3
 8003310:	4b0e      	ldr	r3, [pc, #56]	; (800334c <LPTIM_Disable+0x16c>)
 8003312:	69fa      	ldr	r2, [r7, #28]
 8003314:	430a      	orrs	r2, r1
 8003316:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8003318:	e000      	b.n	800331c <LPTIM_Disable+0x13c>
    }
  }
 800331a:	46c0      	nop			; (mov r8, r8)

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	691a      	ldr	r2, [r3, #16]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2101      	movs	r1, #1
 8003328:	438a      	bics	r2, r1
 800332a:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 800333c:	b662      	cpsie	i

  __enable_irq();
}
 800333e:	46c0      	nop			; (mov r8, r8)
 8003340:	46bd      	mov	sp, r7
 8003342:	b008      	add	sp, #32
 8003344:	bd80      	pop	{r7, pc}
 8003346:	46c0      	nop			; (mov r8, r8)
 8003348:	40007c00 	.word	0x40007c00
 800334c:	40021000 	.word	0x40021000
 8003350:	fff3ffff 	.word	0xfff3ffff

08003354 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003354:	b5b0      	push	{r4, r5, r7, lr}
 8003356:	b08a      	sub	sp, #40	; 0x28
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d102      	bne.n	8003368 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	f000 fbb4 	bl	8003ad0 <HAL_RCC_OscConfig+0x77c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003368:	4bc3      	ldr	r3, [pc, #780]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	220c      	movs	r2, #12
 800336e:	4013      	ands	r3, r2
 8003370:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003372:	4bc1      	ldr	r3, [pc, #772]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	2380      	movs	r3, #128	; 0x80
 8003378:	025b      	lsls	r3, r3, #9
 800337a:	4013      	ands	r3, r2
 800337c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2201      	movs	r2, #1
 8003384:	4013      	ands	r3, r2
 8003386:	d100      	bne.n	800338a <HAL_RCC_OscConfig+0x36>
 8003388:	e07e      	b.n	8003488 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	2b08      	cmp	r3, #8
 800338e:	d007      	beq.n	80033a0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003390:	6a3b      	ldr	r3, [r7, #32]
 8003392:	2b0c      	cmp	r3, #12
 8003394:	d112      	bne.n	80033bc <HAL_RCC_OscConfig+0x68>
 8003396:	69fa      	ldr	r2, [r7, #28]
 8003398:	2380      	movs	r3, #128	; 0x80
 800339a:	025b      	lsls	r3, r3, #9
 800339c:	429a      	cmp	r2, r3
 800339e:	d10d      	bne.n	80033bc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033a0:	4bb5      	ldr	r3, [pc, #724]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	2380      	movs	r3, #128	; 0x80
 80033a6:	029b      	lsls	r3, r3, #10
 80033a8:	4013      	ands	r3, r2
 80033aa:	d100      	bne.n	80033ae <HAL_RCC_OscConfig+0x5a>
 80033ac:	e06b      	b.n	8003486 <HAL_RCC_OscConfig+0x132>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d167      	bne.n	8003486 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	f000 fb8a 	bl	8003ad0 <HAL_RCC_OscConfig+0x77c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	2380      	movs	r3, #128	; 0x80
 80033c2:	025b      	lsls	r3, r3, #9
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d107      	bne.n	80033d8 <HAL_RCC_OscConfig+0x84>
 80033c8:	4bab      	ldr	r3, [pc, #684]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	4baa      	ldr	r3, [pc, #680]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80033ce:	2180      	movs	r1, #128	; 0x80
 80033d0:	0249      	lsls	r1, r1, #9
 80033d2:	430a      	orrs	r2, r1
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	e027      	b.n	8003428 <HAL_RCC_OscConfig+0xd4>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	23a0      	movs	r3, #160	; 0xa0
 80033de:	02db      	lsls	r3, r3, #11
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d10e      	bne.n	8003402 <HAL_RCC_OscConfig+0xae>
 80033e4:	4ba4      	ldr	r3, [pc, #656]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	4ba3      	ldr	r3, [pc, #652]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80033ea:	2180      	movs	r1, #128	; 0x80
 80033ec:	02c9      	lsls	r1, r1, #11
 80033ee:	430a      	orrs	r2, r1
 80033f0:	601a      	str	r2, [r3, #0]
 80033f2:	4ba1      	ldr	r3, [pc, #644]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	4ba0      	ldr	r3, [pc, #640]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80033f8:	2180      	movs	r1, #128	; 0x80
 80033fa:	0249      	lsls	r1, r1, #9
 80033fc:	430a      	orrs	r2, r1
 80033fe:	601a      	str	r2, [r3, #0]
 8003400:	e012      	b.n	8003428 <HAL_RCC_OscConfig+0xd4>
 8003402:	4b9d      	ldr	r3, [pc, #628]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	4b9c      	ldr	r3, [pc, #624]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003408:	499c      	ldr	r1, [pc, #624]	; (800367c <HAL_RCC_OscConfig+0x328>)
 800340a:	400a      	ands	r2, r1
 800340c:	601a      	str	r2, [r3, #0]
 800340e:	4b9a      	ldr	r3, [pc, #616]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	2380      	movs	r3, #128	; 0x80
 8003414:	025b      	lsls	r3, r3, #9
 8003416:	4013      	ands	r3, r2
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	4b96      	ldr	r3, [pc, #600]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	4b95      	ldr	r3, [pc, #596]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003422:	4997      	ldr	r1, [pc, #604]	; (8003680 <HAL_RCC_OscConfig+0x32c>)
 8003424:	400a      	ands	r2, r1
 8003426:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d015      	beq.n	800345c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003430:	f7ff f946 	bl	80026c0 <HAL_GetTick>
 8003434:	0003      	movs	r3, r0
 8003436:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003438:	e009      	b.n	800344e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800343a:	f7ff f941 	bl	80026c0 <HAL_GetTick>
 800343e:	0002      	movs	r2, r0
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b64      	cmp	r3, #100	; 0x64
 8003446:	d902      	bls.n	800344e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	f000 fb41 	bl	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800344e:	4b8a      	ldr	r3, [pc, #552]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	2380      	movs	r3, #128	; 0x80
 8003454:	029b      	lsls	r3, r3, #10
 8003456:	4013      	ands	r3, r2
 8003458:	d0ef      	beq.n	800343a <HAL_RCC_OscConfig+0xe6>
 800345a:	e015      	b.n	8003488 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345c:	f7ff f930 	bl	80026c0 <HAL_GetTick>
 8003460:	0003      	movs	r3, r0
 8003462:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003464:	e008      	b.n	8003478 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003466:	f7ff f92b 	bl	80026c0 <HAL_GetTick>
 800346a:	0002      	movs	r2, r0
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b64      	cmp	r3, #100	; 0x64
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e32b      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003478:	4b7f      	ldr	r3, [pc, #508]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	2380      	movs	r3, #128	; 0x80
 800347e:	029b      	lsls	r3, r3, #10
 8003480:	4013      	ands	r3, r2
 8003482:	d1f0      	bne.n	8003466 <HAL_RCC_OscConfig+0x112>
 8003484:	e000      	b.n	8003488 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003486:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2202      	movs	r2, #2
 800348e:	4013      	ands	r3, r2
 8003490:	d100      	bne.n	8003494 <HAL_RCC_OscConfig+0x140>
 8003492:	e08c      	b.n	80035ae <HAL_RCC_OscConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800349a:	6a3b      	ldr	r3, [r7, #32]
 800349c:	2b04      	cmp	r3, #4
 800349e:	d005      	beq.n	80034ac <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034a0:	6a3b      	ldr	r3, [r7, #32]
 80034a2:	2b0c      	cmp	r3, #12
 80034a4:	d13f      	bne.n	8003526 <HAL_RCC_OscConfig+0x1d2>
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d13c      	bne.n	8003526 <HAL_RCC_OscConfig+0x1d2>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80034ac:	4b72      	ldr	r3, [pc, #456]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2204      	movs	r2, #4
 80034b2:	4013      	ands	r3, r2
 80034b4:	d004      	beq.n	80034c0 <HAL_RCC_OscConfig+0x16c>
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e307      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034c0:	4b6d      	ldr	r3, [pc, #436]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4a6f      	ldr	r2, [pc, #444]	; (8003684 <HAL_RCC_OscConfig+0x330>)
 80034c6:	4013      	ands	r3, r2
 80034c8:	0019      	movs	r1, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	021a      	lsls	r2, r3, #8
 80034d0:	4b69      	ldr	r3, [pc, #420]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80034d2:	430a      	orrs	r2, r1
 80034d4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80034d6:	4b68      	ldr	r3, [pc, #416]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2209      	movs	r2, #9
 80034dc:	4393      	bics	r3, r2
 80034de:	0019      	movs	r1, r3
 80034e0:	4b65      	ldr	r3, [pc, #404]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034e8:	f000 fc44 	bl	8003d74 <HAL_RCC_GetSysClockFreq>
 80034ec:	0001      	movs	r1, r0
 80034ee:	4b62      	ldr	r3, [pc, #392]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	091b      	lsrs	r3, r3, #4
 80034f4:	220f      	movs	r2, #15
 80034f6:	4013      	ands	r3, r2
 80034f8:	4a63      	ldr	r2, [pc, #396]	; (8003688 <HAL_RCC_OscConfig+0x334>)
 80034fa:	5cd3      	ldrb	r3, [r2, r3]
 80034fc:	000a      	movs	r2, r1
 80034fe:	40da      	lsrs	r2, r3
 8003500:	4b62      	ldr	r3, [pc, #392]	; (800368c <HAL_RCC_OscConfig+0x338>)
 8003502:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003504:	4b62      	ldr	r3, [pc, #392]	; (8003690 <HAL_RCC_OscConfig+0x33c>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2513      	movs	r5, #19
 800350a:	197c      	adds	r4, r7, r5
 800350c:	0018      	movs	r0, r3
 800350e:	f7ff f891 	bl	8002634 <HAL_InitTick>
 8003512:	0003      	movs	r3, r0
 8003514:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003516:	197b      	adds	r3, r7, r5
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d047      	beq.n	80035ae <HAL_RCC_OscConfig+0x25a>
      {
        return status;
 800351e:	2313      	movs	r3, #19
 8003520:	18fb      	adds	r3, r7, r3
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	e2d4      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d027      	beq.n	800357c <HAL_RCC_OscConfig+0x228>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800352c:	4b52      	ldr	r3, [pc, #328]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2209      	movs	r2, #9
 8003532:	4393      	bics	r3, r2
 8003534:	0019      	movs	r1, r3
 8003536:	4b50      	ldr	r3, [pc, #320]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	430a      	orrs	r2, r1
 800353c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800353e:	f7ff f8bf 	bl	80026c0 <HAL_GetTick>
 8003542:	0003      	movs	r3, r0
 8003544:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003548:	f7ff f8ba 	bl	80026c0 <HAL_GetTick>
 800354c:	0002      	movs	r2, r0
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e2ba      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800355a:	4b47      	ldr	r3, [pc, #284]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2204      	movs	r2, #4
 8003560:	4013      	ands	r3, r2
 8003562:	d0f1      	beq.n	8003548 <HAL_RCC_OscConfig+0x1f4>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003564:	4b44      	ldr	r3, [pc, #272]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	4a46      	ldr	r2, [pc, #280]	; (8003684 <HAL_RCC_OscConfig+0x330>)
 800356a:	4013      	ands	r3, r2
 800356c:	0019      	movs	r1, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	021a      	lsls	r2, r3, #8
 8003574:	4b40      	ldr	r3, [pc, #256]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003576:	430a      	orrs	r2, r1
 8003578:	605a      	str	r2, [r3, #4]
 800357a:	e018      	b.n	80035ae <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800357c:	4b3e      	ldr	r3, [pc, #248]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	4b3d      	ldr	r3, [pc, #244]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003582:	2101      	movs	r1, #1
 8003584:	438a      	bics	r2, r1
 8003586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003588:	f7ff f89a 	bl	80026c0 <HAL_GetTick>
 800358c:	0003      	movs	r3, r0
 800358e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003590:	e008      	b.n	80035a4 <HAL_RCC_OscConfig+0x250>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003592:	f7ff f895 	bl	80026c0 <HAL_GetTick>
 8003596:	0002      	movs	r2, r0
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e295      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80035a4:	4b34      	ldr	r3, [pc, #208]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2204      	movs	r2, #4
 80035aa:	4013      	ands	r3, r2
 80035ac:	d1f1      	bne.n	8003592 <HAL_RCC_OscConfig+0x23e>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2210      	movs	r2, #16
 80035b4:	4013      	ands	r3, r2
 80035b6:	d100      	bne.n	80035ba <HAL_RCC_OscConfig+0x266>
 80035b8:	e0a3      	b.n	8003702 <HAL_RCC_OscConfig+0x3ae>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035ba:	6a3b      	ldr	r3, [r7, #32]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d141      	bne.n	8003644 <HAL_RCC_OscConfig+0x2f0>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035c0:	4b2d      	ldr	r3, [pc, #180]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	2380      	movs	r3, #128	; 0x80
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4013      	ands	r3, r2
 80035ca:	d005      	beq.n	80035d8 <HAL_RCC_OscConfig+0x284>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69db      	ldr	r3, [r3, #28]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d101      	bne.n	80035d8 <HAL_RCC_OscConfig+0x284>
      {
        return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e27b      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035d8:	4b27      	ldr	r3, [pc, #156]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	4a2d      	ldr	r2, [pc, #180]	; (8003694 <HAL_RCC_OscConfig+0x340>)
 80035de:	4013      	ands	r3, r2
 80035e0:	0019      	movs	r1, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035e6:	4b24      	ldr	r3, [pc, #144]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80035e8:	430a      	orrs	r2, r1
 80035ea:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035ec:	4b22      	ldr	r3, [pc, #136]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	021b      	lsls	r3, r3, #8
 80035f2:	0a19      	lsrs	r1, r3, #8
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a1b      	ldr	r3, [r3, #32]
 80035f8:	061a      	lsls	r2, r3, #24
 80035fa:	4b1f      	ldr	r3, [pc, #124]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 80035fc:	430a      	orrs	r2, r1
 80035fe:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003604:	0b5b      	lsrs	r3, r3, #13
 8003606:	3301      	adds	r3, #1
 8003608:	2280      	movs	r2, #128	; 0x80
 800360a:	0212      	lsls	r2, r2, #8
 800360c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800360e:	4b1a      	ldr	r3, [pc, #104]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	091b      	lsrs	r3, r3, #4
 8003614:	210f      	movs	r1, #15
 8003616:	400b      	ands	r3, r1
 8003618:	491b      	ldr	r1, [pc, #108]	; (8003688 <HAL_RCC_OscConfig+0x334>)
 800361a:	5ccb      	ldrb	r3, [r1, r3]
 800361c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800361e:	4b1b      	ldr	r3, [pc, #108]	; (800368c <HAL_RCC_OscConfig+0x338>)
 8003620:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003622:	4b1b      	ldr	r3, [pc, #108]	; (8003690 <HAL_RCC_OscConfig+0x33c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2513      	movs	r5, #19
 8003628:	197c      	adds	r4, r7, r5
 800362a:	0018      	movs	r0, r3
 800362c:	f7ff f802 	bl	8002634 <HAL_InitTick>
 8003630:	0003      	movs	r3, r0
 8003632:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003634:	197b      	adds	r3, r7, r5
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d062      	beq.n	8003702 <HAL_RCC_OscConfig+0x3ae>
        {
          return status;
 800363c:	2313      	movs	r3, #19
 800363e:	18fb      	adds	r3, r7, r3
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	e245      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	69db      	ldr	r3, [r3, #28]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d040      	beq.n	80036ce <HAL_RCC_OscConfig+0x37a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800364c:	4b0a      	ldr	r3, [pc, #40]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	4b09      	ldr	r3, [pc, #36]	; (8003678 <HAL_RCC_OscConfig+0x324>)
 8003652:	2180      	movs	r1, #128	; 0x80
 8003654:	0049      	lsls	r1, r1, #1
 8003656:	430a      	orrs	r2, r1
 8003658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365a:	f7ff f831 	bl	80026c0 <HAL_GetTick>
 800365e:	0003      	movs	r3, r0
 8003660:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003662:	e019      	b.n	8003698 <HAL_RCC_OscConfig+0x344>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003664:	f7ff f82c 	bl	80026c0 <HAL_GetTick>
 8003668:	0002      	movs	r2, r0
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d912      	bls.n	8003698 <HAL_RCC_OscConfig+0x344>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e22c      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
 8003676:	46c0      	nop			; (mov r8, r8)
 8003678:	40021000 	.word	0x40021000
 800367c:	fffeffff 	.word	0xfffeffff
 8003680:	fffbffff 	.word	0xfffbffff
 8003684:	ffffe0ff 	.word	0xffffe0ff
 8003688:	0800668c 	.word	0x0800668c
 800368c:	20000008 	.word	0x20000008
 8003690:	2000000c 	.word	0x2000000c
 8003694:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003698:	4bc6      	ldr	r3, [pc, #792]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	2380      	movs	r3, #128	; 0x80
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	4013      	ands	r3, r2
 80036a2:	d0df      	beq.n	8003664 <HAL_RCC_OscConfig+0x310>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036a4:	4bc3      	ldr	r3, [pc, #780]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	4ac3      	ldr	r2, [pc, #780]	; (80039b8 <HAL_RCC_OscConfig+0x664>)
 80036aa:	4013      	ands	r3, r2
 80036ac:	0019      	movs	r1, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036b2:	4bc0      	ldr	r3, [pc, #768]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80036b4:	430a      	orrs	r2, r1
 80036b6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036b8:	4bbe      	ldr	r3, [pc, #760]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	021b      	lsls	r3, r3, #8
 80036be:	0a19      	lsrs	r1, r3, #8
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a1b      	ldr	r3, [r3, #32]
 80036c4:	061a      	lsls	r2, r3, #24
 80036c6:	4bbb      	ldr	r3, [pc, #748]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80036c8:	430a      	orrs	r2, r1
 80036ca:	605a      	str	r2, [r3, #4]
 80036cc:	e019      	b.n	8003702 <HAL_RCC_OscConfig+0x3ae>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80036ce:	4bb9      	ldr	r3, [pc, #740]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	4bb8      	ldr	r3, [pc, #736]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80036d4:	49b9      	ldr	r1, [pc, #740]	; (80039bc <HAL_RCC_OscConfig+0x668>)
 80036d6:	400a      	ands	r2, r1
 80036d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036da:	f7fe fff1 	bl	80026c0 <HAL_GetTick>
 80036de:	0003      	movs	r3, r0
 80036e0:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036e4:	f7fe ffec 	bl	80026c0 <HAL_GetTick>
 80036e8:	0002      	movs	r2, r0
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e1ec      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80036f6:	4baf      	ldr	r3, [pc, #700]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	2380      	movs	r3, #128	; 0x80
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	4013      	ands	r3, r2
 8003700:	d1f0      	bne.n	80036e4 <HAL_RCC_OscConfig+0x390>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2208      	movs	r2, #8
 8003708:	4013      	ands	r3, r2
 800370a:	d036      	beq.n	800377a <HAL_RCC_OscConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d019      	beq.n	8003748 <HAL_RCC_OscConfig+0x3f4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003714:	4ba7      	ldr	r3, [pc, #668]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003716:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003718:	4ba6      	ldr	r3, [pc, #664]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800371a:	2101      	movs	r1, #1
 800371c:	430a      	orrs	r2, r1
 800371e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003720:	f7fe ffce 	bl	80026c0 <HAL_GetTick>
 8003724:	0003      	movs	r3, r0
 8003726:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003728:	e008      	b.n	800373c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800372a:	f7fe ffc9 	bl	80026c0 <HAL_GetTick>
 800372e:	0002      	movs	r2, r0
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e1c9      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800373c:	4b9d      	ldr	r3, [pc, #628]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800373e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003740:	2202      	movs	r2, #2
 8003742:	4013      	ands	r3, r2
 8003744:	d0f1      	beq.n	800372a <HAL_RCC_OscConfig+0x3d6>
 8003746:	e018      	b.n	800377a <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003748:	4b9a      	ldr	r3, [pc, #616]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800374a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800374c:	4b99      	ldr	r3, [pc, #612]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800374e:	2101      	movs	r1, #1
 8003750:	438a      	bics	r2, r1
 8003752:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003754:	f7fe ffb4 	bl	80026c0 <HAL_GetTick>
 8003758:	0003      	movs	r3, r0
 800375a:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800375c:	e008      	b.n	8003770 <HAL_RCC_OscConfig+0x41c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800375e:	f7fe ffaf 	bl	80026c0 <HAL_GetTick>
 8003762:	0002      	movs	r2, r0
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x41c>
        {
          return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e1af      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003770:	4b90      	ldr	r3, [pc, #576]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003772:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003774:	2202      	movs	r2, #2
 8003776:	4013      	ands	r3, r2
 8003778:	d1f1      	bne.n	800375e <HAL_RCC_OscConfig+0x40a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2204      	movs	r2, #4
 8003780:	4013      	ands	r3, r2
 8003782:	d100      	bne.n	8003786 <HAL_RCC_OscConfig+0x432>
 8003784:	e0af      	b.n	80038e6 <HAL_RCC_OscConfig+0x592>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003786:	2327      	movs	r3, #39	; 0x27
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	2200      	movs	r2, #0
 800378c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800378e:	4b89      	ldr	r3, [pc, #548]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003790:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003792:	2380      	movs	r3, #128	; 0x80
 8003794:	055b      	lsls	r3, r3, #21
 8003796:	4013      	ands	r3, r2
 8003798:	d10a      	bne.n	80037b0 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800379a:	4b86      	ldr	r3, [pc, #536]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800379c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800379e:	4b85      	ldr	r3, [pc, #532]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80037a0:	2180      	movs	r1, #128	; 0x80
 80037a2:	0549      	lsls	r1, r1, #21
 80037a4:	430a      	orrs	r2, r1
 80037a6:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80037a8:	2327      	movs	r3, #39	; 0x27
 80037aa:	18fb      	adds	r3, r7, r3
 80037ac:	2201      	movs	r2, #1
 80037ae:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b0:	4b83      	ldr	r3, [pc, #524]	; (80039c0 <HAL_RCC_OscConfig+0x66c>)
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	2380      	movs	r3, #128	; 0x80
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	4013      	ands	r3, r2
 80037ba:	d11a      	bne.n	80037f2 <HAL_RCC_OscConfig+0x49e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037bc:	4b80      	ldr	r3, [pc, #512]	; (80039c0 <HAL_RCC_OscConfig+0x66c>)
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	4b7f      	ldr	r3, [pc, #508]	; (80039c0 <HAL_RCC_OscConfig+0x66c>)
 80037c2:	2180      	movs	r1, #128	; 0x80
 80037c4:	0049      	lsls	r1, r1, #1
 80037c6:	430a      	orrs	r2, r1
 80037c8:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037ca:	f7fe ff79 	bl	80026c0 <HAL_GetTick>
 80037ce:	0003      	movs	r3, r0
 80037d0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0x492>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037d4:	f7fe ff74 	bl	80026c0 <HAL_GetTick>
 80037d8:	0002      	movs	r2, r0
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b64      	cmp	r3, #100	; 0x64
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0x492>
        {
          return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e174      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e6:	4b76      	ldr	r3, [pc, #472]	; (80039c0 <HAL_RCC_OscConfig+0x66c>)
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	2380      	movs	r3, #128	; 0x80
 80037ec:	005b      	lsls	r3, r3, #1
 80037ee:	4013      	ands	r3, r2
 80037f0:	d0f0      	beq.n	80037d4 <HAL_RCC_OscConfig+0x480>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	2380      	movs	r3, #128	; 0x80
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d107      	bne.n	800380e <HAL_RCC_OscConfig+0x4ba>
 80037fe:	4b6d      	ldr	r3, [pc, #436]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003800:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003802:	4b6c      	ldr	r3, [pc, #432]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003804:	2180      	movs	r1, #128	; 0x80
 8003806:	0049      	lsls	r1, r1, #1
 8003808:	430a      	orrs	r2, r1
 800380a:	651a      	str	r2, [r3, #80]	; 0x50
 800380c:	e031      	b.n	8003872 <HAL_RCC_OscConfig+0x51e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10c      	bne.n	8003830 <HAL_RCC_OscConfig+0x4dc>
 8003816:	4b67      	ldr	r3, [pc, #412]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003818:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800381a:	4b66      	ldr	r3, [pc, #408]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800381c:	4967      	ldr	r1, [pc, #412]	; (80039bc <HAL_RCC_OscConfig+0x668>)
 800381e:	400a      	ands	r2, r1
 8003820:	651a      	str	r2, [r3, #80]	; 0x50
 8003822:	4b64      	ldr	r3, [pc, #400]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003824:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003826:	4b63      	ldr	r3, [pc, #396]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003828:	4966      	ldr	r1, [pc, #408]	; (80039c4 <HAL_RCC_OscConfig+0x670>)
 800382a:	400a      	ands	r2, r1
 800382c:	651a      	str	r2, [r3, #80]	; 0x50
 800382e:	e020      	b.n	8003872 <HAL_RCC_OscConfig+0x51e>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	23a0      	movs	r3, #160	; 0xa0
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	429a      	cmp	r2, r3
 800383a:	d10e      	bne.n	800385a <HAL_RCC_OscConfig+0x506>
 800383c:	4b5d      	ldr	r3, [pc, #372]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800383e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003840:	4b5c      	ldr	r3, [pc, #368]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003842:	2180      	movs	r1, #128	; 0x80
 8003844:	00c9      	lsls	r1, r1, #3
 8003846:	430a      	orrs	r2, r1
 8003848:	651a      	str	r2, [r3, #80]	; 0x50
 800384a:	4b5a      	ldr	r3, [pc, #360]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800384c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800384e:	4b59      	ldr	r3, [pc, #356]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003850:	2180      	movs	r1, #128	; 0x80
 8003852:	0049      	lsls	r1, r1, #1
 8003854:	430a      	orrs	r2, r1
 8003856:	651a      	str	r2, [r3, #80]	; 0x50
 8003858:	e00b      	b.n	8003872 <HAL_RCC_OscConfig+0x51e>
 800385a:	4b56      	ldr	r3, [pc, #344]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800385c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800385e:	4b55      	ldr	r3, [pc, #340]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003860:	4956      	ldr	r1, [pc, #344]	; (80039bc <HAL_RCC_OscConfig+0x668>)
 8003862:	400a      	ands	r2, r1
 8003864:	651a      	str	r2, [r3, #80]	; 0x50
 8003866:	4b53      	ldr	r3, [pc, #332]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003868:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800386a:	4b52      	ldr	r3, [pc, #328]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800386c:	4955      	ldr	r1, [pc, #340]	; (80039c4 <HAL_RCC_OscConfig+0x670>)
 800386e:	400a      	ands	r2, r1
 8003870:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d015      	beq.n	80038a6 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800387a:	f7fe ff21 	bl	80026c0 <HAL_GetTick>
 800387e:	0003      	movs	r3, r0
 8003880:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003882:	e009      	b.n	8003898 <HAL_RCC_OscConfig+0x544>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003884:	f7fe ff1c 	bl	80026c0 <HAL_GetTick>
 8003888:	0002      	movs	r2, r0
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	4a4e      	ldr	r2, [pc, #312]	; (80039c8 <HAL_RCC_OscConfig+0x674>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d901      	bls.n	8003898 <HAL_RCC_OscConfig+0x544>
        {
          return HAL_TIMEOUT;
 8003894:	2303      	movs	r3, #3
 8003896:	e11b      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003898:	4b46      	ldr	r3, [pc, #280]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800389a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800389c:	2380      	movs	r3, #128	; 0x80
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	4013      	ands	r3, r2
 80038a2:	d0ef      	beq.n	8003884 <HAL_RCC_OscConfig+0x530>
 80038a4:	e014      	b.n	80038d0 <HAL_RCC_OscConfig+0x57c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038a6:	f7fe ff0b 	bl	80026c0 <HAL_GetTick>
 80038aa:	0003      	movs	r3, r0
 80038ac:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80038ae:	e009      	b.n	80038c4 <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038b0:	f7fe ff06 	bl	80026c0 <HAL_GetTick>
 80038b4:	0002      	movs	r2, r0
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	4a43      	ldr	r2, [pc, #268]	; (80039c8 <HAL_RCC_OscConfig+0x674>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e105      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80038c4:	4b3b      	ldr	r3, [pc, #236]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80038c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038c8:	2380      	movs	r3, #128	; 0x80
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	4013      	ands	r3, r2
 80038ce:	d1ef      	bne.n	80038b0 <HAL_RCC_OscConfig+0x55c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038d0:	2327      	movs	r3, #39	; 0x27
 80038d2:	18fb      	adds	r3, r7, r3
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d105      	bne.n	80038e6 <HAL_RCC_OscConfig+0x592>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038da:	4b36      	ldr	r3, [pc, #216]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80038dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038de:	4b35      	ldr	r3, [pc, #212]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80038e0:	493a      	ldr	r1, [pc, #232]	; (80039cc <HAL_RCC_OscConfig+0x678>)
 80038e2:	400a      	ands	r2, r1
 80038e4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2220      	movs	r2, #32
 80038ec:	4013      	ands	r3, r2
 80038ee:	d049      	beq.n	8003984 <HAL_RCC_OscConfig+0x630>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d026      	beq.n	8003946 <HAL_RCC_OscConfig+0x5f2>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80038f8:	4b2e      	ldr	r3, [pc, #184]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	4b2d      	ldr	r3, [pc, #180]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80038fe:	2101      	movs	r1, #1
 8003900:	430a      	orrs	r2, r1
 8003902:	609a      	str	r2, [r3, #8]
 8003904:	4b2b      	ldr	r3, [pc, #172]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003906:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003908:	4b2a      	ldr	r3, [pc, #168]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800390a:	2101      	movs	r1, #1
 800390c:	430a      	orrs	r2, r1
 800390e:	635a      	str	r2, [r3, #52]	; 0x34
 8003910:	4b2f      	ldr	r3, [pc, #188]	; (80039d0 <HAL_RCC_OscConfig+0x67c>)
 8003912:	6a1a      	ldr	r2, [r3, #32]
 8003914:	4b2e      	ldr	r3, [pc, #184]	; (80039d0 <HAL_RCC_OscConfig+0x67c>)
 8003916:	2180      	movs	r1, #128	; 0x80
 8003918:	0189      	lsls	r1, r1, #6
 800391a:	430a      	orrs	r2, r1
 800391c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391e:	f7fe fecf 	bl	80026c0 <HAL_GetTick>
 8003922:	0003      	movs	r3, r0
 8003924:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003928:	f7fe feca 	bl	80026c0 <HAL_GetTick>
 800392c:	0002      	movs	r2, r0
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e0ca      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800393a:	4b1e      	ldr	r3, [pc, #120]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	2202      	movs	r2, #2
 8003940:	4013      	ands	r3, r2
 8003942:	d0f1      	beq.n	8003928 <HAL_RCC_OscConfig+0x5d4>
 8003944:	e01e      	b.n	8003984 <HAL_RCC_OscConfig+0x630>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003946:	4b1b      	ldr	r3, [pc, #108]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 8003948:	689a      	ldr	r2, [r3, #8]
 800394a:	4b1a      	ldr	r3, [pc, #104]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800394c:	2101      	movs	r1, #1
 800394e:	438a      	bics	r2, r1
 8003950:	609a      	str	r2, [r3, #8]
 8003952:	4b1f      	ldr	r3, [pc, #124]	; (80039d0 <HAL_RCC_OscConfig+0x67c>)
 8003954:	6a1a      	ldr	r2, [r3, #32]
 8003956:	4b1e      	ldr	r3, [pc, #120]	; (80039d0 <HAL_RCC_OscConfig+0x67c>)
 8003958:	491e      	ldr	r1, [pc, #120]	; (80039d4 <HAL_RCC_OscConfig+0x680>)
 800395a:	400a      	ands	r2, r1
 800395c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395e:	f7fe feaf 	bl	80026c0 <HAL_GetTick>
 8003962:	0003      	movs	r3, r0
 8003964:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003966:	e008      	b.n	800397a <HAL_RCC_OscConfig+0x626>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003968:	f7fe feaa 	bl	80026c0 <HAL_GetTick>
 800396c:	0002      	movs	r2, r0
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b02      	cmp	r3, #2
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0x626>
          {
            return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e0aa      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800397a:	4b0e      	ldr	r3, [pc, #56]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	2202      	movs	r2, #2
 8003980:	4013      	ands	r3, r2
 8003982:	d1f1      	bne.n	8003968 <HAL_RCC_OscConfig+0x614>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003988:	2b00      	cmp	r3, #0
 800398a:	d100      	bne.n	800398e <HAL_RCC_OscConfig+0x63a>
 800398c:	e09f      	b.n	8003ace <HAL_RCC_OscConfig+0x77a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	2b0c      	cmp	r3, #12
 8003992:	d100      	bne.n	8003996 <HAL_RCC_OscConfig+0x642>
 8003994:	e078      	b.n	8003a88 <HAL_RCC_OscConfig+0x734>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399a:	2b02      	cmp	r3, #2
 800399c:	d159      	bne.n	8003a52 <HAL_RCC_OscConfig+0x6fe>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800399e:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	4b04      	ldr	r3, [pc, #16]	; (80039b4 <HAL_RCC_OscConfig+0x660>)
 80039a4:	490c      	ldr	r1, [pc, #48]	; (80039d8 <HAL_RCC_OscConfig+0x684>)
 80039a6:	400a      	ands	r2, r1
 80039a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039aa:	f7fe fe89 	bl	80026c0 <HAL_GetTick>
 80039ae:	0003      	movs	r3, r0
 80039b0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80039b2:	e01c      	b.n	80039ee <HAL_RCC_OscConfig+0x69a>
 80039b4:	40021000 	.word	0x40021000
 80039b8:	ffff1fff 	.word	0xffff1fff
 80039bc:	fffffeff 	.word	0xfffffeff
 80039c0:	40007000 	.word	0x40007000
 80039c4:	fffffbff 	.word	0xfffffbff
 80039c8:	00001388 	.word	0x00001388
 80039cc:	efffffff 	.word	0xefffffff
 80039d0:	40010000 	.word	0x40010000
 80039d4:	ffffdfff 	.word	0xffffdfff
 80039d8:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039dc:	f7fe fe70 	bl	80026c0 <HAL_GetTick>
 80039e0:	0002      	movs	r2, r0
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d901      	bls.n	80039ee <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e070      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80039ee:	4b3a      	ldr	r3, [pc, #232]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	2380      	movs	r3, #128	; 0x80
 80039f4:	049b      	lsls	r3, r3, #18
 80039f6:	4013      	ands	r3, r2
 80039f8:	d1f0      	bne.n	80039dc <HAL_RCC_OscConfig+0x688>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039fa:	4b37      	ldr	r3, [pc, #220]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	4a37      	ldr	r2, [pc, #220]	; (8003adc <HAL_RCC_OscConfig+0x788>)
 8003a00:	4013      	ands	r3, r2
 8003a02:	0019      	movs	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0c:	431a      	orrs	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a12:	431a      	orrs	r2, r3
 8003a14:	4b30      	ldr	r3, [pc, #192]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 8003a16:	430a      	orrs	r2, r1
 8003a18:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a1a:	4b2f      	ldr	r3, [pc, #188]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	4b2e      	ldr	r3, [pc, #184]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 8003a20:	2180      	movs	r1, #128	; 0x80
 8003a22:	0449      	lsls	r1, r1, #17
 8003a24:	430a      	orrs	r2, r1
 8003a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a28:	f7fe fe4a 	bl	80026c0 <HAL_GetTick>
 8003a2c:	0003      	movs	r3, r0
 8003a2e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x6f0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a32:	f7fe fe45 	bl	80026c0 <HAL_GetTick>
 8003a36:	0002      	movs	r2, r0
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x6f0>
          {
            return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e045      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003a44:	4b24      	ldr	r3, [pc, #144]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	2380      	movs	r3, #128	; 0x80
 8003a4a:	049b      	lsls	r3, r3, #18
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d0f0      	beq.n	8003a32 <HAL_RCC_OscConfig+0x6de>
 8003a50:	e03d      	b.n	8003ace <HAL_RCC_OscConfig+0x77a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a52:	4b21      	ldr	r3, [pc, #132]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	4b20      	ldr	r3, [pc, #128]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 8003a58:	4921      	ldr	r1, [pc, #132]	; (8003ae0 <HAL_RCC_OscConfig+0x78c>)
 8003a5a:	400a      	ands	r2, r1
 8003a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a5e:	f7fe fe2f 	bl	80026c0 <HAL_GetTick>
 8003a62:	0003      	movs	r3, r0
 8003a64:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003a66:	e008      	b.n	8003a7a <HAL_RCC_OscConfig+0x726>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a68:	f7fe fe2a 	bl	80026c0 <HAL_GetTick>
 8003a6c:	0002      	movs	r2, r0
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0x726>
          {
            return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e02a      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003a7a:	4b17      	ldr	r3, [pc, #92]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	2380      	movs	r3, #128	; 0x80
 8003a80:	049b      	lsls	r3, r3, #18
 8003a82:	4013      	ands	r3, r2
 8003a84:	d1f0      	bne.n	8003a68 <HAL_RCC_OscConfig+0x714>
 8003a86:	e022      	b.n	8003ace <HAL_RCC_OscConfig+0x77a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d101      	bne.n	8003a94 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e01d      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a94:	4b10      	ldr	r3, [pc, #64]	; (8003ad8 <HAL_RCC_OscConfig+0x784>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a9a:	69fa      	ldr	r2, [r7, #28]
 8003a9c:	2380      	movs	r3, #128	; 0x80
 8003a9e:	025b      	lsls	r3, r3, #9
 8003aa0:	401a      	ands	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d10f      	bne.n	8003aca <HAL_RCC_OscConfig+0x776>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003aaa:	69fa      	ldr	r2, [r7, #28]
 8003aac:	23f0      	movs	r3, #240	; 0xf0
 8003aae:	039b      	lsls	r3, r3, #14
 8003ab0:	401a      	ands	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d107      	bne.n	8003aca <HAL_RCC_OscConfig+0x776>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003aba:	69fa      	ldr	r2, [r7, #28]
 8003abc:	23c0      	movs	r3, #192	; 0xc0
 8003abe:	041b      	lsls	r3, r3, #16
 8003ac0:	401a      	ands	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d001      	beq.n	8003ace <HAL_RCC_OscConfig+0x77a>
        {
          return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e000      	b.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
        }
      }
    }
  }
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	0018      	movs	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b00a      	add	sp, #40	; 0x28
 8003ad6:	bdb0      	pop	{r4, r5, r7, pc}
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	ff02ffff 	.word	0xff02ffff
 8003ae0:	feffffff 	.word	0xfeffffff

08003ae4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ae4:	b5b0      	push	{r4, r5, r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e129      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003af8:	4b96      	ldr	r3, [pc, #600]	; (8003d54 <HAL_RCC_ClockConfig+0x270>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2201      	movs	r2, #1
 8003afe:	4013      	ands	r3, r2
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d91e      	bls.n	8003b44 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b06:	4b93      	ldr	r3, [pc, #588]	; (8003d54 <HAL_RCC_ClockConfig+0x270>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	4393      	bics	r3, r2
 8003b0e:	0019      	movs	r1, r3
 8003b10:	4b90      	ldr	r3, [pc, #576]	; (8003d54 <HAL_RCC_ClockConfig+0x270>)
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b18:	f7fe fdd2 	bl	80026c0 <HAL_GetTick>
 8003b1c:	0003      	movs	r3, r0
 8003b1e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b20:	e009      	b.n	8003b36 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b22:	f7fe fdcd 	bl	80026c0 <HAL_GetTick>
 8003b26:	0002      	movs	r2, r0
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	4a8a      	ldr	r2, [pc, #552]	; (8003d58 <HAL_RCC_ClockConfig+0x274>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e10a      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b36:	4b87      	ldr	r3, [pc, #540]	; (8003d54 <HAL_RCC_ClockConfig+0x270>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d1ee      	bne.n	8003b22 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2202      	movs	r2, #2
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d009      	beq.n	8003b62 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b4e:	4b83      	ldr	r3, [pc, #524]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	22f0      	movs	r2, #240	; 0xf0
 8003b54:	4393      	bics	r3, r2
 8003b56:	0019      	movs	r1, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	4b7f      	ldr	r3, [pc, #508]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	2201      	movs	r2, #1
 8003b68:	4013      	ands	r3, r2
 8003b6a:	d100      	bne.n	8003b6e <HAL_RCC_ClockConfig+0x8a>
 8003b6c:	e089      	b.n	8003c82 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d107      	bne.n	8003b86 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b76:	4b79      	ldr	r3, [pc, #484]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	2380      	movs	r3, #128	; 0x80
 8003b7c:	029b      	lsls	r3, r3, #10
 8003b7e:	4013      	ands	r3, r2
 8003b80:	d120      	bne.n	8003bc4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e0e2      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2b03      	cmp	r3, #3
 8003b8c:	d107      	bne.n	8003b9e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b8e:	4b73      	ldr	r3, [pc, #460]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	2380      	movs	r3, #128	; 0x80
 8003b94:	049b      	lsls	r3, r3, #18
 8003b96:	4013      	ands	r3, r2
 8003b98:	d114      	bne.n	8003bc4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e0d6      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d106      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ba6:	4b6d      	ldr	r3, [pc, #436]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2204      	movs	r2, #4
 8003bac:	4013      	ands	r3, r2
 8003bae:	d109      	bne.n	8003bc4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e0cb      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003bb4:	4b69      	ldr	r3, [pc, #420]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	2380      	movs	r3, #128	; 0x80
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	d101      	bne.n	8003bc4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e0c3      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bc4:	4b65      	ldr	r3, [pc, #404]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	2203      	movs	r2, #3
 8003bca:	4393      	bics	r3, r2
 8003bcc:	0019      	movs	r1, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	4b62      	ldr	r3, [pc, #392]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bd8:	f7fe fd72 	bl	80026c0 <HAL_GetTick>
 8003bdc:	0003      	movs	r3, r0
 8003bde:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d111      	bne.n	8003c0c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003be8:	e009      	b.n	8003bfe <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bea:	f7fe fd69 	bl	80026c0 <HAL_GetTick>
 8003bee:	0002      	movs	r2, r0
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	4a58      	ldr	r2, [pc, #352]	; (8003d58 <HAL_RCC_ClockConfig+0x274>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e0a6      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bfe:	4b57      	ldr	r3, [pc, #348]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	220c      	movs	r2, #12
 8003c04:	4013      	ands	r3, r2
 8003c06:	2b08      	cmp	r3, #8
 8003c08:	d1ef      	bne.n	8003bea <HAL_RCC_ClockConfig+0x106>
 8003c0a:	e03a      	b.n	8003c82 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	2b03      	cmp	r3, #3
 8003c12:	d111      	bne.n	8003c38 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c14:	e009      	b.n	8003c2a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c16:	f7fe fd53 	bl	80026c0 <HAL_GetTick>
 8003c1a:	0002      	movs	r2, r0
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	4a4d      	ldr	r2, [pc, #308]	; (8003d58 <HAL_RCC_ClockConfig+0x274>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e090      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c2a:	4b4c      	ldr	r3, [pc, #304]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	220c      	movs	r2, #12
 8003c30:	4013      	ands	r3, r2
 8003c32:	2b0c      	cmp	r3, #12
 8003c34:	d1ef      	bne.n	8003c16 <HAL_RCC_ClockConfig+0x132>
 8003c36:	e024      	b.n	8003c82 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d11b      	bne.n	8003c78 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c40:	e009      	b.n	8003c56 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c42:	f7fe fd3d 	bl	80026c0 <HAL_GetTick>
 8003c46:	0002      	movs	r2, r0
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	4a42      	ldr	r2, [pc, #264]	; (8003d58 <HAL_RCC_ClockConfig+0x274>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e07a      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c56:	4b41      	ldr	r3, [pc, #260]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	220c      	movs	r2, #12
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d1ef      	bne.n	8003c42 <HAL_RCC_ClockConfig+0x15e>
 8003c62:	e00e      	b.n	8003c82 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c64:	f7fe fd2c 	bl	80026c0 <HAL_GetTick>
 8003c68:	0002      	movs	r2, r0
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	4a3a      	ldr	r2, [pc, #232]	; (8003d58 <HAL_RCC_ClockConfig+0x274>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d901      	bls.n	8003c78 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e069      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003c78:	4b38      	ldr	r3, [pc, #224]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	220c      	movs	r2, #12
 8003c7e:	4013      	ands	r3, r2
 8003c80:	d1f0      	bne.n	8003c64 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c82:	4b34      	ldr	r3, [pc, #208]	; (8003d54 <HAL_RCC_ClockConfig+0x270>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2201      	movs	r2, #1
 8003c88:	4013      	ands	r3, r2
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d21e      	bcs.n	8003cce <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c90:	4b30      	ldr	r3, [pc, #192]	; (8003d54 <HAL_RCC_ClockConfig+0x270>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2201      	movs	r2, #1
 8003c96:	4393      	bics	r3, r2
 8003c98:	0019      	movs	r1, r3
 8003c9a:	4b2e      	ldr	r3, [pc, #184]	; (8003d54 <HAL_RCC_ClockConfig+0x270>)
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ca2:	f7fe fd0d 	bl	80026c0 <HAL_GetTick>
 8003ca6:	0003      	movs	r3, r0
 8003ca8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003caa:	e009      	b.n	8003cc0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cac:	f7fe fd08 	bl	80026c0 <HAL_GetTick>
 8003cb0:	0002      	movs	r2, r0
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	4a28      	ldr	r2, [pc, #160]	; (8003d58 <HAL_RCC_ClockConfig+0x274>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e045      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc0:	4b24      	ldr	r3, [pc, #144]	; (8003d54 <HAL_RCC_ClockConfig+0x270>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d1ee      	bne.n	8003cac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2204      	movs	r2, #4
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d009      	beq.n	8003cec <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cd8:	4b20      	ldr	r3, [pc, #128]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	4a20      	ldr	r2, [pc, #128]	; (8003d60 <HAL_RCC_ClockConfig+0x27c>)
 8003cde:	4013      	ands	r3, r2
 8003ce0:	0019      	movs	r1, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	68da      	ldr	r2, [r3, #12]
 8003ce6:	4b1d      	ldr	r3, [pc, #116]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	2208      	movs	r2, #8
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	d00a      	beq.n	8003d0c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cf6:	4b19      	ldr	r3, [pc, #100]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	4a1a      	ldr	r2, [pc, #104]	; (8003d64 <HAL_RCC_ClockConfig+0x280>)
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	0019      	movs	r1, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	00da      	lsls	r2, r3, #3
 8003d06:	4b15      	ldr	r3, [pc, #84]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d0c:	f000 f832 	bl	8003d74 <HAL_RCC_GetSysClockFreq>
 8003d10:	0001      	movs	r1, r0
 8003d12:	4b12      	ldr	r3, [pc, #72]	; (8003d5c <HAL_RCC_ClockConfig+0x278>)
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	091b      	lsrs	r3, r3, #4
 8003d18:	220f      	movs	r2, #15
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	4a12      	ldr	r2, [pc, #72]	; (8003d68 <HAL_RCC_ClockConfig+0x284>)
 8003d1e:	5cd3      	ldrb	r3, [r2, r3]
 8003d20:	000a      	movs	r2, r1
 8003d22:	40da      	lsrs	r2, r3
 8003d24:	4b11      	ldr	r3, [pc, #68]	; (8003d6c <HAL_RCC_ClockConfig+0x288>)
 8003d26:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003d28:	4b11      	ldr	r3, [pc, #68]	; (8003d70 <HAL_RCC_ClockConfig+0x28c>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	250b      	movs	r5, #11
 8003d2e:	197c      	adds	r4, r7, r5
 8003d30:	0018      	movs	r0, r3
 8003d32:	f7fe fc7f 	bl	8002634 <HAL_InitTick>
 8003d36:	0003      	movs	r3, r0
 8003d38:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003d3a:	197b      	adds	r3, r7, r5
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d003      	beq.n	8003d4a <HAL_RCC_ClockConfig+0x266>
  {
    return status;
 8003d42:	230b      	movs	r3, #11
 8003d44:	18fb      	adds	r3, r7, r3
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	e000      	b.n	8003d4c <HAL_RCC_ClockConfig+0x268>
  }

  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	b004      	add	sp, #16
 8003d52:	bdb0      	pop	{r4, r5, r7, pc}
 8003d54:	40022000 	.word	0x40022000
 8003d58:	00001388 	.word	0x00001388
 8003d5c:	40021000 	.word	0x40021000
 8003d60:	fffff8ff 	.word	0xfffff8ff
 8003d64:	ffffc7ff 	.word	0xffffc7ff
 8003d68:	0800668c 	.word	0x0800668c
 8003d6c:	20000008 	.word	0x20000008
 8003d70:	2000000c 	.word	0x2000000c

08003d74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d76:	b08f      	sub	sp, #60	; 0x3c
 8003d78:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003d7a:	4b4a      	ldr	r3, [pc, #296]	; (8003ea4 <HAL_RCC_GetSysClockFreq+0x130>)
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d82:	230c      	movs	r3, #12
 8003d84:	4013      	ands	r3, r2
 8003d86:	2b08      	cmp	r3, #8
 8003d88:	d00f      	beq.n	8003daa <HAL_RCC_GetSysClockFreq+0x36>
 8003d8a:	2b0c      	cmp	r3, #12
 8003d8c:	d010      	beq.n	8003db0 <HAL_RCC_GetSysClockFreq+0x3c>
 8003d8e:	2b04      	cmp	r3, #4
 8003d90:	d000      	beq.n	8003d94 <HAL_RCC_GetSysClockFreq+0x20>
 8003d92:	e073      	b.n	8003e7c <HAL_RCC_GetSysClockFreq+0x108>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003d94:	4b43      	ldr	r3, [pc, #268]	; (8003ea4 <HAL_RCC_GetSysClockFreq+0x130>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2210      	movs	r2, #16
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	d002      	beq.n	8003da4 <HAL_RCC_GetSysClockFreq+0x30>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003d9e:	4b42      	ldr	r3, [pc, #264]	; (8003ea8 <HAL_RCC_GetSysClockFreq+0x134>)
 8003da0:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003da2:	e079      	b.n	8003e98 <HAL_RCC_GetSysClockFreq+0x124>
        sysclockfreq =  HSI_VALUE;
 8003da4:	4b41      	ldr	r3, [pc, #260]	; (8003eac <HAL_RCC_GetSysClockFreq+0x138>)
 8003da6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003da8:	e076      	b.n	8003e98 <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003daa:	4b41      	ldr	r3, [pc, #260]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003dac:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003dae:	e073      	b.n	8003e98 <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db2:	0c9a      	lsrs	r2, r3, #18
 8003db4:	230f      	movs	r3, #15
 8003db6:	401a      	ands	r2, r3
 8003db8:	4b3e      	ldr	r3, [pc, #248]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x140>)
 8003dba:	5c9b      	ldrb	r3, [r3, r2]
 8003dbc:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc0:	0d9a      	lsrs	r2, r3, #22
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dca:	4b36      	ldr	r3, [pc, #216]	; (8003ea4 <HAL_RCC_GetSysClockFreq+0x130>)
 8003dcc:	68da      	ldr	r2, [r3, #12]
 8003dce:	2380      	movs	r3, #128	; 0x80
 8003dd0:	025b      	lsls	r3, r3, #9
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	d019      	beq.n	8003e0a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd8:	61bb      	str	r3, [r7, #24]
 8003dda:	2300      	movs	r3, #0
 8003ddc:	61fb      	str	r3, [r7, #28]
 8003dde:	4a34      	ldr	r2, [pc, #208]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003de0:	2300      	movs	r3, #0
 8003de2:	69b8      	ldr	r0, [r7, #24]
 8003de4:	69f9      	ldr	r1, [r7, #28]
 8003de6:	f7fc fa75 	bl	80002d4 <__aeabi_lmul>
 8003dea:	0003      	movs	r3, r0
 8003dec:	000c      	movs	r4, r1
 8003dee:	0018      	movs	r0, r3
 8003df0:	0021      	movs	r1, r4
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	613b      	str	r3, [r7, #16]
 8003df6:	2300      	movs	r3, #0
 8003df8:	617b      	str	r3, [r7, #20]
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	f7fc fa49 	bl	8000294 <__aeabi_uldivmod>
 8003e02:	0003      	movs	r3, r0
 8003e04:	000c      	movs	r4, r1
 8003e06:	637b      	str	r3, [r7, #52]	; 0x34
 8003e08:	e035      	b.n	8003e76 <HAL_RCC_GetSysClockFreq+0x102>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003e0a:	4b26      	ldr	r3, [pc, #152]	; (8003ea4 <HAL_RCC_GetSysClockFreq+0x130>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2210      	movs	r2, #16
 8003e10:	4013      	ands	r3, r2
 8003e12:	d019      	beq.n	8003e48 <HAL_RCC_GetSysClockFreq+0xd4>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e16:	60bb      	str	r3, [r7, #8]
 8003e18:	2300      	movs	r3, #0
 8003e1a:	60fb      	str	r3, [r7, #12]
 8003e1c:	4a22      	ldr	r2, [pc, #136]	; (8003ea8 <HAL_RCC_GetSysClockFreq+0x134>)
 8003e1e:	2300      	movs	r3, #0
 8003e20:	68b8      	ldr	r0, [r7, #8]
 8003e22:	68f9      	ldr	r1, [r7, #12]
 8003e24:	f7fc fa56 	bl	80002d4 <__aeabi_lmul>
 8003e28:	0003      	movs	r3, r0
 8003e2a:	000c      	movs	r4, r1
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	0021      	movs	r1, r4
 8003e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e32:	603b      	str	r3, [r7, #0]
 8003e34:	2300      	movs	r3, #0
 8003e36:	607b      	str	r3, [r7, #4]
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f7fc fa2a 	bl	8000294 <__aeabi_uldivmod>
 8003e40:	0003      	movs	r3, r0
 8003e42:	000c      	movs	r4, r1
 8003e44:	637b      	str	r3, [r7, #52]	; 0x34
 8003e46:	e016      	b.n	8003e76 <HAL_RCC_GetSysClockFreq+0x102>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	0019      	movs	r1, r3
 8003e50:	4a16      	ldr	r2, [pc, #88]	; (8003eac <HAL_RCC_GetSysClockFreq+0x138>)
 8003e52:	2300      	movs	r3, #0
 8003e54:	f7fc fa3e 	bl	80002d4 <__aeabi_lmul>
 8003e58:	0003      	movs	r3, r0
 8003e5a:	000c      	movs	r4, r1
 8003e5c:	0018      	movs	r0, r3
 8003e5e:	0021      	movs	r1, r4
 8003e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e62:	001d      	movs	r5, r3
 8003e64:	2300      	movs	r3, #0
 8003e66:	001e      	movs	r6, r3
 8003e68:	002a      	movs	r2, r5
 8003e6a:	0033      	movs	r3, r6
 8003e6c:	f7fc fa12 	bl	8000294 <__aeabi_uldivmod>
 8003e70:	0003      	movs	r3, r0
 8003e72:	000c      	movs	r4, r1
 8003e74:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e78:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003e7a:	e00d      	b.n	8003e98 <HAL_RCC_GetSysClockFreq+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003e7c:	4b09      	ldr	r3, [pc, #36]	; (8003ea4 <HAL_RCC_GetSysClockFreq+0x130>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	0b5b      	lsrs	r3, r3, #13
 8003e82:	2207      	movs	r2, #7
 8003e84:	4013      	ands	r3, r2
 8003e86:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003e88:	6a3b      	ldr	r3, [r7, #32]
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	2280      	movs	r2, #128	; 0x80
 8003e8e:	0212      	lsls	r2, r2, #8
 8003e90:	409a      	lsls	r2, r3
 8003e92:	0013      	movs	r3, r2
 8003e94:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003e96:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	b00f      	add	sp, #60	; 0x3c
 8003ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	40021000 	.word	0x40021000
 8003ea8:	003d0900 	.word	0x003d0900
 8003eac:	00f42400 	.word	0x00f42400
 8003eb0:	007a1200 	.word	0x007a1200
 8003eb4:	080066a4 	.word	0x080066a4

08003eb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ebc:	4b02      	ldr	r3, [pc, #8]	; (8003ec8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
}
 8003ec0:	0018      	movs	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	46c0      	nop			; (mov r8, r8)
 8003ec8:	20000008 	.word	0x20000008

08003ecc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ed0:	f7ff fff2 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 8003ed4:	0001      	movs	r1, r0
 8003ed6:	4b06      	ldr	r3, [pc, #24]	; (8003ef0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	0a1b      	lsrs	r3, r3, #8
 8003edc:	2207      	movs	r2, #7
 8003ede:	4013      	ands	r3, r2
 8003ee0:	4a04      	ldr	r2, [pc, #16]	; (8003ef4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ee2:	5cd3      	ldrb	r3, [r2, r3]
 8003ee4:	40d9      	lsrs	r1, r3
 8003ee6:	000b      	movs	r3, r1
}
 8003ee8:	0018      	movs	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	46c0      	nop			; (mov r8, r8)
 8003ef0:	40021000 	.word	0x40021000
 8003ef4:	0800669c 	.word	0x0800669c

08003ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003efc:	f7ff ffdc 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 8003f00:	0001      	movs	r1, r0
 8003f02:	4b06      	ldr	r3, [pc, #24]	; (8003f1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	0adb      	lsrs	r3, r3, #11
 8003f08:	2207      	movs	r2, #7
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	4a04      	ldr	r2, [pc, #16]	; (8003f20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f0e:	5cd3      	ldrb	r3, [r2, r3]
 8003f10:	40d9      	lsrs	r1, r3
 8003f12:	000b      	movs	r3, r1
}
 8003f14:	0018      	movs	r0, r3
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	0800669c 	.word	0x0800669c

08003f24 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003f2c:	2317      	movs	r3, #23
 8003f2e:	18fb      	adds	r3, r7, r3
 8003f30:	2200      	movs	r2, #0
 8003f32:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2220      	movs	r2, #32
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	d106      	bne.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	2380      	movs	r3, #128	; 0x80
 8003f44:	011b      	lsls	r3, r3, #4
 8003f46:	4013      	ands	r3, r2
 8003f48:	d100      	bne.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x28>
 8003f4a:	e0d9      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f4c:	4b9c      	ldr	r3, [pc, #624]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003f4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f50:	2380      	movs	r3, #128	; 0x80
 8003f52:	055b      	lsls	r3, r3, #21
 8003f54:	4013      	ands	r3, r2
 8003f56:	d10a      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f58:	4b99      	ldr	r3, [pc, #612]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003f5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f5c:	4b98      	ldr	r3, [pc, #608]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003f5e:	2180      	movs	r1, #128	; 0x80
 8003f60:	0549      	lsls	r1, r1, #21
 8003f62:	430a      	orrs	r2, r1
 8003f64:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003f66:	2317      	movs	r3, #23
 8003f68:	18fb      	adds	r3, r7, r3
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f6e:	4b95      	ldr	r3, [pc, #596]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	2380      	movs	r3, #128	; 0x80
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	4013      	ands	r3, r2
 8003f78:	d11a      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f7a:	4b92      	ldr	r3, [pc, #584]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	4b91      	ldr	r3, [pc, #580]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003f80:	2180      	movs	r1, #128	; 0x80
 8003f82:	0049      	lsls	r1, r1, #1
 8003f84:	430a      	orrs	r2, r1
 8003f86:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f88:	f7fe fb9a 	bl	80026c0 <HAL_GetTick>
 8003f8c:	0003      	movs	r3, r0
 8003f8e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f90:	e008      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f92:	f7fe fb95 	bl	80026c0 <HAL_GetTick>
 8003f96:	0002      	movs	r2, r0
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	2b64      	cmp	r3, #100	; 0x64
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e108      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa4:	4b87      	ldr	r3, [pc, #540]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	2380      	movs	r3, #128	; 0x80
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	4013      	ands	r3, r2
 8003fae:	d0f0      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003fb0:	4b83      	ldr	r3, [pc, #524]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	23c0      	movs	r3, #192	; 0xc0
 8003fb6:	039b      	lsls	r3, r3, #14
 8003fb8:	4013      	ands	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	23c0      	movs	r3, #192	; 0xc0
 8003fc2:	039b      	lsls	r3, r3, #14
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d107      	bne.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	23c0      	movs	r3, #192	; 0xc0
 8003fd2:	039b      	lsls	r3, r3, #14
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d013      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	23c0      	movs	r3, #192	; 0xc0
 8003fe2:	029b      	lsls	r3, r3, #10
 8003fe4:	401a      	ands	r2, r3
 8003fe6:	23c0      	movs	r3, #192	; 0xc0
 8003fe8:	029b      	lsls	r3, r3, #10
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d10a      	bne.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003fee:	4b74      	ldr	r3, [pc, #464]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	2380      	movs	r3, #128	; 0x80
 8003ff4:	029b      	lsls	r3, r3, #10
 8003ff6:	401a      	ands	r2, r3
 8003ff8:	2380      	movs	r3, #128	; 0x80
 8003ffa:	029b      	lsls	r3, r3, #10
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d101      	bne.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e0d8      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004004:	4b6e      	ldr	r3, [pc, #440]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004006:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004008:	23c0      	movs	r3, #192	; 0xc0
 800400a:	029b      	lsls	r3, r3, #10
 800400c:	4013      	ands	r3, r2
 800400e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d049      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	23c0      	movs	r3, #192	; 0xc0
 800401c:	029b      	lsls	r3, r3, #10
 800401e:	4013      	ands	r3, r2
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	429a      	cmp	r2, r3
 8004024:	d004      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2220      	movs	r2, #32
 800402c:	4013      	ands	r3, r2
 800402e:	d10d      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	23c0      	movs	r3, #192	; 0xc0
 8004036:	029b      	lsls	r3, r3, #10
 8004038:	4013      	ands	r3, r2
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	429a      	cmp	r2, r3
 800403e:	d034      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	2380      	movs	r3, #128	; 0x80
 8004046:	011b      	lsls	r3, r3, #4
 8004048:	4013      	ands	r3, r2
 800404a:	d02e      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800404c:	4b5c      	ldr	r3, [pc, #368]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800404e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004050:	4a5d      	ldr	r2, [pc, #372]	; (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004052:	4013      	ands	r3, r2
 8004054:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004056:	4b5a      	ldr	r3, [pc, #360]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004058:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800405a:	4b59      	ldr	r3, [pc, #356]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800405c:	2180      	movs	r1, #128	; 0x80
 800405e:	0309      	lsls	r1, r1, #12
 8004060:	430a      	orrs	r2, r1
 8004062:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004064:	4b56      	ldr	r3, [pc, #344]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004066:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004068:	4b55      	ldr	r3, [pc, #340]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800406a:	4958      	ldr	r1, [pc, #352]	; (80041cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800406c:	400a      	ands	r2, r1
 800406e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004070:	4b53      	ldr	r3, [pc, #332]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	2380      	movs	r3, #128	; 0x80
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	4013      	ands	r3, r2
 800407e:	d014      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004080:	f7fe fb1e 	bl	80026c0 <HAL_GetTick>
 8004084:	0003      	movs	r3, r0
 8004086:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004088:	e009      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800408a:	f7fe fb19 	bl	80026c0 <HAL_GetTick>
 800408e:	0002      	movs	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	4a4e      	ldr	r2, [pc, #312]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d901      	bls.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e08b      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800409e:	4b48      	ldr	r3, [pc, #288]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80040a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80040a2:	2380      	movs	r3, #128	; 0x80
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4013      	ands	r3, r2
 80040a8:	d0ef      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685a      	ldr	r2, [r3, #4]
 80040ae:	23c0      	movs	r3, #192	; 0xc0
 80040b0:	029b      	lsls	r3, r3, #10
 80040b2:	401a      	ands	r2, r3
 80040b4:	23c0      	movs	r3, #192	; 0xc0
 80040b6:	029b      	lsls	r3, r3, #10
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d10c      	bne.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80040bc:	4b40      	ldr	r3, [pc, #256]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a44      	ldr	r2, [pc, #272]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80040c2:	4013      	ands	r3, r2
 80040c4:	0019      	movs	r1, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	23c0      	movs	r3, #192	; 0xc0
 80040cc:	039b      	lsls	r3, r3, #14
 80040ce:	401a      	ands	r2, r3
 80040d0:	4b3b      	ldr	r3, [pc, #236]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80040d2:	430a      	orrs	r2, r1
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	4b3a      	ldr	r3, [pc, #232]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80040d8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	23c0      	movs	r3, #192	; 0xc0
 80040e0:	029b      	lsls	r3, r3, #10
 80040e2:	401a      	ands	r2, r3
 80040e4:	4b36      	ldr	r3, [pc, #216]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80040e6:	430a      	orrs	r2, r1
 80040e8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040ea:	2317      	movs	r3, #23
 80040ec:	18fb      	adds	r3, r7, r3
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d105      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f4:	4b32      	ldr	r3, [pc, #200]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80040f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040f8:	4b31      	ldr	r3, [pc, #196]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80040fa:	4937      	ldr	r1, [pc, #220]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80040fc:	400a      	ands	r2, r1
 80040fe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2201      	movs	r2, #1
 8004106:	4013      	ands	r3, r2
 8004108:	d009      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800410a:	4b2d      	ldr	r3, [pc, #180]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800410c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800410e:	2203      	movs	r2, #3
 8004110:	4393      	bics	r3, r2
 8004112:	0019      	movs	r1, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68da      	ldr	r2, [r3, #12]
 8004118:	4b29      	ldr	r3, [pc, #164]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800411a:	430a      	orrs	r2, r1
 800411c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2202      	movs	r2, #2
 8004124:	4013      	ands	r3, r2
 8004126:	d009      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004128:	4b25      	ldr	r3, [pc, #148]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800412a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800412c:	220c      	movs	r2, #12
 800412e:	4393      	bics	r3, r2
 8004130:	0019      	movs	r1, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691a      	ldr	r2, [r3, #16]
 8004136:	4b22      	ldr	r3, [pc, #136]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004138:	430a      	orrs	r2, r1
 800413a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2204      	movs	r2, #4
 8004142:	4013      	ands	r3, r2
 8004144:	d009      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004146:	4b1e      	ldr	r3, [pc, #120]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800414a:	4a24      	ldr	r2, [pc, #144]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 800414c:	4013      	ands	r3, r2
 800414e:	0019      	movs	r1, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	695a      	ldr	r2, [r3, #20]
 8004154:	4b1a      	ldr	r3, [pc, #104]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004156:	430a      	orrs	r2, r1
 8004158:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2208      	movs	r2, #8
 8004160:	4013      	ands	r3, r2
 8004162:	d009      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004164:	4b16      	ldr	r3, [pc, #88]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004166:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004168:	4a1d      	ldr	r2, [pc, #116]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800416a:	4013      	ands	r3, r2
 800416c:	0019      	movs	r1, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699a      	ldr	r2, [r3, #24]
 8004172:	4b13      	ldr	r3, [pc, #76]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004174:	430a      	orrs	r2, r1
 8004176:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2240      	movs	r2, #64	; 0x40
 800417e:	4013      	ands	r3, r2
 8004180:	d009      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004182:	4b0f      	ldr	r3, [pc, #60]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004186:	4a17      	ldr	r2, [pc, #92]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004188:	4013      	ands	r3, r2
 800418a:	0019      	movs	r1, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a1a      	ldr	r2, [r3, #32]
 8004190:	4b0b      	ldr	r3, [pc, #44]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004192:	430a      	orrs	r2, r1
 8004194:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2280      	movs	r2, #128	; 0x80
 800419c:	4013      	ands	r3, r2
 800419e:	d009      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80041a0:	4b07      	ldr	r3, [pc, #28]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80041a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041a4:	4a10      	ldr	r2, [pc, #64]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041a6:	4013      	ands	r3, r2
 80041a8:	0019      	movs	r1, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	69da      	ldr	r2, [r3, #28]
 80041ae:	4b04      	ldr	r3, [pc, #16]	; (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80041b0:	430a      	orrs	r2, r1
 80041b2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	0018      	movs	r0, r3
 80041b8:	46bd      	mov	sp, r7
 80041ba:	b006      	add	sp, #24
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	46c0      	nop			; (mov r8, r8)
 80041c0:	40021000 	.word	0x40021000
 80041c4:	40007000 	.word	0x40007000
 80041c8:	fffcffff 	.word	0xfffcffff
 80041cc:	fff7ffff 	.word	0xfff7ffff
 80041d0:	00001388 	.word	0x00001388
 80041d4:	ffcfffff 	.word	0xffcfffff
 80041d8:	efffffff 	.word	0xefffffff
 80041dc:	fffff3ff 	.word	0xfffff3ff
 80041e0:	ffffcfff 	.word	0xffffcfff
 80041e4:	fbffffff 	.word	0xfbffffff
 80041e8:	fff3ffff 	.word	0xfff3ffff

080041ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e032      	b.n	8004264 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2239      	movs	r2, #57	; 0x39
 8004202:	5c9b      	ldrb	r3, [r3, r2]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d107      	bne.n	800421a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2238      	movs	r2, #56	; 0x38
 800420e:	2100      	movs	r1, #0
 8004210:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	0018      	movs	r0, r3
 8004216:	f7fe f853 	bl	80022c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2239      	movs	r2, #57	; 0x39
 800421e:	2102      	movs	r1, #2
 8004220:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	3304      	adds	r3, #4
 800422a:	0019      	movs	r1, r3
 800422c:	0010      	movs	r0, r2
 800422e:	f000 faad 	bl	800478c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	223e      	movs	r2, #62	; 0x3e
 8004236:	2101      	movs	r1, #1
 8004238:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	223a      	movs	r2, #58	; 0x3a
 800423e:	2101      	movs	r1, #1
 8004240:	5499      	strb	r1, [r3, r2]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	223b      	movs	r2, #59	; 0x3b
 8004246:	2101      	movs	r1, #1
 8004248:	5499      	strb	r1, [r3, r2]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	223c      	movs	r2, #60	; 0x3c
 800424e:	2101      	movs	r1, #1
 8004250:	5499      	strb	r1, [r3, r2]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	223d      	movs	r2, #61	; 0x3d
 8004256:	2101      	movs	r1, #1
 8004258:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2239      	movs	r2, #57	; 0x39
 800425e:	2101      	movs	r1, #1
 8004260:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	0018      	movs	r0, r3
 8004266:	46bd      	mov	sp, r7
 8004268:	b002      	add	sp, #8
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e032      	b.n	80042e4 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2239      	movs	r2, #57	; 0x39
 8004282:	5c9b      	ldrb	r3, [r3, r2]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d107      	bne.n	800429a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2238      	movs	r2, #56	; 0x38
 800428e:	2100      	movs	r1, #0
 8004290:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	0018      	movs	r0, r3
 8004296:	f7fe f829 	bl	80022ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2239      	movs	r2, #57	; 0x39
 800429e:	2102      	movs	r1, #2
 80042a0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	3304      	adds	r3, #4
 80042aa:	0019      	movs	r1, r3
 80042ac:	0010      	movs	r0, r2
 80042ae:	f000 fa6d 	bl	800478c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	223e      	movs	r2, #62	; 0x3e
 80042b6:	2101      	movs	r1, #1
 80042b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	223a      	movs	r2, #58	; 0x3a
 80042be:	2101      	movs	r1, #1
 80042c0:	5499      	strb	r1, [r3, r2]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	223b      	movs	r2, #59	; 0x3b
 80042c6:	2101      	movs	r1, #1
 80042c8:	5499      	strb	r1, [r3, r2]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	223c      	movs	r2, #60	; 0x3c
 80042ce:	2101      	movs	r1, #1
 80042d0:	5499      	strb	r1, [r3, r2]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	223d      	movs	r2, #61	; 0x3d
 80042d6:	2101      	movs	r1, #1
 80042d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2239      	movs	r2, #57	; 0x39
 80042de:	2101      	movs	r1, #1
 80042e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042e2:	2300      	movs	r3, #0
}
 80042e4:	0018      	movs	r0, r3
 80042e6:	46bd      	mov	sp, r7
 80042e8:	b002      	add	sp, #8
 80042ea:	bd80      	pop	{r7, pc}

080042ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d108      	bne.n	800430e <HAL_TIM_PWM_Start+0x22>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	223a      	movs	r2, #58	; 0x3a
 8004300:	5c9b      	ldrb	r3, [r3, r2]
 8004302:	b2db      	uxtb	r3, r3
 8004304:	3b01      	subs	r3, #1
 8004306:	1e5a      	subs	r2, r3, #1
 8004308:	4193      	sbcs	r3, r2
 800430a:	b2db      	uxtb	r3, r3
 800430c:	e01f      	b.n	800434e <HAL_TIM_PWM_Start+0x62>
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	2b04      	cmp	r3, #4
 8004312:	d108      	bne.n	8004326 <HAL_TIM_PWM_Start+0x3a>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	223b      	movs	r2, #59	; 0x3b
 8004318:	5c9b      	ldrb	r3, [r3, r2]
 800431a:	b2db      	uxtb	r3, r3
 800431c:	3b01      	subs	r3, #1
 800431e:	1e5a      	subs	r2, r3, #1
 8004320:	4193      	sbcs	r3, r2
 8004322:	b2db      	uxtb	r3, r3
 8004324:	e013      	b.n	800434e <HAL_TIM_PWM_Start+0x62>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b08      	cmp	r3, #8
 800432a:	d108      	bne.n	800433e <HAL_TIM_PWM_Start+0x52>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	223c      	movs	r2, #60	; 0x3c
 8004330:	5c9b      	ldrb	r3, [r3, r2]
 8004332:	b2db      	uxtb	r3, r3
 8004334:	3b01      	subs	r3, #1
 8004336:	1e5a      	subs	r2, r3, #1
 8004338:	4193      	sbcs	r3, r2
 800433a:	b2db      	uxtb	r3, r3
 800433c:	e007      	b.n	800434e <HAL_TIM_PWM_Start+0x62>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	223d      	movs	r2, #61	; 0x3d
 8004342:	5c9b      	ldrb	r3, [r3, r2]
 8004344:	b2db      	uxtb	r3, r3
 8004346:	3b01      	subs	r3, #1
 8004348:	1e5a      	subs	r2, r3, #1
 800434a:	4193      	sbcs	r3, r2
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d001      	beq.n	8004356 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e04d      	b.n	80043f2 <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d104      	bne.n	8004366 <HAL_TIM_PWM_Start+0x7a>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	223a      	movs	r2, #58	; 0x3a
 8004360:	2102      	movs	r1, #2
 8004362:	5499      	strb	r1, [r3, r2]
 8004364:	e013      	b.n	800438e <HAL_TIM_PWM_Start+0xa2>
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	2b04      	cmp	r3, #4
 800436a:	d104      	bne.n	8004376 <HAL_TIM_PWM_Start+0x8a>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	223b      	movs	r2, #59	; 0x3b
 8004370:	2102      	movs	r1, #2
 8004372:	5499      	strb	r1, [r3, r2]
 8004374:	e00b      	b.n	800438e <HAL_TIM_PWM_Start+0xa2>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b08      	cmp	r3, #8
 800437a:	d104      	bne.n	8004386 <HAL_TIM_PWM_Start+0x9a>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	223c      	movs	r2, #60	; 0x3c
 8004380:	2102      	movs	r1, #2
 8004382:	5499      	strb	r1, [r3, r2]
 8004384:	e003      	b.n	800438e <HAL_TIM_PWM_Start+0xa2>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	223d      	movs	r2, #61	; 0x3d
 800438a:	2102      	movs	r1, #2
 800438c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6839      	ldr	r1, [r7, #0]
 8004394:	2201      	movs	r2, #1
 8004396:	0018      	movs	r0, r3
 8004398:	f000 fbea 	bl	8004b70 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	2380      	movs	r3, #128	; 0x80
 80043a2:	05db      	lsls	r3, r3, #23
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d009      	beq.n	80043bc <HAL_TIM_PWM_Start+0xd0>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a13      	ldr	r2, [pc, #76]	; (80043fc <HAL_TIM_PWM_Start+0x110>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d004      	beq.n	80043bc <HAL_TIM_PWM_Start+0xd0>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a12      	ldr	r2, [pc, #72]	; (8004400 <HAL_TIM_PWM_Start+0x114>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d111      	bne.n	80043e0 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	2207      	movs	r2, #7
 80043c4:	4013      	ands	r3, r2
 80043c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2b06      	cmp	r3, #6
 80043cc:	d010      	beq.n	80043f0 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2101      	movs	r1, #1
 80043da:	430a      	orrs	r2, r1
 80043dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043de:	e007      	b.n	80043f0 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2101      	movs	r1, #1
 80043ec:	430a      	orrs	r2, r1
 80043ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	0018      	movs	r0, r3
 80043f4:	46bd      	mov	sp, r7
 80043f6:	b004      	add	sp, #16
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	46c0      	nop			; (mov r8, r8)
 80043fc:	40010800 	.word	0x40010800
 8004400:	40011400 	.word	0x40011400

08004404 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6839      	ldr	r1, [r7, #0]
 8004414:	2200      	movs	r2, #0
 8004416:	0018      	movs	r0, r3
 8004418:	f000 fbaa 	bl	8004b70 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	4a16      	ldr	r2, [pc, #88]	; (800447c <HAL_TIM_PWM_Stop+0x78>)
 8004424:	4013      	ands	r3, r2
 8004426:	d107      	bne.n	8004438 <HAL_TIM_PWM_Stop+0x34>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2101      	movs	r1, #1
 8004434:	438a      	bics	r2, r1
 8004436:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d104      	bne.n	8004448 <HAL_TIM_PWM_Stop+0x44>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	223a      	movs	r2, #58	; 0x3a
 8004442:	2101      	movs	r1, #1
 8004444:	5499      	strb	r1, [r3, r2]
 8004446:	e013      	b.n	8004470 <HAL_TIM_PWM_Stop+0x6c>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	2b04      	cmp	r3, #4
 800444c:	d104      	bne.n	8004458 <HAL_TIM_PWM_Stop+0x54>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	223b      	movs	r2, #59	; 0x3b
 8004452:	2101      	movs	r1, #1
 8004454:	5499      	strb	r1, [r3, r2]
 8004456:	e00b      	b.n	8004470 <HAL_TIM_PWM_Stop+0x6c>
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	2b08      	cmp	r3, #8
 800445c:	d104      	bne.n	8004468 <HAL_TIM_PWM_Stop+0x64>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	223c      	movs	r2, #60	; 0x3c
 8004462:	2101      	movs	r1, #1
 8004464:	5499      	strb	r1, [r3, r2]
 8004466:	e003      	b.n	8004470 <HAL_TIM_PWM_Stop+0x6c>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	223d      	movs	r2, #61	; 0x3d
 800446c:	2101      	movs	r1, #1
 800446e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	0018      	movs	r0, r3
 8004474:	46bd      	mov	sp, r7
 8004476:	b002      	add	sp, #8
 8004478:	bd80      	pop	{r7, pc}
 800447a:	46c0      	nop			; (mov r8, r8)
 800447c:	00001111 	.word	0x00001111

08004480 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800448c:	2317      	movs	r3, #23
 800448e:	18fb      	adds	r3, r7, r3
 8004490:	2200      	movs	r2, #0
 8004492:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2238      	movs	r2, #56	; 0x38
 8004498:	5c9b      	ldrb	r3, [r3, r2]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d101      	bne.n	80044a2 <HAL_TIM_PWM_ConfigChannel+0x22>
 800449e:	2302      	movs	r3, #2
 80044a0:	e0a3      	b.n	80045ea <HAL_TIM_PWM_ConfigChannel+0x16a>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2238      	movs	r2, #56	; 0x38
 80044a6:	2101      	movs	r1, #1
 80044a8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2b04      	cmp	r3, #4
 80044ae:	d029      	beq.n	8004504 <HAL_TIM_PWM_ConfigChannel+0x84>
 80044b0:	d802      	bhi.n	80044b8 <HAL_TIM_PWM_ConfigChannel+0x38>
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d005      	beq.n	80044c2 <HAL_TIM_PWM_ConfigChannel+0x42>
 80044b6:	e08c      	b.n	80045d2 <HAL_TIM_PWM_ConfigChannel+0x152>
 80044b8:	2b08      	cmp	r3, #8
 80044ba:	d046      	beq.n	800454a <HAL_TIM_PWM_ConfigChannel+0xca>
 80044bc:	2b0c      	cmp	r3, #12
 80044be:	d065      	beq.n	800458c <HAL_TIM_PWM_ConfigChannel+0x10c>
 80044c0:	e087      	b.n	80045d2 <HAL_TIM_PWM_ConfigChannel+0x152>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	68ba      	ldr	r2, [r7, #8]
 80044c8:	0011      	movs	r1, r2
 80044ca:	0018      	movs	r0, r3
 80044cc:	f000 f9b2 	bl	8004834 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	699a      	ldr	r2, [r3, #24]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2108      	movs	r1, #8
 80044dc:	430a      	orrs	r2, r1
 80044de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699a      	ldr	r2, [r3, #24]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2104      	movs	r1, #4
 80044ec:	438a      	bics	r2, r1
 80044ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6999      	ldr	r1, [r3, #24]
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	619a      	str	r2, [r3, #24]
      break;
 8004502:	e06b      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x15c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	0011      	movs	r1, r2
 800450c:	0018      	movs	r0, r3
 800450e:	f000 f9cd 	bl	80048ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	699a      	ldr	r2, [r3, #24]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2180      	movs	r1, #128	; 0x80
 800451e:	0109      	lsls	r1, r1, #4
 8004520:	430a      	orrs	r2, r1
 8004522:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	699a      	ldr	r2, [r3, #24]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4931      	ldr	r1, [pc, #196]	; (80045f4 <HAL_TIM_PWM_ConfigChannel+0x174>)
 8004530:	400a      	ands	r2, r1
 8004532:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	6999      	ldr	r1, [r3, #24]
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	021a      	lsls	r2, r3, #8
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	430a      	orrs	r2, r1
 8004546:	619a      	str	r2, [r3, #24]
      break;
 8004548:	e048      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x15c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68ba      	ldr	r2, [r7, #8]
 8004550:	0011      	movs	r1, r2
 8004552:	0018      	movs	r0, r3
 8004554:	f000 f9ec 	bl	8004930 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	69da      	ldr	r2, [r3, #28]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2108      	movs	r1, #8
 8004564:	430a      	orrs	r2, r1
 8004566:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	69da      	ldr	r2, [r3, #28]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2104      	movs	r1, #4
 8004574:	438a      	bics	r2, r1
 8004576:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	69d9      	ldr	r1, [r3, #28]
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	68da      	ldr	r2, [r3, #12]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	430a      	orrs	r2, r1
 8004588:	61da      	str	r2, [r3, #28]
      break;
 800458a:	e027      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x15c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68ba      	ldr	r2, [r7, #8]
 8004592:	0011      	movs	r1, r2
 8004594:	0018      	movs	r0, r3
 8004596:	f000 fa0b 	bl	80049b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	69da      	ldr	r2, [r3, #28]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2180      	movs	r1, #128	; 0x80
 80045a6:	0109      	lsls	r1, r1, #4
 80045a8:	430a      	orrs	r2, r1
 80045aa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	69da      	ldr	r2, [r3, #28]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	490f      	ldr	r1, [pc, #60]	; (80045f4 <HAL_TIM_PWM_ConfigChannel+0x174>)
 80045b8:	400a      	ands	r2, r1
 80045ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	69d9      	ldr	r1, [r3, #28]
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	021a      	lsls	r2, r3, #8
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	430a      	orrs	r2, r1
 80045ce:	61da      	str	r2, [r3, #28]
      break;
 80045d0:	e004      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x15c>
    }

    default:
      status = HAL_ERROR;
 80045d2:	2317      	movs	r3, #23
 80045d4:	18fb      	adds	r3, r7, r3
 80045d6:	2201      	movs	r2, #1
 80045d8:	701a      	strb	r2, [r3, #0]
      break;
 80045da:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2238      	movs	r2, #56	; 0x38
 80045e0:	2100      	movs	r1, #0
 80045e2:	5499      	strb	r1, [r3, r2]

  return status;
 80045e4:	2317      	movs	r3, #23
 80045e6:	18fb      	adds	r3, r7, r3
 80045e8:	781b      	ldrb	r3, [r3, #0]
}
 80045ea:	0018      	movs	r0, r3
 80045ec:	46bd      	mov	sp, r7
 80045ee:	b006      	add	sp, #24
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	fffffbff 	.word	0xfffffbff

080045f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004602:	230f      	movs	r3, #15
 8004604:	18fb      	adds	r3, r7, r3
 8004606:	2200      	movs	r2, #0
 8004608:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2238      	movs	r2, #56	; 0x38
 800460e:	5c9b      	ldrb	r3, [r3, r2]
 8004610:	2b01      	cmp	r3, #1
 8004612:	d101      	bne.n	8004618 <HAL_TIM_ConfigClockSource+0x20>
 8004614:	2302      	movs	r3, #2
 8004616:	e0b2      	b.n	800477e <HAL_TIM_ConfigClockSource+0x186>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2238      	movs	r2, #56	; 0x38
 800461c:	2101      	movs	r1, #1
 800461e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2239      	movs	r2, #57	; 0x39
 8004624:	2102      	movs	r1, #2
 8004626:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2277      	movs	r2, #119	; 0x77
 8004634:	4393      	bics	r3, r2
 8004636:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	4a53      	ldr	r2, [pc, #332]	; (8004788 <HAL_TIM_ConfigClockSource+0x190>)
 800463c:	4013      	ands	r3, r2
 800463e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2b40      	cmp	r3, #64	; 0x40
 800464e:	d100      	bne.n	8004652 <HAL_TIM_ConfigClockSource+0x5a>
 8004650:	e06b      	b.n	800472a <HAL_TIM_ConfigClockSource+0x132>
 8004652:	d80e      	bhi.n	8004672 <HAL_TIM_ConfigClockSource+0x7a>
 8004654:	2b10      	cmp	r3, #16
 8004656:	d100      	bne.n	800465a <HAL_TIM_ConfigClockSource+0x62>
 8004658:	e077      	b.n	800474a <HAL_TIM_ConfigClockSource+0x152>
 800465a:	d803      	bhi.n	8004664 <HAL_TIM_ConfigClockSource+0x6c>
 800465c:	2b00      	cmp	r3, #0
 800465e:	d100      	bne.n	8004662 <HAL_TIM_ConfigClockSource+0x6a>
 8004660:	e073      	b.n	800474a <HAL_TIM_ConfigClockSource+0x152>
 8004662:	e07b      	b.n	800475c <HAL_TIM_ConfigClockSource+0x164>
 8004664:	2b20      	cmp	r3, #32
 8004666:	d100      	bne.n	800466a <HAL_TIM_ConfigClockSource+0x72>
 8004668:	e06f      	b.n	800474a <HAL_TIM_ConfigClockSource+0x152>
 800466a:	2b30      	cmp	r3, #48	; 0x30
 800466c:	d100      	bne.n	8004670 <HAL_TIM_ConfigClockSource+0x78>
 800466e:	e06c      	b.n	800474a <HAL_TIM_ConfigClockSource+0x152>
 8004670:	e074      	b.n	800475c <HAL_TIM_ConfigClockSource+0x164>
 8004672:	2b70      	cmp	r3, #112	; 0x70
 8004674:	d00e      	beq.n	8004694 <HAL_TIM_ConfigClockSource+0x9c>
 8004676:	d804      	bhi.n	8004682 <HAL_TIM_ConfigClockSource+0x8a>
 8004678:	2b50      	cmp	r3, #80	; 0x50
 800467a:	d036      	beq.n	80046ea <HAL_TIM_ConfigClockSource+0xf2>
 800467c:	2b60      	cmp	r3, #96	; 0x60
 800467e:	d044      	beq.n	800470a <HAL_TIM_ConfigClockSource+0x112>
 8004680:	e06c      	b.n	800475c <HAL_TIM_ConfigClockSource+0x164>
 8004682:	2280      	movs	r2, #128	; 0x80
 8004684:	0152      	lsls	r2, r2, #5
 8004686:	4293      	cmp	r3, r2
 8004688:	d06d      	beq.n	8004766 <HAL_TIM_ConfigClockSource+0x16e>
 800468a:	2280      	movs	r2, #128	; 0x80
 800468c:	0192      	lsls	r2, r2, #6
 800468e:	4293      	cmp	r3, r2
 8004690:	d017      	beq.n	80046c2 <HAL_TIM_ConfigClockSource+0xca>
 8004692:	e063      	b.n	800475c <HAL_TIM_ConfigClockSource+0x164>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6818      	ldr	r0, [r3, #0]
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	6899      	ldr	r1, [r3, #8]
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685a      	ldr	r2, [r3, #4]
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	f000 fa44 	bl	8004b30 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2277      	movs	r2, #119	; 0x77
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	609a      	str	r2, [r3, #8]
      break;
 80046c0:	e052      	b.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6818      	ldr	r0, [r3, #0]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	6899      	ldr	r1, [r3, #8]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	f000 fa2d 	bl	8004b30 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2180      	movs	r1, #128	; 0x80
 80046e2:	01c9      	lsls	r1, r1, #7
 80046e4:	430a      	orrs	r2, r1
 80046e6:	609a      	str	r2, [r3, #8]
      break;
 80046e8:	e03e      	b.n	8004768 <HAL_TIM_ConfigClockSource+0x170>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6818      	ldr	r0, [r3, #0]
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	6859      	ldr	r1, [r3, #4]
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	001a      	movs	r2, r3
 80046f8:	f000 f9a0 	bl	8004a3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2150      	movs	r1, #80	; 0x50
 8004702:	0018      	movs	r0, r3
 8004704:	f000 f9fa 	bl	8004afc <TIM_ITRx_SetConfig>
      break;
 8004708:	e02e      	b.n	8004768 <HAL_TIM_ConfigClockSource+0x170>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6818      	ldr	r0, [r3, #0]
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	6859      	ldr	r1, [r3, #4]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	001a      	movs	r2, r3
 8004718:	f000 f9be 	bl	8004a98 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2160      	movs	r1, #96	; 0x60
 8004722:	0018      	movs	r0, r3
 8004724:	f000 f9ea 	bl	8004afc <TIM_ITRx_SetConfig>
      break;
 8004728:	e01e      	b.n	8004768 <HAL_TIM_ConfigClockSource+0x170>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	6859      	ldr	r1, [r3, #4]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	001a      	movs	r2, r3
 8004738:	f000 f980 	bl	8004a3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2140      	movs	r1, #64	; 0x40
 8004742:	0018      	movs	r0, r3
 8004744:	f000 f9da 	bl	8004afc <TIM_ITRx_SetConfig>
      break;
 8004748:	e00e      	b.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	0019      	movs	r1, r3
 8004754:	0010      	movs	r0, r2
 8004756:	f000 f9d1 	bl	8004afc <TIM_ITRx_SetConfig>
      break;
 800475a:	e005      	b.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
    }

    default:
      status = HAL_ERROR;
 800475c:	230f      	movs	r3, #15
 800475e:	18fb      	adds	r3, r7, r3
 8004760:	2201      	movs	r2, #1
 8004762:	701a      	strb	r2, [r3, #0]
      break;
 8004764:	e000      	b.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
      break;
 8004766:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2239      	movs	r2, #57	; 0x39
 800476c:	2101      	movs	r1, #1
 800476e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2238      	movs	r2, #56	; 0x38
 8004774:	2100      	movs	r1, #0
 8004776:	5499      	strb	r1, [r3, r2]

  return status;
 8004778:	230f      	movs	r3, #15
 800477a:	18fb      	adds	r3, r7, r3
 800477c:	781b      	ldrb	r3, [r3, #0]
}
 800477e:	0018      	movs	r0, r3
 8004780:	46bd      	mov	sp, r7
 8004782:	b004      	add	sp, #16
 8004784:	bd80      	pop	{r7, pc}
 8004786:	46c0      	nop			; (mov r8, r8)
 8004788:	ffff00ff 	.word	0xffff00ff

0800478c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	2380      	movs	r3, #128	; 0x80
 80047a0:	05db      	lsls	r3, r3, #23
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d007      	beq.n	80047b6 <TIM_Base_SetConfig+0x2a>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a1f      	ldr	r2, [pc, #124]	; (8004828 <TIM_Base_SetConfig+0x9c>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d003      	beq.n	80047b6 <TIM_Base_SetConfig+0x2a>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a1e      	ldr	r2, [pc, #120]	; (800482c <TIM_Base_SetConfig+0xa0>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d108      	bne.n	80047c8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2270      	movs	r2, #112	; 0x70
 80047ba:	4393      	bics	r3, r2
 80047bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	2380      	movs	r3, #128	; 0x80
 80047cc:	05db      	lsls	r3, r3, #23
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d007      	beq.n	80047e2 <TIM_Base_SetConfig+0x56>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a14      	ldr	r2, [pc, #80]	; (8004828 <TIM_Base_SetConfig+0x9c>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d003      	beq.n	80047e2 <TIM_Base_SetConfig+0x56>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a13      	ldr	r2, [pc, #76]	; (800482c <TIM_Base_SetConfig+0xa0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d108      	bne.n	80047f4 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	4a12      	ldr	r2, [pc, #72]	; (8004830 <TIM_Base_SetConfig+0xa4>)
 80047e6:	4013      	ands	r3, r2
 80047e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2280      	movs	r2, #128	; 0x80
 80047f8:	4393      	bics	r3, r2
 80047fa:	001a      	movs	r2, r3
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	4313      	orrs	r3, r2
 8004802:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	689a      	ldr	r2, [r3, #8]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2201      	movs	r2, #1
 800481e:	615a      	str	r2, [r3, #20]
}
 8004820:	46c0      	nop			; (mov r8, r8)
 8004822:	46bd      	mov	sp, r7
 8004824:	b004      	add	sp, #16
 8004826:	bd80      	pop	{r7, pc}
 8004828:	40010800 	.word	0x40010800
 800482c:	40011400 	.word	0x40011400
 8004830:	fffffcff 	.word	0xfffffcff

08004834 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	2201      	movs	r2, #1
 8004844:	4393      	bics	r3, r2
 8004846:	001a      	movs	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2270      	movs	r2, #112	; 0x70
 8004862:	4393      	bics	r3, r2
 8004864:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2203      	movs	r2, #3
 800486a:	4393      	bics	r3, r2
 800486c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	4313      	orrs	r3, r2
 8004876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	2202      	movs	r2, #2
 800487c:	4393      	bics	r3, r2
 800487e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	4313      	orrs	r3, r2
 8004888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	621a      	str	r2, [r3, #32]
}
 80048a4:	46c0      	nop			; (mov r8, r8)
 80048a6:	46bd      	mov	sp, r7
 80048a8:	b006      	add	sp, #24
 80048aa:	bd80      	pop	{r7, pc}

080048ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	2210      	movs	r2, #16
 80048bc:	4393      	bics	r3, r2
 80048be:	001a      	movs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a1b      	ldr	r3, [r3, #32]
 80048c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4a13      	ldr	r2, [pc, #76]	; (8004928 <TIM_OC2_SetConfig+0x7c>)
 80048da:	4013      	ands	r3, r2
 80048dc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	4a12      	ldr	r2, [pc, #72]	; (800492c <TIM_OC2_SetConfig+0x80>)
 80048e2:	4013      	ands	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	021b      	lsls	r3, r3, #8
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2220      	movs	r2, #32
 80048f6:	4393      	bics	r3, r2
 80048f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	011b      	lsls	r3, r3, #4
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	4313      	orrs	r3, r2
 8004904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	621a      	str	r2, [r3, #32]
}
 8004920:	46c0      	nop			; (mov r8, r8)
 8004922:	46bd      	mov	sp, r7
 8004924:	b006      	add	sp, #24
 8004926:	bd80      	pop	{r7, pc}
 8004928:	ffff8fff 	.word	0xffff8fff
 800492c:	fffffcff 	.word	0xfffffcff

08004930 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	4a1a      	ldr	r2, [pc, #104]	; (80049a8 <TIM_OC3_SetConfig+0x78>)
 8004940:	401a      	ands	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2270      	movs	r2, #112	; 0x70
 800495c:	4393      	bics	r3, r2
 800495e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2203      	movs	r2, #3
 8004964:	4393      	bics	r3, r2
 8004966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	4313      	orrs	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	4a0d      	ldr	r2, [pc, #52]	; (80049ac <TIM_OC3_SetConfig+0x7c>)
 8004976:	4013      	ands	r3, r2
 8004978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	021b      	lsls	r3, r3, #8
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	4313      	orrs	r3, r2
 8004984:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	621a      	str	r2, [r3, #32]
}
 80049a0:	46c0      	nop			; (mov r8, r8)
 80049a2:	46bd      	mov	sp, r7
 80049a4:	b006      	add	sp, #24
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	fffffeff 	.word	0xfffffeff
 80049ac:	fffffdff 	.word	0xfffffdff

080049b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	4a1b      	ldr	r2, [pc, #108]	; (8004a2c <TIM_OC4_SetConfig+0x7c>)
 80049c0:	401a      	ands	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	4a15      	ldr	r2, [pc, #84]	; (8004a30 <TIM_OC4_SetConfig+0x80>)
 80049dc:	4013      	ands	r3, r2
 80049de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	4a14      	ldr	r2, [pc, #80]	; (8004a34 <TIM_OC4_SetConfig+0x84>)
 80049e4:	4013      	ands	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	021b      	lsls	r3, r3, #8
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	4a10      	ldr	r2, [pc, #64]	; (8004a38 <TIM_OC4_SetConfig+0x88>)
 80049f8:	4013      	ands	r3, r2
 80049fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	031b      	lsls	r3, r3, #12
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	621a      	str	r2, [r3, #32]
}
 8004a22:	46c0      	nop			; (mov r8, r8)
 8004a24:	46bd      	mov	sp, r7
 8004a26:	b006      	add	sp, #24
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	46c0      	nop			; (mov r8, r8)
 8004a2c:	ffffefff 	.word	0xffffefff
 8004a30:	ffff8fff 	.word	0xffff8fff
 8004a34:	fffffcff 	.word	0xfffffcff
 8004a38:	ffffdfff 	.word	0xffffdfff

08004a3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	2201      	movs	r2, #1
 8004a54:	4393      	bics	r3, r2
 8004a56:	001a      	movs	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	22f0      	movs	r2, #240	; 0xf0
 8004a66:	4393      	bics	r3, r2
 8004a68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	011b      	lsls	r3, r3, #4
 8004a6e:	693a      	ldr	r2, [r7, #16]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	220a      	movs	r2, #10
 8004a78:	4393      	bics	r3, r2
 8004a7a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	693a      	ldr	r2, [r7, #16]
 8004a88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	621a      	str	r2, [r3, #32]
}
 8004a90:	46c0      	nop			; (mov r8, r8)
 8004a92:	46bd      	mov	sp, r7
 8004a94:	b006      	add	sp, #24
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b086      	sub	sp, #24
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	2210      	movs	r2, #16
 8004aaa:	4393      	bics	r3, r2
 8004aac:	001a      	movs	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	4a0d      	ldr	r2, [pc, #52]	; (8004af8 <TIM_TI2_ConfigInputStage+0x60>)
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	031b      	lsls	r3, r3, #12
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	22a0      	movs	r2, #160	; 0xa0
 8004ad4:	4393      	bics	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	621a      	str	r2, [r3, #32]
}
 8004aee:	46c0      	nop			; (mov r8, r8)
 8004af0:	46bd      	mov	sp, r7
 8004af2:	b006      	add	sp, #24
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	46c0      	nop			; (mov r8, r8)
 8004af8:	ffff0fff 	.word	0xffff0fff

08004afc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2270      	movs	r2, #112	; 0x70
 8004b10:	4393      	bics	r3, r2
 8004b12:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b14:	683a      	ldr	r2, [r7, #0]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	2207      	movs	r2, #7
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	609a      	str	r2, [r3, #8]
}
 8004b26:	46c0      	nop			; (mov r8, r8)
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	b004      	add	sp, #16
 8004b2c:	bd80      	pop	{r7, pc}
	...

08004b30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
 8004b3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	4a09      	ldr	r2, [pc, #36]	; (8004b6c <TIM_ETR_SetConfig+0x3c>)
 8004b48:	4013      	ands	r3, r2
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	021a      	lsls	r2, r3, #8
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	431a      	orrs	r2, r3
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	609a      	str	r2, [r3, #8]
}
 8004b64:	46c0      	nop			; (mov r8, r8)
 8004b66:	46bd      	mov	sp, r7
 8004b68:	b006      	add	sp, #24
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	ffff00ff 	.word	0xffff00ff

08004b70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	221f      	movs	r2, #31
 8004b80:	4013      	ands	r3, r2
 8004b82:	2201      	movs	r2, #1
 8004b84:	409a      	lsls	r2, r3
 8004b86:	0013      	movs	r3, r2
 8004b88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	43d2      	mvns	r2, r2
 8004b92:	401a      	ands	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6a1a      	ldr	r2, [r3, #32]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	211f      	movs	r1, #31
 8004ba0:	400b      	ands	r3, r1
 8004ba2:	6879      	ldr	r1, [r7, #4]
 8004ba4:	4099      	lsls	r1, r3
 8004ba6:	000b      	movs	r3, r1
 8004ba8:	431a      	orrs	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	621a      	str	r2, [r3, #32]
}
 8004bae:	46c0      	nop			; (mov r8, r8)
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	b006      	add	sp, #24
 8004bb4:	bd80      	pop	{r7, pc}
	...

08004bb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2238      	movs	r2, #56	; 0x38
 8004bc6:	5c9b      	ldrb	r3, [r3, r2]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d101      	bne.n	8004bd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bcc:	2302      	movs	r3, #2
 8004bce:	e042      	b.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2238      	movs	r2, #56	; 0x38
 8004bd4:	2101      	movs	r1, #1
 8004bd6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2239      	movs	r2, #57	; 0x39
 8004bdc:	2102      	movs	r1, #2
 8004bde:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2270      	movs	r2, #112	; 0x70
 8004bf4:	4393      	bics	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	2380      	movs	r3, #128	; 0x80
 8004c10:	05db      	lsls	r3, r3, #23
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d009      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a11      	ldr	r2, [pc, #68]	; (8004c60 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d004      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a0f      	ldr	r2, [pc, #60]	; (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d10c      	bne.n	8004c44 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	2280      	movs	r2, #128	; 0x80
 8004c2e:	4393      	bics	r3, r2
 8004c30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2239      	movs	r2, #57	; 0x39
 8004c48:	2101      	movs	r1, #1
 8004c4a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2238      	movs	r2, #56	; 0x38
 8004c50:	2100      	movs	r1, #0
 8004c52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	0018      	movs	r0, r3
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	b004      	add	sp, #16
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	46c0      	nop			; (mov r8, r8)
 8004c60:	40010800 	.word	0x40010800
 8004c64:	40011400 	.word	0x40011400

08004c68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d101      	bne.n	8004c7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e044      	b.n	8004d04 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d107      	bne.n	8004c92 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2274      	movs	r2, #116	; 0x74
 8004c86:	2100      	movs	r1, #0
 8004c88:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	f7fd fc3b 	bl	8002508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2224      	movs	r2, #36	; 0x24
 8004c96:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2101      	movs	r1, #1
 8004ca4:	438a      	bics	r2, r1
 8004ca6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	0018      	movs	r0, r3
 8004cac:	f000 fbf2 	bl	8005494 <UART_SetConfig>
 8004cb0:	0003      	movs	r3, r0
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d101      	bne.n	8004cba <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e024      	b.n	8004d04 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	f000 fe83 	bl	80059d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	685a      	ldr	r2, [r3, #4]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	490d      	ldr	r1, [pc, #52]	; (8004d0c <HAL_UART_Init+0xa4>)
 8004cd6:	400a      	ands	r2, r1
 8004cd8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689a      	ldr	r2, [r3, #8]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	212a      	movs	r1, #42	; 0x2a
 8004ce6:	438a      	bics	r2, r1
 8004ce8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	0018      	movs	r0, r3
 8004cfe:	f000 ff1b 	bl	8005b38 <UART_CheckIdleState>
 8004d02:	0003      	movs	r3, r0
}
 8004d04:	0018      	movs	r0, r3
 8004d06:	46bd      	mov	sp, r7
 8004d08:	b002      	add	sp, #8
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	ffffb7ff 	.word	0xffffb7ff

08004d10 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b088      	sub	sp, #32
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	1dbb      	adds	r3, r7, #6
 8004d1c:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d22:	2b20      	cmp	r3, #32
 8004d24:	d000      	beq.n	8004d28 <HAL_UART_Transmit_IT+0x18>
 8004d26:	e068      	b.n	8004dfa <HAL_UART_Transmit_IT+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_UART_Transmit_IT+0x26>
 8004d2e:	1dbb      	adds	r3, r7, #6
 8004d30:	881b      	ldrh	r3, [r3, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e060      	b.n	8004dfc <HAL_UART_Transmit_IT+0xec>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	689a      	ldr	r2, [r3, #8]
 8004d3e:	2380      	movs	r3, #128	; 0x80
 8004d40:	015b      	lsls	r3, r3, #5
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d109      	bne.n	8004d5a <HAL_UART_Transmit_IT+0x4a>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d105      	bne.n	8004d5a <HAL_UART_Transmit_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	2201      	movs	r2, #1
 8004d52:	4013      	ands	r3, r2
 8004d54:	d001      	beq.n	8004d5a <HAL_UART_Transmit_IT+0x4a>
      {
        return  HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e050      	b.n	8004dfc <HAL_UART_Transmit_IT+0xec>
      }
    }

    __HAL_LOCK(huart);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2274      	movs	r2, #116	; 0x74
 8004d5e:	5c9b      	ldrb	r3, [r3, r2]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d101      	bne.n	8004d68 <HAL_UART_Transmit_IT+0x58>
 8004d64:	2302      	movs	r3, #2
 8004d66:	e049      	b.n	8004dfc <HAL_UART_Transmit_IT+0xec>
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2274      	movs	r2, #116	; 0x74
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	1dba      	adds	r2, r7, #6
 8004d7a:	2150      	movs	r1, #80	; 0x50
 8004d7c:	8812      	ldrh	r2, [r2, #0]
 8004d7e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	1dba      	adds	r2, r7, #6
 8004d84:	2152      	movs	r1, #82	; 0x52
 8004d86:	8812      	ldrh	r2, [r2, #0]
 8004d88:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2280      	movs	r2, #128	; 0x80
 8004d94:	2100      	movs	r1, #0
 8004d96:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2221      	movs	r2, #33	; 0x21
 8004d9c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	689a      	ldr	r2, [r3, #8]
 8004da2:	2380      	movs	r3, #128	; 0x80
 8004da4:	015b      	lsls	r3, r3, #5
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d107      	bne.n	8004dba <HAL_UART_Transmit_IT+0xaa>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d103      	bne.n	8004dba <HAL_UART_Transmit_IT+0xaa>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	4a13      	ldr	r2, [pc, #76]	; (8004e04 <HAL_UART_Transmit_IT+0xf4>)
 8004db6:	669a      	str	r2, [r3, #104]	; 0x68
 8004db8:	e002      	b.n	8004dc0 <HAL_UART_Transmit_IT+0xb0>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	4a12      	ldr	r2, [pc, #72]	; (8004e08 <HAL_UART_Transmit_IT+0xf8>)
 8004dbe:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2274      	movs	r2, #116	; 0x74
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	5499      	strb	r1, [r3, r2]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dc8:	f3ef 8310 	mrs	r3, PRIMASK
 8004dcc:	613b      	str	r3, [r7, #16]
  return(result);
 8004dce:	693b      	ldr	r3, [r7, #16]

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004dd0:	61fb      	str	r3, [r7, #28]
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f383 8810 	msr	PRIMASK, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2180      	movs	r1, #128	; 0x80
 8004de8:	430a      	orrs	r2, r1
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	61bb      	str	r3, [r7, #24]
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	f383 8810 	msr	PRIMASK, r3

    return HAL_OK;
 8004df6:	2300      	movs	r3, #0
 8004df8:	e000      	b.n	8004dfc <HAL_UART_Transmit_IT+0xec>
  }
  else
  {
    return HAL_BUSY;
 8004dfa:	2302      	movs	r3, #2
  }
}
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b008      	add	sp, #32
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	0800602d 	.word	0x0800602d
 8004e08:	08005f83 	.word	0x08005f83

08004e0c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b088      	sub	sp, #32
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	1dbb      	adds	r3, r7, #6
 8004e18:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e1e:	2b20      	cmp	r3, #32
 8004e20:	d153      	bne.n	8004eca <HAL_UART_Receive_IT+0xbe>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d003      	beq.n	8004e30 <HAL_UART_Receive_IT+0x24>
 8004e28:	1dbb      	adds	r3, r7, #6
 8004e2a:	881b      	ldrh	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e04b      	b.n	8004ecc <HAL_UART_Receive_IT+0xc0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	689a      	ldr	r2, [r3, #8]
 8004e38:	2380      	movs	r3, #128	; 0x80
 8004e3a:	015b      	lsls	r3, r3, #5
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d109      	bne.n	8004e54 <HAL_UART_Receive_IT+0x48>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d105      	bne.n	8004e54 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	d001      	beq.n	8004e54 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e03b      	b.n	8004ecc <HAL_UART_Receive_IT+0xc0>
      }
    }

    __HAL_LOCK(huart);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2274      	movs	r2, #116	; 0x74
 8004e58:	5c9b      	ldrb	r3, [r3, r2]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d101      	bne.n	8004e62 <HAL_UART_Receive_IT+0x56>
 8004e5e:	2302      	movs	r3, #2
 8004e60:	e034      	b.n	8004ecc <HAL_UART_Receive_IT+0xc0>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2274      	movs	r2, #116	; 0x74
 8004e66:	2101      	movs	r1, #1
 8004e68:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a17      	ldr	r2, [pc, #92]	; (8004ed4 <HAL_UART_Receive_IT+0xc8>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d01e      	beq.n	8004eb8 <HAL_UART_Receive_IT+0xac>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	685a      	ldr	r2, [r3, #4]
 8004e80:	2380      	movs	r3, #128	; 0x80
 8004e82:	041b      	lsls	r3, r3, #16
 8004e84:	4013      	ands	r3, r2
 8004e86:	d017      	beq.n	8004eb8 <HAL_UART_Receive_IT+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e88:	f3ef 8310 	mrs	r3, PRIMASK
 8004e8c:	613b      	str	r3, [r7, #16]
  return(result);
 8004e8e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004e90:	61fb      	str	r3, [r7, #28]
 8004e92:	2301      	movs	r3, #1
 8004e94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f383 8810 	msr	PRIMASK, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2180      	movs	r1, #128	; 0x80
 8004ea8:	04c9      	lsls	r1, r1, #19
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	61bb      	str	r3, [r7, #24]
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	f383 8810 	msr	PRIMASK, r3
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004eb8:	1dbb      	adds	r3, r7, #6
 8004eba:	881a      	ldrh	r2, [r3, #0]
 8004ebc:	68b9      	ldr	r1, [r7, #8]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	f000 ff3f 	bl	8005d44 <UART_Start_Receive_IT>
 8004ec6:	0003      	movs	r3, r0
 8004ec8:	e000      	b.n	8004ecc <HAL_UART_Receive_IT+0xc0>
  }
  else
  {
    return HAL_BUSY;
 8004eca:	2302      	movs	r3, #2
  }
}
 8004ecc:	0018      	movs	r0, r3
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	b008      	add	sp, #32
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	40004800 	.word	0x40004800

08004ed8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b0aa      	sub	sp, #168	; 0xa8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	22a4      	movs	r2, #164	; 0xa4
 8004ee8:	18b9      	adds	r1, r7, r2
 8004eea:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	21a0      	movs	r1, #160	; 0xa0
 8004ef4:	1879      	adds	r1, r7, r1
 8004ef6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	219c      	movs	r1, #156	; 0x9c
 8004f00:	1879      	adds	r1, r7, r1
 8004f02:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004f04:	18bb      	adds	r3, r7, r2
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a99      	ldr	r2, [pc, #612]	; (8005170 <HAL_UART_IRQHandler+0x298>)
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	2298      	movs	r2, #152	; 0x98
 8004f0e:	18b9      	adds	r1, r7, r2
 8004f10:	600b      	str	r3, [r1, #0]
  if (errorflags == 0U)
 8004f12:	18bb      	adds	r3, r7, r2
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d116      	bne.n	8004f48 <HAL_UART_IRQHandler+0x70>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004f1a:	23a4      	movs	r3, #164	; 0xa4
 8004f1c:	18fb      	adds	r3, r7, r3
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2220      	movs	r2, #32
 8004f22:	4013      	ands	r3, r2
 8004f24:	d010      	beq.n	8004f48 <HAL_UART_IRQHandler+0x70>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004f26:	23a0      	movs	r3, #160	; 0xa0
 8004f28:	18fb      	adds	r3, r7, r3
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d00a      	beq.n	8004f48 <HAL_UART_IRQHandler+0x70>
    {
      if (huart->RxISR != NULL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d100      	bne.n	8004f3c <HAL_UART_IRQHandler+0x64>
 8004f3a:	e28e      	b.n	800545a <HAL_UART_IRQHandler+0x582>
      {
        huart->RxISR(huart);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	0010      	movs	r0, r2
 8004f44:	4798      	blx	r3
      }
      return;
 8004f46:	e288      	b.n	800545a <HAL_UART_IRQHandler+0x582>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004f48:	2398      	movs	r3, #152	; 0x98
 8004f4a:	18fb      	adds	r3, r7, r3
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d100      	bne.n	8004f54 <HAL_UART_IRQHandler+0x7c>
 8004f52:	e113      	b.n	800517c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004f54:	239c      	movs	r3, #156	; 0x9c
 8004f56:	18fb      	adds	r3, r7, r3
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	d106      	bne.n	8004f6e <HAL_UART_IRQHandler+0x96>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004f60:	23a0      	movs	r3, #160	; 0xa0
 8004f62:	18fb      	adds	r3, r7, r3
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a83      	ldr	r2, [pc, #524]	; (8005174 <HAL_UART_IRQHandler+0x29c>)
 8004f68:	4013      	ands	r3, r2
 8004f6a:	d100      	bne.n	8004f6e <HAL_UART_IRQHandler+0x96>
 8004f6c:	e106      	b.n	800517c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004f6e:	23a4      	movs	r3, #164	; 0xa4
 8004f70:	18fb      	adds	r3, r7, r3
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2201      	movs	r2, #1
 8004f76:	4013      	ands	r3, r2
 8004f78:	d012      	beq.n	8004fa0 <HAL_UART_IRQHandler+0xc8>
 8004f7a:	23a0      	movs	r3, #160	; 0xa0
 8004f7c:	18fb      	adds	r3, r7, r3
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	2380      	movs	r3, #128	; 0x80
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	4013      	ands	r3, r2
 8004f86:	d00b      	beq.n	8004fa0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2280      	movs	r2, #128	; 0x80
 8004f94:	589b      	ldr	r3, [r3, r2]
 8004f96:	2201      	movs	r2, #1
 8004f98:	431a      	orrs	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2180      	movs	r1, #128	; 0x80
 8004f9e:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004fa0:	23a4      	movs	r3, #164	; 0xa4
 8004fa2:	18fb      	adds	r3, r7, r3
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	4013      	ands	r3, r2
 8004faa:	d011      	beq.n	8004fd0 <HAL_UART_IRQHandler+0xf8>
 8004fac:	239c      	movs	r3, #156	; 0x9c
 8004fae:	18fb      	adds	r3, r7, r3
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	d00b      	beq.n	8004fd0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2202      	movs	r2, #2
 8004fbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2280      	movs	r2, #128	; 0x80
 8004fc4:	589b      	ldr	r3, [r3, r2]
 8004fc6:	2204      	movs	r2, #4
 8004fc8:	431a      	orrs	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2180      	movs	r1, #128	; 0x80
 8004fce:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004fd0:	23a4      	movs	r3, #164	; 0xa4
 8004fd2:	18fb      	adds	r3, r7, r3
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2204      	movs	r2, #4
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d011      	beq.n	8005000 <HAL_UART_IRQHandler+0x128>
 8004fdc:	239c      	movs	r3, #156	; 0x9c
 8004fde:	18fb      	adds	r3, r7, r3
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	d00b      	beq.n	8005000 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2204      	movs	r2, #4
 8004fee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2280      	movs	r2, #128	; 0x80
 8004ff4:	589b      	ldr	r3, [r3, r2]
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2180      	movs	r1, #128	; 0x80
 8004ffe:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005000:	23a4      	movs	r3, #164	; 0xa4
 8005002:	18fb      	adds	r3, r7, r3
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2208      	movs	r2, #8
 8005008:	4013      	ands	r3, r2
 800500a:	d017      	beq.n	800503c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800500c:	23a0      	movs	r3, #160	; 0xa0
 800500e:	18fb      	adds	r3, r7, r3
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2220      	movs	r2, #32
 8005014:	4013      	ands	r3, r2
 8005016:	d105      	bne.n	8005024 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005018:	239c      	movs	r3, #156	; 0x9c
 800501a:	18fb      	adds	r3, r7, r3
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2201      	movs	r2, #1
 8005020:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005022:	d00b      	beq.n	800503c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2208      	movs	r2, #8
 800502a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2280      	movs	r2, #128	; 0x80
 8005030:	589b      	ldr	r3, [r3, r2]
 8005032:	2208      	movs	r2, #8
 8005034:	431a      	orrs	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2180      	movs	r1, #128	; 0x80
 800503a:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800503c:	23a4      	movs	r3, #164	; 0xa4
 800503e:	18fb      	adds	r3, r7, r3
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	2380      	movs	r3, #128	; 0x80
 8005044:	011b      	lsls	r3, r3, #4
 8005046:	4013      	ands	r3, r2
 8005048:	d013      	beq.n	8005072 <HAL_UART_IRQHandler+0x19a>
 800504a:	23a0      	movs	r3, #160	; 0xa0
 800504c:	18fb      	adds	r3, r7, r3
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	2380      	movs	r3, #128	; 0x80
 8005052:	04db      	lsls	r3, r3, #19
 8005054:	4013      	ands	r3, r2
 8005056:	d00c      	beq.n	8005072 <HAL_UART_IRQHandler+0x19a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2280      	movs	r2, #128	; 0x80
 800505e:	0112      	lsls	r2, r2, #4
 8005060:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2280      	movs	r2, #128	; 0x80
 8005066:	589b      	ldr	r3, [r3, r2]
 8005068:	2220      	movs	r2, #32
 800506a:	431a      	orrs	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2180      	movs	r1, #128	; 0x80
 8005070:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2280      	movs	r2, #128	; 0x80
 8005076:	589b      	ldr	r3, [r3, r2]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d100      	bne.n	800507e <HAL_UART_IRQHandler+0x1a6>
 800507c:	e1ef      	b.n	800545e <HAL_UART_IRQHandler+0x586>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800507e:	23a4      	movs	r3, #164	; 0xa4
 8005080:	18fb      	adds	r3, r7, r3
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2220      	movs	r2, #32
 8005086:	4013      	ands	r3, r2
 8005088:	d00e      	beq.n	80050a8 <HAL_UART_IRQHandler+0x1d0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800508a:	23a0      	movs	r3, #160	; 0xa0
 800508c:	18fb      	adds	r3, r7, r3
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2220      	movs	r2, #32
 8005092:	4013      	ands	r3, r2
 8005094:	d008      	beq.n	80050a8 <HAL_UART_IRQHandler+0x1d0>
      {
        if (huart->RxISR != NULL)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800509a:	2b00      	cmp	r3, #0
 800509c:	d004      	beq.n	80050a8 <HAL_UART_IRQHandler+0x1d0>
        {
          huart->RxISR(huart);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	0010      	movs	r0, r2
 80050a6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2280      	movs	r2, #128	; 0x80
 80050ac:	589b      	ldr	r3, [r3, r2]
 80050ae:	2294      	movs	r2, #148	; 0x94
 80050b0:	18ba      	adds	r2, r7, r2
 80050b2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	2240      	movs	r2, #64	; 0x40
 80050bc:	4013      	ands	r3, r2
 80050be:	2b40      	cmp	r3, #64	; 0x40
 80050c0:	d005      	beq.n	80050ce <HAL_UART_IRQHandler+0x1f6>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80050c2:	2394      	movs	r3, #148	; 0x94
 80050c4:	18fb      	adds	r3, r7, r3
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2228      	movs	r2, #40	; 0x28
 80050ca:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80050cc:	d045      	beq.n	800515a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	0018      	movs	r0, r3
 80050d2:	f000 fee3 	bl	8005e9c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	2240      	movs	r2, #64	; 0x40
 80050de:	4013      	ands	r3, r2
 80050e0:	2b40      	cmp	r3, #64	; 0x40
 80050e2:	d135      	bne.n	8005150 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050e4:	f3ef 8310 	mrs	r3, PRIMASK
 80050e8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80050ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050ec:	2090      	movs	r0, #144	; 0x90
 80050ee:	183a      	adds	r2, r7, r0
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	2301      	movs	r3, #1
 80050f4:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050f8:	f383 8810 	msr	PRIMASK, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689a      	ldr	r2, [r3, #8]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2140      	movs	r1, #64	; 0x40
 8005108:	438a      	bics	r2, r1
 800510a:	609a      	str	r2, [r3, #8]
 800510c:	183b      	adds	r3, r7, r0
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	66bb      	str	r3, [r7, #104]	; 0x68
 8005112:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005114:	f383 8810 	msr	PRIMASK, r3

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800511c:	2b00      	cmp	r3, #0
 800511e:	d012      	beq.n	8005146 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005124:	4a14      	ldr	r2, [pc, #80]	; (8005178 <HAL_UART_IRQHandler+0x2a0>)
 8005126:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800512c:	0018      	movs	r0, r3
 800512e:	f7fd fc11 	bl	8002954 <HAL_DMA_Abort_IT>
 8005132:	1e03      	subs	r3, r0, #0
 8005134:	d01a      	beq.n	800516c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800513a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005140:	0018      	movs	r0, r3
 8005142:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005144:	e012      	b.n	800516c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	0018      	movs	r0, r3
 800514a:	f7fc fc89 	bl	8001a60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800514e:	e00d      	b.n	800516c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	0018      	movs	r0, r3
 8005154:	f7fc fc84 	bl	8001a60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005158:	e008      	b.n	800516c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	0018      	movs	r0, r3
 800515e:	f7fc fc7f 	bl	8001a60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2280      	movs	r2, #128	; 0x80
 8005166:	2100      	movs	r1, #0
 8005168:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800516a:	e178      	b.n	800545e <HAL_UART_IRQHandler+0x586>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800516c:	46c0      	nop			; (mov r8, r8)
    return;
 800516e:	e176      	b.n	800545e <HAL_UART_IRQHandler+0x586>
 8005170:	0000080f 	.word	0x0000080f
 8005174:	04000120 	.word	0x04000120
 8005178:	08005f55 	.word	0x08005f55

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005180:	2b01      	cmp	r3, #1
 8005182:	d000      	beq.n	8005186 <HAL_UART_IRQHandler+0x2ae>
 8005184:	e129      	b.n	80053da <HAL_UART_IRQHandler+0x502>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005186:	23a4      	movs	r3, #164	; 0xa4
 8005188:	18fb      	adds	r3, r7, r3
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2210      	movs	r2, #16
 800518e:	4013      	ands	r3, r2
 8005190:	d100      	bne.n	8005194 <HAL_UART_IRQHandler+0x2bc>
 8005192:	e122      	b.n	80053da <HAL_UART_IRQHandler+0x502>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005194:	23a0      	movs	r3, #160	; 0xa0
 8005196:	18fb      	adds	r3, r7, r3
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2210      	movs	r2, #16
 800519c:	4013      	ands	r3, r2
 800519e:	d100      	bne.n	80051a2 <HAL_UART_IRQHandler+0x2ca>
 80051a0:	e11b      	b.n	80053da <HAL_UART_IRQHandler+0x502>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2210      	movs	r2, #16
 80051a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	2240      	movs	r2, #64	; 0x40
 80051b2:	4013      	ands	r3, r2
 80051b4:	2b40      	cmp	r3, #64	; 0x40
 80051b6:	d000      	beq.n	80051ba <HAL_UART_IRQHandler+0x2e2>
 80051b8:	e097      	b.n	80052ea <HAL_UART_IRQHandler+0x412>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	685a      	ldr	r2, [r3, #4]
 80051c2:	217e      	movs	r1, #126	; 0x7e
 80051c4:	187b      	adds	r3, r7, r1
 80051c6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80051c8:	187b      	adds	r3, r7, r1
 80051ca:	881b      	ldrh	r3, [r3, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d100      	bne.n	80051d2 <HAL_UART_IRQHandler+0x2fa>
 80051d0:	e147      	b.n	8005462 <HAL_UART_IRQHandler+0x58a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2258      	movs	r2, #88	; 0x58
 80051d6:	5a9b      	ldrh	r3, [r3, r2]
 80051d8:	227e      	movs	r2, #126	; 0x7e
 80051da:	18ba      	adds	r2, r7, r2
 80051dc:	8812      	ldrh	r2, [r2, #0]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d300      	bcc.n	80051e4 <HAL_UART_IRQHandler+0x30c>
 80051e2:	e13e      	b.n	8005462 <HAL_UART_IRQHandler+0x58a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	227e      	movs	r2, #126	; 0x7e
 80051e8:	18ba      	adds	r2, r7, r2
 80051ea:	215a      	movs	r1, #90	; 0x5a
 80051ec:	8812      	ldrh	r2, [r2, #0]
 80051ee:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2220      	movs	r2, #32
 80051fa:	4013      	ands	r3, r2
 80051fc:	d166      	bne.n	80052cc <HAL_UART_IRQHandler+0x3f4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005202:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005206:	67bb      	str	r3, [r7, #120]	; 0x78
 8005208:	2301      	movs	r3, #1
 800520a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800520c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800520e:	f383 8810 	msr	PRIMASK, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4995      	ldr	r1, [pc, #596]	; (8005474 <HAL_UART_IRQHandler+0x59c>)
 800521e:	400a      	ands	r2, r1
 8005220:	601a      	str	r2, [r3, #0]
 8005222:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005224:	63bb      	str	r3, [r7, #56]	; 0x38
 8005226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005228:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800522c:	f3ef 8310 	mrs	r3, PRIMASK
 8005230:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005232:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005234:	677b      	str	r3, [r7, #116]	; 0x74
 8005236:	2301      	movs	r3, #1
 8005238:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800523a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800523c:	f383 8810 	msr	PRIMASK, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689a      	ldr	r2, [r3, #8]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2101      	movs	r1, #1
 800524c:	438a      	bics	r2, r1
 800524e:	609a      	str	r2, [r3, #8]
 8005250:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005252:	647b      	str	r3, [r7, #68]	; 0x44
 8005254:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005256:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800525a:	f3ef 8310 	mrs	r3, PRIMASK
 800525e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005260:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005262:	673b      	str	r3, [r7, #112]	; 0x70
 8005264:	2301      	movs	r3, #1
 8005266:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800526a:	f383 8810 	msr	PRIMASK, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	689a      	ldr	r2, [r3, #8]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2140      	movs	r1, #64	; 0x40
 800527a:	438a      	bics	r2, r1
 800527c:	609a      	str	r2, [r3, #8]
 800527e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005280:	653b      	str	r3, [r7, #80]	; 0x50
 8005282:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005284:	f383 8810 	msr	PRIMASK, r3

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2220      	movs	r2, #32
 800528c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005294:	f3ef 8310 	mrs	r3, PRIMASK
 8005298:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800529a:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800529c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800529e:	2301      	movs	r3, #1
 80052a0:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052a4:	f383 8810 	msr	PRIMASK, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2110      	movs	r1, #16
 80052b4:	438a      	bics	r2, r1
 80052b6:	601a      	str	r2, [r3, #0]
 80052b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052be:	f383 8810 	msr	PRIMASK, r3

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052c6:	0018      	movs	r0, r3
 80052c8:	f7fd fb04 	bl	80028d4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2258      	movs	r2, #88	; 0x58
 80052d0:	5a9a      	ldrh	r2, [r3, r2]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	215a      	movs	r1, #90	; 0x5a
 80052d6:	5a5b      	ldrh	r3, [r3, r1]
 80052d8:	b29b      	uxth	r3, r3
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	b29a      	uxth	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	0011      	movs	r1, r2
 80052e2:	0018      	movs	r0, r3
 80052e4:	f000 f8ca 	bl	800547c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80052e8:	e0bb      	b.n	8005462 <HAL_UART_IRQHandler+0x58a>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2258      	movs	r2, #88	; 0x58
 80052ee:	5a99      	ldrh	r1, [r3, r2]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	225a      	movs	r2, #90	; 0x5a
 80052f4:	5a9b      	ldrh	r3, [r3, r2]
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	238e      	movs	r3, #142	; 0x8e
 80052fa:	18fb      	adds	r3, r7, r3
 80052fc:	1a8a      	subs	r2, r1, r2
 80052fe:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	225a      	movs	r2, #90	; 0x5a
 8005304:	5a9b      	ldrh	r3, [r3, r2]
 8005306:	b29b      	uxth	r3, r3
 8005308:	2b00      	cmp	r3, #0
 800530a:	d100      	bne.n	800530e <HAL_UART_IRQHandler+0x436>
 800530c:	e0ab      	b.n	8005466 <HAL_UART_IRQHandler+0x58e>
          && (nb_rx_data > 0U))
 800530e:	238e      	movs	r3, #142	; 0x8e
 8005310:	18fb      	adds	r3, r7, r3
 8005312:	881b      	ldrh	r3, [r3, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d100      	bne.n	800531a <HAL_UART_IRQHandler+0x442>
 8005318:	e0a5      	b.n	8005466 <HAL_UART_IRQHandler+0x58e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800531a:	f3ef 8310 	mrs	r3, PRIMASK
 800531e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005320:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005322:	2088      	movs	r0, #136	; 0x88
 8005324:	183a      	adds	r2, r7, r0
 8005326:	6013      	str	r3, [r2, #0]
 8005328:	2301      	movs	r3, #1
 800532a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	f383 8810 	msr	PRIMASK, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	494e      	ldr	r1, [pc, #312]	; (8005478 <HAL_UART_IRQHandler+0x5a0>)
 800533e:	400a      	ands	r2, r1
 8005340:	601a      	str	r2, [r3, #0]
 8005342:	183b      	adds	r3, r7, r0
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	617b      	str	r3, [r7, #20]
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800534e:	f3ef 8310 	mrs	r3, PRIMASK
 8005352:	61bb      	str	r3, [r7, #24]
  return(result);
 8005354:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005356:	2084      	movs	r0, #132	; 0x84
 8005358:	183a      	adds	r2, r7, r0
 800535a:	6013      	str	r3, [r2, #0]
 800535c:	2301      	movs	r3, #1
 800535e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	f383 8810 	msr	PRIMASK, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	689a      	ldr	r2, [r3, #8]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2101      	movs	r1, #1
 8005372:	438a      	bics	r2, r1
 8005374:	609a      	str	r2, [r3, #8]
 8005376:	183b      	adds	r3, r7, r0
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	623b      	str	r3, [r7, #32]
 800537c:	6a3b      	ldr	r3, [r7, #32]
 800537e:	f383 8810 	msr	PRIMASK, r3

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2220      	movs	r2, #32
 8005386:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005394:	f3ef 8310 	mrs	r3, PRIMASK
 8005398:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800539a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800539c:	2080      	movs	r0, #128	; 0x80
 800539e:	183a      	adds	r2, r7, r0
 80053a0:	6013      	str	r3, [r2, #0]
 80053a2:	2301      	movs	r3, #1
 80053a4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a8:	f383 8810 	msr	PRIMASK, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2110      	movs	r1, #16
 80053b8:	438a      	bics	r2, r1
 80053ba:	601a      	str	r2, [r3, #0]
 80053bc:	183b      	adds	r3, r7, r0
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c4:	f383 8810 	msr	PRIMASK, r3
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053c8:	238e      	movs	r3, #142	; 0x8e
 80053ca:	18fb      	adds	r3, r7, r3
 80053cc:	881a      	ldrh	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	0011      	movs	r1, r2
 80053d2:	0018      	movs	r0, r3
 80053d4:	f000 f852 	bl	800547c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80053d8:	e045      	b.n	8005466 <HAL_UART_IRQHandler+0x58e>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80053da:	23a4      	movs	r3, #164	; 0xa4
 80053dc:	18fb      	adds	r3, r7, r3
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	2380      	movs	r3, #128	; 0x80
 80053e2:	035b      	lsls	r3, r3, #13
 80053e4:	4013      	ands	r3, r2
 80053e6:	d010      	beq.n	800540a <HAL_UART_IRQHandler+0x532>
 80053e8:	239c      	movs	r3, #156	; 0x9c
 80053ea:	18fb      	adds	r3, r7, r3
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	2380      	movs	r3, #128	; 0x80
 80053f0:	03db      	lsls	r3, r3, #15
 80053f2:	4013      	ands	r3, r2
 80053f4:	d009      	beq.n	800540a <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2280      	movs	r2, #128	; 0x80
 80053fc:	0352      	lsls	r2, r2, #13
 80053fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	0018      	movs	r0, r3
 8005404:	f000 fff2 	bl	80063ec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005408:	e030      	b.n	800546c <HAL_UART_IRQHandler+0x594>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800540a:	23a4      	movs	r3, #164	; 0xa4
 800540c:	18fb      	adds	r3, r7, r3
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2280      	movs	r2, #128	; 0x80
 8005412:	4013      	ands	r3, r2
 8005414:	d00f      	beq.n	8005436 <HAL_UART_IRQHandler+0x55e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005416:	23a0      	movs	r3, #160	; 0xa0
 8005418:	18fb      	adds	r3, r7, r3
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2280      	movs	r2, #128	; 0x80
 800541e:	4013      	ands	r3, r2
 8005420:	d009      	beq.n	8005436 <HAL_UART_IRQHandler+0x55e>
  {
    if (huart->TxISR != NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005426:	2b00      	cmp	r3, #0
 8005428:	d01f      	beq.n	800546a <HAL_UART_IRQHandler+0x592>
    {
      huart->TxISR(huart);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	0010      	movs	r0, r2
 8005432:	4798      	blx	r3
    }
    return;
 8005434:	e019      	b.n	800546a <HAL_UART_IRQHandler+0x592>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005436:	23a4      	movs	r3, #164	; 0xa4
 8005438:	18fb      	adds	r3, r7, r3
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2240      	movs	r2, #64	; 0x40
 800543e:	4013      	ands	r3, r2
 8005440:	d014      	beq.n	800546c <HAL_UART_IRQHandler+0x594>
 8005442:	23a0      	movs	r3, #160	; 0xa0
 8005444:	18fb      	adds	r3, r7, r3
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	2240      	movs	r2, #64	; 0x40
 800544a:	4013      	ands	r3, r2
 800544c:	d00e      	beq.n	800546c <HAL_UART_IRQHandler+0x594>
  {
    UART_EndTransmit_IT(huart);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	0018      	movs	r0, r3
 8005452:	f000 fe45 	bl	80060e0 <UART_EndTransmit_IT>
    return;
 8005456:	46c0      	nop			; (mov r8, r8)
 8005458:	e008      	b.n	800546c <HAL_UART_IRQHandler+0x594>
      return;
 800545a:	46c0      	nop			; (mov r8, r8)
 800545c:	e006      	b.n	800546c <HAL_UART_IRQHandler+0x594>
    return;
 800545e:	46c0      	nop			; (mov r8, r8)
 8005460:	e004      	b.n	800546c <HAL_UART_IRQHandler+0x594>
      return;
 8005462:	46c0      	nop			; (mov r8, r8)
 8005464:	e002      	b.n	800546c <HAL_UART_IRQHandler+0x594>
      return;
 8005466:	46c0      	nop			; (mov r8, r8)
 8005468:	e000      	b.n	800546c <HAL_UART_IRQHandler+0x594>
    return;
 800546a:	46c0      	nop			; (mov r8, r8)
  }

}
 800546c:	46bd      	mov	sp, r7
 800546e:	b02a      	add	sp, #168	; 0xa8
 8005470:	bd80      	pop	{r7, pc}
 8005472:	46c0      	nop			; (mov r8, r8)
 8005474:	fffffeff 	.word	0xfffffeff
 8005478:	fffffedf 	.word	0xfffffedf

0800547c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	000a      	movs	r2, r1
 8005486:	1cbb      	adds	r3, r7, #2
 8005488:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800548a:	46c0      	nop			; (mov r8, r8)
 800548c:	46bd      	mov	sp, r7
 800548e:	b002      	add	sp, #8
 8005490:	bd80      	pop	{r7, pc}
	...

08005494 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005494:	b5b0      	push	{r4, r5, r7, lr}
 8005496:	b08e      	sub	sp, #56	; 0x38
 8005498:	af00      	add	r7, sp, #0
 800549a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800549c:	231a      	movs	r3, #26
 800549e:	2218      	movs	r2, #24
 80054a0:	4694      	mov	ip, r2
 80054a2:	44bc      	add	ip, r7
 80054a4:	4463      	add	r3, ip
 80054a6:	2200      	movs	r2, #0
 80054a8:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	689a      	ldr	r2, [r3, #8]
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	431a      	orrs	r2, r3
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	695b      	ldr	r3, [r3, #20]
 80054b8:	431a      	orrs	r2, r3
 80054ba:	69fb      	ldr	r3, [r7, #28]
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	4313      	orrs	r3, r2
 80054c0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4aca      	ldr	r2, [pc, #808]	; (80057f4 <UART_SetConfig+0x360>)
 80054ca:	4013      	ands	r3, r2
 80054cc:	0019      	movs	r1, r3
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054d4:	430a      	orrs	r2, r1
 80054d6:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	4ac6      	ldr	r2, [pc, #792]	; (80057f8 <UART_SetConfig+0x364>)
 80054e0:	4013      	ands	r3, r2
 80054e2:	0019      	movs	r1, r3
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	68da      	ldr	r2, [r3, #12]
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4ac0      	ldr	r2, [pc, #768]	; (80057fc <UART_SetConfig+0x368>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d004      	beq.n	800550a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	6a1b      	ldr	r3, [r3, #32]
 8005504:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005506:	4313      	orrs	r3, r2
 8005508:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	4abb      	ldr	r2, [pc, #748]	; (8005800 <UART_SetConfig+0x36c>)
 8005512:	4013      	ands	r3, r2
 8005514:	0019      	movs	r1, r3
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800551c:	430a      	orrs	r2, r1
 800551e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4ab7      	ldr	r2, [pc, #732]	; (8005804 <UART_SetConfig+0x370>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d134      	bne.n	8005594 <UART_SetConfig+0x100>
 800552a:	4bb7      	ldr	r3, [pc, #732]	; (8005808 <UART_SetConfig+0x374>)
 800552c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800552e:	2203      	movs	r2, #3
 8005530:	4013      	ands	r3, r2
 8005532:	2b01      	cmp	r3, #1
 8005534:	d015      	beq.n	8005562 <UART_SetConfig+0xce>
 8005536:	d304      	bcc.n	8005542 <UART_SetConfig+0xae>
 8005538:	2b02      	cmp	r3, #2
 800553a:	d00a      	beq.n	8005552 <UART_SetConfig+0xbe>
 800553c:	2b03      	cmp	r3, #3
 800553e:	d018      	beq.n	8005572 <UART_SetConfig+0xde>
 8005540:	e01f      	b.n	8005582 <UART_SetConfig+0xee>
 8005542:	231b      	movs	r3, #27
 8005544:	2218      	movs	r2, #24
 8005546:	4694      	mov	ip, r2
 8005548:	44bc      	add	ip, r7
 800554a:	4463      	add	r3, ip
 800554c:	2201      	movs	r2, #1
 800554e:	701a      	strb	r2, [r3, #0]
 8005550:	e0ab      	b.n	80056aa <UART_SetConfig+0x216>
 8005552:	231b      	movs	r3, #27
 8005554:	2218      	movs	r2, #24
 8005556:	4694      	mov	ip, r2
 8005558:	44bc      	add	ip, r7
 800555a:	4463      	add	r3, ip
 800555c:	2202      	movs	r2, #2
 800555e:	701a      	strb	r2, [r3, #0]
 8005560:	e0a3      	b.n	80056aa <UART_SetConfig+0x216>
 8005562:	231b      	movs	r3, #27
 8005564:	2218      	movs	r2, #24
 8005566:	4694      	mov	ip, r2
 8005568:	44bc      	add	ip, r7
 800556a:	4463      	add	r3, ip
 800556c:	2204      	movs	r2, #4
 800556e:	701a      	strb	r2, [r3, #0]
 8005570:	e09b      	b.n	80056aa <UART_SetConfig+0x216>
 8005572:	231b      	movs	r3, #27
 8005574:	2218      	movs	r2, #24
 8005576:	4694      	mov	ip, r2
 8005578:	44bc      	add	ip, r7
 800557a:	4463      	add	r3, ip
 800557c:	2208      	movs	r2, #8
 800557e:	701a      	strb	r2, [r3, #0]
 8005580:	e093      	b.n	80056aa <UART_SetConfig+0x216>
 8005582:	231b      	movs	r3, #27
 8005584:	2218      	movs	r2, #24
 8005586:	4694      	mov	ip, r2
 8005588:	44bc      	add	ip, r7
 800558a:	4463      	add	r3, ip
 800558c:	2210      	movs	r2, #16
 800558e:	701a      	strb	r2, [r3, #0]
 8005590:	46c0      	nop			; (mov r8, r8)
 8005592:	e08a      	b.n	80056aa <UART_SetConfig+0x216>
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a9c      	ldr	r2, [pc, #624]	; (800580c <UART_SetConfig+0x378>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d137      	bne.n	800560e <UART_SetConfig+0x17a>
 800559e:	4b9a      	ldr	r3, [pc, #616]	; (8005808 <UART_SetConfig+0x374>)
 80055a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055a2:	220c      	movs	r2, #12
 80055a4:	4013      	ands	r3, r2
 80055a6:	2b04      	cmp	r3, #4
 80055a8:	d018      	beq.n	80055dc <UART_SetConfig+0x148>
 80055aa:	d802      	bhi.n	80055b2 <UART_SetConfig+0x11e>
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d005      	beq.n	80055bc <UART_SetConfig+0x128>
 80055b0:	e024      	b.n	80055fc <UART_SetConfig+0x168>
 80055b2:	2b08      	cmp	r3, #8
 80055b4:	d00a      	beq.n	80055cc <UART_SetConfig+0x138>
 80055b6:	2b0c      	cmp	r3, #12
 80055b8:	d018      	beq.n	80055ec <UART_SetConfig+0x158>
 80055ba:	e01f      	b.n	80055fc <UART_SetConfig+0x168>
 80055bc:	231b      	movs	r3, #27
 80055be:	2218      	movs	r2, #24
 80055c0:	4694      	mov	ip, r2
 80055c2:	44bc      	add	ip, r7
 80055c4:	4463      	add	r3, ip
 80055c6:	2200      	movs	r2, #0
 80055c8:	701a      	strb	r2, [r3, #0]
 80055ca:	e06e      	b.n	80056aa <UART_SetConfig+0x216>
 80055cc:	231b      	movs	r3, #27
 80055ce:	2218      	movs	r2, #24
 80055d0:	4694      	mov	ip, r2
 80055d2:	44bc      	add	ip, r7
 80055d4:	4463      	add	r3, ip
 80055d6:	2202      	movs	r2, #2
 80055d8:	701a      	strb	r2, [r3, #0]
 80055da:	e066      	b.n	80056aa <UART_SetConfig+0x216>
 80055dc:	231b      	movs	r3, #27
 80055de:	2218      	movs	r2, #24
 80055e0:	4694      	mov	ip, r2
 80055e2:	44bc      	add	ip, r7
 80055e4:	4463      	add	r3, ip
 80055e6:	2204      	movs	r2, #4
 80055e8:	701a      	strb	r2, [r3, #0]
 80055ea:	e05e      	b.n	80056aa <UART_SetConfig+0x216>
 80055ec:	231b      	movs	r3, #27
 80055ee:	2218      	movs	r2, #24
 80055f0:	4694      	mov	ip, r2
 80055f2:	44bc      	add	ip, r7
 80055f4:	4463      	add	r3, ip
 80055f6:	2208      	movs	r2, #8
 80055f8:	701a      	strb	r2, [r3, #0]
 80055fa:	e056      	b.n	80056aa <UART_SetConfig+0x216>
 80055fc:	231b      	movs	r3, #27
 80055fe:	2218      	movs	r2, #24
 8005600:	4694      	mov	ip, r2
 8005602:	44bc      	add	ip, r7
 8005604:	4463      	add	r3, ip
 8005606:	2210      	movs	r2, #16
 8005608:	701a      	strb	r2, [r3, #0]
 800560a:	46c0      	nop			; (mov r8, r8)
 800560c:	e04d      	b.n	80056aa <UART_SetConfig+0x216>
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a7a      	ldr	r2, [pc, #488]	; (80057fc <UART_SetConfig+0x368>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d141      	bne.n	800569c <UART_SetConfig+0x208>
 8005618:	4b7b      	ldr	r3, [pc, #492]	; (8005808 <UART_SetConfig+0x374>)
 800561a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800561c:	23c0      	movs	r3, #192	; 0xc0
 800561e:	011b      	lsls	r3, r3, #4
 8005620:	4013      	ands	r3, r2
 8005622:	2280      	movs	r2, #128	; 0x80
 8005624:	00d2      	lsls	r2, r2, #3
 8005626:	4293      	cmp	r3, r2
 8005628:	d01f      	beq.n	800566a <UART_SetConfig+0x1d6>
 800562a:	2280      	movs	r2, #128	; 0x80
 800562c:	00d2      	lsls	r2, r2, #3
 800562e:	4293      	cmp	r3, r2
 8005630:	d802      	bhi.n	8005638 <UART_SetConfig+0x1a4>
 8005632:	2b00      	cmp	r3, #0
 8005634:	d009      	beq.n	800564a <UART_SetConfig+0x1b6>
 8005636:	e028      	b.n	800568a <UART_SetConfig+0x1f6>
 8005638:	2280      	movs	r2, #128	; 0x80
 800563a:	0112      	lsls	r2, r2, #4
 800563c:	4293      	cmp	r3, r2
 800563e:	d00c      	beq.n	800565a <UART_SetConfig+0x1c6>
 8005640:	22c0      	movs	r2, #192	; 0xc0
 8005642:	0112      	lsls	r2, r2, #4
 8005644:	4293      	cmp	r3, r2
 8005646:	d018      	beq.n	800567a <UART_SetConfig+0x1e6>
 8005648:	e01f      	b.n	800568a <UART_SetConfig+0x1f6>
 800564a:	231b      	movs	r3, #27
 800564c:	2218      	movs	r2, #24
 800564e:	4694      	mov	ip, r2
 8005650:	44bc      	add	ip, r7
 8005652:	4463      	add	r3, ip
 8005654:	2200      	movs	r2, #0
 8005656:	701a      	strb	r2, [r3, #0]
 8005658:	e027      	b.n	80056aa <UART_SetConfig+0x216>
 800565a:	231b      	movs	r3, #27
 800565c:	2218      	movs	r2, #24
 800565e:	4694      	mov	ip, r2
 8005660:	44bc      	add	ip, r7
 8005662:	4463      	add	r3, ip
 8005664:	2202      	movs	r2, #2
 8005666:	701a      	strb	r2, [r3, #0]
 8005668:	e01f      	b.n	80056aa <UART_SetConfig+0x216>
 800566a:	231b      	movs	r3, #27
 800566c:	2218      	movs	r2, #24
 800566e:	4694      	mov	ip, r2
 8005670:	44bc      	add	ip, r7
 8005672:	4463      	add	r3, ip
 8005674:	2204      	movs	r2, #4
 8005676:	701a      	strb	r2, [r3, #0]
 8005678:	e017      	b.n	80056aa <UART_SetConfig+0x216>
 800567a:	231b      	movs	r3, #27
 800567c:	2218      	movs	r2, #24
 800567e:	4694      	mov	ip, r2
 8005680:	44bc      	add	ip, r7
 8005682:	4463      	add	r3, ip
 8005684:	2208      	movs	r2, #8
 8005686:	701a      	strb	r2, [r3, #0]
 8005688:	e00f      	b.n	80056aa <UART_SetConfig+0x216>
 800568a:	231b      	movs	r3, #27
 800568c:	2218      	movs	r2, #24
 800568e:	4694      	mov	ip, r2
 8005690:	44bc      	add	ip, r7
 8005692:	4463      	add	r3, ip
 8005694:	2210      	movs	r2, #16
 8005696:	701a      	strb	r2, [r3, #0]
 8005698:	46c0      	nop			; (mov r8, r8)
 800569a:	e006      	b.n	80056aa <UART_SetConfig+0x216>
 800569c:	231b      	movs	r3, #27
 800569e:	2218      	movs	r2, #24
 80056a0:	4694      	mov	ip, r2
 80056a2:	44bc      	add	ip, r7
 80056a4:	4463      	add	r3, ip
 80056a6:	2210      	movs	r2, #16
 80056a8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a53      	ldr	r2, [pc, #332]	; (80057fc <UART_SetConfig+0x368>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d000      	beq.n	80056b6 <UART_SetConfig+0x222>
 80056b4:	e085      	b.n	80057c2 <UART_SetConfig+0x32e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056b6:	231b      	movs	r3, #27
 80056b8:	2218      	movs	r2, #24
 80056ba:	4694      	mov	ip, r2
 80056bc:	44bc      	add	ip, r7
 80056be:	4463      	add	r3, ip
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d00d      	beq.n	80056e2 <UART_SetConfig+0x24e>
 80056c6:	dc02      	bgt.n	80056ce <UART_SetConfig+0x23a>
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d005      	beq.n	80056d8 <UART_SetConfig+0x244>
 80056cc:	e01d      	b.n	800570a <UART_SetConfig+0x276>
 80056ce:	2b04      	cmp	r3, #4
 80056d0:	d012      	beq.n	80056f8 <UART_SetConfig+0x264>
 80056d2:	2b08      	cmp	r3, #8
 80056d4:	d015      	beq.n	8005702 <UART_SetConfig+0x26e>
 80056d6:	e018      	b.n	800570a <UART_SetConfig+0x276>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056d8:	f7fe fbf8 	bl	8003ecc <HAL_RCC_GetPCLK1Freq>
 80056dc:	0003      	movs	r3, r0
 80056de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80056e0:	e01d      	b.n	800571e <UART_SetConfig+0x28a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056e2:	4b49      	ldr	r3, [pc, #292]	; (8005808 <UART_SetConfig+0x374>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2210      	movs	r2, #16
 80056e8:	4013      	ands	r3, r2
 80056ea:	d002      	beq.n	80056f2 <UART_SetConfig+0x25e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80056ec:	4b48      	ldr	r3, [pc, #288]	; (8005810 <UART_SetConfig+0x37c>)
 80056ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80056f0:	e015      	b.n	800571e <UART_SetConfig+0x28a>
          pclk = (uint32_t) HSI_VALUE;
 80056f2:	4b48      	ldr	r3, [pc, #288]	; (8005814 <UART_SetConfig+0x380>)
 80056f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80056f6:	e012      	b.n	800571e <UART_SetConfig+0x28a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056f8:	f7fe fb3c 	bl	8003d74 <HAL_RCC_GetSysClockFreq>
 80056fc:	0003      	movs	r3, r0
 80056fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005700:	e00d      	b.n	800571e <UART_SetConfig+0x28a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005702:	2380      	movs	r3, #128	; 0x80
 8005704:	021b      	lsls	r3, r3, #8
 8005706:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005708:	e009      	b.n	800571e <UART_SetConfig+0x28a>
      default:
        pclk = 0U;
 800570a:	2300      	movs	r3, #0
 800570c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800570e:	231a      	movs	r3, #26
 8005710:	2218      	movs	r2, #24
 8005712:	4694      	mov	ip, r2
 8005714:	44bc      	add	ip, r7
 8005716:	4463      	add	r3, ip
 8005718:	2201      	movs	r2, #1
 800571a:	701a      	strb	r2, [r3, #0]
        break;
 800571c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800571e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005720:	2b00      	cmp	r3, #0
 8005722:	d100      	bne.n	8005726 <UART_SetConfig+0x292>
 8005724:	e139      	b.n	800599a <UART_SetConfig+0x506>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	0013      	movs	r3, r2
 800572c:	005b      	lsls	r3, r3, #1
 800572e:	189b      	adds	r3, r3, r2
 8005730:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005732:	429a      	cmp	r2, r3
 8005734:	d305      	bcc.n	8005742 <UART_SetConfig+0x2ae>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800573c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800573e:	429a      	cmp	r2, r3
 8005740:	d907      	bls.n	8005752 <UART_SetConfig+0x2be>
      {
        ret = HAL_ERROR;
 8005742:	231a      	movs	r3, #26
 8005744:	2218      	movs	r2, #24
 8005746:	4694      	mov	ip, r2
 8005748:	44bc      	add	ip, r7
 800574a:	4463      	add	r3, ip
 800574c:	2201      	movs	r2, #1
 800574e:	701a      	strb	r2, [r3, #0]
 8005750:	e123      	b.n	800599a <UART_SetConfig+0x506>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005754:	613b      	str	r3, [r7, #16]
 8005756:	2300      	movs	r3, #0
 8005758:	617b      	str	r3, [r7, #20]
 800575a:	6939      	ldr	r1, [r7, #16]
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	000b      	movs	r3, r1
 8005760:	0e1b      	lsrs	r3, r3, #24
 8005762:	0010      	movs	r0, r2
 8005764:	0205      	lsls	r5, r0, #8
 8005766:	431d      	orrs	r5, r3
 8005768:	000b      	movs	r3, r1
 800576a:	021c      	lsls	r4, r3, #8
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	085b      	lsrs	r3, r3, #1
 8005772:	60bb      	str	r3, [r7, #8]
 8005774:	2300      	movs	r3, #0
 8005776:	60fb      	str	r3, [r7, #12]
 8005778:	68b8      	ldr	r0, [r7, #8]
 800577a:	68f9      	ldr	r1, [r7, #12]
 800577c:	1900      	adds	r0, r0, r4
 800577e:	4169      	adcs	r1, r5
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	603b      	str	r3, [r7, #0]
 8005786:	2300      	movs	r3, #0
 8005788:	607b      	str	r3, [r7, #4]
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f7fa fd81 	bl	8000294 <__aeabi_uldivmod>
 8005792:	0003      	movs	r3, r0
 8005794:	000c      	movs	r4, r1
 8005796:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579a:	4a1f      	ldr	r2, [pc, #124]	; (8005818 <UART_SetConfig+0x384>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d908      	bls.n	80057b2 <UART_SetConfig+0x31e>
 80057a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a2:	4a1e      	ldr	r2, [pc, #120]	; (800581c <UART_SetConfig+0x388>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d804      	bhi.n	80057b2 <UART_SetConfig+0x31e>
        {
          huart->Instance->BRR = usartdiv;
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057ae:	60da      	str	r2, [r3, #12]
 80057b0:	e0f3      	b.n	800599a <UART_SetConfig+0x506>
        }
        else
        {
          ret = HAL_ERROR;
 80057b2:	231a      	movs	r3, #26
 80057b4:	2218      	movs	r2, #24
 80057b6:	4694      	mov	ip, r2
 80057b8:	44bc      	add	ip, r7
 80057ba:	4463      	add	r3, ip
 80057bc:	2201      	movs	r2, #1
 80057be:	701a      	strb	r2, [r3, #0]
 80057c0:	e0eb      	b.n	800599a <UART_SetConfig+0x506>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	69da      	ldr	r2, [r3, #28]
 80057c6:	2380      	movs	r3, #128	; 0x80
 80057c8:	021b      	lsls	r3, r3, #8
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d000      	beq.n	80057d0 <UART_SetConfig+0x33c>
 80057ce:	e08b      	b.n	80058e8 <UART_SetConfig+0x454>
  {
    switch (clocksource)
 80057d0:	231b      	movs	r3, #27
 80057d2:	2218      	movs	r2, #24
 80057d4:	4694      	mov	ip, r2
 80057d6:	44bc      	add	ip, r7
 80057d8:	4463      	add	r3, ip
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	2b08      	cmp	r3, #8
 80057de:	d83a      	bhi.n	8005856 <UART_SetConfig+0x3c2>
 80057e0:	009a      	lsls	r2, r3, #2
 80057e2:	4b0f      	ldr	r3, [pc, #60]	; (8005820 <UART_SetConfig+0x38c>)
 80057e4:	18d3      	adds	r3, r2, r3
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057ea:	f7fe fb6f 	bl	8003ecc <HAL_RCC_GetPCLK1Freq>
 80057ee:	0003      	movs	r3, r0
 80057f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80057f2:	e03a      	b.n	800586a <UART_SetConfig+0x3d6>
 80057f4:	efff69f3 	.word	0xefff69f3
 80057f8:	ffffcfff 	.word	0xffffcfff
 80057fc:	40004800 	.word	0x40004800
 8005800:	fffff4ff 	.word	0xfffff4ff
 8005804:	40013800 	.word	0x40013800
 8005808:	40021000 	.word	0x40021000
 800580c:	40004400 	.word	0x40004400
 8005810:	003d0900 	.word	0x003d0900
 8005814:	00f42400 	.word	0x00f42400
 8005818:	000002ff 	.word	0x000002ff
 800581c:	000fffff 	.word	0x000fffff
 8005820:	080066b0 	.word	0x080066b0
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005824:	f7fe fb68 	bl	8003ef8 <HAL_RCC_GetPCLK2Freq>
 8005828:	0003      	movs	r3, r0
 800582a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800582c:	e01d      	b.n	800586a <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800582e:	4b63      	ldr	r3, [pc, #396]	; (80059bc <UART_SetConfig+0x528>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2210      	movs	r2, #16
 8005834:	4013      	ands	r3, r2
 8005836:	d002      	beq.n	800583e <UART_SetConfig+0x3aa>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005838:	4b61      	ldr	r3, [pc, #388]	; (80059c0 <UART_SetConfig+0x52c>)
 800583a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800583c:	e015      	b.n	800586a <UART_SetConfig+0x3d6>
          pclk = (uint32_t) HSI_VALUE;
 800583e:	4b61      	ldr	r3, [pc, #388]	; (80059c4 <UART_SetConfig+0x530>)
 8005840:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005842:	e012      	b.n	800586a <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005844:	f7fe fa96 	bl	8003d74 <HAL_RCC_GetSysClockFreq>
 8005848:	0003      	movs	r3, r0
 800584a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800584c:	e00d      	b.n	800586a <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800584e:	2380      	movs	r3, #128	; 0x80
 8005850:	021b      	lsls	r3, r3, #8
 8005852:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005854:	e009      	b.n	800586a <UART_SetConfig+0x3d6>
      default:
        pclk = 0U;
 8005856:	2300      	movs	r3, #0
 8005858:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800585a:	231a      	movs	r3, #26
 800585c:	2218      	movs	r2, #24
 800585e:	4694      	mov	ip, r2
 8005860:	44bc      	add	ip, r7
 8005862:	4463      	add	r3, ip
 8005864:	2201      	movs	r2, #1
 8005866:	701a      	strb	r2, [r3, #0]
        break;
 8005868:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800586a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800586c:	2b00      	cmp	r3, #0
 800586e:	d100      	bne.n	8005872 <UART_SetConfig+0x3de>
 8005870:	e093      	b.n	800599a <UART_SetConfig+0x506>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005874:	005a      	lsls	r2, r3, #1
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	085b      	lsrs	r3, r3, #1
 800587c:	18d2      	adds	r2, r2, r3
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	0019      	movs	r1, r3
 8005884:	0010      	movs	r0, r2
 8005886:	f7fa fc3f 	bl	8000108 <__udivsi3>
 800588a:	0003      	movs	r3, r0
 800588c:	b29b      	uxth	r3, r3
 800588e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005892:	2b0f      	cmp	r3, #15
 8005894:	d920      	bls.n	80058d8 <UART_SetConfig+0x444>
 8005896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005898:	4a4b      	ldr	r2, [pc, #300]	; (80059c8 <UART_SetConfig+0x534>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d81c      	bhi.n	80058d8 <UART_SetConfig+0x444>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800589e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a0:	b29a      	uxth	r2, r3
 80058a2:	200e      	movs	r0, #14
 80058a4:	2418      	movs	r4, #24
 80058a6:	193b      	adds	r3, r7, r4
 80058a8:	181b      	adds	r3, r3, r0
 80058aa:	210f      	movs	r1, #15
 80058ac:	438a      	bics	r2, r1
 80058ae:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b2:	085b      	lsrs	r3, r3, #1
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	2207      	movs	r2, #7
 80058b8:	4013      	ands	r3, r2
 80058ba:	b299      	uxth	r1, r3
 80058bc:	193b      	adds	r3, r7, r4
 80058be:	181b      	adds	r3, r3, r0
 80058c0:	193a      	adds	r2, r7, r4
 80058c2:	1812      	adds	r2, r2, r0
 80058c4:	8812      	ldrh	r2, [r2, #0]
 80058c6:	430a      	orrs	r2, r1
 80058c8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	193a      	adds	r2, r7, r4
 80058d0:	1812      	adds	r2, r2, r0
 80058d2:	8812      	ldrh	r2, [r2, #0]
 80058d4:	60da      	str	r2, [r3, #12]
 80058d6:	e060      	b.n	800599a <UART_SetConfig+0x506>
      }
      else
      {
        ret = HAL_ERROR;
 80058d8:	231a      	movs	r3, #26
 80058da:	2218      	movs	r2, #24
 80058dc:	4694      	mov	ip, r2
 80058de:	44bc      	add	ip, r7
 80058e0:	4463      	add	r3, ip
 80058e2:	2201      	movs	r2, #1
 80058e4:	701a      	strb	r2, [r3, #0]
 80058e6:	e058      	b.n	800599a <UART_SetConfig+0x506>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058e8:	231b      	movs	r3, #27
 80058ea:	2218      	movs	r2, #24
 80058ec:	4694      	mov	ip, r2
 80058ee:	44bc      	add	ip, r7
 80058f0:	4463      	add	r3, ip
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	2b08      	cmp	r3, #8
 80058f6:	d822      	bhi.n	800593e <UART_SetConfig+0x4aa>
 80058f8:	009a      	lsls	r2, r3, #2
 80058fa:	4b34      	ldr	r3, [pc, #208]	; (80059cc <UART_SetConfig+0x538>)
 80058fc:	18d3      	adds	r3, r2, r3
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005902:	f7fe fae3 	bl	8003ecc <HAL_RCC_GetPCLK1Freq>
 8005906:	0003      	movs	r3, r0
 8005908:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800590a:	e022      	b.n	8005952 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800590c:	f7fe faf4 	bl	8003ef8 <HAL_RCC_GetPCLK2Freq>
 8005910:	0003      	movs	r3, r0
 8005912:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005914:	e01d      	b.n	8005952 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005916:	4b29      	ldr	r3, [pc, #164]	; (80059bc <UART_SetConfig+0x528>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2210      	movs	r2, #16
 800591c:	4013      	ands	r3, r2
 800591e:	d002      	beq.n	8005926 <UART_SetConfig+0x492>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005920:	4b27      	ldr	r3, [pc, #156]	; (80059c0 <UART_SetConfig+0x52c>)
 8005922:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005924:	e015      	b.n	8005952 <UART_SetConfig+0x4be>
          pclk = (uint32_t) HSI_VALUE;
 8005926:	4b27      	ldr	r3, [pc, #156]	; (80059c4 <UART_SetConfig+0x530>)
 8005928:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800592a:	e012      	b.n	8005952 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800592c:	f7fe fa22 	bl	8003d74 <HAL_RCC_GetSysClockFreq>
 8005930:	0003      	movs	r3, r0
 8005932:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005934:	e00d      	b.n	8005952 <UART_SetConfig+0x4be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005936:	2380      	movs	r3, #128	; 0x80
 8005938:	021b      	lsls	r3, r3, #8
 800593a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800593c:	e009      	b.n	8005952 <UART_SetConfig+0x4be>
      default:
        pclk = 0U;
 800593e:	2300      	movs	r3, #0
 8005940:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005942:	231a      	movs	r3, #26
 8005944:	2218      	movs	r2, #24
 8005946:	4694      	mov	ip, r2
 8005948:	44bc      	add	ip, r7
 800594a:	4463      	add	r3, ip
 800594c:	2201      	movs	r2, #1
 800594e:	701a      	strb	r2, [r3, #0]
        break;
 8005950:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005954:	2b00      	cmp	r3, #0
 8005956:	d020      	beq.n	800599a <UART_SetConfig+0x506>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	085a      	lsrs	r2, r3, #1
 800595e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005960:	18d2      	adds	r2, r2, r3
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	0019      	movs	r1, r3
 8005968:	0010      	movs	r0, r2
 800596a:	f7fa fbcd 	bl	8000108 <__udivsi3>
 800596e:	0003      	movs	r3, r0
 8005970:	b29b      	uxth	r3, r3
 8005972:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005976:	2b0f      	cmp	r3, #15
 8005978:	d908      	bls.n	800598c <UART_SetConfig+0x4f8>
 800597a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800597c:	4a12      	ldr	r2, [pc, #72]	; (80059c8 <UART_SetConfig+0x534>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d804      	bhi.n	800598c <UART_SetConfig+0x4f8>
      {
        huart->Instance->BRR = usartdiv;
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005988:	60da      	str	r2, [r3, #12]
 800598a:	e006      	b.n	800599a <UART_SetConfig+0x506>
      }
      else
      {
        ret = HAL_ERROR;
 800598c:	231a      	movs	r3, #26
 800598e:	2218      	movs	r2, #24
 8005990:	4694      	mov	ip, r2
 8005992:	44bc      	add	ip, r7
 8005994:	4463      	add	r3, ip
 8005996:	2201      	movs	r2, #1
 8005998:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	2200      	movs	r2, #0
 800599e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	2200      	movs	r2, #0
 80059a4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80059a6:	231a      	movs	r3, #26
 80059a8:	2218      	movs	r2, #24
 80059aa:	4694      	mov	ip, r2
 80059ac:	44bc      	add	ip, r7
 80059ae:	4463      	add	r3, ip
 80059b0:	781b      	ldrb	r3, [r3, #0]
}
 80059b2:	0018      	movs	r0, r3
 80059b4:	46bd      	mov	sp, r7
 80059b6:	b00e      	add	sp, #56	; 0x38
 80059b8:	bdb0      	pop	{r4, r5, r7, pc}
 80059ba:	46c0      	nop			; (mov r8, r8)
 80059bc:	40021000 	.word	0x40021000
 80059c0:	003d0900 	.word	0x003d0900
 80059c4:	00f42400 	.word	0x00f42400
 80059c8:	0000ffff 	.word	0x0000ffff
 80059cc:	080066d4 	.word	0x080066d4

080059d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059dc:	2201      	movs	r2, #1
 80059de:	4013      	ands	r3, r2
 80059e0:	d00b      	beq.n	80059fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	4a4a      	ldr	r2, [pc, #296]	; (8005b14 <UART_AdvFeatureConfig+0x144>)
 80059ea:	4013      	ands	r3, r2
 80059ec:	0019      	movs	r1, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fe:	2202      	movs	r2, #2
 8005a00:	4013      	ands	r3, r2
 8005a02:	d00b      	beq.n	8005a1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	4a43      	ldr	r2, [pc, #268]	; (8005b18 <UART_AdvFeatureConfig+0x148>)
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	0019      	movs	r1, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a20:	2204      	movs	r2, #4
 8005a22:	4013      	ands	r3, r2
 8005a24:	d00b      	beq.n	8005a3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	4a3b      	ldr	r2, [pc, #236]	; (8005b1c <UART_AdvFeatureConfig+0x14c>)
 8005a2e:	4013      	ands	r3, r2
 8005a30:	0019      	movs	r1, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	430a      	orrs	r2, r1
 8005a3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a42:	2208      	movs	r2, #8
 8005a44:	4013      	ands	r3, r2
 8005a46:	d00b      	beq.n	8005a60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	4a34      	ldr	r2, [pc, #208]	; (8005b20 <UART_AdvFeatureConfig+0x150>)
 8005a50:	4013      	ands	r3, r2
 8005a52:	0019      	movs	r1, r3
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a64:	2210      	movs	r2, #16
 8005a66:	4013      	ands	r3, r2
 8005a68:	d00b      	beq.n	8005a82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	4a2c      	ldr	r2, [pc, #176]	; (8005b24 <UART_AdvFeatureConfig+0x154>)
 8005a72:	4013      	ands	r3, r2
 8005a74:	0019      	movs	r1, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a86:	2220      	movs	r2, #32
 8005a88:	4013      	ands	r3, r2
 8005a8a:	d00b      	beq.n	8005aa4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	4a25      	ldr	r2, [pc, #148]	; (8005b28 <UART_AdvFeatureConfig+0x158>)
 8005a94:	4013      	ands	r3, r2
 8005a96:	0019      	movs	r1, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa8:	2240      	movs	r2, #64	; 0x40
 8005aaa:	4013      	ands	r3, r2
 8005aac:	d01d      	beq.n	8005aea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	4a1d      	ldr	r2, [pc, #116]	; (8005b2c <UART_AdvFeatureConfig+0x15c>)
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	0019      	movs	r1, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	430a      	orrs	r2, r1
 8005ac4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005aca:	2380      	movs	r3, #128	; 0x80
 8005acc:	035b      	lsls	r3, r3, #13
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d10b      	bne.n	8005aea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	4a15      	ldr	r2, [pc, #84]	; (8005b30 <UART_AdvFeatureConfig+0x160>)
 8005ada:	4013      	ands	r3, r2
 8005adc:	0019      	movs	r1, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aee:	2280      	movs	r2, #128	; 0x80
 8005af0:	4013      	ands	r3, r2
 8005af2:	d00b      	beq.n	8005b0c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	4a0e      	ldr	r2, [pc, #56]	; (8005b34 <UART_AdvFeatureConfig+0x164>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	0019      	movs	r1, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	605a      	str	r2, [r3, #4]
  }
}
 8005b0c:	46c0      	nop			; (mov r8, r8)
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	b002      	add	sp, #8
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	fffdffff 	.word	0xfffdffff
 8005b18:	fffeffff 	.word	0xfffeffff
 8005b1c:	fffbffff 	.word	0xfffbffff
 8005b20:	ffff7fff 	.word	0xffff7fff
 8005b24:	ffffefff 	.word	0xffffefff
 8005b28:	ffffdfff 	.word	0xffffdfff
 8005b2c:	ffefffff 	.word	0xffefffff
 8005b30:	ff9fffff 	.word	0xff9fffff
 8005b34:	fff7ffff 	.word	0xfff7ffff

08005b38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b086      	sub	sp, #24
 8005b3c:	af02      	add	r7, sp, #8
 8005b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2280      	movs	r2, #128	; 0x80
 8005b44:	2100      	movs	r1, #0
 8005b46:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b48:	f7fc fdba 	bl	80026c0 <HAL_GetTick>
 8005b4c:	0003      	movs	r3, r0
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2208      	movs	r2, #8
 8005b58:	4013      	ands	r3, r2
 8005b5a:	2b08      	cmp	r3, #8
 8005b5c:	d10d      	bne.n	8005b7a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	2380      	movs	r3, #128	; 0x80
 8005b62:	0399      	lsls	r1, r3, #14
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	4b18      	ldr	r3, [pc, #96]	; (8005bc8 <UART_CheckIdleState+0x90>)
 8005b68:	9300      	str	r3, [sp, #0]
 8005b6a:	0013      	movs	r3, r2
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f000 f82d 	bl	8005bcc <UART_WaitOnFlagUntilTimeout>
 8005b72:	1e03      	subs	r3, r0, #0
 8005b74:	d001      	beq.n	8005b7a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e022      	b.n	8005bc0 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2204      	movs	r2, #4
 8005b82:	4013      	ands	r3, r2
 8005b84:	2b04      	cmp	r3, #4
 8005b86:	d10d      	bne.n	8005ba4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	2380      	movs	r3, #128	; 0x80
 8005b8c:	03d9      	lsls	r1, r3, #15
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	4b0d      	ldr	r3, [pc, #52]	; (8005bc8 <UART_CheckIdleState+0x90>)
 8005b92:	9300      	str	r3, [sp, #0]
 8005b94:	0013      	movs	r3, r2
 8005b96:	2200      	movs	r2, #0
 8005b98:	f000 f818 	bl	8005bcc <UART_WaitOnFlagUntilTimeout>
 8005b9c:	1e03      	subs	r3, r0, #0
 8005b9e:	d001      	beq.n	8005ba4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e00d      	b.n	8005bc0 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2220      	movs	r2, #32
 8005bae:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2274      	movs	r2, #116	; 0x74
 8005bba:	2100      	movs	r1, #0
 8005bbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	0018      	movs	r0, r3
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	b004      	add	sp, #16
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	01ffffff 	.word	0x01ffffff

08005bcc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b094      	sub	sp, #80	; 0x50
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	603b      	str	r3, [r7, #0]
 8005bd8:	1dfb      	adds	r3, r7, #7
 8005bda:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bdc:	e09b      	b.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x14a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005be0:	3301      	adds	r3, #1
 8005be2:	d100      	bne.n	8005be6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8005be4:	e097      	b.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x14a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005be6:	f7fc fd6b 	bl	80026c0 <HAL_GetTick>
 8005bea:	0002      	movs	r2, r0
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d302      	bcc.n	8005bfc <UART_WaitOnFlagUntilTimeout+0x30>
 8005bf6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d139      	bne.n	8005c70 <UART_WaitOnFlagUntilTimeout+0xa4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bfc:	f3ef 8310 	mrs	r3, PRIMASK
 8005c00:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c04:	647b      	str	r3, [r7, #68]	; 0x44
 8005c06:	2301      	movs	r3, #1
 8005c08:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c0c:	f383 8810 	msr	PRIMASK, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4949      	ldr	r1, [pc, #292]	; (8005d40 <UART_WaitOnFlagUntilTimeout+0x174>)
 8005c1c:	400a      	ands	r2, r1
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c22:	633b      	str	r3, [r7, #48]	; 0x30
 8005c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c26:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c2e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c32:	643b      	str	r3, [r7, #64]	; 0x40
 8005c34:	2301      	movs	r3, #1
 8005c36:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c3a:	f383 8810 	msr	PRIMASK, r3
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	689a      	ldr	r2, [r3, #8]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2101      	movs	r1, #1
 8005c4a:	438a      	bics	r2, r1
 8005c4c:	609a      	str	r2, [r3, #8]
 8005c4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c54:	f383 8810 	msr	PRIMASK, r3

        huart->gState = HAL_UART_STATE_READY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2220      	movs	r2, #32
 8005c62:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2274      	movs	r2, #116	; 0x74
 8005c68:	2100      	movs	r1, #0
 8005c6a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e063      	b.n	8005d38 <UART_WaitOnFlagUntilTimeout+0x16c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2204      	movs	r2, #4
 8005c78:	4013      	ands	r3, r2
 8005c7a:	d04c      	beq.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x14a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	69da      	ldr	r2, [r3, #28]
 8005c82:	2380      	movs	r3, #128	; 0x80
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	401a      	ands	r2, r3
 8005c88:	2380      	movs	r3, #128	; 0x80
 8005c8a:	011b      	lsls	r3, r3, #4
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d142      	bne.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x14a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2280      	movs	r2, #128	; 0x80
 8005c96:	0112      	lsls	r2, r2, #4
 8005c98:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c9a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c9e:	613b      	str	r3, [r7, #16]
  return(result);
 8005ca0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ca2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f383 8810 	msr	PRIMASK, r3
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4921      	ldr	r1, [pc, #132]	; (8005d40 <UART_WaitOnFlagUntilTimeout+0x174>)
 8005cba:	400a      	ands	r2, r1
 8005cbc:	601a      	str	r2, [r3, #0]
 8005cbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cc0:	61bb      	str	r3, [r7, #24]
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cc8:	f3ef 8310 	mrs	r3, PRIMASK
 8005ccc:	61fb      	str	r3, [r7, #28]
  return(result);
 8005cce:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cd0:	64bb      	str	r3, [r7, #72]	; 0x48
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cd6:	6a3b      	ldr	r3, [r7, #32]
 8005cd8:	f383 8810 	msr	PRIMASK, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689a      	ldr	r2, [r3, #8]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2101      	movs	r1, #1
 8005ce8:	438a      	bics	r2, r1
 8005cea:	609a      	str	r2, [r3, #8]
 8005cec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cee:	627b      	str	r3, [r7, #36]	; 0x24
 8005cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf2:	f383 8810 	msr	PRIMASK, r3

          huart->gState = HAL_UART_STATE_READY;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2220      	movs	r2, #32
 8005cfa:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2220      	movs	r2, #32
 8005d00:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2280      	movs	r2, #128	; 0x80
 8005d06:	2120      	movs	r1, #32
 8005d08:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2274      	movs	r2, #116	; 0x74
 8005d0e:	2100      	movs	r1, #0
 8005d10:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e010      	b.n	8005d38 <UART_WaitOnFlagUntilTimeout+0x16c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	69db      	ldr	r3, [r3, #28]
 8005d1c:	68ba      	ldr	r2, [r7, #8]
 8005d1e:	4013      	ands	r3, r2
 8005d20:	68ba      	ldr	r2, [r7, #8]
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	425a      	negs	r2, r3
 8005d26:	4153      	adcs	r3, r2
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	001a      	movs	r2, r3
 8005d2c:	1dfb      	adds	r3, r7, #7
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d100      	bne.n	8005d36 <UART_WaitOnFlagUntilTimeout+0x16a>
 8005d34:	e753      	b.n	8005bde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	0018      	movs	r0, r3
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	b014      	add	sp, #80	; 0x50
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	fffffe5f 	.word	0xfffffe5f

08005d44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08c      	sub	sp, #48	; 0x30
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	1dbb      	adds	r3, r7, #6
 8005d50:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	68ba      	ldr	r2, [r7, #8]
 8005d56:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	1dba      	adds	r2, r7, #6
 8005d5c:	2158      	movs	r1, #88	; 0x58
 8005d5e:	8812      	ldrh	r2, [r2, #0]
 8005d60:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	1dba      	adds	r2, r7, #6
 8005d66:	215a      	movs	r1, #90	; 0x5a
 8005d68:	8812      	ldrh	r2, [r2, #0]
 8005d6a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	2380      	movs	r3, #128	; 0x80
 8005d78:	015b      	lsls	r3, r3, #5
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d10d      	bne.n	8005d9a <UART_Start_Receive_IT+0x56>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d104      	bne.n	8005d90 <UART_Start_Receive_IT+0x4c>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	225c      	movs	r2, #92	; 0x5c
 8005d8a:	4941      	ldr	r1, [pc, #260]	; (8005e90 <UART_Start_Receive_IT+0x14c>)
 8005d8c:	5299      	strh	r1, [r3, r2]
 8005d8e:	e02e      	b.n	8005dee <UART_Start_Receive_IT+0xaa>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	225c      	movs	r2, #92	; 0x5c
 8005d94:	21ff      	movs	r1, #255	; 0xff
 8005d96:	5299      	strh	r1, [r3, r2]
 8005d98:	e029      	b.n	8005dee <UART_Start_Receive_IT+0xaa>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10d      	bne.n	8005dbe <UART_Start_Receive_IT+0x7a>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d104      	bne.n	8005db4 <UART_Start_Receive_IT+0x70>
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	225c      	movs	r2, #92	; 0x5c
 8005dae:	21ff      	movs	r1, #255	; 0xff
 8005db0:	5299      	strh	r1, [r3, r2]
 8005db2:	e01c      	b.n	8005dee <UART_Start_Receive_IT+0xaa>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	225c      	movs	r2, #92	; 0x5c
 8005db8:	217f      	movs	r1, #127	; 0x7f
 8005dba:	5299      	strh	r1, [r3, r2]
 8005dbc:	e017      	b.n	8005dee <UART_Start_Receive_IT+0xaa>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	689a      	ldr	r2, [r3, #8]
 8005dc2:	2380      	movs	r3, #128	; 0x80
 8005dc4:	055b      	lsls	r3, r3, #21
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d10d      	bne.n	8005de6 <UART_Start_Receive_IT+0xa2>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d104      	bne.n	8005ddc <UART_Start_Receive_IT+0x98>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	225c      	movs	r2, #92	; 0x5c
 8005dd6:	217f      	movs	r1, #127	; 0x7f
 8005dd8:	5299      	strh	r1, [r3, r2]
 8005dda:	e008      	b.n	8005dee <UART_Start_Receive_IT+0xaa>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	225c      	movs	r2, #92	; 0x5c
 8005de0:	213f      	movs	r1, #63	; 0x3f
 8005de2:	5299      	strh	r1, [r3, r2]
 8005de4:	e003      	b.n	8005dee <UART_Start_Receive_IT+0xaa>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	225c      	movs	r2, #92	; 0x5c
 8005dea:	2100      	movs	r1, #0
 8005dec:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2280      	movs	r2, #128	; 0x80
 8005df2:	2100      	movs	r1, #0
 8005df4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2222      	movs	r2, #34	; 0x22
 8005dfa:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dfc:	f3ef 8310 	mrs	r3, PRIMASK
 8005e00:	61fb      	str	r3, [r7, #28]
  return(result);
 8005e02:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e06:	2301      	movs	r3, #1
 8005e08:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e0a:	6a3b      	ldr	r3, [r7, #32]
 8005e0c:	f383 8810 	msr	PRIMASK, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689a      	ldr	r2, [r3, #8]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2101      	movs	r1, #1
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	609a      	str	r2, [r3, #8]
 8005e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e22:	627b      	str	r3, [r7, #36]	; 0x24
 8005e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e26:	f383 8810 	msr	PRIMASK, r3

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	689a      	ldr	r2, [r3, #8]
 8005e2e:	2380      	movs	r3, #128	; 0x80
 8005e30:	015b      	lsls	r3, r3, #5
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d107      	bne.n	8005e46 <UART_Start_Receive_IT+0x102>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d103      	bne.n	8005e46 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	4a14      	ldr	r2, [pc, #80]	; (8005e94 <UART_Start_Receive_IT+0x150>)
 8005e42:	665a      	str	r2, [r3, #100]	; 0x64
 8005e44:	e002      	b.n	8005e4c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	4a13      	ldr	r2, [pc, #76]	; (8005e98 <UART_Start_Receive_IT+0x154>)
 8005e4a:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2274      	movs	r2, #116	; 0x74
 8005e50:	2100      	movs	r1, #0
 8005e52:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e54:	f3ef 8310 	mrs	r3, PRIMASK
 8005e58:	613b      	str	r3, [r7, #16]
  return(result);
 8005e5a:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005e5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e5e:	2301      	movs	r3, #1
 8005e60:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f383 8810 	msr	PRIMASK, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2190      	movs	r1, #144	; 0x90
 8005e74:	0049      	lsls	r1, r1, #1
 8005e76:	430a      	orrs	r2, r1
 8005e78:	601a      	str	r2, [r3, #0]
 8005e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e7c:	61bb      	str	r3, [r7, #24]
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	f383 8810 	msr	PRIMASK, r3
  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	0018      	movs	r0, r3
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	b00c      	add	sp, #48	; 0x30
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	46c0      	nop			; (mov r8, r8)
 8005e90:	000001ff 	.word	0x000001ff
 8005e94:	08006291 	.word	0x08006291
 8005e98:	08006135 	.word	0x08006135

08005e9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b08e      	sub	sp, #56	; 0x38
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ea4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ea8:	617b      	str	r3, [r7, #20]
  return(result);
 8005eaa:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eac:	637b      	str	r3, [r7, #52]	; 0x34
 8005eae:	2301      	movs	r3, #1
 8005eb0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	f383 8810 	msr	PRIMASK, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4923      	ldr	r1, [pc, #140]	; (8005f50 <UART_EndRxTransfer+0xb4>)
 8005ec4:	400a      	ands	r2, r1
 8005ec6:	601a      	str	r2, [r3, #0]
 8005ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eca:	61fb      	str	r3, [r7, #28]
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ed2:	f3ef 8310 	mrs	r3, PRIMASK
 8005ed6:	623b      	str	r3, [r7, #32]
  return(result);
 8005ed8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eda:	633b      	str	r3, [r7, #48]	; 0x30
 8005edc:	2301      	movs	r3, #1
 8005ede:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee2:	f383 8810 	msr	PRIMASK, r3
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	689a      	ldr	r2, [r3, #8]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2101      	movs	r1, #1
 8005ef2:	438a      	bics	r2, r1
 8005ef4:	609a      	str	r2, [r3, #8]
 8005ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efc:	f383 8810 	msr	PRIMASK, r3

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d116      	bne.n	8005f36 <UART_EndRxTransfer+0x9a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f08:	f3ef 8310 	mrs	r3, PRIMASK
 8005f0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f0e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f12:	2301      	movs	r3, #1
 8005f14:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f383 8810 	msr	PRIMASK, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2110      	movs	r1, #16
 8005f28:	438a      	bics	r2, r1
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f2e:	613b      	str	r3, [r7, #16]
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	f383 8810 	msr	PRIMASK, r3
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005f48:	46c0      	nop			; (mov r8, r8)
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	b00e      	add	sp, #56	; 0x38
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	fffffedf 	.word	0xfffffedf

08005f54 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	225a      	movs	r2, #90	; 0x5a
 8005f66:	2100      	movs	r1, #0
 8005f68:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2252      	movs	r2, #82	; 0x52
 8005f6e:	2100      	movs	r1, #0
 8005f70:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	0018      	movs	r0, r3
 8005f76:	f7fb fd73 	bl	8001a60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f7a:	46c0      	nop			; (mov r8, r8)
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	b004      	add	sp, #16
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b08a      	sub	sp, #40	; 0x28
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f8e:	2b21      	cmp	r3, #33	; 0x21
 8005f90:	d148      	bne.n	8006024 <UART_TxISR_8BIT+0xa2>
  {
    if (huart->TxXferCount == 0U)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2252      	movs	r2, #82	; 0x52
 8005f96:	5a9b      	ldrh	r3, [r3, r2]
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d12e      	bne.n	8005ffc <UART_TxISR_8BIT+0x7a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f9e:	f3ef 8310 	mrs	r3, PRIMASK
 8005fa2:	60bb      	str	r3, [r7, #8]
  return(result);
 8005fa4:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8005fa8:	2301      	movs	r3, #1
 8005faa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f383 8810 	msr	PRIMASK, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2180      	movs	r1, #128	; 0x80
 8005fbe:	438a      	bics	r2, r1
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc4:	613b      	str	r3, [r7, #16]
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fcc:	f3ef 8310 	mrs	r3, PRIMASK
 8005fd0:	617b      	str	r3, [r7, #20]
  return(result);
 8005fd2:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005fd4:	623b      	str	r3, [r7, #32]
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	f383 8810 	msr	PRIMASK, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2140      	movs	r1, #64	; 0x40
 8005fec:	430a      	orrs	r2, r1
 8005fee:	601a      	str	r2, [r3, #0]
 8005ff0:	6a3b      	ldr	r3, [r7, #32]
 8005ff2:	61fb      	str	r3, [r7, #28]
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	f383 8810 	msr	PRIMASK, r3
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005ffa:	e013      	b.n	8006024 <UART_TxISR_8BIT+0xa2>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006000:	781a      	ldrb	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800600c:	1c5a      	adds	r2, r3, #1
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2252      	movs	r2, #82	; 0x52
 8006016:	5a9b      	ldrh	r3, [r3, r2]
 8006018:	b29b      	uxth	r3, r3
 800601a:	3b01      	subs	r3, #1
 800601c:	b299      	uxth	r1, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2252      	movs	r2, #82	; 0x52
 8006022:	5299      	strh	r1, [r3, r2]
}
 8006024:	46c0      	nop			; (mov r8, r8)
 8006026:	46bd      	mov	sp, r7
 8006028:	b00a      	add	sp, #40	; 0x28
 800602a:	bd80      	pop	{r7, pc}

0800602c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b08c      	sub	sp, #48	; 0x30
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006038:	2b21      	cmp	r3, #33	; 0x21
 800603a:	d14d      	bne.n	80060d8 <UART_TxISR_16BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2252      	movs	r2, #82	; 0x52
 8006040:	5a9b      	ldrh	r3, [r3, r2]
 8006042:	b29b      	uxth	r3, r3
 8006044:	2b00      	cmp	r3, #0
 8006046:	d12e      	bne.n	80060a6 <UART_TxISR_16BIT+0x7a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006048:	f3ef 8310 	mrs	r3, PRIMASK
 800604c:	60fb      	str	r3, [r7, #12]
  return(result);
 800604e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006050:	62bb      	str	r3, [r7, #40]	; 0x28
 8006052:	2301      	movs	r3, #1
 8006054:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	f383 8810 	msr	PRIMASK, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	2180      	movs	r1, #128	; 0x80
 8006068:	438a      	bics	r2, r1
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800606e:	617b      	str	r3, [r7, #20]
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006076:	f3ef 8310 	mrs	r3, PRIMASK
 800607a:	61bb      	str	r3, [r7, #24]
  return(result);
 800607c:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800607e:	627b      	str	r3, [r7, #36]	; 0x24
 8006080:	2301      	movs	r3, #1
 8006082:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	f383 8810 	msr	PRIMASK, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2140      	movs	r1, #64	; 0x40
 8006096:	430a      	orrs	r2, r1
 8006098:	601a      	str	r2, [r3, #0]
 800609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609c:	623b      	str	r3, [r7, #32]
 800609e:	6a3b      	ldr	r3, [r7, #32]
 80060a0:	f383 8810 	msr	PRIMASK, r3
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80060a4:	e018      	b.n	80060d8 <UART_TxISR_16BIT+0xac>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80060ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ae:	881b      	ldrh	r3, [r3, #0]
 80060b0:	001a      	movs	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	05d2      	lsls	r2, r2, #23
 80060b8:	0dd2      	lsrs	r2, r2, #23
 80060ba:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060c0:	1c9a      	adds	r2, r3, #2
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2252      	movs	r2, #82	; 0x52
 80060ca:	5a9b      	ldrh	r3, [r3, r2]
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	3b01      	subs	r3, #1
 80060d0:	b299      	uxth	r1, r3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2252      	movs	r2, #82	; 0x52
 80060d6:	5299      	strh	r1, [r3, r2]
}
 80060d8:	46c0      	nop			; (mov r8, r8)
 80060da:	46bd      	mov	sp, r7
 80060dc:	b00c      	add	sp, #48	; 0x30
 80060de:	bd80      	pop	{r7, pc}

080060e0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060e8:	f3ef 8310 	mrs	r3, PRIMASK
 80060ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80060ee:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80060f0:	617b      	str	r3, [r7, #20]
 80060f2:	2301      	movs	r3, #1
 80060f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f383 8810 	msr	PRIMASK, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2140      	movs	r1, #64	; 0x40
 8006108:	438a      	bics	r2, r1
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	613b      	str	r3, [r7, #16]
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	f383 8810 	msr	PRIMASK, r3

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2220      	movs	r2, #32
 800611a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	0018      	movs	r0, r3
 8006126:	f7fb fca4 	bl	8001a72 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800612a:	46c0      	nop			; (mov r8, r8)
 800612c:	46bd      	mov	sp, r7
 800612e:	b006      	add	sp, #24
 8006130:	bd80      	pop	{r7, pc}
	...

08006134 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b090      	sub	sp, #64	; 0x40
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800613c:	233e      	movs	r3, #62	; 0x3e
 800613e:	18fb      	adds	r3, r7, r3
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	215c      	movs	r1, #92	; 0x5c
 8006144:	5a52      	ldrh	r2, [r2, r1]
 8006146:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800614c:	2b22      	cmp	r3, #34	; 0x22
 800614e:	d000      	beq.n	8006152 <UART_RxISR_8BIT+0x1e>
 8006150:	e090      	b.n	8006274 <UART_RxISR_8BIT+0x140>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006158:	213c      	movs	r1, #60	; 0x3c
 800615a:	187b      	adds	r3, r7, r1
 800615c:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800615e:	187b      	adds	r3, r7, r1
 8006160:	881b      	ldrh	r3, [r3, #0]
 8006162:	b2da      	uxtb	r2, r3
 8006164:	233e      	movs	r3, #62	; 0x3e
 8006166:	18fb      	adds	r3, r7, r3
 8006168:	881b      	ldrh	r3, [r3, #0]
 800616a:	b2d9      	uxtb	r1, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006170:	400a      	ands	r2, r1
 8006172:	b2d2      	uxtb	r2, r2
 8006174:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800617a:	1c5a      	adds	r2, r3, #1
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	225a      	movs	r2, #90	; 0x5a
 8006184:	5a9b      	ldrh	r3, [r3, r2]
 8006186:	b29b      	uxth	r3, r3
 8006188:	3b01      	subs	r3, #1
 800618a:	b299      	uxth	r1, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	225a      	movs	r2, #90	; 0x5a
 8006190:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	225a      	movs	r2, #90	; 0x5a
 8006196:	5a9b      	ldrh	r3, [r3, r2]
 8006198:	b29b      	uxth	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d172      	bne.n	8006284 <UART_RxISR_8BIT+0x150>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800619e:	f3ef 8310 	mrs	r3, PRIMASK
 80061a2:	61bb      	str	r3, [r7, #24]
  return(result);
 80061a4:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80061a8:	2301      	movs	r3, #1
 80061aa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	f383 8810 	msr	PRIMASK, r3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4933      	ldr	r1, [pc, #204]	; (800628c <UART_RxISR_8BIT+0x158>)
 80061be:	400a      	ands	r2, r1
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c4:	623b      	str	r3, [r7, #32]
 80061c6:	6a3b      	ldr	r3, [r7, #32]
 80061c8:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061cc:	f3ef 8310 	mrs	r3, PRIMASK
 80061d0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80061d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061d4:	637b      	str	r3, [r7, #52]	; 0x34
 80061d6:	2301      	movs	r3, #1
 80061d8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061dc:	f383 8810 	msr	PRIMASK, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	689a      	ldr	r2, [r3, #8]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2101      	movs	r1, #1
 80061ec:	438a      	bics	r2, r1
 80061ee:	609a      	str	r2, [r3, #8]
 80061f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f6:	f383 8810 	msr	PRIMASK, r3

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2220      	movs	r2, #32
 80061fe:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800620a:	2b01      	cmp	r3, #1
 800620c:	d12d      	bne.n	800626a <UART_RxISR_8BIT+0x136>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006214:	f3ef 8310 	mrs	r3, PRIMASK
 8006218:	60fb      	str	r3, [r7, #12]
  return(result);
 800621a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800621c:	633b      	str	r3, [r7, #48]	; 0x30
 800621e:	2301      	movs	r3, #1
 8006220:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	f383 8810 	msr	PRIMASK, r3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2110      	movs	r1, #16
 8006234:	438a      	bics	r2, r1
 8006236:	601a      	str	r2, [r3, #0]
 8006238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800623a:	617b      	str	r3, [r7, #20]
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	f383 8810 	msr	PRIMASK, r3

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69db      	ldr	r3, [r3, #28]
 8006248:	2210      	movs	r2, #16
 800624a:	4013      	ands	r3, r2
 800624c:	2b10      	cmp	r3, #16
 800624e:	d103      	bne.n	8006258 <UART_RxISR_8BIT+0x124>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2210      	movs	r2, #16
 8006256:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2258      	movs	r2, #88	; 0x58
 800625c:	5a9a      	ldrh	r2, [r3, r2]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	0011      	movs	r1, r2
 8006262:	0018      	movs	r0, r3
 8006264:	f7ff f90a 	bl	800547c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006268:	e00c      	b.n	8006284 <UART_RxISR_8BIT+0x150>
        HAL_UART_RxCpltCallback(huart);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	0018      	movs	r0, r3
 800626e:	f7fb fbed 	bl	8001a4c <HAL_UART_RxCpltCallback>
}
 8006272:	e007      	b.n	8006284 <UART_RxISR_8BIT+0x150>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	699a      	ldr	r2, [r3, #24]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2108      	movs	r1, #8
 8006280:	430a      	orrs	r2, r1
 8006282:	619a      	str	r2, [r3, #24]
}
 8006284:	46c0      	nop			; (mov r8, r8)
 8006286:	46bd      	mov	sp, r7
 8006288:	b010      	add	sp, #64	; 0x40
 800628a:	bd80      	pop	{r7, pc}
 800628c:	fffffedf 	.word	0xfffffedf

08006290 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b090      	sub	sp, #64	; 0x40
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006298:	233e      	movs	r3, #62	; 0x3e
 800629a:	18fb      	adds	r3, r7, r3
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	215c      	movs	r1, #92	; 0x5c
 80062a0:	5a52      	ldrh	r2, [r2, r1]
 80062a2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062a8:	2b22      	cmp	r3, #34	; 0x22
 80062aa:	d000      	beq.n	80062ae <UART_RxISR_16BIT+0x1e>
 80062ac:	e090      	b.n	80063d0 <UART_RxISR_16BIT+0x140>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80062b4:	213c      	movs	r1, #60	; 0x3c
 80062b6:	187b      	adds	r3, r7, r1
 80062b8:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062be:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80062c0:	187b      	adds	r3, r7, r1
 80062c2:	223e      	movs	r2, #62	; 0x3e
 80062c4:	18ba      	adds	r2, r7, r2
 80062c6:	881b      	ldrh	r3, [r3, #0]
 80062c8:	8812      	ldrh	r2, [r2, #0]
 80062ca:	4013      	ands	r3, r2
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062d6:	1c9a      	adds	r2, r3, #2
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	225a      	movs	r2, #90	; 0x5a
 80062e0:	5a9b      	ldrh	r3, [r3, r2]
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	3b01      	subs	r3, #1
 80062e6:	b299      	uxth	r1, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	225a      	movs	r2, #90	; 0x5a
 80062ec:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	225a      	movs	r2, #90	; 0x5a
 80062f2:	5a9b      	ldrh	r3, [r3, r2]
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d172      	bne.n	80063e0 <UART_RxISR_16BIT+0x150>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062fa:	f3ef 8310 	mrs	r3, PRIMASK
 80062fe:	617b      	str	r3, [r7, #20]
  return(result);
 8006300:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006302:	637b      	str	r3, [r7, #52]	; 0x34
 8006304:	2301      	movs	r3, #1
 8006306:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	f383 8810 	msr	PRIMASK, r3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4933      	ldr	r1, [pc, #204]	; (80063e8 <UART_RxISR_16BIT+0x158>)
 800631a:	400a      	ands	r2, r1
 800631c:	601a      	str	r2, [r3, #0]
 800631e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006320:	61fb      	str	r3, [r7, #28]
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006328:	f3ef 8310 	mrs	r3, PRIMASK
 800632c:	623b      	str	r3, [r7, #32]
  return(result);
 800632e:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006330:	633b      	str	r3, [r7, #48]	; 0x30
 8006332:	2301      	movs	r3, #1
 8006334:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006338:	f383 8810 	msr	PRIMASK, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	689a      	ldr	r2, [r3, #8]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2101      	movs	r1, #1
 8006348:	438a      	bics	r2, r1
 800634a:	609a      	str	r2, [r3, #8]
 800634c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800634e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006352:	f383 8810 	msr	PRIMASK, r3

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2220      	movs	r2, #32
 800635a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006366:	2b01      	cmp	r3, #1
 8006368:	d12d      	bne.n	80063c6 <UART_RxISR_16BIT+0x136>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006370:	f3ef 8310 	mrs	r3, PRIMASK
 8006374:	60bb      	str	r3, [r7, #8]
  return(result);
 8006376:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006378:	62fb      	str	r3, [r7, #44]	; 0x2c
 800637a:	2301      	movs	r3, #1
 800637c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f383 8810 	msr	PRIMASK, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2110      	movs	r1, #16
 8006390:	438a      	bics	r2, r1
 8006392:	601a      	str	r2, [r3, #0]
 8006394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	f383 8810 	msr	PRIMASK, r3

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	69db      	ldr	r3, [r3, #28]
 80063a4:	2210      	movs	r2, #16
 80063a6:	4013      	ands	r3, r2
 80063a8:	2b10      	cmp	r3, #16
 80063aa:	d103      	bne.n	80063b4 <UART_RxISR_16BIT+0x124>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2210      	movs	r2, #16
 80063b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2258      	movs	r2, #88	; 0x58
 80063b8:	5a9a      	ldrh	r2, [r3, r2]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	0011      	movs	r1, r2
 80063be:	0018      	movs	r0, r3
 80063c0:	f7ff f85c 	bl	800547c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80063c4:	e00c      	b.n	80063e0 <UART_RxISR_16BIT+0x150>
        HAL_UART_RxCpltCallback(huart);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	0018      	movs	r0, r3
 80063ca:	f7fb fb3f 	bl	8001a4c <HAL_UART_RxCpltCallback>
}
 80063ce:	e007      	b.n	80063e0 <UART_RxISR_16BIT+0x150>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	699a      	ldr	r2, [r3, #24]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	2108      	movs	r1, #8
 80063dc:	430a      	orrs	r2, r1
 80063de:	619a      	str	r2, [r3, #24]
}
 80063e0:	46c0      	nop			; (mov r8, r8)
 80063e2:	46bd      	mov	sp, r7
 80063e4:	b010      	add	sp, #64	; 0x40
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	fffffedf 	.word	0xfffffedf

080063ec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80063f4:	46c0      	nop			; (mov r8, r8)
 80063f6:	46bd      	mov	sp, r7
 80063f8:	b002      	add	sp, #8
 80063fa:	bd80      	pop	{r7, pc}

080063fc <__errno>:
 80063fc:	4b01      	ldr	r3, [pc, #4]	; (8006404 <__errno+0x8>)
 80063fe:	6818      	ldr	r0, [r3, #0]
 8006400:	4770      	bx	lr
 8006402:	46c0      	nop			; (mov r8, r8)
 8006404:	20000014 	.word	0x20000014

08006408 <__libc_init_array>:
 8006408:	b570      	push	{r4, r5, r6, lr}
 800640a:	2600      	movs	r6, #0
 800640c:	4d0c      	ldr	r5, [pc, #48]	; (8006440 <__libc_init_array+0x38>)
 800640e:	4c0d      	ldr	r4, [pc, #52]	; (8006444 <__libc_init_array+0x3c>)
 8006410:	1b64      	subs	r4, r4, r5
 8006412:	10a4      	asrs	r4, r4, #2
 8006414:	42a6      	cmp	r6, r4
 8006416:	d109      	bne.n	800642c <__libc_init_array+0x24>
 8006418:	2600      	movs	r6, #0
 800641a:	f000 f8f1 	bl	8006600 <_init>
 800641e:	4d0a      	ldr	r5, [pc, #40]	; (8006448 <__libc_init_array+0x40>)
 8006420:	4c0a      	ldr	r4, [pc, #40]	; (800644c <__libc_init_array+0x44>)
 8006422:	1b64      	subs	r4, r4, r5
 8006424:	10a4      	asrs	r4, r4, #2
 8006426:	42a6      	cmp	r6, r4
 8006428:	d105      	bne.n	8006436 <__libc_init_array+0x2e>
 800642a:	bd70      	pop	{r4, r5, r6, pc}
 800642c:	00b3      	lsls	r3, r6, #2
 800642e:	58eb      	ldr	r3, [r5, r3]
 8006430:	4798      	blx	r3
 8006432:	3601      	adds	r6, #1
 8006434:	e7ee      	b.n	8006414 <__libc_init_array+0xc>
 8006436:	00b3      	lsls	r3, r6, #2
 8006438:	58eb      	ldr	r3, [r5, r3]
 800643a:	4798      	blx	r3
 800643c:	3601      	adds	r6, #1
 800643e:	e7f2      	b.n	8006426 <__libc_init_array+0x1e>
 8006440:	08006700 	.word	0x08006700
 8006444:	08006700 	.word	0x08006700
 8006448:	08006700 	.word	0x08006700
 800644c:	08006704 	.word	0x08006704

08006450 <malloc>:
 8006450:	b510      	push	{r4, lr}
 8006452:	4b03      	ldr	r3, [pc, #12]	; (8006460 <malloc+0x10>)
 8006454:	0001      	movs	r1, r0
 8006456:	6818      	ldr	r0, [r3, #0]
 8006458:	f000 f860 	bl	800651c <_malloc_r>
 800645c:	bd10      	pop	{r4, pc}
 800645e:	46c0      	nop			; (mov r8, r8)
 8006460:	20000014 	.word	0x20000014

08006464 <free>:
 8006464:	b510      	push	{r4, lr}
 8006466:	4b03      	ldr	r3, [pc, #12]	; (8006474 <free+0x10>)
 8006468:	0001      	movs	r1, r0
 800646a:	6818      	ldr	r0, [r3, #0]
 800646c:	f000 f80c 	bl	8006488 <_free_r>
 8006470:	bd10      	pop	{r4, pc}
 8006472:	46c0      	nop			; (mov r8, r8)
 8006474:	20000014 	.word	0x20000014

08006478 <memset>:
 8006478:	0003      	movs	r3, r0
 800647a:	1812      	adds	r2, r2, r0
 800647c:	4293      	cmp	r3, r2
 800647e:	d100      	bne.n	8006482 <memset+0xa>
 8006480:	4770      	bx	lr
 8006482:	7019      	strb	r1, [r3, #0]
 8006484:	3301      	adds	r3, #1
 8006486:	e7f9      	b.n	800647c <memset+0x4>

08006488 <_free_r>:
 8006488:	b570      	push	{r4, r5, r6, lr}
 800648a:	0005      	movs	r5, r0
 800648c:	2900      	cmp	r1, #0
 800648e:	d010      	beq.n	80064b2 <_free_r+0x2a>
 8006490:	1f0c      	subs	r4, r1, #4
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	da00      	bge.n	800649a <_free_r+0x12>
 8006498:	18e4      	adds	r4, r4, r3
 800649a:	0028      	movs	r0, r5
 800649c:	f000 f8ae 	bl	80065fc <__malloc_lock>
 80064a0:	4a1d      	ldr	r2, [pc, #116]	; (8006518 <_free_r+0x90>)
 80064a2:	6813      	ldr	r3, [r2, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d105      	bne.n	80064b4 <_free_r+0x2c>
 80064a8:	6063      	str	r3, [r4, #4]
 80064aa:	6014      	str	r4, [r2, #0]
 80064ac:	0028      	movs	r0, r5
 80064ae:	f000 f8a6 	bl	80065fe <__malloc_unlock>
 80064b2:	bd70      	pop	{r4, r5, r6, pc}
 80064b4:	42a3      	cmp	r3, r4
 80064b6:	d909      	bls.n	80064cc <_free_r+0x44>
 80064b8:	6821      	ldr	r1, [r4, #0]
 80064ba:	1860      	adds	r0, r4, r1
 80064bc:	4283      	cmp	r3, r0
 80064be:	d1f3      	bne.n	80064a8 <_free_r+0x20>
 80064c0:	6818      	ldr	r0, [r3, #0]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	1841      	adds	r1, r0, r1
 80064c6:	6021      	str	r1, [r4, #0]
 80064c8:	e7ee      	b.n	80064a8 <_free_r+0x20>
 80064ca:	0013      	movs	r3, r2
 80064cc:	685a      	ldr	r2, [r3, #4]
 80064ce:	2a00      	cmp	r2, #0
 80064d0:	d001      	beq.n	80064d6 <_free_r+0x4e>
 80064d2:	42a2      	cmp	r2, r4
 80064d4:	d9f9      	bls.n	80064ca <_free_r+0x42>
 80064d6:	6819      	ldr	r1, [r3, #0]
 80064d8:	1858      	adds	r0, r3, r1
 80064da:	42a0      	cmp	r0, r4
 80064dc:	d10b      	bne.n	80064f6 <_free_r+0x6e>
 80064de:	6820      	ldr	r0, [r4, #0]
 80064e0:	1809      	adds	r1, r1, r0
 80064e2:	1858      	adds	r0, r3, r1
 80064e4:	6019      	str	r1, [r3, #0]
 80064e6:	4282      	cmp	r2, r0
 80064e8:	d1e0      	bne.n	80064ac <_free_r+0x24>
 80064ea:	6810      	ldr	r0, [r2, #0]
 80064ec:	6852      	ldr	r2, [r2, #4]
 80064ee:	1841      	adds	r1, r0, r1
 80064f0:	6019      	str	r1, [r3, #0]
 80064f2:	605a      	str	r2, [r3, #4]
 80064f4:	e7da      	b.n	80064ac <_free_r+0x24>
 80064f6:	42a0      	cmp	r0, r4
 80064f8:	d902      	bls.n	8006500 <_free_r+0x78>
 80064fa:	230c      	movs	r3, #12
 80064fc:	602b      	str	r3, [r5, #0]
 80064fe:	e7d5      	b.n	80064ac <_free_r+0x24>
 8006500:	6821      	ldr	r1, [r4, #0]
 8006502:	1860      	adds	r0, r4, r1
 8006504:	4282      	cmp	r2, r0
 8006506:	d103      	bne.n	8006510 <_free_r+0x88>
 8006508:	6810      	ldr	r0, [r2, #0]
 800650a:	6852      	ldr	r2, [r2, #4]
 800650c:	1841      	adds	r1, r0, r1
 800650e:	6021      	str	r1, [r4, #0]
 8006510:	6062      	str	r2, [r4, #4]
 8006512:	605c      	str	r4, [r3, #4]
 8006514:	e7ca      	b.n	80064ac <_free_r+0x24>
 8006516:	46c0      	nop			; (mov r8, r8)
 8006518:	200000b8 	.word	0x200000b8

0800651c <_malloc_r>:
 800651c:	2303      	movs	r3, #3
 800651e:	b570      	push	{r4, r5, r6, lr}
 8006520:	1ccd      	adds	r5, r1, #3
 8006522:	439d      	bics	r5, r3
 8006524:	3508      	adds	r5, #8
 8006526:	0006      	movs	r6, r0
 8006528:	2d0c      	cmp	r5, #12
 800652a:	d21e      	bcs.n	800656a <_malloc_r+0x4e>
 800652c:	250c      	movs	r5, #12
 800652e:	42a9      	cmp	r1, r5
 8006530:	d81d      	bhi.n	800656e <_malloc_r+0x52>
 8006532:	0030      	movs	r0, r6
 8006534:	f000 f862 	bl	80065fc <__malloc_lock>
 8006538:	4a25      	ldr	r2, [pc, #148]	; (80065d0 <_malloc_r+0xb4>)
 800653a:	6814      	ldr	r4, [r2, #0]
 800653c:	0021      	movs	r1, r4
 800653e:	2900      	cmp	r1, #0
 8006540:	d119      	bne.n	8006576 <_malloc_r+0x5a>
 8006542:	4c24      	ldr	r4, [pc, #144]	; (80065d4 <_malloc_r+0xb8>)
 8006544:	6823      	ldr	r3, [r4, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d103      	bne.n	8006552 <_malloc_r+0x36>
 800654a:	0030      	movs	r0, r6
 800654c:	f000 f844 	bl	80065d8 <_sbrk_r>
 8006550:	6020      	str	r0, [r4, #0]
 8006552:	0029      	movs	r1, r5
 8006554:	0030      	movs	r0, r6
 8006556:	f000 f83f 	bl	80065d8 <_sbrk_r>
 800655a:	1c43      	adds	r3, r0, #1
 800655c:	d12b      	bne.n	80065b6 <_malloc_r+0x9a>
 800655e:	230c      	movs	r3, #12
 8006560:	0030      	movs	r0, r6
 8006562:	6033      	str	r3, [r6, #0]
 8006564:	f000 f84b 	bl	80065fe <__malloc_unlock>
 8006568:	e003      	b.n	8006572 <_malloc_r+0x56>
 800656a:	2d00      	cmp	r5, #0
 800656c:	dadf      	bge.n	800652e <_malloc_r+0x12>
 800656e:	230c      	movs	r3, #12
 8006570:	6033      	str	r3, [r6, #0]
 8006572:	2000      	movs	r0, #0
 8006574:	bd70      	pop	{r4, r5, r6, pc}
 8006576:	680b      	ldr	r3, [r1, #0]
 8006578:	1b5b      	subs	r3, r3, r5
 800657a:	d419      	bmi.n	80065b0 <_malloc_r+0x94>
 800657c:	2b0b      	cmp	r3, #11
 800657e:	d903      	bls.n	8006588 <_malloc_r+0x6c>
 8006580:	600b      	str	r3, [r1, #0]
 8006582:	18cc      	adds	r4, r1, r3
 8006584:	6025      	str	r5, [r4, #0]
 8006586:	e003      	b.n	8006590 <_malloc_r+0x74>
 8006588:	684b      	ldr	r3, [r1, #4]
 800658a:	428c      	cmp	r4, r1
 800658c:	d10d      	bne.n	80065aa <_malloc_r+0x8e>
 800658e:	6013      	str	r3, [r2, #0]
 8006590:	0030      	movs	r0, r6
 8006592:	f000 f834 	bl	80065fe <__malloc_unlock>
 8006596:	0020      	movs	r0, r4
 8006598:	2207      	movs	r2, #7
 800659a:	300b      	adds	r0, #11
 800659c:	1d23      	adds	r3, r4, #4
 800659e:	4390      	bics	r0, r2
 80065a0:	1ac3      	subs	r3, r0, r3
 80065a2:	d0e7      	beq.n	8006574 <_malloc_r+0x58>
 80065a4:	425a      	negs	r2, r3
 80065a6:	50e2      	str	r2, [r4, r3]
 80065a8:	e7e4      	b.n	8006574 <_malloc_r+0x58>
 80065aa:	6063      	str	r3, [r4, #4]
 80065ac:	000c      	movs	r4, r1
 80065ae:	e7ef      	b.n	8006590 <_malloc_r+0x74>
 80065b0:	000c      	movs	r4, r1
 80065b2:	6849      	ldr	r1, [r1, #4]
 80065b4:	e7c3      	b.n	800653e <_malloc_r+0x22>
 80065b6:	2303      	movs	r3, #3
 80065b8:	1cc4      	adds	r4, r0, #3
 80065ba:	439c      	bics	r4, r3
 80065bc:	42a0      	cmp	r0, r4
 80065be:	d0e1      	beq.n	8006584 <_malloc_r+0x68>
 80065c0:	1a21      	subs	r1, r4, r0
 80065c2:	0030      	movs	r0, r6
 80065c4:	f000 f808 	bl	80065d8 <_sbrk_r>
 80065c8:	1c43      	adds	r3, r0, #1
 80065ca:	d1db      	bne.n	8006584 <_malloc_r+0x68>
 80065cc:	e7c7      	b.n	800655e <_malloc_r+0x42>
 80065ce:	46c0      	nop			; (mov r8, r8)
 80065d0:	200000b8 	.word	0x200000b8
 80065d4:	200000bc 	.word	0x200000bc

080065d8 <_sbrk_r>:
 80065d8:	2300      	movs	r3, #0
 80065da:	b570      	push	{r4, r5, r6, lr}
 80065dc:	4c06      	ldr	r4, [pc, #24]	; (80065f8 <_sbrk_r+0x20>)
 80065de:	0005      	movs	r5, r0
 80065e0:	0008      	movs	r0, r1
 80065e2:	6023      	str	r3, [r4, #0]
 80065e4:	f7fb fcca 	bl	8001f7c <_sbrk>
 80065e8:	1c43      	adds	r3, r0, #1
 80065ea:	d103      	bne.n	80065f4 <_sbrk_r+0x1c>
 80065ec:	6823      	ldr	r3, [r4, #0]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d000      	beq.n	80065f4 <_sbrk_r+0x1c>
 80065f2:	602b      	str	r3, [r5, #0]
 80065f4:	bd70      	pop	{r4, r5, r6, pc}
 80065f6:	46c0      	nop			; (mov r8, r8)
 80065f8:	20000270 	.word	0x20000270

080065fc <__malloc_lock>:
 80065fc:	4770      	bx	lr

080065fe <__malloc_unlock>:
 80065fe:	4770      	bx	lr

08006600 <_init>:
 8006600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006602:	46c0      	nop			; (mov r8, r8)
 8006604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006606:	bc08      	pop	{r3}
 8006608:	469e      	mov	lr, r3
 800660a:	4770      	bx	lr

0800660c <_fini>:
 800660c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800660e:	46c0      	nop			; (mov r8, r8)
 8006610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006612:	bc08      	pop	{r3}
 8006614:	469e      	mov	lr, r3
 8006616:	4770      	bx	lr
