#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 25 21:59:52 2024
# Process ID: 19300
# Current directory: D:/Document/TMP/BubblePipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21384 D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.xpr
# Log file: D:/Document/TMP/BubblePipelineCPU/vivado.log
# Journal file: D:/Document/TMP/BubblePipelineCPU\vivado.jou
# Running On: DESKTOP-9INUMK4, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1521.590 ; gain = 294.570
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/utils_1/imports/synth_1/test.dcp with file D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1/CPU.dcp
launch_runs synth_1 -jobs 8
[Thu Apr 25 23:43:57 2024] Launched synth_1...
Run output will be captured here: D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'PC_Cur' is not allowed [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:12]
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module JumpController
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module IF2ID
INFO: [VRFC 10-311] analyzing module ID2EX
INFO: [VRFC 10-311] analyzing module EX2MEM
INFO: [VRFC 10-311] analyzing module MEM2WB
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module LeftShift2
INFO: [VRFC 10-311] analyzing module PCBranch
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'PC_cur' on this module [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sim_1/new/simulation.v:8]
ERROR: [VRFC 10-8530] module 'Mux2(DEPTH=1)' is ignored due to previous errors [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:630]
ERROR: [VRFC 10-8530] module 'Mux4(DEPTH=5)' is ignored due to previous errors [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:643]
ERROR: [VRFC 10-8530] module 'LeftShift2(DEPTH=32)' is ignored due to previous errors [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:696]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sources_1\new\test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sim_1\new\simulation.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj simulation_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'PC_Cur' is not allowed [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:12]
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module JumpController
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module IF2ID
INFO: [VRFC 10-311] analyzing module ID2EX
INFO: [VRFC 10-311] analyzing module EX2MEM
INFO: [VRFC 10-311] analyzing module MEM2WB
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module LeftShift2
INFO: [VRFC 10-311] analyzing module PCBranch
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/utils_1/imports/synth_1/test.dcp with file D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1/CPU.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sources_1\new\test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sim_1\new\simulation.v:]
[Thu Apr 25 23:52:22 2024] Launched synth_1...
Run output will be captured here: D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in10' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 34 for port 'out' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:223]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 4. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 295. Module Hazard doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 611. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 658. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 678. Module PCAdd4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 325. Module JumpController doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 430. Module IF2ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 335. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 717. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 687. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 459. Module ID2EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 750. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 696. Module LeftShift2(DEPTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 707. Module PCBranch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2(DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 535. Module EX2MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 787. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 575. Module MEM2WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 4. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 295. Module Hazard doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 611. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 658. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 678. Module PCAdd4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 325. Module JumpController doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 430. Module IF2ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 335. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 717. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 687. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 459. Module ID2EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 750. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 696. Module LeftShift2(DEPTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 707. Module PCBranch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2(DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 535. Module EX2MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 787. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 575. Module MEM2WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.JumpController
Compiling module xil_defaultlib.IF2ID
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Mux4(DEPTH=5)
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ID2EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LeftShift2(DEPTH=32)
Compiling module xil_defaultlib.PCBranch
Compiling module xil_defaultlib.Mux2(DEPTH=1)
Compiling module xil_defaultlib.EX2MEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM2WB
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1624.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0
Op = 000000, Funct = 000000
                   0
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                   0
Stall = 0
Flush = 0
PC_Potential = 00000004
PC_Next = 00000004
PC_Cur = 00000000
Instr_IF = 20100000
PC_4_IF = 00000004
JumpAddr = 00400000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000000
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000, 

                  10
Op = 001000, Funct = 000000
                  10
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  10
Stall = 0
Flush = 0
PC_Potential = 00000008
PC_Next = 00000008
PC_Cur = 00000004
Instr_IF = 20110000
PC_4_IF = 00000008
JumpAddr = 00440000
Jump = 0
Instr_ID = 20100000
PC_4_ID = 00000004
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000, 

                  20
Stall = 0
Flush = 0
PC_Potential = 0000000c
PC_Next = 0000000c
PC_Cur = 00000008
Instr_IF = 20120000
PC_4_IF = 0000000c
JumpAddr = 00480000
Jump = 0
Instr_ID = 20110000
PC_4_ID = 00000008
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000004
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000004
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000, 

                  30
Stall = 0
Flush = 0
PC_Potential = 00000010
PC_Next = 00000010
PC_Cur = 0000000c
Instr_IF = 20130000
PC_4_IF = 00000010
JumpAddr = 004c0000
Jump = 0
Instr_ID = 20120000
PC_4_ID = 0000000c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 11
SignImm_EX = 00000000
PC_4_EX = 00000008
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000008
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 10
PC_4_MEM = 00000004
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000, 

                  40
Stall = 0
Flush = 0
PC_Potential = 00000014
PC_Next = 00000014
PC_Cur = 00000010
Instr_IF = 36100000
PC_4_IF = 00000014
JumpAddr = 08400000
Jump = 0
Instr_ID = 20130000
PC_4_ID = 00000010
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 13
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 12
SignImm_EX = 00000000
PC_4_EX = 0000000c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000000c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 11
PC_4_MEM = 00000008
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000004
WriteBackData = 00000000, 

                  45
reg[16] = 00000000
                  50
Op = 001101, Funct = 000000
                  50
RegDst = 0, AluSrc = 1, AluOp = 3, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  50
Stall = 0
Flush = 0
PC_Potential = 00000018
PC_Next = 00000018
PC_Cur = 00000014
Instr_IF = 36310001
PC_4_IF = 00000018
JumpAddr = 08c40004
Jump = 0
Instr_ID = 36100000
PC_4_ID = 00000014
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 3
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 13
SignImm_EX = 00000000
PC_4_EX = 00000010
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000010
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 0000000c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000008
WriteBackData = 00000000, 

                  55
reg[17] = 00000000
                  60
Op = 001101, Funct = 000001
                  60
RegDst = 0, AluSrc = 1, AluOp = 3, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  60
Stall = 0
Flush = 0
PC_Potential = 0000001c
PC_Next = 0000001c
PC_Cur = 00000018
Instr_IF = 36520002
PC_4_IF = 0000001c
JumpAddr = 09480008
Jump = 0
Instr_ID = 36310001
PC_4_ID = 00000018
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 3
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 3
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000014
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000014
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 13
PC_4_MEM = 00000010
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 0000000c
WriteBackData = 00000000, 

                  65
reg[18] = 00000000
                  70
Op = 001101, Funct = 000010
                  70
RegDst = 0, AluSrc = 1, AluOp = 3, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  70
Stall = 0
Flush = 0
PC_Potential = 00000020
PC_Next = 00000020
PC_Cur = 0000001c
Instr_IF = 36730003
PC_4_IF = 00000020
JumpAddr = 09cc000c
Jump = 0
Instr_ID = 36520002
PC_4_ID = 0000001c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 3
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = 00000002
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 3
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000018
SrcB = 00000001
Result_EX = 00000001
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000001c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 10
PC_4_MEM = 00000014
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000010
WriteBackData = 00000000, 

                  75
reg[19] = 00000000
                  80
Op = 001101, Funct = 000011
                  80
RegDst = 0, AluSrc = 1, AluOp = 3, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  80
Stall = 0
Flush = 0
PC_Potential = 00000024
PC_Next = 00000024
PC_Cur = 00000020
Instr_IF = ae100000
PC_4_IF = 00000024
JumpAddr = 08400000
Jump = 0
Instr_ID = 36730003
PC_4_ID = 00000020
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 3
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 13
SignImm_ID = 00000003
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 3
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 12
SignImm_EX = 00000002
PC_4_EX = 0000001c
SrcB = 00000002
Result_EX = 00000002
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000008
BranchAddr = 00000024
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000001
WriteData = 00000000
WriteRegA_MEM = 11
PC_4_MEM = 00000018
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000014
WriteBackData = 00000000, 

                  85
reg[16] = 00000000
                  90
Op = 101011, Funct = 000000
                  90
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                  90
Stall = 0
Flush = 0
PC_Potential = 00000028
PC_Next = 00000028
PC_Cur = 00000024
Instr_IF = ae110004
PC_4_IF = 00000028
JumpAddr = 08440010
Jump = 0
Instr_ID = ae100000
PC_4_ID = 00000024
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 3
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 13
SignImm_EX = 00000003
PC_4_EX = 00000020
SrcB = 00000003
Result_EX = 00000003
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000000c
BranchAddr = 0000002c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000002
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 0000001c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000001
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000018
WriteBackData = 00000001, 

                  95
reg[17] = 00000001
                 100
Op = 101011, Funct = 000100
                 100
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 100
Stall = 0
Flush = 0
PC_Potential = 0000002c
PC_Next = 0000002c
PC_Cur = 00000028
Instr_IF = ae120008
PC_4_IF = 0000002c
JumpAddr = 08480020
Jump = 0
Instr_ID = ae110004
PC_4_ID = 00000028
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000001
WriteRegA_ID = 11
SignImm_ID = 00000004
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000024
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000024
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000003
WriteData = 00000000
WriteRegA_MEM = 13
PC_4_MEM = 00000020
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000002
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 0000001c
WriteBackData = 00000002, 

                 105
reg[18] = 00000002
                 110
Op = 101011, Funct = 001000
                 110
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 110
Stall = 0
Flush = 0
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = ae13000c
PC_4_IF = 00000030
JumpAddr = 084c0030
Jump = 0
Instr_ID = ae120008
PC_4_ID = 0000002c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000002
WriteRegA_ID = 12
SignImm_ID = 00000008
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000001
WriteRegA_EX = 11
SignImm_EX = 00000004
PC_4_EX = 00000028
SrcB = 00000004
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000038
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 10
PC_4_MEM = 00000024
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000003
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000020
WriteBackData = 00000003, 

                 115
reg[19] = 00000003
                 115
memory[         0] = 00000000
                 120
Op = 101011, Funct = 001100
                 120
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 120
Stall = 0
Flush = 0
PC_Potential = 00000034
PC_Next = 00000034
PC_Cur = 00000030
Instr_IF = 2002000a
PC_4_IF = 00000034
JumpAddr = 00080028
Jump = 0
Instr_ID = ae13000c
PC_4_ID = 00000030
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000003
WriteRegA_ID = 13
SignImm_ID = 0000000c
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000002
WriteRegA_EX = 12
SignImm_EX = 00000008
PC_4_EX = 0000002c
SrcB = 00000008
Result_EX = 00000008
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000020
BranchAddr = 0000004c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000004
WriteData = 00000001
WriteRegA_MEM = 11
PC_4_MEM = 00000028
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000024
WriteBackData = 00000000, 

                 125
memory[         1] = 00000001
                 125
Stall = 0
Flush = 0
PC_Potential = 00000034
PC_Next = 00000034
PC_Cur = 00000030
Instr_IF = 2002000a
PC_4_IF = 00000034
JumpAddr = 00080028
Jump = 0
Instr_ID = ae13000c
PC_4_ID = 00000030
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000003
WriteRegA_ID = 13
SignImm_ID = 0000000c
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000002
WriteRegA_EX = 12
SignImm_EX = 00000008
PC_4_EX = 0000002c
SrcB = 00000008
Result_EX = 00000008
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000020
BranchAddr = 0000004c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000004
WriteData = 00000001
WriteRegA_MEM = 11
PC_4_MEM = 00000028
DMRD_MEM = 00000001
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000024
WriteBackData = 00000000, 

                 130
Op = 001000, Funct = 001010
                 130
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 130
Stall = 0
Flush = 0
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 20110000
PC_4_IF = 00000038
JumpAddr = 00440000
Jump = 0
Instr_ID = 2002000a
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 02
SignImm_ID = 0000000a
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000003
WriteRegA_EX = 13
SignImm_EX = 0000000c
PC_4_EX = 00000030
SrcB = 0000000c
Result_EX = 0000000c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 00000060
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000008
WriteData = 00000002
WriteRegA_MEM = 12
PC_4_MEM = 0000002c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000028
WriteBackData = 00000004, 

                 135
memory[         2] = 00000002
                 135
Stall = 0
Flush = 0
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 20110000
PC_4_IF = 00000038
JumpAddr = 00440000
Jump = 0
Instr_ID = 2002000a
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 02
SignImm_ID = 0000000a
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000003
WriteRegA_EX = 13
SignImm_EX = 0000000c
PC_4_EX = 00000030
SrcB = 0000000c
Result_EX = 0000000c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 00000060
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000008
WriteData = 00000002
WriteRegA_MEM = 12
PC_4_MEM = 0000002c
DMRD_MEM = 00000002
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000028
WriteBackData = 00000004, 

                 140
Op = 001000, Funct = 000000
                 140
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 140
Stall = 0
Flush = 0
PC_Potential = 0000003c
PC_Next = 0000003c
PC_Cur = 00000038
Instr_IF = 20120000
PC_4_IF = 0000003c
JumpAddr = 00480000
Jump = 0
Instr_ID = 20110000
PC_4_ID = 00000038
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000001
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 02
SignImm_EX = 0000000a
PC_4_EX = 00000034
SrcB = 0000000a
Result_EX = 0000000a
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000028
BranchAddr = 0000005c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 0000000c
WriteData = 00000003
WriteRegA_MEM = 13
PC_4_MEM = 00000030
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000008
DMRD_WB = 00000002
WriteRegA_WB = 12
PC_4_WB = 0000002c
WriteBackData = 00000008, 

                 145
memory[         3] = 00000003
                 145
Stall = 0
Flush = 0
PC_Potential = 0000003c
PC_Next = 0000003c
PC_Cur = 00000038
Instr_IF = 20120000
PC_4_IF = 0000003c
JumpAddr = 00480000
Jump = 0
Instr_ID = 20110000
PC_4_ID = 00000038
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000001
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 02
SignImm_EX = 0000000a
PC_4_EX = 00000034
SrcB = 0000000a
Result_EX = 0000000a
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000028
BranchAddr = 0000005c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 0000000c
WriteData = 00000003
WriteRegA_MEM = 13
PC_4_MEM = 00000030
DMRD_MEM = 00000003
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000008
DMRD_WB = 00000002
WriteRegA_WB = 12
PC_4_WB = 0000002c
WriteBackData = 00000008, 

                 150
Stall = 0
Flush = 0
PC_Potential = 00000040
PC_Next = 00000040
PC_Cur = 0000003c
Instr_IF = 20130000
PC_4_IF = 00000040
JumpAddr = 004c0000
Jump = 0
Instr_ID = 20120000
PC_4_ID = 0000003c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000002
WriteRegA_ID = 12
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000001
WriteRegA_EX = 11
SignImm_EX = 00000000
PC_4_EX = 00000038
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000038
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000a
WriteData = 00000000
WriteRegA_MEM = 02
PC_4_MEM = 00000034
DMRD_MEM = 00000002
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 0000000c
DMRD_WB = 00000003
WriteRegA_WB = 13
PC_4_WB = 00000030
WriteBackData = 0000000c, 

                 160
Stall = 0
Flush = 0
PC_Potential = 00000044
PC_Next = 00000044
PC_Cur = 00000040
Instr_IF = 0000000c
PC_4_IF = 00000044
JumpAddr = 00000030
Jump = 0
Instr_ID = 20130000
PC_4_ID = 00000040
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000003
WriteRegA_ID = 13
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000002
WriteRegA_EX = 12
SignImm_EX = 00000000
PC_4_EX = 0000003c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000003c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000001
WriteRegA_MEM = 11
PC_4_MEM = 00000038
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000a
DMRD_WB = 00000002
WriteRegA_WB = 02
PC_4_WB = 00000034
WriteBackData = 0000000a, 

                 165
reg[ 2] = 0000000a
                 170
Op = 000000, Funct = 001100
                 170
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 170
Stall = 0
Flush = 0
PC_Potential = 00000048
PC_Next = 00000048
PC_Cur = 00000044
Instr_IF = 00000000
PC_4_IF = 00000048
JumpAddr = 00000000
Jump = 0
Instr_ID = 0000000c
PC_4_ID = 00000044
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 0000000c
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000003
WriteRegA_EX = 13
SignImm_EX = 00000000
PC_4_EX = 00000040
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000040
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000002
WriteRegA_MEM = 12
PC_4_MEM = 0000003c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000038
WriteBackData = 00000000, 

                 175
reg[17] = 00000000
                 180
Op = 000000, Funct = 000000
                 180
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 180
Stall = 0
Flush = 0
PC_Potential = 0000004c
PC_Next = 0000004c
PC_Cur = 00000048
Instr_IF = 00000000
PC_4_IF = 0000004c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000048
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 0000000c
PC_4_EX = 00000044
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 00000074
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000003
WriteRegA_MEM = 13
PC_4_MEM = 00000040
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 0000003c
WriteBackData = 00000000, 

                 185
reg[18] = 00000000
                 190
Stall = 0
Flush = 0
PC_Potential = 00000050
PC_Next = 00000050
PC_Cur = 0000004c
Instr_IF = 00000000
PC_4_IF = 00000050
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000004c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000048
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000048
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000044
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000040
WriteBackData = 00000000, 

                 195
reg[19] = 00000000
                 200
Stall = 0
Flush = 0
PC_Potential = 00000054
PC_Next = 00000054
PC_Cur = 00000050
Instr_IF = 00000000
PC_4_IF = 00000054
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000050
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000004c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000004c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000048
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000044
WriteBackData = 00000000, 

                 210
Stall = 0
Flush = 0
PC_Potential = 00000058
PC_Next = 00000058
PC_Cur = 00000054
Instr_IF = 00000000
PC_4_IF = 00000058
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000054
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000050
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000050
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000004c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000048
WriteBackData = 00000000, 

                 220
Stall = 0
Flush = 0
PC_Potential = 0000005c
PC_Next = 0000005c
PC_Cur = 00000058
Instr_IF = 00000000
PC_4_IF = 0000005c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000058
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000054
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000054
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000050
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000004c
WriteBackData = 00000000, 

                 230
Stall = 0
Flush = 0
PC_Potential = 00000060
PC_Next = 00000060
PC_Cur = 0000005c
Instr_IF = 00000000
PC_4_IF = 00000060
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000005c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000058
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000058
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000054
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000050
WriteBackData = 00000000, 

                 240
Stall = 0
Flush = 0
PC_Potential = 00000064
PC_Next = 00000064
PC_Cur = 00000060
Instr_IF = 00000000
PC_4_IF = 00000064
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000060
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000005c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000005c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000058
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000054
WriteBackData = 00000000, 

                 250
Stall = 0
Flush = 0
PC_Potential = 00000068
PC_Next = 00000068
PC_Cur = 00000064
Instr_IF = 00000000
PC_4_IF = 00000068
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000064
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000060
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000060
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000005c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000058
WriteBackData = 00000000, 

                 260
Stall = 0
Flush = 0
PC_Potential = 0000006c
PC_Next = 0000006c
PC_Cur = 00000068
Instr_IF = 00000000
PC_4_IF = 0000006c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000068
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000064
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000064
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000060
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000005c
WriteBackData = 00000000, 

                 270
Stall = 0
Flush = 0
PC_Potential = 00000070
PC_Next = 00000070
PC_Cur = 0000006c
Instr_IF = 00000000
PC_4_IF = 00000070
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000006c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000068
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000068
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000064
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000060
WriteBackData = 00000000, 

                 280
Stall = 0
Flush = 0
PC_Potential = 00000074
PC_Next = 00000074
PC_Cur = 00000070
Instr_IF = 00000000
PC_4_IF = 00000074
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000070
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000006c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000006c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000068
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000064
WriteBackData = 00000000, 

                 290
Stall = 0
Flush = 0
PC_Potential = 00000078
PC_Next = 00000078
PC_Cur = 00000074
Instr_IF = 00000000
PC_4_IF = 00000078
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000074
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000070
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000070
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000006c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000068
WriteBackData = 00000000, 

                 300
Stall = 0
Flush = 0
PC_Potential = 0000007c
PC_Next = 0000007c
PC_Cur = 00000078
Instr_IF = 00000000
PC_4_IF = 0000007c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000078
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000074
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000074
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000070
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000006c
WriteBackData = 00000000, 

                 310
Stall = 0
Flush = 0
PC_Potential = 00000080
PC_Next = 00000080
PC_Cur = 0000007c
Instr_IF = 00000000
PC_4_IF = 00000080
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000007c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000078
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000078
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000074
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000070
WriteBackData = 00000000, 

                 320
Stall = 0
Flush = 0
PC_Potential = 00000084
PC_Next = 00000084
PC_Cur = 00000080
Instr_IF = 00000000
PC_4_IF = 00000084
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000080
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000007c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000007c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000078
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000074
WriteBackData = 00000000, 

                 330
Stall = 0
Flush = 0
PC_Potential = 00000088
PC_Next = 00000088
PC_Cur = 00000084
Instr_IF = 00000000
PC_4_IF = 00000088
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000084
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000080
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000080
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000007c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000078
WriteBackData = 00000000, 

                 340
Stall = 0
Flush = 0
PC_Potential = 0000008c
PC_Next = 0000008c
PC_Cur = 00000088
Instr_IF = 00000000
PC_4_IF = 0000008c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000088
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000084
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000084
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000080
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000007c
WriteBackData = 00000000, 

                 350
Stall = 0
Flush = 0
PC_Potential = 00000090
PC_Next = 00000090
PC_Cur = 0000008c
Instr_IF = 00000000
PC_4_IF = 00000090
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000008c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000088
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000088
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000084
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000080
WriteBackData = 00000000, 

                 360
Stall = 0
Flush = 0
PC_Potential = 00000094
PC_Next = 00000094
PC_Cur = 00000090
Instr_IF = 00000000
PC_4_IF = 00000094
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000090
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000008c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000008c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000088
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000084
WriteBackData = 00000000, 

                 370
Stall = 0
Flush = 0
PC_Potential = 00000098
PC_Next = 00000098
PC_Cur = 00000094
Instr_IF = 00000000
PC_4_IF = 00000098
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000094
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000090
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000090
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000008c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000088
WriteBackData = 00000000, 

                 380
Stall = 0
Flush = 0
PC_Potential = 0000009c
PC_Next = 0000009c
PC_Cur = 00000098
Instr_IF = 00000000
PC_4_IF = 0000009c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000098
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000094
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000094
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000090
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000008c
WriteBackData = 00000000, 

                 390
Stall = 0
Flush = 0
PC_Potential = 000000a0
PC_Next = 000000a0
PC_Cur = 0000009c
Instr_IF = 00000000
PC_4_IF = 000000a0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000009c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000098
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000098
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000094
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000090
WriteBackData = 00000000, 

                 400
Stall = 0
Flush = 0
PC_Potential = 000000a4
PC_Next = 000000a4
PC_Cur = 000000a0
Instr_IF = 00000000
PC_4_IF = 000000a4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000a0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000009c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000009c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000098
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000094
WriteBackData = 00000000, 

                 410
Stall = 0
Flush = 0
PC_Potential = 000000a8
PC_Next = 000000a8
PC_Cur = 000000a4
Instr_IF = 00000000
PC_4_IF = 000000a8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000a4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000a0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000a0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000009c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000098
WriteBackData = 00000000, 

                 420
Stall = 0
Flush = 0
PC_Potential = 000000ac
PC_Next = 000000ac
PC_Cur = 000000a8
Instr_IF = 00000000
PC_4_IF = 000000ac
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000a8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000a4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000a4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000a0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000009c
WriteBackData = 00000000, 

                 430
Stall = 0
Flush = 0
PC_Potential = 000000b0
PC_Next = 000000b0
PC_Cur = 000000ac
Instr_IF = 00000000
PC_4_IF = 000000b0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000ac
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000a8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000a8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000a4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000a0
WriteBackData = 00000000, 

                 440
Stall = 0
Flush = 0
PC_Potential = 000000b4
PC_Next = 000000b4
PC_Cur = 000000b0
Instr_IF = 00000000
PC_4_IF = 000000b4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000b0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000ac
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000ac
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000a8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000a4
WriteBackData = 00000000, 

                 450
Stall = 0
Flush = 0
PC_Potential = 000000b8
PC_Next = 000000b8
PC_Cur = 000000b4
Instr_IF = 00000000
PC_4_IF = 000000b8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000b4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000b0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000b0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000ac
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000a8
WriteBackData = 00000000, 

                 460
Stall = 0
Flush = 0
PC_Potential = 000000bc
PC_Next = 000000bc
PC_Cur = 000000b8
Instr_IF = 00000000
PC_4_IF = 000000bc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000b8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000b4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000b4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000b0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000ac
WriteBackData = 00000000, 

                 470
Stall = 0
Flush = 0
PC_Potential = 000000c0
PC_Next = 000000c0
PC_Cur = 000000bc
Instr_IF = 00000000
PC_4_IF = 000000c0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000bc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000b8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000b8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000b4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000b0
WriteBackData = 00000000, 

                 480
Stall = 0
Flush = 0
PC_Potential = 000000c4
PC_Next = 000000c4
PC_Cur = 000000c0
Instr_IF = 00000000
PC_4_IF = 000000c4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000c0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000bc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000bc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000b8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000b4
WriteBackData = 00000000, 

                 490
Stall = 0
Flush = 0
PC_Potential = 000000c8
PC_Next = 000000c8
PC_Cur = 000000c4
Instr_IF = 00000000
PC_4_IF = 000000c8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000c4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000c0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000c0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000bc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000b8
WriteBackData = 00000000, 

                 500
Stall = 0
Flush = 0
PC_Potential = 000000cc
PC_Next = 000000cc
PC_Cur = 000000c8
Instr_IF = 00000000
PC_4_IF = 000000cc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000c8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000c4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000c4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000c0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000bc
WriteBackData = 00000000, 

                 510
Stall = 0
Flush = 0
PC_Potential = 000000d0
PC_Next = 000000d0
PC_Cur = 000000cc
Instr_IF = 00000000
PC_4_IF = 000000d0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000cc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000c8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000c8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000c4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000c0
WriteBackData = 00000000, 

                 520
Stall = 0
Flush = 0
PC_Potential = 000000d4
PC_Next = 000000d4
PC_Cur = 000000d0
Instr_IF = 00000000
PC_4_IF = 000000d4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000d0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000cc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000cc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000c8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000c4
WriteBackData = 00000000, 

                 530
Stall = 0
Flush = 0
PC_Potential = 000000d8
PC_Next = 000000d8
PC_Cur = 000000d4
Instr_IF = 00000000
PC_4_IF = 000000d8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000d4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000d0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000d0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000cc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000c8
WriteBackData = 00000000, 

                 540
Stall = 0
Flush = 0
PC_Potential = 000000dc
PC_Next = 000000dc
PC_Cur = 000000d8
Instr_IF = 00000000
PC_4_IF = 000000dc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000d8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000d4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000d4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000d0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000cc
WriteBackData = 00000000, 

                 550
Stall = 0
Flush = 0
PC_Potential = 000000e0
PC_Next = 000000e0
PC_Cur = 000000dc
Instr_IF = 00000000
PC_4_IF = 000000e0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000dc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000d8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000d8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000d4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000d0
WriteBackData = 00000000, 

                 560
Stall = 0
Flush = 0
PC_Potential = 000000e4
PC_Next = 000000e4
PC_Cur = 000000e0
Instr_IF = 00000000
PC_4_IF = 000000e4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000e0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000dc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000dc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000d8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000d4
WriteBackData = 00000000, 

                 570
Stall = 0
Flush = 0
PC_Potential = 000000e8
PC_Next = 000000e8
PC_Cur = 000000e4
Instr_IF = 00000000
PC_4_IF = 000000e8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000e4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000e0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000e0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000dc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000d8
WriteBackData = 00000000, 

                 580
Stall = 0
Flush = 0
PC_Potential = 000000ec
PC_Next = 000000ec
PC_Cur = 000000e8
Instr_IF = 00000000
PC_4_IF = 000000ec
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000e8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000e4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000e4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000e0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000dc
WriteBackData = 00000000, 

                 590
Stall = 0
Flush = 0
PC_Potential = 000000f0
PC_Next = 000000f0
PC_Cur = 000000ec
Instr_IF = 00000000
PC_4_IF = 000000f0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000ec
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000e8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000e8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000e4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000e0
WriteBackData = 00000000, 

                 600
Stall = 0
Flush = 0
PC_Potential = 000000f4
PC_Next = 000000f4
PC_Cur = 000000f0
Instr_IF = 00000000
PC_4_IF = 000000f4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000f0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000ec
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000ec
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000e8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000e4
WriteBackData = 00000000, 

                 610
Stall = 0
Flush = 0
PC_Potential = 000000f8
PC_Next = 000000f8
PC_Cur = 000000f4
Instr_IF = 00000000
PC_4_IF = 000000f8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000f4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000f0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000f0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000ec
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000e8
WriteBackData = 00000000, 

                 620
Stall = 0
Flush = 0
PC_Potential = 000000fc
PC_Next = 000000fc
PC_Cur = 000000f8
Instr_IF = 00000000
PC_4_IF = 000000fc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000f8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000f4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000f4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000f0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000ec
WriteBackData = 00000000, 

                 630
Stall = 0
Flush = 0
PC_Potential = 00000100
PC_Next = 00000100
PC_Cur = 000000fc
Instr_IF = 00000000
PC_4_IF = 00000100
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000fc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000f8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000f8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000f4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000f0
WriteBackData = 00000000, 

                 640
Stall = 0
Flush = 0
PC_Potential = 00000104
PC_Next = 00000104
PC_Cur = 00000100
Instr_IF = 00000000
PC_4_IF = 00000104
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000100
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000fc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000fc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000f8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000f4
WriteBackData = 00000000, 

                 650
Stall = 0
Flush = 0
PC_Potential = 00000108
PC_Next = 00000108
PC_Cur = 00000104
Instr_IF = 00000000
PC_4_IF = 00000108
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000104
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000100
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000100
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000fc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000f8
WriteBackData = 00000000, 

                 660
Stall = 0
Flush = 0
PC_Potential = 0000010c
PC_Next = 0000010c
PC_Cur = 00000108
Instr_IF = 00000000
PC_4_IF = 0000010c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000108
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000104
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000104
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000100
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000fc
WriteBackData = 00000000, 

                 670
Stall = 0
Flush = 0
PC_Potential = 00000110
PC_Next = 00000110
PC_Cur = 0000010c
Instr_IF = 00000000
PC_4_IF = 00000110
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000010c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000108
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000108
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000104
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000100
WriteBackData = 00000000, 

                 680
Stall = 0
Flush = 0
PC_Potential = 00000114
PC_Next = 00000114
PC_Cur = 00000110
Instr_IF = 00000000
PC_4_IF = 00000114
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000110
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000010c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000010c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000108
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000104
WriteBackData = 00000000, 

                 690
Stall = 0
Flush = 0
PC_Potential = 00000118
PC_Next = 00000118
PC_Cur = 00000114
Instr_IF = 00000000
PC_4_IF = 00000118
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000114
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000110
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000110
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000010c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000108
WriteBackData = 00000000, 

                 700
Stall = 0
Flush = 0
PC_Potential = 0000011c
PC_Next = 0000011c
PC_Cur = 00000118
Instr_IF = 00000000
PC_4_IF = 0000011c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000118
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000114
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000114
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000110
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000010c
WriteBackData = 00000000, 

                 710
Stall = 0
Flush = 0
PC_Potential = 00000120
PC_Next = 00000120
PC_Cur = 0000011c
Instr_IF = 00000000
PC_4_IF = 00000120
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000011c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000118
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000118
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000114
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000110
WriteBackData = 00000000, 

                 720
Stall = 0
Flush = 0
PC_Potential = 00000124
PC_Next = 00000124
PC_Cur = 00000120
Instr_IF = 00000000
PC_4_IF = 00000124
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000120
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000011c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000011c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000118
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000114
WriteBackData = 00000000, 

                 730
Stall = 0
Flush = 0
PC_Potential = 00000128
PC_Next = 00000128
PC_Cur = 00000124
Instr_IF = 00000000
PC_4_IF = 00000128
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000124
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000120
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000120
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000011c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000118
WriteBackData = 00000000, 

                 740
Stall = 0
Flush = 0
PC_Potential = 0000012c
PC_Next = 0000012c
PC_Cur = 00000128
Instr_IF = 00000000
PC_4_IF = 0000012c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000128
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000124
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000124
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000120
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000011c
WriteBackData = 00000000, 

                 750
Stall = 0
Flush = 0
PC_Potential = 00000130
PC_Next = 00000130
PC_Cur = 0000012c
Instr_IF = 00000000
PC_4_IF = 00000130
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000012c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000128
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000128
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000124
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000120
WriteBackData = 00000000, 

                 760
Stall = 0
Flush = 0
PC_Potential = 00000134
PC_Next = 00000134
PC_Cur = 00000130
Instr_IF = 00000000
PC_4_IF = 00000134
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000130
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000012c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000012c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000128
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000124
WriteBackData = 00000000, 

                 770
Stall = 0
Flush = 0
PC_Potential = 00000138
PC_Next = 00000138
PC_Cur = 00000134
Instr_IF = 00000000
PC_4_IF = 00000138
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000134
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000130
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000130
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000012c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000128
WriteBackData = 00000000, 

                 780
Stall = 0
Flush = 0
PC_Potential = 0000013c
PC_Next = 0000013c
PC_Cur = 00000138
Instr_IF = 00000000
PC_4_IF = 0000013c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000138
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000134
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000134
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000130
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000012c
WriteBackData = 00000000, 

                 790
Stall = 0
Flush = 0
PC_Potential = 00000140
PC_Next = 00000140
PC_Cur = 0000013c
Instr_IF = 00000000
PC_4_IF = 00000140
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000013c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000138
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000138
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000134
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000130
WriteBackData = 00000000, 

                 800
Stall = 0
Flush = 0
PC_Potential = 00000144
PC_Next = 00000144
PC_Cur = 00000140
Instr_IF = 00000000
PC_4_IF = 00000144
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000140
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000013c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000013c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000138
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000134
WriteBackData = 00000000, 

                 810
Stall = 0
Flush = 0
PC_Potential = 00000148
PC_Next = 00000148
PC_Cur = 00000144
Instr_IF = 00000000
PC_4_IF = 00000148
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000144
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000140
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000140
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000013c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000138
WriteBackData = 00000000, 

                 820
Stall = 0
Flush = 0
PC_Potential = 0000014c
PC_Next = 0000014c
PC_Cur = 00000148
Instr_IF = 00000000
PC_4_IF = 0000014c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000148
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000144
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000144
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000140
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000013c
WriteBackData = 00000000, 

                 830
Stall = 0
Flush = 0
PC_Potential = 00000150
PC_Next = 00000150
PC_Cur = 0000014c
Instr_IF = 00000000
PC_4_IF = 00000150
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000014c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000148
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000148
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000144
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000140
WriteBackData = 00000000, 

                 840
Stall = 0
Flush = 0
PC_Potential = 00000154
PC_Next = 00000154
PC_Cur = 00000150
Instr_IF = 00000000
PC_4_IF = 00000154
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000150
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000014c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000014c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000148
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000144
WriteBackData = 00000000, 

                 850
Stall = 0
Flush = 0
PC_Potential = 00000158
PC_Next = 00000158
PC_Cur = 00000154
Instr_IF = 00000000
PC_4_IF = 00000158
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000154
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000150
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000150
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000014c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000148
WriteBackData = 00000000, 

                 860
Stall = 0
Flush = 0
PC_Potential = 0000015c
PC_Next = 0000015c
PC_Cur = 00000158
Instr_IF = 00000000
PC_4_IF = 0000015c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000158
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000154
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000154
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000150
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000014c
WriteBackData = 00000000, 

                 870
Stall = 0
Flush = 0
PC_Potential = 00000160
PC_Next = 00000160
PC_Cur = 0000015c
Instr_IF = 00000000
PC_4_IF = 00000160
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000015c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000158
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000158
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000154
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000150
WriteBackData = 00000000, 

                 880
Stall = 0
Flush = 0
PC_Potential = 00000164
PC_Next = 00000164
PC_Cur = 00000160
Instr_IF = 00000000
PC_4_IF = 00000164
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000160
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000015c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000015c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000158
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000154
WriteBackData = 00000000, 

                 890
Stall = 0
Flush = 0
PC_Potential = 00000168
PC_Next = 00000168
PC_Cur = 00000164
Instr_IF = 00000000
PC_4_IF = 00000168
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000164
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000160
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000160
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000015c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000158
WriteBackData = 00000000, 

                 900
Stall = 0
Flush = 0
PC_Potential = 0000016c
PC_Next = 0000016c
PC_Cur = 00000168
Instr_IF = 00000000
PC_4_IF = 0000016c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000168
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000164
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000164
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000160
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000015c
WriteBackData = 00000000, 

                 910
Stall = 0
Flush = 0
PC_Potential = 00000170
PC_Next = 00000170
PC_Cur = 0000016c
Instr_IF = 00000000
PC_4_IF = 00000170
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000016c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000168
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000168
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000164
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000160
WriteBackData = 00000000, 

                 920
Stall = 0
Flush = 0
PC_Potential = 00000174
PC_Next = 00000174
PC_Cur = 00000170
Instr_IF = 00000000
PC_4_IF = 00000174
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000170
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000016c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000016c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000168
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000164
WriteBackData = 00000000, 

                 930
Stall = 0
Flush = 0
PC_Potential = 00000178
PC_Next = 00000178
PC_Cur = 00000174
Instr_IF = 00000000
PC_4_IF = 00000178
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000174
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000170
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000170
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000016c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000168
WriteBackData = 00000000, 

                 940
Stall = 0
Flush = 0
PC_Potential = 0000017c
PC_Next = 0000017c
PC_Cur = 00000178
Instr_IF = 00000000
PC_4_IF = 0000017c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000178
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000174
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000174
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000170
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000016c
WriteBackData = 00000000, 

                 950
Stall = 0
Flush = 0
PC_Potential = 00000180
PC_Next = 00000180
PC_Cur = 0000017c
Instr_IF = 00000000
PC_4_IF = 00000180
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000017c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000178
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000178
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000174
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000170
WriteBackData = 00000000, 

                 960
Stall = 0
Flush = 0
PC_Potential = 00000184
PC_Next = 00000184
PC_Cur = 00000180
Instr_IF = 00000000
PC_4_IF = 00000184
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000180
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000017c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000017c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000178
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000174
WriteBackData = 00000000, 

                 970
Stall = 0
Flush = 0
PC_Potential = 00000188
PC_Next = 00000188
PC_Cur = 00000184
Instr_IF = 00000000
PC_4_IF = 00000188
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000184
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000180
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000180
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000017c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000178
WriteBackData = 00000000, 

                 980
Stall = 0
Flush = 0
PC_Potential = 0000018c
PC_Next = 0000018c
PC_Cur = 00000188
Instr_IF = 00000000
PC_4_IF = 0000018c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000188
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000184
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000184
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000180
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000017c
WriteBackData = 00000000, 

                 990
Stall = 0
Flush = 0
PC_Potential = 00000190
PC_Next = 00000190
PC_Cur = 0000018c
Instr_IF = 00000000
PC_4_IF = 00000190
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000018c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000188
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000188
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000184
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000180
WriteBackData = 00000000, 

                1000
Stall = 0
Flush = 0
PC_Potential = 00000194
PC_Next = 00000194
PC_Cur = 00000190
Instr_IF = 00000000
PC_4_IF = 00000194
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000190
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000018c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000018c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000188
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000184
WriteBackData = 00000000, 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1681.961 ; gain = 57.375
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
                   0
Op = 000000, Funct = 000000
                   0
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                   0
Stall = 0
Flush = 0
PC_Potential = 00000004
PC_Next = 00000004
PC_Cur = 00000000
Instr_IF = 20100000
PC_4_IF = 00000004
JumpAddr = 00400000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000000
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000, 

                  10
Op = 001000, Funct = 000000
                  10
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  10
Stall = 0
Flush = 0
PC_Potential = 00000008
PC_Next = 00000008
PC_Cur = 00000004
Instr_IF = 20110000
PC_4_IF = 00000008
JumpAddr = 00440000
Jump = 0
Instr_ID = 20100000
PC_4_ID = 00000004
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000, 

                  20
Stall = 0
Flush = 0
PC_Potential = 0000000c
PC_Next = 0000000c
PC_Cur = 00000008
Instr_IF = 20120000
PC_4_IF = 0000000c
JumpAddr = 00480000
Jump = 0
Instr_ID = 20110000
PC_4_ID = 00000008
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000004
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000004
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000, 

                  30
Stall = 0
Flush = 0
PC_Potential = 00000010
PC_Next = 00000010
PC_Cur = 0000000c
Instr_IF = 20130000
PC_4_IF = 00000010
JumpAddr = 004c0000
Jump = 0
Instr_ID = 20120000
PC_4_ID = 0000000c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 11
SignImm_EX = 00000000
PC_4_EX = 00000008
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000008
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 10
PC_4_MEM = 00000004
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000, 

                  40
Stall = 0
Flush = 0
PC_Potential = 00000014
PC_Next = 00000014
PC_Cur = 00000010
Instr_IF = 36100000
PC_4_IF = 00000014
JumpAddr = 08400000
Jump = 0
Instr_ID = 20130000
PC_4_ID = 00000010
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 13
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 12
SignImm_EX = 00000000
PC_4_EX = 0000000c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000000c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 11
PC_4_MEM = 00000008
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000004
WriteBackData = 00000000, 

                  45
reg[16] = 00000000
                  50
Op = 001101, Funct = 000000
                  50
RegDst = 0, AluSrc = 1, AluOp = 3, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  50
Stall = 0
Flush = 0
PC_Potential = 00000018
PC_Next = 00000018
PC_Cur = 00000014
Instr_IF = 36310001
PC_4_IF = 00000018
JumpAddr = 08c40004
Jump = 0
Instr_ID = 36100000
PC_4_ID = 00000014
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 3
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 13
SignImm_EX = 00000000
PC_4_EX = 00000010
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000010
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 0000000c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000008
WriteBackData = 00000000, 

                  55
reg[17] = 00000000
                  60
Op = 001101, Funct = 000001
                  60
RegDst = 0, AluSrc = 1, AluOp = 3, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  60
Stall = 0
Flush = 0
PC_Potential = 0000001c
PC_Next = 0000001c
PC_Cur = 00000018
Instr_IF = 36520002
PC_4_IF = 0000001c
JumpAddr = 09480008
Jump = 0
Instr_ID = 36310001
PC_4_ID = 00000018
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 3
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 3
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000014
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000014
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 13
PC_4_MEM = 00000010
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 0000000c
WriteBackData = 00000000, 

                  65
reg[18] = 00000000
                  70
Op = 001101, Funct = 000010
                  70
RegDst = 0, AluSrc = 1, AluOp = 3, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  70
Stall = 0
Flush = 0
PC_Potential = 00000020
PC_Next = 00000020
PC_Cur = 0000001c
Instr_IF = 36730003
PC_4_IF = 00000020
JumpAddr = 09cc000c
Jump = 0
Instr_ID = 36520002
PC_4_ID = 0000001c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 3
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = 00000002
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 3
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000018
SrcB = 00000001
Result_EX = 00000001
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000001c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 10
PC_4_MEM = 00000014
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000010
WriteBackData = 00000000, 

                  75
reg[19] = 00000000
                  80
Op = 001101, Funct = 000011
                  80
RegDst = 0, AluSrc = 1, AluOp = 3, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  80
Stall = 0
Flush = 0
PC_Potential = 00000024
PC_Next = 00000024
PC_Cur = 00000020
Instr_IF = ae100000
PC_4_IF = 00000024
JumpAddr = 08400000
Jump = 0
Instr_ID = 36730003
PC_4_ID = 00000020
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 3
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 13
SignImm_ID = 00000003
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 3
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 12
SignImm_EX = 00000002
PC_4_EX = 0000001c
SrcB = 00000002
Result_EX = 00000002
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000008
BranchAddr = 00000024
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000001
WriteData = 00000000
WriteRegA_MEM = 11
PC_4_MEM = 00000018
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000014
WriteBackData = 00000000, 

                  85
reg[16] = 00000000
                  90
Op = 101011, Funct = 000000
                  90
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                  90
Stall = 0
Flush = 0
PC_Potential = 00000028
PC_Next = 00000028
PC_Cur = 00000024
Instr_IF = ae110004
PC_4_IF = 00000028
JumpAddr = 08440010
Jump = 0
Instr_ID = ae100000
PC_4_ID = 00000024
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 3
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 13
SignImm_EX = 00000003
PC_4_EX = 00000020
SrcB = 00000003
Result_EX = 00000003
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000000c
BranchAddr = 0000002c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000002
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 0000001c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000001
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000018
WriteBackData = 00000001, 

                  95
reg[17] = 00000001
                 100
Op = 101011, Funct = 000100
                 100
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 100
Stall = 0
Flush = 0
PC_Potential = 0000002c
PC_Next = 0000002c
PC_Cur = 00000028
Instr_IF = ae120008
PC_4_IF = 0000002c
JumpAddr = 08480020
Jump = 0
Instr_ID = ae110004
PC_4_ID = 00000028
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000001
WriteRegA_ID = 11
SignImm_ID = 00000004
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000024
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000024
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000003
WriteData = 00000000
WriteRegA_MEM = 13
PC_4_MEM = 00000020
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000002
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 0000001c
WriteBackData = 00000002, 

                 105
reg[18] = 00000002
                 110
Op = 101011, Funct = 001000
                 110
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 110
Stall = 0
Flush = 0
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = ae13000c
PC_4_IF = 00000030
JumpAddr = 084c0030
Jump = 0
Instr_ID = ae120008
PC_4_ID = 0000002c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000002
WriteRegA_ID = 12
SignImm_ID = 00000008
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000001
WriteRegA_EX = 11
SignImm_EX = 00000004
PC_4_EX = 00000028
SrcB = 00000004
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000038
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 10
PC_4_MEM = 00000024
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000003
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000020
WriteBackData = 00000003, 

                 115
reg[19] = 00000003
                 115
memory[         0] = 00000000
                 120
Op = 101011, Funct = 001100
                 120
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 120
Stall = 0
Flush = 0
PC_Potential = 00000034
PC_Next = 00000034
PC_Cur = 00000030
Instr_IF = 2002000a
PC_4_IF = 00000034
JumpAddr = 00080028
Jump = 0
Instr_ID = ae13000c
PC_4_ID = 00000030
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000003
WriteRegA_ID = 13
SignImm_ID = 0000000c
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000002
WriteRegA_EX = 12
SignImm_EX = 00000008
PC_4_EX = 0000002c
SrcB = 00000008
Result_EX = 00000008
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000020
BranchAddr = 0000004c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000004
WriteData = 00000001
WriteRegA_MEM = 11
PC_4_MEM = 00000028
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000024
WriteBackData = 00000000, 

                 125
memory[         1] = 00000001
                 125
Stall = 0
Flush = 0
PC_Potential = 00000034
PC_Next = 00000034
PC_Cur = 00000030
Instr_IF = 2002000a
PC_4_IF = 00000034
JumpAddr = 00080028
Jump = 0
Instr_ID = ae13000c
PC_4_ID = 00000030
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000003
WriteRegA_ID = 13
SignImm_ID = 0000000c
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000002
WriteRegA_EX = 12
SignImm_EX = 00000008
PC_4_EX = 0000002c
SrcB = 00000008
Result_EX = 00000008
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000020
BranchAddr = 0000004c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000004
WriteData = 00000001
WriteRegA_MEM = 11
PC_4_MEM = 00000028
DMRD_MEM = 00000001
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000024
WriteBackData = 00000000, 

                 130
Op = 001000, Funct = 001010
                 130
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 130
Stall = 0
Flush = 0
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 20110000
PC_4_IF = 00000038
JumpAddr = 00440000
Jump = 0
Instr_ID = 2002000a
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 02
SignImm_ID = 0000000a
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000003
WriteRegA_EX = 13
SignImm_EX = 0000000c
PC_4_EX = 00000030
SrcB = 0000000c
Result_EX = 0000000c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 00000060
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000008
WriteData = 00000002
WriteRegA_MEM = 12
PC_4_MEM = 0000002c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000028
WriteBackData = 00000004, 

                 135
memory[         2] = 00000002
                 135
Stall = 0
Flush = 0
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 20110000
PC_4_IF = 00000038
JumpAddr = 00440000
Jump = 0
Instr_ID = 2002000a
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 02
SignImm_ID = 0000000a
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000003
WriteRegA_EX = 13
SignImm_EX = 0000000c
PC_4_EX = 00000030
SrcB = 0000000c
Result_EX = 0000000c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 00000060
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000008
WriteData = 00000002
WriteRegA_MEM = 12
PC_4_MEM = 0000002c
DMRD_MEM = 00000002
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000028
WriteBackData = 00000004, 

                 140
Op = 001000, Funct = 000000
                 140
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 140
Stall = 0
Flush = 0
PC_Potential = 0000003c
PC_Next = 0000003c
PC_Cur = 00000038
Instr_IF = 20120000
PC_4_IF = 0000003c
JumpAddr = 00480000
Jump = 0
Instr_ID = 20110000
PC_4_ID = 00000038
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000001
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 02
SignImm_EX = 0000000a
PC_4_EX = 00000034
SrcB = 0000000a
Result_EX = 0000000a
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000028
BranchAddr = 0000005c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 0000000c
WriteData = 00000003
WriteRegA_MEM = 13
PC_4_MEM = 00000030
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000008
DMRD_WB = 00000002
WriteRegA_WB = 12
PC_4_WB = 0000002c
WriteBackData = 00000008, 

                 145
memory[         3] = 00000003
                 145
Stall = 0
Flush = 0
PC_Potential = 0000003c
PC_Next = 0000003c
PC_Cur = 00000038
Instr_IF = 20120000
PC_4_IF = 0000003c
JumpAddr = 00480000
Jump = 0
Instr_ID = 20110000
PC_4_ID = 00000038
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000001
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 02
SignImm_EX = 0000000a
PC_4_EX = 00000034
SrcB = 0000000a
Result_EX = 0000000a
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000028
BranchAddr = 0000005c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 0000000c
WriteData = 00000003
WriteRegA_MEM = 13
PC_4_MEM = 00000030
DMRD_MEM = 00000003
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000008
DMRD_WB = 00000002
WriteRegA_WB = 12
PC_4_WB = 0000002c
WriteBackData = 00000008, 

                 150
Stall = 0
Flush = 0
PC_Potential = 00000040
PC_Next = 00000040
PC_Cur = 0000003c
Instr_IF = 20130000
PC_4_IF = 00000040
JumpAddr = 004c0000
Jump = 0
Instr_ID = 20120000
PC_4_ID = 0000003c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000002
WriteRegA_ID = 12
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000001
WriteRegA_EX = 11
SignImm_EX = 00000000
PC_4_EX = 00000038
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000038
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000a
WriteData = 00000000
WriteRegA_MEM = 02
PC_4_MEM = 00000034
DMRD_MEM = 00000002
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 0000000c
DMRD_WB = 00000003
WriteRegA_WB = 13
PC_4_WB = 00000030
WriteBackData = 0000000c, 

                 160
Stall = 0
Flush = 0
PC_Potential = 00000044
PC_Next = 00000044
PC_Cur = 00000040
Instr_IF = 0000000c
PC_4_IF = 00000044
JumpAddr = 00000030
Jump = 0
Instr_ID = 20130000
PC_4_ID = 00000040
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000003
WriteRegA_ID = 13
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000002
WriteRegA_EX = 12
SignImm_EX = 00000000
PC_4_EX = 0000003c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000003c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000001
WriteRegA_MEM = 11
PC_4_MEM = 00000038
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000a
DMRD_WB = 00000002
WriteRegA_WB = 02
PC_4_WB = 00000034
WriteBackData = 0000000a, 

                 165
reg[ 2] = 0000000a
                 170
Op = 000000, Funct = 001100
                 170
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 170
Stall = 0
Flush = 0
PC_Potential = 00000048
PC_Next = 00000048
PC_Cur = 00000044
Instr_IF = 00000000
PC_4_IF = 00000048
JumpAddr = 00000000
Jump = 0
Instr_ID = 0000000c
PC_4_ID = 00000044
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 0000000c
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000003
WriteRegA_EX = 13
SignImm_EX = 00000000
PC_4_EX = 00000040
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000040
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000002
WriteRegA_MEM = 12
PC_4_MEM = 0000003c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000038
WriteBackData = 00000000, 

                 175
reg[17] = 00000000
                 180
Op = 000000, Funct = 000000
                 180
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 180
Stall = 0
Flush = 0
PC_Potential = 0000004c
PC_Next = 0000004c
PC_Cur = 00000048
Instr_IF = 00000000
PC_4_IF = 0000004c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000048
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 0000000c
PC_4_EX = 00000044
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 00000074
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000003
WriteRegA_MEM = 13
PC_4_MEM = 00000040
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 0000003c
WriteBackData = 00000000, 

                 185
reg[18] = 00000000
                 190
Stall = 0
Flush = 0
PC_Potential = 00000050
PC_Next = 00000050
PC_Cur = 0000004c
Instr_IF = 00000000
PC_4_IF = 00000050
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000004c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000048
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000048
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000044
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000040
WriteBackData = 00000000, 

                 195
reg[19] = 00000000
                 200
Stall = 0
Flush = 0
PC_Potential = 00000054
PC_Next = 00000054
PC_Cur = 00000050
Instr_IF = 00000000
PC_4_IF = 00000054
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000050
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000004c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000004c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000048
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000044
WriteBackData = 00000000, 

                 210
Stall = 0
Flush = 0
PC_Potential = 00000058
PC_Next = 00000058
PC_Cur = 00000054
Instr_IF = 00000000
PC_4_IF = 00000058
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000054
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000050
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000050
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000004c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000048
WriteBackData = 00000000, 

                 220
Stall = 0
Flush = 0
PC_Potential = 0000005c
PC_Next = 0000005c
PC_Cur = 00000058
Instr_IF = 00000000
PC_4_IF = 0000005c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000058
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000054
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000054
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000050
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000004c
WriteBackData = 00000000, 

                 230
Stall = 0
Flush = 0
PC_Potential = 00000060
PC_Next = 00000060
PC_Cur = 0000005c
Instr_IF = 00000000
PC_4_IF = 00000060
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000005c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000058
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000058
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000054
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000050
WriteBackData = 00000000, 

                 240
Stall = 0
Flush = 0
PC_Potential = 00000064
PC_Next = 00000064
PC_Cur = 00000060
Instr_IF = 00000000
PC_4_IF = 00000064
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000060
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000005c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000005c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000058
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000054
WriteBackData = 00000000, 

                 250
Stall = 0
Flush = 0
PC_Potential = 00000068
PC_Next = 00000068
PC_Cur = 00000064
Instr_IF = 00000000
PC_4_IF = 00000068
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000064
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000060
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000060
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000005c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000058
WriteBackData = 00000000, 

                 260
Stall = 0
Flush = 0
PC_Potential = 0000006c
PC_Next = 0000006c
PC_Cur = 00000068
Instr_IF = 00000000
PC_4_IF = 0000006c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000068
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000064
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000064
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000060
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000005c
WriteBackData = 00000000, 

                 270
Stall = 0
Flush = 0
PC_Potential = 00000070
PC_Next = 00000070
PC_Cur = 0000006c
Instr_IF = 00000000
PC_4_IF = 00000070
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000006c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000068
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000068
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000064
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000060
WriteBackData = 00000000, 

                 280
Stall = 0
Flush = 0
PC_Potential = 00000074
PC_Next = 00000074
PC_Cur = 00000070
Instr_IF = 00000000
PC_4_IF = 00000074
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000070
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000006c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000006c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000068
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000064
WriteBackData = 00000000, 

                 290
Stall = 0
Flush = 0
PC_Potential = 00000078
PC_Next = 00000078
PC_Cur = 00000074
Instr_IF = 00000000
PC_4_IF = 00000078
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000074
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000070
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000070
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000006c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000068
WriteBackData = 00000000, 

                 300
Stall = 0
Flush = 0
PC_Potential = 0000007c
PC_Next = 0000007c
PC_Cur = 00000078
Instr_IF = 00000000
PC_4_IF = 0000007c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000078
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000074
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000074
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000070
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000006c
WriteBackData = 00000000, 

                 310
Stall = 0
Flush = 0
PC_Potential = 00000080
PC_Next = 00000080
PC_Cur = 0000007c
Instr_IF = 00000000
PC_4_IF = 00000080
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000007c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000078
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000078
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000074
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000070
WriteBackData = 00000000, 

                 320
Stall = 0
Flush = 0
PC_Potential = 00000084
PC_Next = 00000084
PC_Cur = 00000080
Instr_IF = 00000000
PC_4_IF = 00000084
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000080
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000007c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000007c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000078
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000074
WriteBackData = 00000000, 

                 330
Stall = 0
Flush = 0
PC_Potential = 00000088
PC_Next = 00000088
PC_Cur = 00000084
Instr_IF = 00000000
PC_4_IF = 00000088
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000084
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000080
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000080
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000007c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000078
WriteBackData = 00000000, 

                 340
Stall = 0
Flush = 0
PC_Potential = 0000008c
PC_Next = 0000008c
PC_Cur = 00000088
Instr_IF = 00000000
PC_4_IF = 0000008c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000088
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000084
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000084
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000080
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000007c
WriteBackData = 00000000, 

                 350
Stall = 0
Flush = 0
PC_Potential = 00000090
PC_Next = 00000090
PC_Cur = 0000008c
Instr_IF = 00000000
PC_4_IF = 00000090
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000008c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000088
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000088
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000084
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000080
WriteBackData = 00000000, 

                 360
Stall = 0
Flush = 0
PC_Potential = 00000094
PC_Next = 00000094
PC_Cur = 00000090
Instr_IF = 00000000
PC_4_IF = 00000094
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000090
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000008c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000008c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000088
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000084
WriteBackData = 00000000, 

                 370
Stall = 0
Flush = 0
PC_Potential = 00000098
PC_Next = 00000098
PC_Cur = 00000094
Instr_IF = 00000000
PC_4_IF = 00000098
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000094
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000090
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000090
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000008c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000088
WriteBackData = 00000000, 

                 380
Stall = 0
Flush = 0
PC_Potential = 0000009c
PC_Next = 0000009c
PC_Cur = 00000098
Instr_IF = 00000000
PC_4_IF = 0000009c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000098
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000094
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000094
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000090
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000008c
WriteBackData = 00000000, 

                 390
Stall = 0
Flush = 0
PC_Potential = 000000a0
PC_Next = 000000a0
PC_Cur = 0000009c
Instr_IF = 00000000
PC_4_IF = 000000a0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000009c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000098
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000098
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000094
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000090
WriteBackData = 00000000, 

                 400
Stall = 0
Flush = 0
PC_Potential = 000000a4
PC_Next = 000000a4
PC_Cur = 000000a0
Instr_IF = 00000000
PC_4_IF = 000000a4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000a0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000009c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000009c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000098
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000094
WriteBackData = 00000000, 

                 410
Stall = 0
Flush = 0
PC_Potential = 000000a8
PC_Next = 000000a8
PC_Cur = 000000a4
Instr_IF = 00000000
PC_4_IF = 000000a8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000a4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000a0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000a0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000009c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000098
WriteBackData = 00000000, 

                 420
Stall = 0
Flush = 0
PC_Potential = 000000ac
PC_Next = 000000ac
PC_Cur = 000000a8
Instr_IF = 00000000
PC_4_IF = 000000ac
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000a8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000a4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000a4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000a0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000009c
WriteBackData = 00000000, 

                 430
Stall = 0
Flush = 0
PC_Potential = 000000b0
PC_Next = 000000b0
PC_Cur = 000000ac
Instr_IF = 00000000
PC_4_IF = 000000b0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000ac
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000a8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000a8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000a4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000a0
WriteBackData = 00000000, 

                 440
Stall = 0
Flush = 0
PC_Potential = 000000b4
PC_Next = 000000b4
PC_Cur = 000000b0
Instr_IF = 00000000
PC_4_IF = 000000b4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000b0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000ac
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000ac
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000a8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000a4
WriteBackData = 00000000, 

                 450
Stall = 0
Flush = 0
PC_Potential = 000000b8
PC_Next = 000000b8
PC_Cur = 000000b4
Instr_IF = 00000000
PC_4_IF = 000000b8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000b4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000b0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000b0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000ac
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000a8
WriteBackData = 00000000, 

                 460
Stall = 0
Flush = 0
PC_Potential = 000000bc
PC_Next = 000000bc
PC_Cur = 000000b8
Instr_IF = 00000000
PC_4_IF = 000000bc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000b8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000b4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000b4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000b0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000ac
WriteBackData = 00000000, 

                 470
Stall = 0
Flush = 0
PC_Potential = 000000c0
PC_Next = 000000c0
PC_Cur = 000000bc
Instr_IF = 00000000
PC_4_IF = 000000c0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000bc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000b8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000b8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000b4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000b0
WriteBackData = 00000000, 

                 480
Stall = 0
Flush = 0
PC_Potential = 000000c4
PC_Next = 000000c4
PC_Cur = 000000c0
Instr_IF = 00000000
PC_4_IF = 000000c4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000c0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000bc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000bc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000b8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000b4
WriteBackData = 00000000, 

                 490
Stall = 0
Flush = 0
PC_Potential = 000000c8
PC_Next = 000000c8
PC_Cur = 000000c4
Instr_IF = 00000000
PC_4_IF = 000000c8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000c4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000c0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000c0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000bc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000b8
WriteBackData = 00000000, 

                 500
Stall = 0
Flush = 0
PC_Potential = 000000cc
PC_Next = 000000cc
PC_Cur = 000000c8
Instr_IF = 00000000
PC_4_IF = 000000cc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000c8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000c4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000c4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000c0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000bc
WriteBackData = 00000000, 

                 510
Stall = 0
Flush = 0
PC_Potential = 000000d0
PC_Next = 000000d0
PC_Cur = 000000cc
Instr_IF = 00000000
PC_4_IF = 000000d0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000cc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000c8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000c8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000c4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000c0
WriteBackData = 00000000, 

                 520
Stall = 0
Flush = 0
PC_Potential = 000000d4
PC_Next = 000000d4
PC_Cur = 000000d0
Instr_IF = 00000000
PC_4_IF = 000000d4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000d0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000cc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000cc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000c8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000c4
WriteBackData = 00000000, 

                 530
Stall = 0
Flush = 0
PC_Potential = 000000d8
PC_Next = 000000d8
PC_Cur = 000000d4
Instr_IF = 00000000
PC_4_IF = 000000d8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000d4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000d0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000d0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000cc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000c8
WriteBackData = 00000000, 

                 540
Stall = 0
Flush = 0
PC_Potential = 000000dc
PC_Next = 000000dc
PC_Cur = 000000d8
Instr_IF = 00000000
PC_4_IF = 000000dc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000d8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000d4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000d4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000d0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000cc
WriteBackData = 00000000, 

                 550
Stall = 0
Flush = 0
PC_Potential = 000000e0
PC_Next = 000000e0
PC_Cur = 000000dc
Instr_IF = 00000000
PC_4_IF = 000000e0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000dc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000d8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000d8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000d4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000d0
WriteBackData = 00000000, 

                 560
Stall = 0
Flush = 0
PC_Potential = 000000e4
PC_Next = 000000e4
PC_Cur = 000000e0
Instr_IF = 00000000
PC_4_IF = 000000e4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000e0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000dc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000dc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000d8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000d4
WriteBackData = 00000000, 

                 570
Stall = 0
Flush = 0
PC_Potential = 000000e8
PC_Next = 000000e8
PC_Cur = 000000e4
Instr_IF = 00000000
PC_4_IF = 000000e8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000e4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000e0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000e0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000dc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000d8
WriteBackData = 00000000, 

                 580
Stall = 0
Flush = 0
PC_Potential = 000000ec
PC_Next = 000000ec
PC_Cur = 000000e8
Instr_IF = 00000000
PC_4_IF = 000000ec
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000e8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000e4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000e4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000e0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000dc
WriteBackData = 00000000, 

                 590
Stall = 0
Flush = 0
PC_Potential = 000000f0
PC_Next = 000000f0
PC_Cur = 000000ec
Instr_IF = 00000000
PC_4_IF = 000000f0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000ec
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000e8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000e8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000e4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000e0
WriteBackData = 00000000, 

                 600
Stall = 0
Flush = 0
PC_Potential = 000000f4
PC_Next = 000000f4
PC_Cur = 000000f0
Instr_IF = 00000000
PC_4_IF = 000000f4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000f0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000ec
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000ec
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000e8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000e4
WriteBackData = 00000000, 

                 610
Stall = 0
Flush = 0
PC_Potential = 000000f8
PC_Next = 000000f8
PC_Cur = 000000f4
Instr_IF = 00000000
PC_4_IF = 000000f8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000f4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000f0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000f0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000ec
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000e8
WriteBackData = 00000000, 

                 620
Stall = 0
Flush = 0
PC_Potential = 000000fc
PC_Next = 000000fc
PC_Cur = 000000f8
Instr_IF = 00000000
PC_4_IF = 000000fc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000f8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000f4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000f4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000f0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000ec
WriteBackData = 00000000, 

                 630
Stall = 0
Flush = 0
PC_Potential = 00000100
PC_Next = 00000100
PC_Cur = 000000fc
Instr_IF = 00000000
PC_4_IF = 00000100
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000fc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000f8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000f8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000f4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000f0
WriteBackData = 00000000, 

                 640
Stall = 0
Flush = 0
PC_Potential = 00000104
PC_Next = 00000104
PC_Cur = 00000100
Instr_IF = 00000000
PC_4_IF = 00000104
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000100
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000fc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000fc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000f8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000f4
WriteBackData = 00000000, 

                 650
Stall = 0
Flush = 0
PC_Potential = 00000108
PC_Next = 00000108
PC_Cur = 00000104
Instr_IF = 00000000
PC_4_IF = 00000108
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000104
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000100
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000100
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000fc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000f8
WriteBackData = 00000000, 

                 660
Stall = 0
Flush = 0
PC_Potential = 0000010c
PC_Next = 0000010c
PC_Cur = 00000108
Instr_IF = 00000000
PC_4_IF = 0000010c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000108
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000104
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000104
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000100
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000fc
WriteBackData = 00000000, 

                 670
Stall = 0
Flush = 0
PC_Potential = 00000110
PC_Next = 00000110
PC_Cur = 0000010c
Instr_IF = 00000000
PC_4_IF = 00000110
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000010c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000108
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000108
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000104
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000100
WriteBackData = 00000000, 

                 680
Stall = 0
Flush = 0
PC_Potential = 00000114
PC_Next = 00000114
PC_Cur = 00000110
Instr_IF = 00000000
PC_4_IF = 00000114
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000110
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000010c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000010c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000108
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000104
WriteBackData = 00000000, 

                 690
Stall = 0
Flush = 0
PC_Potential = 00000118
PC_Next = 00000118
PC_Cur = 00000114
Instr_IF = 00000000
PC_4_IF = 00000118
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000114
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000110
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000110
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000010c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000108
WriteBackData = 00000000, 

                 700
Stall = 0
Flush = 0
PC_Potential = 0000011c
PC_Next = 0000011c
PC_Cur = 00000118
Instr_IF = 00000000
PC_4_IF = 0000011c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000118
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000114
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000114
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000110
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000010c
WriteBackData = 00000000, 

                 710
Stall = 0
Flush = 0
PC_Potential = 00000120
PC_Next = 00000120
PC_Cur = 0000011c
Instr_IF = 00000000
PC_4_IF = 00000120
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000011c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000118
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000118
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000114
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000110
WriteBackData = 00000000, 

                 720
Stall = 0
Flush = 0
PC_Potential = 00000124
PC_Next = 00000124
PC_Cur = 00000120
Instr_IF = 00000000
PC_4_IF = 00000124
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000120
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000011c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000011c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000118
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000114
WriteBackData = 00000000, 

                 730
Stall = 0
Flush = 0
PC_Potential = 00000128
PC_Next = 00000128
PC_Cur = 00000124
Instr_IF = 00000000
PC_4_IF = 00000128
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000124
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000120
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000120
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000011c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000118
WriteBackData = 00000000, 

                 740
Stall = 0
Flush = 0
PC_Potential = 0000012c
PC_Next = 0000012c
PC_Cur = 00000128
Instr_IF = 00000000
PC_4_IF = 0000012c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000128
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000124
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000124
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000120
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000011c
WriteBackData = 00000000, 

                 750
Stall = 0
Flush = 0
PC_Potential = 00000130
PC_Next = 00000130
PC_Cur = 0000012c
Instr_IF = 00000000
PC_4_IF = 00000130
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000012c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000128
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000128
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000124
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000120
WriteBackData = 00000000, 

                 760
Stall = 0
Flush = 0
PC_Potential = 00000134
PC_Next = 00000134
PC_Cur = 00000130
Instr_IF = 00000000
PC_4_IF = 00000134
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000130
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000012c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000012c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000128
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000124
WriteBackData = 00000000, 

                 770
Stall = 0
Flush = 0
PC_Potential = 00000138
PC_Next = 00000138
PC_Cur = 00000134
Instr_IF = 00000000
PC_4_IF = 00000138
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000134
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000130
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000130
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000012c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000128
WriteBackData = 00000000, 

                 780
Stall = 0
Flush = 0
PC_Potential = 0000013c
PC_Next = 0000013c
PC_Cur = 00000138
Instr_IF = 00000000
PC_4_IF = 0000013c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000138
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000134
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000134
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000130
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000012c
WriteBackData = 00000000, 

                 790
Stall = 0
Flush = 0
PC_Potential = 00000140
PC_Next = 00000140
PC_Cur = 0000013c
Instr_IF = 00000000
PC_4_IF = 00000140
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000013c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000138
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000138
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000134
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000130
WriteBackData = 00000000, 

                 800
Stall = 0
Flush = 0
PC_Potential = 00000144
PC_Next = 00000144
PC_Cur = 00000140
Instr_IF = 00000000
PC_4_IF = 00000144
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000140
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000013c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000013c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000138
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000134
WriteBackData = 00000000, 

                 810
Stall = 0
Flush = 0
PC_Potential = 00000148
PC_Next = 00000148
PC_Cur = 00000144
Instr_IF = 00000000
PC_4_IF = 00000148
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000144
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000140
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000140
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000013c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000138
WriteBackData = 00000000, 

                 820
Stall = 0
Flush = 0
PC_Potential = 0000014c
PC_Next = 0000014c
PC_Cur = 00000148
Instr_IF = 00000000
PC_4_IF = 0000014c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000148
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000144
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000144
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000140
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000013c
WriteBackData = 00000000, 

                 830
Stall = 0
Flush = 0
PC_Potential = 00000150
PC_Next = 00000150
PC_Cur = 0000014c
Instr_IF = 00000000
PC_4_IF = 00000150
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000014c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000148
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000148
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000144
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000140
WriteBackData = 00000000, 

                 840
Stall = 0
Flush = 0
PC_Potential = 00000154
PC_Next = 00000154
PC_Cur = 00000150
Instr_IF = 00000000
PC_4_IF = 00000154
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000150
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000014c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000014c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000148
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000144
WriteBackData = 00000000, 

                 850
Stall = 0
Flush = 0
PC_Potential = 00000158
PC_Next = 00000158
PC_Cur = 00000154
Instr_IF = 00000000
PC_4_IF = 00000158
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000154
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000150
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000150
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000014c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000148
WriteBackData = 00000000, 

                 860
Stall = 0
Flush = 0
PC_Potential = 0000015c
PC_Next = 0000015c
PC_Cur = 00000158
Instr_IF = 00000000
PC_4_IF = 0000015c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000158
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000154
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000154
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000150
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000014c
WriteBackData = 00000000, 

                 870
Stall = 0
Flush = 0
PC_Potential = 00000160
PC_Next = 00000160
PC_Cur = 0000015c
Instr_IF = 00000000
PC_4_IF = 00000160
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000015c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000158
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000158
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000154
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000150
WriteBackData = 00000000, 

                 880
Stall = 0
Flush = 0
PC_Potential = 00000164
PC_Next = 00000164
PC_Cur = 00000160
Instr_IF = 00000000
PC_4_IF = 00000164
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000160
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000015c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000015c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000158
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000154
WriteBackData = 00000000, 

                 890
Stall = 0
Flush = 0
PC_Potential = 00000168
PC_Next = 00000168
PC_Cur = 00000164
Instr_IF = 00000000
PC_4_IF = 00000168
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000164
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000160
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000160
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000015c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000158
WriteBackData = 00000000, 

                 900
Stall = 0
Flush = 0
PC_Potential = 0000016c
PC_Next = 0000016c
PC_Cur = 00000168
Instr_IF = 00000000
PC_4_IF = 0000016c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000168
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000164
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000164
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000160
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000015c
WriteBackData = 00000000, 

                 910
Stall = 0
Flush = 0
PC_Potential = 00000170
PC_Next = 00000170
PC_Cur = 0000016c
Instr_IF = 00000000
PC_4_IF = 00000170
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000016c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000168
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000168
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000164
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000160
WriteBackData = 00000000, 

                 920
Stall = 0
Flush = 0
PC_Potential = 00000174
PC_Next = 00000174
PC_Cur = 00000170
Instr_IF = 00000000
PC_4_IF = 00000174
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000170
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000016c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000016c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000168
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000164
WriteBackData = 00000000, 

                 930
Stall = 0
Flush = 0
PC_Potential = 00000178
PC_Next = 00000178
PC_Cur = 00000174
Instr_IF = 00000000
PC_4_IF = 00000178
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000174
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000170
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000170
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000016c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000168
WriteBackData = 00000000, 

                 940
Stall = 0
Flush = 0
PC_Potential = 0000017c
PC_Next = 0000017c
PC_Cur = 00000178
Instr_IF = 00000000
PC_4_IF = 0000017c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000178
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000174
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000174
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000170
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000016c
WriteBackData = 00000000, 

                 950
Stall = 0
Flush = 0
PC_Potential = 00000180
PC_Next = 00000180
PC_Cur = 0000017c
Instr_IF = 00000000
PC_4_IF = 00000180
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000017c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000178
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000178
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000174
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000170
WriteBackData = 00000000, 

                 960
Stall = 0
Flush = 0
PC_Potential = 00000184
PC_Next = 00000184
PC_Cur = 00000180
Instr_IF = 00000000
PC_4_IF = 00000184
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000180
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000017c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000017c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000178
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000174
WriteBackData = 00000000, 

                 970
Stall = 0
Flush = 0
PC_Potential = 00000188
PC_Next = 00000188
PC_Cur = 00000184
Instr_IF = 00000000
PC_4_IF = 00000188
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000184
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000180
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000180
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000017c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000178
WriteBackData = 00000000, 

                 980
Stall = 0
Flush = 0
PC_Potential = 0000018c
PC_Next = 0000018c
PC_Cur = 00000188
Instr_IF = 00000000
PC_4_IF = 0000018c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000188
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000184
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000184
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000180
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000017c
WriteBackData = 00000000, 

                 990
Stall = 0
Flush = 0
PC_Potential = 00000190
PC_Next = 00000190
PC_Cur = 0000018c
Instr_IF = 00000000
PC_4_IF = 00000190
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000018c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000188
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000188
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000184
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000180
WriteBackData = 00000000, 

                1000
Stall = 0
Flush = 0
PC_Potential = 00000194
PC_Next = 00000194
PC_Cur = 00000190
Instr_IF = 00000000
PC_4_IF = 00000194
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000190
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000018c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000018c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000188
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000184
WriteBackData = 00000000, 

$stop called at time : 1025 ns : File "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sim_1/new/simulation.v" Line 19
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sources_1\new\test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sim_1\new\simulation.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sources_1\new\test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sim_1\new\simulation.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/utils_1/imports/synth_1/test.dcp with file D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1/CPU.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Apr 25 23:58:58 2024] Launched synth_1...
Run output will be captured here: D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sources_1\new\test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sim_1\new\simulation.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'PC_Cur' is not allowed [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:12]
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module JumpController
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module IF2ID
INFO: [VRFC 10-311] analyzing module ID2EX
INFO: [VRFC 10-311] analyzing module EX2MEM
INFO: [VRFC 10-311] analyzing module MEM2WB
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module LeftShift2
INFO: [VRFC 10-311] analyzing module PCBranch
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in10' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 34 for port 'out' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:223]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 4. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 295. Module Hazard doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 611. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 658. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 678. Module PCAdd4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 325. Module JumpController doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 430. Module IF2ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 335. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 717. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 687. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 459. Module ID2EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 750. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 696. Module LeftShift2(DEPTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 707. Module PCBranch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2(DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 535. Module EX2MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 787. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 575. Module MEM2WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 4. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 295. Module Hazard doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 611. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 658. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 678. Module PCAdd4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 325. Module JumpController doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 430. Module IF2ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 335. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 717. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 687. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 459. Module ID2EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 750. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 696. Module LeftShift2(DEPTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 707. Module PCBranch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2(DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 535. Module EX2MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 787. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 575. Module MEM2WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.JumpController
Compiling module xil_defaultlib.IF2ID
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Mux4(DEPTH=5)
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ID2EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LeftShift2(DEPTH=32)
Compiling module xil_defaultlib.PCBranch
Compiling module xil_defaultlib.Mux2(DEPTH=1)
Compiling module xil_defaultlib.EX2MEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM2WB
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0
Op = 000000, Funct = 000000
                   0
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                   0
Stall = 0
Flush = 0
PC_Potential = 00000004
PC_Next = 00000004
PC_Cur = 00000000
Instr_IF = 20110004
PC_4_IF = 00000004
JumpAddr = 00440010
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000000
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  10
Op = 001000, Funct = 000100
                  10
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  10
Stall = 0
Flush = 0
PC_Potential = 00000008
PC_Next = 00000008
PC_Cur = 00000004
Instr_IF = ae310000
PC_4_IF = 00000008
JumpAddr = 08c40000
Jump = 0
Instr_ID = 20110004
PC_4_ID = 00000004
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000004
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  20
Op = 101011, Funct = 000000
                  20
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                  20
Stall = 1
Flush = 1
PC_Potential = 0000000c
PC_Next = 0000000c
PC_Cur = 00000008
Instr_IF = 8e320000
PC_4_IF = 0000000c
JumpAddr = 08c80000
Jump = 0
Instr_ID = ae310000
PC_4_ID = 00000008
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 11
SignImm_EX = 00000004
PC_4_EX = 00000004
SrcB = 00000004
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000014
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  30
Stall = 1
Flush = 1
PC_Potential = 0000000c
PC_Next = 0000000c
PC_Cur = 00000008
Instr_IF = 8e320000
PC_4_IF = 0000000c
JumpAddr = 08c80000
Jump = 0
Instr_ID = ae310000
PC_4_ID = 00000008
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000004
WriteData = 00000000
WriteRegA_MEM = 11
PC_4_MEM = 00000004
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  40
Stall = 0
Flush = 0
PC_Potential = 0000000c
PC_Next = 0000000c
PC_Cur = 00000008
Instr_IF = 8e320000
PC_4_IF = 0000000c
JumpAddr = 08c80000
Jump = 0
Instr_ID = ae310000
PC_4_ID = 00000008
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000004
WriteBackData = 00000004

                  45
reg[17] = 00000004
                  45
Stall = 0
Flush = 0
PC_Potential = 0000000c
PC_Next = 0000000c
PC_Cur = 00000008
Instr_IF = 8e320000
PC_4_IF = 0000000c
JumpAddr = 08c80000
Jump = 0
Instr_ID = ae310000
PC_4_ID = 00000008
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000004
Rt_ID = 00000004
WriteRegA_ID = 11
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000004
WriteBackData = 00000004

                  50
Op = 100011, Funct = 000000
                  50
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 1, RegWrite = 1
                  50
Stall = 0
Flush = 0
PC_Potential = 00000010
PC_Next = 00000010
PC_Cur = 0000000c
Instr_IF = 2252fffc
PC_4_IF = 00000010
JumpAddr = 094bfff0
Jump = 0
Instr_ID = 8e320000
PC_4_ID = 0000000c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 1
RegWrite_ID = 1
Rs_ID = 00000004
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000004
Rt_EX = 00000004
WriteRegA_EX = 11
SignImm_EX = 00000000
PC_4_EX = 00000008
SrcB = 00000000
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000008
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  60
Op = 001000, Funct = 111100
                  60
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  60
Stall = 1
Flush = 1
PC_Potential = 00000014
PC_Next = 00000014
PC_Cur = 00000010
Instr_IF = 20100000
PC_4_IF = 00000014
JumpAddr = 00400000
Jump = 0
Instr_ID = 2252fffc
PC_4_ID = 00000010
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = fffffffc
RegWrite_EX = 1
WriteToReg_EX = 1
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000004
Rt_EX = 00000000
WriteRegA_EX = 12
SignImm_EX = 00000000
PC_4_EX = 0000000c
SrcB = 00000000
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000000c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000004
WriteData = 00000004
WriteRegA_MEM = 11
PC_4_MEM = 00000008
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  65
memory[         1] = 00000004
                  65
Stall = 1
Flush = 1
PC_Potential = 00000014
PC_Next = 00000014
PC_Cur = 00000010
Instr_IF = 20100000
PC_4_IF = 00000014
JumpAddr = 00400000
Jump = 0
Instr_ID = 2252fffc
PC_4_ID = 00000010
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = fffffffc
RegWrite_EX = 1
WriteToReg_EX = 1
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000004
Rt_EX = 00000000
WriteRegA_EX = 12
SignImm_EX = 00000000
PC_4_EX = 0000000c
SrcB = 00000000
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000000c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000004
WriteData = 00000004
WriteRegA_MEM = 11
PC_4_MEM = 00000008
DMRD_MEM = 00000004
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  70
Stall = 1
Flush = 1
PC_Potential = 00000014
PC_Next = 00000014
PC_Cur = 00000010
Instr_IF = 20100000
PC_4_IF = 00000014
JumpAddr = 00400000
Jump = 0
Instr_ID = 2252fffc
PC_4_ID = 00000010
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = fffffffc
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 1
MemWrite_MEM = 0
Result_MEM = 00000004
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 0000000c
DMRD_MEM = 00000004
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000004
WriteRegA_WB = 11
PC_4_WB = 00000008
WriteBackData = 00000004

                  80
Stall = 0
Flush = 0
PC_Potential = 00000014
PC_Next = 00000014
PC_Cur = 00000010
Instr_IF = 20100000
PC_4_IF = 00000014
JumpAddr = 00400000
Jump = 0
Instr_ID = 2252fffc
PC_4_ID = 00000010
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = fffffffc
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 1
Result_WB = 00000004
DMRD_WB = 00000004
WriteRegA_WB = 12
PC_4_WB = 0000000c
WriteBackData = 00000004

                  85
reg[18] = 00000004
                  85
Stall = 0
Flush = 0
PC_Potential = 00000014
PC_Next = 00000014
PC_Cur = 00000010
Instr_IF = 20100000
PC_4_IF = 00000014
JumpAddr = 00400000
Jump = 0
Instr_ID = 2252fffc
PC_4_ID = 00000010
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000004
Rt_ID = 00000004
WriteRegA_ID = 12
SignImm_ID = fffffffc
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 1
Result_WB = 00000004
DMRD_WB = 00000004
WriteRegA_WB = 12
PC_4_WB = 0000000c
WriteBackData = 00000004

                  90
Op = 001000, Funct = 000000
                  90
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  90
Stall = 0
Flush = 0
PC_Potential = 00000018
PC_Next = 00000018
PC_Cur = 00000014
Instr_IF = 22110001
PC_4_IF = 00000018
JumpAddr = 08440004
Jump = 0
Instr_ID = 20100000
PC_4_ID = 00000014
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000004
Rt_EX = 00000004
WriteRegA_EX = 12
SignImm_EX = fffffffc
PC_4_EX = 00000010
SrcB = fffffffc
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffffff0
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 100
Op = 001000, Funct = 000001
                 100
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 100
Stall = 1
Flush = 1
PC_Potential = 0000001c
PC_Next = 0000001c
PC_Cur = 00000018
Instr_IF = 02118020
PC_4_IF = 0000001c
JumpAddr = 08460080
Jump = 0
Instr_ID = 22110001
PC_4_ID = 00000018
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000004
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000014
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000014
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000004
WriteRegA_MEM = 12
PC_4_MEM = 00000010
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 110
Stall = 1
Flush = 1
PC_Potential = 0000001c
PC_Next = 0000001c
PC_Cur = 00000018
Instr_IF = 02118020
PC_4_IF = 0000001c
JumpAddr = 08460080
Jump = 0
Instr_ID = 22110001
PC_4_ID = 00000018
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000004
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 10
PC_4_MEM = 00000014
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000010
WriteBackData = 00000000

                 115
reg[18] = 00000000
                 120
Stall = 0
Flush = 0
PC_Potential = 0000001c
PC_Next = 0000001c
PC_Cur = 00000018
Instr_IF = 02118020
PC_4_IF = 0000001c
JumpAddr = 08460080
Jump = 0
Instr_ID = 22110001
PC_4_ID = 00000018
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000004
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000014
WriteBackData = 00000000

                 125
reg[16] = 00000000
                 130
Op = 000000, Funct = 100000
                 130
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 130
Stall = 1
Flush = 1
PC_Potential = 00000020
PC_Next = 00000020
PC_Cur = 0000001c
Instr_IF = 22520004
PC_4_IF = 00000020
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000001c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000004
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000004
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000018
SrcB = 00000001
Result_EX = 00000001
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000001c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 140
Stall = 1
Flush = 1
PC_Potential = 00000020
PC_Next = 00000020
PC_Cur = 0000001c
Instr_IF = 22520004
PC_4_IF = 00000020
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000001c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000004
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000001
WriteData = 00000004
WriteRegA_MEM = 11
PC_4_MEM = 00000018
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 150
Stall = 0
Flush = 0
PC_Potential = 00000020
PC_Next = 00000020
PC_Cur = 0000001c
Instr_IF = 22520004
PC_4_IF = 00000020
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000001c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000004
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000001
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000018
WriteBackData = 00000001

                 155
reg[17] = 00000001
                 155
Stall = 0
Flush = 0
PC_Potential = 00000020
PC_Next = 00000020
PC_Cur = 0000001c
Instr_IF = 22520004
PC_4_IF = 00000020
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000001c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000001
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000018
WriteBackData = 00000001

                 160
Op = 001000, Funct = 000100
                 160
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 160
Stall = 0
Flush = 0
PC_Potential = 00000024
PC_Next = 00000024
PC_Cur = 00000020
Instr_IF = ae500000
PC_4_IF = 00000024
JumpAddr = 09400000
Jump = 0
Instr_ID = 22520004
PC_4_ID = 00000020
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = 00000004
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000001
WriteRegA_EX = 10
SignImm_EX = ffff8020
PC_4_EX = 0000001c
SrcB = 00000001
Result_EX = 00000001
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffe0080
BranchAddr = fffe009c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 170
Op = 101011, Funct = 000000
                 170
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 170
Stall = 1
Flush = 1
PC_Potential = 00000028
PC_Next = 00000028
PC_Cur = 00000024
Instr_IF = 22310001
PC_4_IF = 00000028
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000024
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 12
SignImm_EX = 00000004
PC_4_EX = 00000020
SrcB = 00000004
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000030
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000001
WriteData = 00000001
WriteRegA_MEM = 10
PC_4_MEM = 0000001c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 180
Stall = 1
Flush = 1
PC_Potential = 00000028
PC_Next = 00000028
PC_Cur = 00000024
Instr_IF = 22310001
PC_4_IF = 00000028
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000024
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000004
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 00000020
DMRD_MEM = 00000004
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000001
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 0000001c
WriteBackData = 00000001

                 185
reg[16] = 00000001
                 185
Stall = 1
Flush = 1
PC_Potential = 00000028
PC_Next = 00000028
PC_Cur = 00000024
Instr_IF = 22310001
PC_4_IF = 00000028
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000024
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000004
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 00000020
DMRD_MEM = 00000004
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000001
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 0000001c
WriteBackData = 00000001

                 190
Stall = 0
Flush = 0
PC_Potential = 00000028
PC_Next = 00000028
PC_Cur = 00000024
Instr_IF = 22310001
PC_4_IF = 00000028
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000024
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000004
WriteRegA_WB = 12
PC_4_WB = 00000020
WriteBackData = 00000004

                 195
reg[18] = 00000004
                 195
Stall = 0
Flush = 0
PC_Potential = 00000028
PC_Next = 00000028
PC_Cur = 00000024
Instr_IF = 22310001
PC_4_IF = 00000028
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000024
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000004
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000004
WriteRegA_WB = 12
PC_4_WB = 00000020
WriteBackData = 00000004

                 200
Op = 001000, Funct = 000001
                 200
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 200
Stall = 0
Flush = 0
PC_Potential = 0000002c
PC_Next = 0000002c
PC_Cur = 00000028
Instr_IF = 02118020
PC_4_IF = 0000002c
JumpAddr = 08460080
Jump = 0
Instr_ID = 22310001
PC_4_ID = 00000028
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000001
Rt_ID = 00000001
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000004
Rt_EX = 00000001
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000024
SrcB = 00000000
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000024
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 210
Op = 000000, Funct = 100000
                 210
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 210
Stall = 1
Flush = 1
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = 22520004
PC_4_IF = 00000030
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000002c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000001
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000001
Rt_EX = 00000001
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000028
SrcB = 00000001
Result_EX = 00000002
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000002c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000004
WriteData = 00000001
WriteRegA_MEM = 10
PC_4_MEM = 00000024
DMRD_MEM = 00000004
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 215
memory[         1] = 00000001
                 215
Stall = 1
Flush = 1
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = 22520004
PC_4_IF = 00000030
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000002c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000001
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000001
Rt_EX = 00000001
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000028
SrcB = 00000001
Result_EX = 00000002
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000002c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000004
WriteData = 00000001
WriteRegA_MEM = 10
PC_4_MEM = 00000024
DMRD_MEM = 00000001
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 220
Stall = 1
Flush = 1
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = 22520004
PC_4_IF = 00000030
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000002c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000001
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000002
WriteData = 00000001
WriteRegA_MEM = 11
PC_4_MEM = 00000028
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000001
WriteRegA_WB = 10
PC_4_WB = 00000024
WriteBackData = 00000004

                 230
Stall = 0
Flush = 0
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = 22520004
PC_4_IF = 00000030
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000002c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000001
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000002
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000028
WriteBackData = 00000002

                 235
reg[17] = 00000002
                 235
Stall = 0
Flush = 0
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = 22520004
PC_4_IF = 00000030
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000002c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000001
Rt_ID = 00000002
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000002
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000028
WriteBackData = 00000002

                 240
Op = 001000, Funct = 000100
                 240
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 240
Stall = 0
Flush = 0
PC_Potential = 00000034
PC_Next = 00000034
PC_Cur = 00000030
Instr_IF = ae500000
PC_4_IF = 00000034
JumpAddr = 09400000
Jump = 0
Instr_ID = 22520004
PC_4_ID = 00000030
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000004
Rt_ID = 00000004
WriteRegA_ID = 12
SignImm_ID = 00000004
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000001
Rt_EX = 00000002
WriteRegA_EX = 10
SignImm_EX = ffff8020
PC_4_EX = 0000002c
SrcB = 00000002
Result_EX = 00000003
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffe0080
BranchAddr = fffe00ac
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 250
Op = 101011, Funct = 000000
                 250
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 250
Stall = 1
Flush = 1
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 22310001
PC_4_IF = 00000038
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000004
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000004
Rt_EX = 00000004
WriteRegA_EX = 12
SignImm_EX = 00000004
PC_4_EX = 00000030
SrcB = 00000004
Result_EX = 00000008
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000040
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000003
WriteData = 00000002
WriteRegA_MEM = 10
PC_4_MEM = 0000002c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 260
Stall = 1
Flush = 1
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 22310001
PC_4_IF = 00000038
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000004
Rt_ID = 00000001
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000008
WriteData = 00000004
WriteRegA_MEM = 12
PC_4_MEM = 00000030
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000003
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 0000002c
WriteBackData = 00000003

                 265
reg[16] = 00000003
                 265
Stall = 1
Flush = 1
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 22310001
PC_4_IF = 00000038
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000004
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000008
WriteData = 00000004
WriteRegA_MEM = 12
PC_4_MEM = 00000030
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000003
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 0000002c
WriteBackData = 00000003

                 270
Stall = 0
Flush = 0
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 22310001
PC_4_IF = 00000038
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000004
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000008
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000030
WriteBackData = 00000008

                 275
reg[18] = 00000008
                 275
Stall = 0
Flush = 0
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 22310001
PC_4_IF = 00000038
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000008
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000008
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000030
WriteBackData = 00000008

                 280
Op = 001000, Funct = 000001
                 280
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 280
Stall = 0
Flush = 0
PC_Potential = 0000003c
PC_Next = 0000003c
PC_Cur = 00000038
Instr_IF = 02118020
PC_4_IF = 0000003c
JumpAddr = 08460080
Jump = 0
Instr_ID = 22310001
PC_4_ID = 00000038
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000002
Rt_ID = 00000002
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000008
Rt_EX = 00000003
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000034
SrcB = 00000000
Result_EX = 00000008
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000034
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 290
Op = 000000, Funct = 100000
                 290
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 290
Stall = 1
Flush = 1
PC_Potential = 00000040
PC_Next = 00000040
PC_Cur = 0000003c
Instr_IF = 22520004
PC_4_IF = 00000040
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000003c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000003
Rt_ID = 00000002
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000002
Rt_EX = 00000002
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000038
SrcB = 00000001
Result_EX = 00000003
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000003c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000008
WriteData = 00000003
WriteRegA_MEM = 10
PC_4_MEM = 00000034
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 295
memory[         2] = 00000003
                 295
Stall = 1
Flush = 1
PC_Potential = 00000040
PC_Next = 00000040
PC_Cur = 0000003c
Instr_IF = 22520004
PC_4_IF = 00000040
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000003c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000003
Rt_ID = 00000002
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000002
Rt_EX = 00000002
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000038
SrcB = 00000001
Result_EX = 00000003
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000003c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000008
WriteData = 00000003
WriteRegA_MEM = 10
PC_4_MEM = 00000034
DMRD_MEM = 00000003
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 300
Stall = 1
Flush = 1
PC_Potential = 00000040
PC_Next = 00000040
PC_Cur = 0000003c
Instr_IF = 22520004
PC_4_IF = 00000040
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000003c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000003
Rt_ID = 00000002
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000003
WriteData = 00000002
WriteRegA_MEM = 11
PC_4_MEM = 00000038
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000008
DMRD_WB = 00000003
WriteRegA_WB = 10
PC_4_WB = 00000034
WriteBackData = 00000008

                 310
Stall = 0
Flush = 0
PC_Potential = 00000040
PC_Next = 00000040
PC_Cur = 0000003c
Instr_IF = 22520004
PC_4_IF = 00000040
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000003c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000003
Rt_ID = 00000002
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000003
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000038
WriteBackData = 00000003

                 315
reg[17] = 00000003
                 315
Stall = 0
Flush = 0
PC_Potential = 00000040
PC_Next = 00000040
PC_Cur = 0000003c
Instr_IF = 22520004
PC_4_IF = 00000040
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000003c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000003
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000003
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000038
WriteBackData = 00000003

                 320
Op = 001000, Funct = 000100
                 320
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 320
Stall = 0
Flush = 0
PC_Potential = 00000044
PC_Next = 00000044
PC_Cur = 00000040
Instr_IF = ae500000
PC_4_IF = 00000044
JumpAddr = 09400000
Jump = 0
Instr_ID = 22520004
PC_4_ID = 00000040
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000008
Rt_ID = 00000008
WriteRegA_ID = 12
SignImm_ID = 00000004
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000003
Rt_EX = 00000003
WriteRegA_EX = 10
SignImm_EX = ffff8020
PC_4_EX = 0000003c
SrcB = 00000003
Result_EX = 00000006
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffe0080
BranchAddr = fffe00bc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 330
Op = 101011, Funct = 000000
                 330
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 330
Stall = 1
Flush = 1
PC_Potential = 00000048
PC_Next = 00000048
PC_Cur = 00000044
Instr_IF = 22310001
PC_4_IF = 00000048
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000044
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000008
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000008
Rt_EX = 00000008
WriteRegA_EX = 12
SignImm_EX = 00000004
PC_4_EX = 00000040
SrcB = 00000004
Result_EX = 0000000c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000050
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000006
WriteData = 00000003
WriteRegA_MEM = 10
PC_4_MEM = 0000003c
DMRD_MEM = 00000001
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 340
Stall = 1
Flush = 1
PC_Potential = 00000048
PC_Next = 00000048
PC_Cur = 00000044
Instr_IF = 22310001
PC_4_IF = 00000048
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000044
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000008
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000c
WriteData = 00000008
WriteRegA_MEM = 12
PC_4_MEM = 00000040
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000006
DMRD_WB = 00000001
WriteRegA_WB = 10
PC_4_WB = 0000003c
WriteBackData = 00000006

                 345
reg[16] = 00000006
                 345
Stall = 1
Flush = 1
PC_Potential = 00000048
PC_Next = 00000048
PC_Cur = 00000044
Instr_IF = 22310001
PC_4_IF = 00000048
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000044
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000008
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000c
WriteData = 00000008
WriteRegA_MEM = 12
PC_4_MEM = 00000040
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000006
DMRD_WB = 00000001
WriteRegA_WB = 10
PC_4_WB = 0000003c
WriteBackData = 00000006

                 350
Stall = 0
Flush = 0
PC_Potential = 00000048
PC_Next = 00000048
PC_Cur = 00000044
Instr_IF = 22310001
PC_4_IF = 00000048
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000044
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000008
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000c
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000040
WriteBackData = 0000000c

                 355
reg[18] = 0000000c
                 355
Stall = 0
Flush = 0
PC_Potential = 00000048
PC_Next = 00000048
PC_Cur = 00000044
Instr_IF = 22310001
PC_4_IF = 00000048
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000044
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 0000000c
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000c
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000040
WriteBackData = 0000000c

                 360
Op = 001000, Funct = 000001
                 360
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 360
Stall = 0
Flush = 0
PC_Potential = 0000004c
PC_Next = 0000004c
PC_Cur = 00000048
Instr_IF = 02118020
PC_4_IF = 0000004c
JumpAddr = 08460080
Jump = 0
Instr_ID = 22310001
PC_4_ID = 00000048
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000003
Rt_ID = 00000003
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 0000000c
Rt_EX = 00000006
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000044
SrcB = 00000000
Result_EX = 0000000c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000044
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 370
Op = 000000, Funct = 100000
                 370
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 370
Stall = 1
Flush = 1
PC_Potential = 00000050
PC_Next = 00000050
PC_Cur = 0000004c
Instr_IF = 22520004
PC_4_IF = 00000050
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000004c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000006
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000003
Rt_EX = 00000003
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000048
SrcB = 00000001
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000004c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 0000000c
WriteData = 00000006
WriteRegA_MEM = 10
PC_4_MEM = 00000044
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 375
memory[         3] = 00000006
                 375
Stall = 1
Flush = 1
PC_Potential = 00000050
PC_Next = 00000050
PC_Cur = 0000004c
Instr_IF = 22520004
PC_4_IF = 00000050
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000004c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000006
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000003
Rt_EX = 00000003
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000048
SrcB = 00000001
Result_EX = 00000004
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000004c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 0000000c
WriteData = 00000006
WriteRegA_MEM = 10
PC_4_MEM = 00000044
DMRD_MEM = 00000006
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 380
Stall = 1
Flush = 1
PC_Potential = 00000050
PC_Next = 00000050
PC_Cur = 0000004c
Instr_IF = 22520004
PC_4_IF = 00000050
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000004c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000006
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000004
WriteData = 00000003
WriteRegA_MEM = 11
PC_4_MEM = 00000048
DMRD_MEM = 00000001
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 0000000c
DMRD_WB = 00000006
WriteRegA_WB = 10
PC_4_WB = 00000044
WriteBackData = 0000000c

                 390
Stall = 0
Flush = 0
PC_Potential = 00000050
PC_Next = 00000050
PC_Cur = 0000004c
Instr_IF = 22520004
PC_4_IF = 00000050
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000004c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000006
Rt_ID = 00000003
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000048
WriteBackData = 00000004

                 395
reg[17] = 00000004
                 395
Stall = 0
Flush = 0
PC_Potential = 00000050
PC_Next = 00000050
PC_Cur = 0000004c
Instr_IF = 22520004
PC_4_IF = 00000050
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000004c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000006
Rt_ID = 00000004
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000004
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000048
WriteBackData = 00000004

                 400
Op = 001000, Funct = 000100
                 400
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 400
Stall = 0
Flush = 0
PC_Potential = 00000054
PC_Next = 00000054
PC_Cur = 00000050
Instr_IF = ae500000
PC_4_IF = 00000054
JumpAddr = 09400000
Jump = 0
Instr_ID = 22520004
PC_4_ID = 00000050
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000c
Rt_ID = 0000000c
WriteRegA_ID = 12
SignImm_ID = 00000004
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000006
Rt_EX = 00000004
WriteRegA_EX = 10
SignImm_EX = ffff8020
PC_4_EX = 0000004c
SrcB = 00000004
Result_EX = 0000000a
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffe0080
BranchAddr = fffe00cc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 410
Op = 101011, Funct = 000000
                 410
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 410
Stall = 1
Flush = 1
PC_Potential = 00000058
PC_Next = 00000058
PC_Cur = 00000054
Instr_IF = 22310001
PC_4_IF = 00000058
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000054
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 0000000c
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 0000000c
Rt_EX = 0000000c
WriteRegA_EX = 12
SignImm_EX = 00000004
PC_4_EX = 00000050
SrcB = 00000004
Result_EX = 00000010
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000060
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000a
WriteData = 00000004
WriteRegA_MEM = 10
PC_4_MEM = 0000004c
DMRD_MEM = 00000003
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 420
Stall = 1
Flush = 1
PC_Potential = 00000058
PC_Next = 00000058
PC_Cur = 00000054
Instr_IF = 22310001
PC_4_IF = 00000058
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000054
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 0000000c
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000010
WriteData = 0000000c
WriteRegA_MEM = 12
PC_4_MEM = 00000050
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000a
DMRD_WB = 00000003
WriteRegA_WB = 10
PC_4_WB = 0000004c
WriteBackData = 0000000a

                 425
reg[16] = 0000000a
                 425
Stall = 1
Flush = 1
PC_Potential = 00000058
PC_Next = 00000058
PC_Cur = 00000054
Instr_IF = 22310001
PC_4_IF = 00000058
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000054
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 0000000c
Rt_ID = 0000000a
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000010
WriteData = 0000000c
WriteRegA_MEM = 12
PC_4_MEM = 00000050
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000a
DMRD_WB = 00000003
WriteRegA_WB = 10
PC_4_WB = 0000004c
WriteBackData = 0000000a

                 430
Stall = 0
Flush = 0
PC_Potential = 00000058
PC_Next = 00000058
PC_Cur = 00000054
Instr_IF = 22310001
PC_4_IF = 00000058
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000054
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 0000000c
Rt_ID = 0000000a
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000010
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000050
WriteBackData = 00000010

                 435
reg[18] = 00000010
                 435
Stall = 0
Flush = 0
PC_Potential = 00000058
PC_Next = 00000058
PC_Cur = 00000054
Instr_IF = 22310001
PC_4_IF = 00000058
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000054
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000010
Rt_ID = 0000000a
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000010
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000050
WriteBackData = 00000010

                 440
Op = 001000, Funct = 000001
                 440
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 440
Stall = 0
Flush = 0
PC_Potential = 0000005c
PC_Next = 0000005c
PC_Cur = 00000058
Instr_IF = 02118020
PC_4_IF = 0000005c
JumpAddr = 08460080
Jump = 0
Instr_ID = 22310001
PC_4_ID = 00000058
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000004
Rt_ID = 00000004
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000010
Rt_EX = 0000000a
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000054
SrcB = 00000000
Result_EX = 00000010
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000054
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 450
Op = 000000, Funct = 100000
                 450
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 450
Stall = 1
Flush = 1
PC_Potential = 00000060
PC_Next = 00000060
PC_Cur = 0000005c
Instr_IF = 22520004
PC_4_IF = 00000060
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000005c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000a
Rt_ID = 00000004
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000004
Rt_EX = 00000004
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000058
SrcB = 00000001
Result_EX = 00000005
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000005c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000010
WriteData = 0000000a
WriteRegA_MEM = 10
PC_4_MEM = 00000054
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 455
memory[         4] = 0000000a
                 455
Stall = 1
Flush = 1
PC_Potential = 00000060
PC_Next = 00000060
PC_Cur = 0000005c
Instr_IF = 22520004
PC_4_IF = 00000060
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000005c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000a
Rt_ID = 00000004
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000004
Rt_EX = 00000004
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000058
SrcB = 00000001
Result_EX = 00000005
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000005c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000010
WriteData = 0000000a
WriteRegA_MEM = 10
PC_4_MEM = 00000054
DMRD_MEM = 0000000a
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 460
Stall = 1
Flush = 1
PC_Potential = 00000060
PC_Next = 00000060
PC_Cur = 0000005c
Instr_IF = 22520004
PC_4_IF = 00000060
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000005c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000a
Rt_ID = 00000004
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000005
WriteData = 00000004
WriteRegA_MEM = 11
PC_4_MEM = 00000058
DMRD_MEM = 00000001
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000010
DMRD_WB = 0000000a
WriteRegA_WB = 10
PC_4_WB = 00000054
WriteBackData = 00000010

                 470
Stall = 0
Flush = 0
PC_Potential = 00000060
PC_Next = 00000060
PC_Cur = 0000005c
Instr_IF = 22520004
PC_4_IF = 00000060
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000005c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000a
Rt_ID = 00000004
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000005
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000058
WriteBackData = 00000005

                 475
reg[17] = 00000005
                 475
Stall = 0
Flush = 0
PC_Potential = 00000060
PC_Next = 00000060
PC_Cur = 0000005c
Instr_IF = 22520004
PC_4_IF = 00000060
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000005c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000a
Rt_ID = 00000005
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000005
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000058
WriteBackData = 00000005

                 480
Op = 001000, Funct = 000100
                 480
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 480
Stall = 0
Flush = 0
PC_Potential = 00000064
PC_Next = 00000064
PC_Cur = 00000060
Instr_IF = ae500000
PC_4_IF = 00000064
JumpAddr = 09400000
Jump = 0
Instr_ID = 22520004
PC_4_ID = 00000060
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000010
Rt_ID = 00000010
WriteRegA_ID = 12
SignImm_ID = 00000004
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 0000000a
Rt_EX = 00000005
WriteRegA_EX = 10
SignImm_EX = ffff8020
PC_4_EX = 0000005c
SrcB = 00000005
Result_EX = 0000000f
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffe0080
BranchAddr = fffe00dc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 490
Op = 101011, Funct = 000000
                 490
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 490
Stall = 1
Flush = 1
PC_Potential = 00000068
PC_Next = 00000068
PC_Cur = 00000064
Instr_IF = 22310001
PC_4_IF = 00000068
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000064
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000010
Rt_ID = 0000000a
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000010
Rt_EX = 00000010
WriteRegA_EX = 12
SignImm_EX = 00000004
PC_4_EX = 00000060
SrcB = 00000004
Result_EX = 00000014
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000070
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000f
WriteData = 00000005
WriteRegA_MEM = 10
PC_4_MEM = 0000005c
DMRD_MEM = 00000006
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 500
Stall = 1
Flush = 1
PC_Potential = 00000068
PC_Next = 00000068
PC_Cur = 00000064
Instr_IF = 22310001
PC_4_IF = 00000068
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000064
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000010
Rt_ID = 0000000a
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000014
WriteData = 00000010
WriteRegA_MEM = 12
PC_4_MEM = 00000060
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000f
DMRD_WB = 00000006
WriteRegA_WB = 10
PC_4_WB = 0000005c
WriteBackData = 0000000f

                 505
reg[16] = 0000000f
                 505
Stall = 1
Flush = 1
PC_Potential = 00000068
PC_Next = 00000068
PC_Cur = 00000064
Instr_IF = 22310001
PC_4_IF = 00000068
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000064
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000010
Rt_ID = 0000000f
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000014
WriteData = 00000010
WriteRegA_MEM = 12
PC_4_MEM = 00000060
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000f
DMRD_WB = 00000006
WriteRegA_WB = 10
PC_4_WB = 0000005c
WriteBackData = 0000000f

                 510
Stall = 0
Flush = 0
PC_Potential = 00000068
PC_Next = 00000068
PC_Cur = 00000064
Instr_IF = 22310001
PC_4_IF = 00000068
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000064
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000010
Rt_ID = 0000000f
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000014
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000060
WriteBackData = 00000014

                 515
reg[18] = 00000014
                 515
Stall = 0
Flush = 0
PC_Potential = 00000068
PC_Next = 00000068
PC_Cur = 00000064
Instr_IF = 22310001
PC_4_IF = 00000068
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000064
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000014
Rt_ID = 0000000f
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000014
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000060
WriteBackData = 00000014

                 520
Op = 001000, Funct = 000001
                 520
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 520
Stall = 0
Flush = 0
PC_Potential = 0000006c
PC_Next = 0000006c
PC_Cur = 00000068
Instr_IF = 02118020
PC_4_IF = 0000006c
JumpAddr = 08460080
Jump = 0
Instr_ID = 22310001
PC_4_ID = 00000068
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000005
Rt_ID = 00000005
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000014
Rt_EX = 0000000f
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000064
SrcB = 00000000
Result_EX = 00000014
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000064
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 530
Op = 000000, Funct = 100000
                 530
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 530
Stall = 1
Flush = 1
PC_Potential = 00000070
PC_Next = 00000070
PC_Cur = 0000006c
Instr_IF = 22520004
PC_4_IF = 00000070
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000006c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000f
Rt_ID = 00000005
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000005
Rt_EX = 00000005
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000068
SrcB = 00000001
Result_EX = 00000006
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000006c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000014
WriteData = 0000000f
WriteRegA_MEM = 10
PC_4_MEM = 00000064
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 535
memory[         5] = 0000000f
                 535
Stall = 1
Flush = 1
PC_Potential = 00000070
PC_Next = 00000070
PC_Cur = 0000006c
Instr_IF = 22520004
PC_4_IF = 00000070
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000006c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000f
Rt_ID = 00000005
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000005
Rt_EX = 00000005
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000068
SrcB = 00000001
Result_EX = 00000006
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000006c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000014
WriteData = 0000000f
WriteRegA_MEM = 10
PC_4_MEM = 00000064
DMRD_MEM = 0000000f
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 540
Stall = 1
Flush = 1
PC_Potential = 00000070
PC_Next = 00000070
PC_Cur = 0000006c
Instr_IF = 22520004
PC_4_IF = 00000070
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000006c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000f
Rt_ID = 00000005
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000006
WriteData = 00000005
WriteRegA_MEM = 11
PC_4_MEM = 00000068
DMRD_MEM = 00000001
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000014
DMRD_WB = 0000000f
WriteRegA_WB = 10
PC_4_WB = 00000064
WriteBackData = 00000014

                 550
Stall = 0
Flush = 0
PC_Potential = 00000070
PC_Next = 00000070
PC_Cur = 0000006c
Instr_IF = 22520004
PC_4_IF = 00000070
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000006c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000f
Rt_ID = 00000005
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000006
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000068
WriteBackData = 00000006

                 555
reg[17] = 00000006
                 555
Stall = 0
Flush = 0
PC_Potential = 00000070
PC_Next = 00000070
PC_Cur = 0000006c
Instr_IF = 22520004
PC_4_IF = 00000070
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000006c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000f
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000006
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000068
WriteBackData = 00000006

                 560
Op = 001000, Funct = 000100
                 560
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 560
Stall = 0
Flush = 0
PC_Potential = 00000074
PC_Next = 00000074
PC_Cur = 00000070
Instr_IF = ae500000
PC_4_IF = 00000074
JumpAddr = 09400000
Jump = 0
Instr_ID = 22520004
PC_4_ID = 00000070
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000014
Rt_ID = 00000014
WriteRegA_ID = 12
SignImm_ID = 00000004
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 0000000f
Rt_EX = 00000006
WriteRegA_EX = 10
SignImm_EX = ffff8020
PC_4_EX = 0000006c
SrcB = 00000006
Result_EX = 00000015
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffe0080
BranchAddr = fffe00ec
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 570
Op = 101011, Funct = 000000
                 570
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 570
Stall = 1
Flush = 1
PC_Potential = 00000078
PC_Next = 00000078
PC_Cur = 00000074
Instr_IF = 22310001
PC_4_IF = 00000078
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000074
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000014
Rt_ID = 0000000f
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000014
Rt_EX = 00000014
WriteRegA_EX = 12
SignImm_EX = 00000004
PC_4_EX = 00000070
SrcB = 00000004
Result_EX = 00000018
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000080
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000015
WriteData = 00000006
WriteRegA_MEM = 10
PC_4_MEM = 0000006c
DMRD_MEM = 0000000f
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 580
Stall = 1
Flush = 1
PC_Potential = 00000078
PC_Next = 00000078
PC_Cur = 00000074
Instr_IF = 22310001
PC_4_IF = 00000078
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000074
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000014
Rt_ID = 0000000f
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000018
WriteData = 00000014
WriteRegA_MEM = 12
PC_4_MEM = 00000070
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000015
DMRD_WB = 0000000f
WriteRegA_WB = 10
PC_4_WB = 0000006c
WriteBackData = 00000015

                 585
reg[16] = 00000015
                 585
Stall = 1
Flush = 1
PC_Potential = 00000078
PC_Next = 00000078
PC_Cur = 00000074
Instr_IF = 22310001
PC_4_IF = 00000078
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000074
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000014
Rt_ID = 00000015
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000018
WriteData = 00000014
WriteRegA_MEM = 12
PC_4_MEM = 00000070
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000015
DMRD_WB = 0000000f
WriteRegA_WB = 10
PC_4_WB = 0000006c
WriteBackData = 00000015

                 590
Stall = 0
Flush = 0
PC_Potential = 00000078
PC_Next = 00000078
PC_Cur = 00000074
Instr_IF = 22310001
PC_4_IF = 00000078
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000074
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000014
Rt_ID = 00000015
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000018
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000070
WriteBackData = 00000018

                 595
reg[18] = 00000018
                 595
Stall = 0
Flush = 0
PC_Potential = 00000078
PC_Next = 00000078
PC_Cur = 00000074
Instr_IF = 22310001
PC_4_IF = 00000078
JumpAddr = 08c40004
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000074
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000018
Rt_ID = 00000015
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000018
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000070
WriteBackData = 00000018

                 600
Op = 001000, Funct = 000001
                 600
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 600
Stall = 0
Flush = 0
PC_Potential = 0000007c
PC_Next = 0000007c
PC_Cur = 00000078
Instr_IF = 02118020
PC_4_IF = 0000007c
JumpAddr = 08460080
Jump = 0
Instr_ID = 22310001
PC_4_ID = 00000078
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000006
Rt_ID = 00000006
WriteRegA_ID = 11
SignImm_ID = 00000001
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000018
Rt_EX = 00000015
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000074
SrcB = 00000000
Result_EX = 00000018
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000074
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 610
Op = 000000, Funct = 100000
                 610
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 610
Stall = 1
Flush = 1
PC_Potential = 00000080
PC_Next = 00000080
PC_Cur = 0000007c
Instr_IF = 22520004
PC_4_IF = 00000080
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000007c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000015
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000006
Rt_EX = 00000006
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000078
SrcB = 00000001
Result_EX = 00000007
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000007c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000018
WriteData = 00000015
WriteRegA_MEM = 10
PC_4_MEM = 00000074
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 615
memory[         6] = 00000015
                 615
Stall = 1
Flush = 1
PC_Potential = 00000080
PC_Next = 00000080
PC_Cur = 0000007c
Instr_IF = 22520004
PC_4_IF = 00000080
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000007c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000015
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000006
Rt_EX = 00000006
WriteRegA_EX = 11
SignImm_EX = 00000001
PC_4_EX = 00000078
SrcB = 00000001
Result_EX = 00000007
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000004
BranchAddr = 0000007c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 00000018
WriteData = 00000015
WriteRegA_MEM = 10
PC_4_MEM = 00000074
DMRD_MEM = 00000015
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 620
Stall = 1
Flush = 1
PC_Potential = 00000080
PC_Next = 00000080
PC_Cur = 0000007c
Instr_IF = 22520004
PC_4_IF = 00000080
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000007c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000015
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000007
WriteData = 00000006
WriteRegA_MEM = 11
PC_4_MEM = 00000078
DMRD_MEM = 00000001
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000018
DMRD_WB = 00000015
WriteRegA_WB = 10
PC_4_WB = 00000074
WriteBackData = 00000018

                 630
Stall = 0
Flush = 0
PC_Potential = 00000080
PC_Next = 00000080
PC_Cur = 0000007c
Instr_IF = 22520004
PC_4_IF = 00000080
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000007c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000015
Rt_ID = 00000006
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000007
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000078
WriteBackData = 00000007

                 635
reg[17] = 00000007
                 635
Stall = 0
Flush = 0
PC_Potential = 00000080
PC_Next = 00000080
PC_Cur = 0000007c
Instr_IF = 22520004
PC_4_IF = 00000080
JumpAddr = 09480010
Jump = 0
Instr_ID = 02118020
PC_4_ID = 0000007c
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000015
Rt_ID = 00000007
WriteRegA_ID = 10
SignImm_ID = ffff8020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000007
DMRD_WB = 00000001
WriteRegA_WB = 11
PC_4_WB = 00000078
WriteBackData = 00000007

                 640
Op = 001000, Funct = 000100
                 640
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 640
Stall = 0
Flush = 0
PC_Potential = 00000084
PC_Next = 00000084
PC_Cur = 00000080
Instr_IF = ae500000
PC_4_IF = 00000084
JumpAddr = 09400000
Jump = 0
Instr_ID = 22520004
PC_4_ID = 00000080
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000018
Rt_ID = 00000018
WriteRegA_ID = 12
SignImm_ID = 00000004
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000015
Rt_EX = 00000007
WriteRegA_EX = 10
SignImm_EX = ffff8020
PC_4_EX = 0000007c
SrcB = 00000007
Result_EX = 0000001c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffe0080
BranchAddr = fffe00fc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 650
Op = 101011, Funct = 000000
                 650
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 1, WriteToReg = 0, RegWrite = 0
                 650
Stall = 1
Flush = 1
PC_Potential = 00000088
PC_Next = 00000088
PC_Cur = 00000084
Instr_IF = 2002000a
PC_4_IF = 00000088
JumpAddr = 00080028
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000084
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000018
Rt_ID = 00000015
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000018
Rt_EX = 00000018
WriteRegA_EX = 12
SignImm_EX = 00000004
PC_4_EX = 00000080
SrcB = 00000004
Result_EX = 0000001c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000010
BranchAddr = 00000090
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000001c
WriteData = 00000007
WriteRegA_MEM = 10
PC_4_MEM = 0000007c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 660
Stall = 1
Flush = 1
PC_Potential = 00000088
PC_Next = 00000088
PC_Cur = 00000084
Instr_IF = 2002000a
PC_4_IF = 00000088
JumpAddr = 00080028
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000084
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000018
Rt_ID = 00000015
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000001c
WriteData = 00000018
WriteRegA_MEM = 12
PC_4_MEM = 00000080
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000001c
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 0000007c
WriteBackData = 0000001c

                 665
reg[16] = 0000001c
                 665
Stall = 1
Flush = 1
PC_Potential = 00000088
PC_Next = 00000088
PC_Cur = 00000084
Instr_IF = 2002000a
PC_4_IF = 00000088
JumpAddr = 00080028
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000084
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000018
Rt_ID = 0000001c
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000001c
WriteData = 00000018
WriteRegA_MEM = 12
PC_4_MEM = 00000080
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000001c
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 0000007c
WriteBackData = 0000001c

                 670
Stall = 0
Flush = 0
PC_Potential = 00000088
PC_Next = 00000088
PC_Cur = 00000084
Instr_IF = 2002000a
PC_4_IF = 00000088
JumpAddr = 00080028
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000084
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000018
Rt_ID = 0000001c
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000001c
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000080
WriteBackData = 0000001c

                 675
reg[18] = 0000001c
                 675
Stall = 0
Flush = 0
PC_Potential = 00000088
PC_Next = 00000088
PC_Cur = 00000084
Instr_IF = 2002000a
PC_4_IF = 00000088
JumpAddr = 00080028
Jump = 0
Instr_ID = ae500000
PC_4_ID = 00000084
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 1
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 0000001c
Rt_ID = 0000001c
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000001c
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000080
WriteBackData = 0000001c

                 680
Op = 001000, Funct = 001010
                 680
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 680
Stall = 0
Flush = 0
PC_Potential = 0000008c
PC_Next = 0000008c
PC_Cur = 00000088
Instr_IF = 20100000
PC_4_IF = 0000008c
JumpAddr = 00400000
Jump = 0
Instr_ID = 2002000a
PC_4_ID = 00000088
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 02
SignImm_ID = 0000000a
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 1
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 0000001c
Rt_EX = 0000001c
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000084
SrcB = 00000000
Result_EX = 0000001c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000084
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 690
Op = 001000, Funct = 000000
                 690
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 690
Stall = 0
Flush = 0
PC_Potential = 00000090
PC_Next = 00000090
PC_Cur = 0000008c
Instr_IF = 20100000
PC_4_IF = 00000090
JumpAddr = 00400000
Jump = 0
Instr_ID = 20100000
PC_4_ID = 0000008c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 0000001c
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 02
SignImm_EX = 0000000a
PC_4_EX = 00000088
SrcB = 0000000a
Result_EX = 0000000a
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000028
BranchAddr = 000000b0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 0000001c
WriteData = 0000001c
WriteRegA_MEM = 10
PC_4_MEM = 00000084
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 695
memory[         7] = 0000001c
                 695
Stall = 0
Flush = 0
PC_Potential = 00000090
PC_Next = 00000090
PC_Cur = 0000008c
Instr_IF = 20100000
PC_4_IF = 00000090
JumpAddr = 00400000
Jump = 0
Instr_ID = 20100000
PC_4_ID = 0000008c
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 0000001c
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 02
SignImm_EX = 0000000a
PC_4_EX = 00000088
SrcB = 0000000a
Result_EX = 0000000a
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000028
BranchAddr = 000000b0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 1
Result_MEM = 0000001c
WriteData = 0000001c
WriteRegA_MEM = 10
PC_4_MEM = 00000084
DMRD_MEM = 0000001c
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                 700
Stall = 0
Flush = 0
PC_Potential = 00000094
PC_Next = 00000094
PC_Cur = 00000090
Instr_IF = 20100000
PC_4_IF = 00000094
JumpAddr = 00400000
Jump = 0
Instr_ID = 20100000
PC_4_ID = 00000090
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 0000001c
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 0000001c
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 0000008c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000008c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000a
WriteData = 00000000
WriteRegA_MEM = 02
PC_4_MEM = 00000088
DMRD_MEM = 00000003
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 0000001c
DMRD_WB = 0000001c
WriteRegA_WB = 10
PC_4_WB = 00000084
WriteBackData = 0000001c

                 710
Stall = 0
Flush = 0
PC_Potential = 00000098
PC_Next = 00000098
PC_Cur = 00000094
Instr_IF = 0000000c
PC_4_IF = 00000098
JumpAddr = 00000030
Jump = 0
Instr_ID = 20100000
PC_4_ID = 00000094
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 0000001c
WriteRegA_ID = 10
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 0000001c
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000090
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000090
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 0000001c
WriteRegA_MEM = 10
PC_4_MEM = 0000008c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000a
DMRD_WB = 00000003
WriteRegA_WB = 02
PC_4_WB = 00000088
WriteBackData = 0000000a

                 715
reg[ 2] = 0000000a
                 720
Op = 000000, Funct = 001100
                 720
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 720
Stall = 0
Flush = 0
PC_Potential = 0000009c
PC_Next = 0000009c
PC_Cur = 00000098
Instr_IF = 00000000
PC_4_IF = 0000009c
JumpAddr = 00000000
Jump = 0
Instr_ID = 0000000c
PC_4_ID = 00000098
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 0000000c
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 0000001c
WriteRegA_EX = 10
SignImm_EX = 00000000
PC_4_EX = 00000094
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000094
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 0000001c
WriteRegA_MEM = 10
PC_4_MEM = 00000090
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 0000008c
WriteBackData = 00000000

                 725
reg[16] = 00000000
                 730
Op = 000000, Funct = 000000
                 730
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 730
Stall = 0
Flush = 0
PC_Potential = 000000a0
PC_Next = 000000a0
PC_Cur = 0000009c
Instr_IF = 00000000
PC_4_IF = 000000a0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000009c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 0000000c
PC_4_EX = 00000098
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 000000c8
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 0000001c
WriteRegA_MEM = 10
PC_4_MEM = 00000094
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000090
WriteBackData = 00000000

                 735
reg[16] = 00000000
                 740
Stall = 0
Flush = 0
PC_Potential = 000000a4
PC_Next = 000000a4
PC_Cur = 000000a0
Instr_IF = 00000000
PC_4_IF = 000000a4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000a0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000009c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000009c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000098
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 10
PC_4_WB = 00000094
WriteBackData = 00000000

                 745
reg[16] = 00000000
                 750
Stall = 0
Flush = 0
PC_Potential = 000000a8
PC_Next = 000000a8
PC_Cur = 000000a4
Instr_IF = 00000000
PC_4_IF = 000000a8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000a4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000a0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000a0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000009c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000098
WriteBackData = 00000000

                 760
Stall = 0
Flush = 0
PC_Potential = 000000ac
PC_Next = 000000ac
PC_Cur = 000000a8
Instr_IF = 00000000
PC_4_IF = 000000ac
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000a8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000a4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000a4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000a0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000009c
WriteBackData = 00000000

                 770
Stall = 0
Flush = 0
PC_Potential = 000000b0
PC_Next = 000000b0
PC_Cur = 000000ac
Instr_IF = 00000000
PC_4_IF = 000000b0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000ac
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000a8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000a8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000a4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000a0
WriteBackData = 00000000

                 780
Stall = 0
Flush = 0
PC_Potential = 000000b4
PC_Next = 000000b4
PC_Cur = 000000b0
Instr_IF = 00000000
PC_4_IF = 000000b4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000b0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000ac
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000ac
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000a8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000a4
WriteBackData = 00000000

                 790
Stall = 0
Flush = 0
PC_Potential = 000000b8
PC_Next = 000000b8
PC_Cur = 000000b4
Instr_IF = 00000000
PC_4_IF = 000000b8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000b4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000b0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000b0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000ac
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000a8
WriteBackData = 00000000

                 800
Stall = 0
Flush = 0
PC_Potential = 000000bc
PC_Next = 000000bc
PC_Cur = 000000b8
Instr_IF = 00000000
PC_4_IF = 000000bc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000b8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000b4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000b4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000b0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000ac
WriteBackData = 00000000

                 810
Stall = 0
Flush = 0
PC_Potential = 000000c0
PC_Next = 000000c0
PC_Cur = 000000bc
Instr_IF = 00000000
PC_4_IF = 000000c0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000bc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000b8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000b8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000b4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000b0
WriteBackData = 00000000

                 820
Stall = 0
Flush = 0
PC_Potential = 000000c4
PC_Next = 000000c4
PC_Cur = 000000c0
Instr_IF = 00000000
PC_4_IF = 000000c4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000c0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000bc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000bc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000b8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000b4
WriteBackData = 00000000

                 830
Stall = 0
Flush = 0
PC_Potential = 000000c8
PC_Next = 000000c8
PC_Cur = 000000c4
Instr_IF = 00000000
PC_4_IF = 000000c8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000c4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000c0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000c0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000bc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000b8
WriteBackData = 00000000

                 840
Stall = 0
Flush = 0
PC_Potential = 000000cc
PC_Next = 000000cc
PC_Cur = 000000c8
Instr_IF = 00000000
PC_4_IF = 000000cc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000c8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000c4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000c4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000c0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000bc
WriteBackData = 00000000

                 850
Stall = 0
Flush = 0
PC_Potential = 000000d0
PC_Next = 000000d0
PC_Cur = 000000cc
Instr_IF = 00000000
PC_4_IF = 000000d0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000cc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000c8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000c8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000c4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000c0
WriteBackData = 00000000

                 860
Stall = 0
Flush = 0
PC_Potential = 000000d4
PC_Next = 000000d4
PC_Cur = 000000d0
Instr_IF = 00000000
PC_4_IF = 000000d4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000d0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000cc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000cc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000c8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000c4
WriteBackData = 00000000

                 870
Stall = 0
Flush = 0
PC_Potential = 000000d8
PC_Next = 000000d8
PC_Cur = 000000d4
Instr_IF = 00000000
PC_4_IF = 000000d8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000d4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000d0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000d0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000cc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000c8
WriteBackData = 00000000

                 880
Stall = 0
Flush = 0
PC_Potential = 000000dc
PC_Next = 000000dc
PC_Cur = 000000d8
Instr_IF = 00000000
PC_4_IF = 000000dc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000d8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000d4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000d4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000d0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000cc
WriteBackData = 00000000

                 890
Stall = 0
Flush = 0
PC_Potential = 000000e0
PC_Next = 000000e0
PC_Cur = 000000dc
Instr_IF = 00000000
PC_4_IF = 000000e0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000dc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000d8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000d8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000d4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000d0
WriteBackData = 00000000

                 900
Stall = 0
Flush = 0
PC_Potential = 000000e4
PC_Next = 000000e4
PC_Cur = 000000e0
Instr_IF = 00000000
PC_4_IF = 000000e4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000e0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000dc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000dc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000d8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000d4
WriteBackData = 00000000

                 910
Stall = 0
Flush = 0
PC_Potential = 000000e8
PC_Next = 000000e8
PC_Cur = 000000e4
Instr_IF = 00000000
PC_4_IF = 000000e8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000e4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000e0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000e0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000dc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000d8
WriteBackData = 00000000

                 920
Stall = 0
Flush = 0
PC_Potential = 000000ec
PC_Next = 000000ec
PC_Cur = 000000e8
Instr_IF = 00000000
PC_4_IF = 000000ec
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000e8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000e4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000e4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000e0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000dc
WriteBackData = 00000000

                 930
Stall = 0
Flush = 0
PC_Potential = 000000f0
PC_Next = 000000f0
PC_Cur = 000000ec
Instr_IF = 00000000
PC_4_IF = 000000f0
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000ec
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000e8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000e8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000e4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000e0
WriteBackData = 00000000

                 940
Stall = 0
Flush = 0
PC_Potential = 000000f4
PC_Next = 000000f4
PC_Cur = 000000f0
Instr_IF = 00000000
PC_4_IF = 000000f4
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000f0
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000ec
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000ec
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000e8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000e4
WriteBackData = 00000000

                 950
Stall = 0
Flush = 0
PC_Potential = 000000f8
PC_Next = 000000f8
PC_Cur = 000000f4
Instr_IF = 00000000
PC_4_IF = 000000f8
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000f4
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000f0
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000f0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000ec
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000e8
WriteBackData = 00000000

                 960
Stall = 0
Flush = 0
PC_Potential = 000000fc
PC_Next = 000000fc
PC_Cur = 000000f8
Instr_IF = 00000000
PC_4_IF = 000000fc
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000f8
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000f4
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000f4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000f0
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000ec
WriteBackData = 00000000

                 970
Stall = 0
Flush = 0
PC_Potential = 00000100
PC_Next = 00000100
PC_Cur = 000000fc
Instr_IF = 00000000
PC_4_IF = 00000100
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 000000fc
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000f8
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000f8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000f4
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000f0
WriteBackData = 00000000

                 980
Stall = 0
Flush = 0
PC_Potential = 00000104
PC_Next = 00000104
PC_Cur = 00000100
Instr_IF = 00000000
PC_4_IF = 00000104
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000100
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 000000fc
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 000000fc
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000f8
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000f4
WriteBackData = 00000000

                 990
Stall = 0
Flush = 0
PC_Potential = 00000108
PC_Next = 00000108
PC_Cur = 00000104
Instr_IF = 00000000
PC_4_IF = 00000108
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000104
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000100
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000100
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 000000fc
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000f8
WriteBackData = 00000000

                1000
Stall = 0
Flush = 0
PC_Potential = 0000010c
PC_Next = 0000010c
PC_Cur = 00000108
Instr_IF = 00000000
PC_4_IF = 0000010c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000108
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000104
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000104
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000100
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 000000fc
WriteBackData = 00000000

INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.727 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sources_1\new\test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sim_1\new\simulation.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/utils_1/imports/synth_1/test.dcp with file D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1/CPU.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sources_1\new\test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Document\TMP\BubblePipelineCPU\BubblePipelineCPU.srcs\sim_1\new\simulation.v:]
launch_runs synth_1 -jobs 8
[Fri Apr 26 00:04:13 2024] Launched synth_1...
Run output will be captured here: D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'PC_Cur' is not allowed [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:12]
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module JumpController
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module IF2ID
INFO: [VRFC 10-311] analyzing module ID2EX
INFO: [VRFC 10-311] analyzing module EX2MEM
INFO: [VRFC 10-311] analyzing module MEM2WB
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdd4
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module LeftShift2
INFO: [VRFC 10-311] analyzing module PCBranch
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in10' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 34 for port 'out' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:223]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 4. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 295. Module Hazard doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 611. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 658. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 678. Module PCAdd4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 325. Module JumpController doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 430. Module IF2ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 335. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 717. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 687. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 459. Module ID2EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 750. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 696. Module LeftShift2(DEPTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 707. Module PCBranch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2(DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 535. Module EX2MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 787. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 575. Module MEM2WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 4. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 295. Module Hazard doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 611. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 658. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 678. Module PCAdd4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 325. Module JumpController doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 430. Module IF2ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 335. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 717. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 687. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 459. Module ID2EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 750. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 696. Module LeftShift2(DEPTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 707. Module PCBranch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 630. Module Mux2(DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 535. Module EX2MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 787. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 575. Module MEM2WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v" Line 643. Module Mux4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.PCAdd4
Compiling module xil_defaultlib.JumpController
Compiling module xil_defaultlib.IF2ID
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Mux4(DEPTH=5)
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ID2EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LeftShift2(DEPTH=32)
Compiling module xil_defaultlib.PCBranch
Compiling module xil_defaultlib.Mux2(DEPTH=1)
Compiling module xil_defaultlib.EX2MEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM2WB
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1692.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0
Op = 000000, Funct = 000000
                   0
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                   0
Stall = 0
Flush = 0
PC_Potential = 00000004
PC_Next = 00000004
PC_Cur = 00000000
Instr_IF = 20110020
PC_4_IF = 00000004
JumpAddr = 00440080
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000000
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  10
Op = 001000, Funct = 100000
                  10
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  10
Stall = 0
Flush = 0
PC_Potential = 00000008
PC_Next = 00000008
PC_Cur = 00000004
Instr_IF = 20020022
PC_4_IF = 00000008
JumpAddr = 00080088
Jump = 0
Instr_ID = 20110020
PC_4_ID = 00000004
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  20
Op = 001000, Funct = 100010
                  20
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  20
Stall = 0
Flush = 0
PC_Potential = 0000000c
PC_Next = 00000018
PC_Cur = 00000008
Instr_IF = 08000006
PC_4_IF = 0000000c
JumpAddr = 00000018
Jump = 1
Instr_ID = 20020022
PC_4_ID = 00000008
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 02
SignImm_ID = 00000022
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 11
SignImm_EX = 00000020
PC_4_EX = 00000004
SrcB = 00000020
Result_EX = 00000020
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000080
BranchAddr = 00000084
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  30
Op = 000010, Funct = 000110
                  30
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                  30
Stall = 0
Flush = 0
PC_Potential = 0000001c
PC_Next = 0000001c
PC_Cur = 00000018
Instr_IF = 10000003
PC_4_IF = 0000001c
JumpAddr = 0000000c
Jump = 0
Instr_ID = 08000006
PC_4_ID = 0000000c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000006
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 02
SignImm_EX = 00000022
PC_4_EX = 00000008
SrcB = 00000022
Result_EX = 00000022
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000088
BranchAddr = 00000090
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000020
WriteData = 00000000
WriteRegA_MEM = 11
PC_4_MEM = 00000004
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  40
Op = 000100, Funct = 000011
                  40
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                  40
Stall = 0
Flush = 0
PC_Potential = 00000020
PC_Next = 00000020
PC_Cur = 0000001c
Instr_IF = 20110007
PC_4_IF = 00000020
JumpAddr = 0044001c
Jump = 0
Instr_ID = 10000003
PC_4_ID = 0000001c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000003
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000006
PC_4_EX = 0000000c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000018
BranchAddr = 00000024
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000022
WriteData = 00000000
WriteRegA_MEM = 02
PC_4_MEM = 00000008
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000020
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000004
WriteBackData = 00000020

                  45
reg[17] = 00000020
                  50
Op = 001000, Funct = 000111
                  50
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  50
Stall = 0
Flush = 0
PC_Potential = 00000024
PC_Next = 00000024
PC_Cur = 00000020
Instr_IF = 20120008
PC_4_IF = 00000024
JumpAddr = 00480020
Jump = 0
Instr_ID = 20110007
PC_4_ID = 00000020
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000020
WriteRegA_ID = 11
SignImm_ID = 00000007
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000003
PC_4_EX = 0000001c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000000c
BranchAddr = 00000028
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000000c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000022
DMRD_WB = 00000000
WriteRegA_WB = 02
PC_4_WB = 00000008
WriteBackData = 00000022

                  55
reg[ 2] = 00000022
                  60
Op = 001000, Funct = 001000
                  60
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  60
Stall = 0
Flush = 0
PC_Potential = 00000028
PC_Next = 00000028
PC_Cur = 00000024
Instr_IF = 20130009
PC_4_IF = 00000028
JumpAddr = 004c0024
Jump = 0
Instr_ID = 20120008
PC_4_ID = 00000024
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = 00000008
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000020
WriteRegA_EX = 11
SignImm_EX = 00000007
PC_4_EX = 00000020
SrcB = 00000007
Result_EX = 00000007
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000001c
BranchAddr = 0000003c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000001c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000000c
WriteBackData = 00000000

                  70
Op = 001000, Funct = 001001
                  70
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  70
Stall = 0
Flush = 0
PC_Potential = 0000002c
PC_Next = 0000002c
PC_Cur = 00000028
Instr_IF = 14110003
PC_4_IF = 0000002c
JumpAddr = 0044000c
Jump = 0
Instr_ID = 20130009
PC_4_ID = 00000028
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 13
SignImm_ID = 00000009
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 12
SignImm_EX = 00000008
PC_4_EX = 00000024
SrcB = 00000008
Result_EX = 00000008
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000020
BranchAddr = 00000044
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000007
WriteData = 00000020
WriteRegA_MEM = 11
PC_4_MEM = 00000020
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000001c
WriteBackData = 00000000

                  80
Op = 000101, Funct = 000011
                  80
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                  80
Stall = 0
Flush = 0
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = 2011000a
PC_4_IF = 00000030
JumpAddr = 00440028
Jump = 0
Instr_ID = 14110003
PC_4_ID = 0000002c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000020
WriteRegA_ID = 11
SignImm_ID = 00000003
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 13
SignImm_EX = 00000009
PC_4_EX = 00000028
SrcB = 00000009
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000024
BranchAddr = 0000004c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000008
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 00000024
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000007
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000020
WriteBackData = 00000007

                  85
reg[17] = 00000007
                  85
Stall = 0
Flush = 0
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = 2011000a
PC_4_IF = 00000030
JumpAddr = 00440028
Jump = 0
Instr_ID = 14110003
PC_4_ID = 0000002c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000007
WriteRegA_ID = 11
SignImm_ID = 00000003
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 13
SignImm_EX = 00000009
PC_4_EX = 00000028
SrcB = 00000009
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000024
BranchAddr = 0000004c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000008
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 00000024
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000007
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000020
WriteBackData = 00000007

                  90
Op = 001000, Funct = 001010
                  90
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  90
Stall = 0
Flush = 0
PC_Potential = 00000034
PC_Next = 00000034
PC_Cur = 00000030
Instr_IF = 2012000b
PC_4_IF = 00000034
JumpAddr = 0048002c
Jump = 0
Instr_ID = 2011000a
PC_4_ID = 00000030
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000007
WriteRegA_ID = 11
SignImm_ID = 0000000a
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000007
WriteRegA_EX = 11
SignImm_EX = 00000003
PC_4_EX = 0000002c
SrcB = 00000007
Result_EX = 00000007
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000000c
BranchAddr = 00000038
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000009
WriteData = 00000000
WriteRegA_MEM = 13
PC_4_MEM = 00000028
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000008
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000024
WriteBackData = 00000008

                  95
reg[18] = 00000008
                 100
Op = 001000, Funct = 001011
                 100
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 100
Stall = 0
Flush = 0
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 2013000c
PC_4_IF = 00000038
JumpAddr = 004c0030
Jump = 0
Instr_ID = 2012000b
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000008
WriteRegA_ID = 12
SignImm_ID = 0000000b
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000007
WriteRegA_EX = 11
SignImm_EX = 0000000a
PC_4_EX = 00000030
SrcB = 0000000a
Result_EX = 0000000a
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000028
BranchAddr = 00000058
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000007
WriteData = 00000007
WriteRegA_MEM = 11
PC_4_MEM = 0000002c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000009
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000028
WriteBackData = 00000009

                 105
reg[19] = 00000009
                 110
Op = 001000, Funct = 001100
                 110
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 110
Stall = 0
Flush = 0
PC_Potential = 0000003c
PC_Next = 00000050
PC_Cur = 00000038
Instr_IF = 0c000014
PC_4_IF = 0000003c
JumpAddr = 00000050
Jump = 1
Instr_ID = 2013000c
PC_4_ID = 00000038
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000009
WriteRegA_ID = 13
SignImm_ID = 0000000c
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000008
WriteRegA_EX = 12
SignImm_EX = 0000000b
PC_4_EX = 00000034
SrcB = 0000000b
Result_EX = 0000000b
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000002c
BranchAddr = 00000060
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000a
WriteData = 00000007
WriteRegA_MEM = 11
PC_4_MEM = 00000030
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000007
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 0000002c
WriteBackData = 00000007

                 120
Op = 000011, Funct = 010100
                 120
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 120
Stall = 0
Flush = 0
PC_Potential = 00000054
PC_Next = 00000054
PC_Cur = 00000050
Instr_IF = 001f0820
PC_4_IF = 00000054
JumpAddr = 007c2080
Jump = 0
Instr_ID = 0c000014
PC_4_ID = 0000003c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000014
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000009
WriteRegA_EX = 13
SignImm_EX = 0000000c
PC_4_EX = 00000038
SrcB = 0000000c
Result_EX = 0000000c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 00000068
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000b
WriteData = 00000008
WriteRegA_MEM = 12
PC_4_MEM = 00000034
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000a
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000030
WriteBackData = 0000000a

                 125
reg[17] = 0000000a
                 130
Op = 000000, Funct = 100000
                 130
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 130
Stall = 0
Flush = 0
PC_Potential = 00000058
PC_Next = 00000058
PC_Cur = 00000054
Instr_IF = 2231ffff
PC_4_IF = 00000058
JumpAddr = 08c7fffc
Jump = 0
Instr_ID = 001f0820
PC_4_ID = 00000054
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 01
SignImm_ID = 00000820
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000014
PC_4_EX = 0000003c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000050
BranchAddr = 0000008c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000c
WriteData = 00000009
WriteRegA_MEM = 13
PC_4_MEM = 00000038
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000b
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000034
WriteBackData = 0000000b

                 135
reg[18] = 0000000b
                 140
Op = 001000, Funct = 111111
                 140
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 140
Stall = 0
Flush = 0
PC_Potential = 0000005c
PC_Next = 0000005c
PC_Cur = 00000058
Instr_IF = 00000000
PC_4_IF = 0000005c
JumpAddr = 00000000
Jump = 0
Instr_ID = 2231ffff
PC_4_ID = 00000058
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000a
Rt_ID = 0000000a
WriteRegA_ID = 11
SignImm_ID = ffffffff
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 01
SignImm_EX = 00000820
PC_4_EX = 00000054
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00002080
BranchAddr = 000020d4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000003c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000c
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000038
WriteBackData = 0000000c

                 145
reg[19] = 0000000c
                 150
Op = 000000, Funct = 000000
                 150
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 150
Stall = 0
Flush = 0
PC_Potential = 00000060
PC_Next = 00000060
PC_Cur = 0000005c
Instr_IF = 00000000
PC_4_IF = 00000060
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000005c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 0000000a
Rt_EX = 0000000a
WriteRegA_EX = 11
SignImm_EX = ffffffff
PC_4_EX = 00000058
SrcB = ffffffff
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffffffc
BranchAddr = 00000054
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 01
PC_4_MEM = 00000054
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000003c
WriteBackData = 00000000

                 160
Stall = 0
Flush = 0
PC_Potential = 00000064
PC_Next = 00000064
PC_Cur = 00000060
Instr_IF = 00000000
PC_4_IF = 00000064
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000060
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000005c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000005c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000009
WriteData = 0000000a
WriteRegA_MEM = 11
PC_4_MEM = 00000058
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 01
PC_4_WB = 00000054
WriteBackData = 00000000

                 165
reg[ 1] = 00000000
                 170
Stall = 0
Flush = 0
PC_Potential = 00000068
PC_Next = 00000068
PC_Cur = 00000064
Instr_IF = 00112020
PC_4_IF = 00000068
JumpAddr = 00448080
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000064
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000060
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000060
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000005c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000009
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000058
WriteBackData = 00000009

                 175
reg[17] = 00000009
                 180
Op = 000000, Funct = 100000
                 180
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 180
Stall = 0
Flush = 0
PC_Potential = 0000006c
PC_Next = 0000006c
PC_Cur = 00000068
Instr_IF = 00000000
PC_4_IF = 0000006c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00112020
PC_4_ID = 00000068
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000009
WriteRegA_ID = 04
SignImm_ID = 00002020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000064
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000064
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000060
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000005c
WriteBackData = 00000000

                 190
Op = 000000, Funct = 000000
                 190
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 190
Stall = 0
Flush = 0
PC_Potential = 00000070
PC_Next = 00000070
PC_Cur = 0000006c
Instr_IF = 00000000
PC_4_IF = 00000070
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000006c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000009
WriteRegA_EX = 04
SignImm_EX = 00002020
PC_4_EX = 00000068
SrcB = 00000009
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00008080
BranchAddr = 000080e8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000064
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000060
WriteBackData = 00000000

                 200
Stall = 0
Flush = 0
PC_Potential = 00000074
PC_Next = 00000074
PC_Cur = 00000070
Instr_IF = 00000000
PC_4_IF = 00000074
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000070
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000006c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000006c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000009
WriteData = 00000009
WriteRegA_MEM = 04
PC_4_MEM = 00000068
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000064
WriteBackData = 00000000

                 210
Stall = 0
Flush = 0
PC_Potential = 00000078
PC_Next = 00000078
PC_Cur = 00000074
Instr_IF = 0000000c
PC_4_IF = 00000078
JumpAddr = 00000030
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000074
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000070
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000070
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000006c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000009
DMRD_WB = 00000000
WriteRegA_WB = 04
PC_4_WB = 00000068
WriteBackData = 00000009

                 215
reg[ 4] = 00000009
                 220
Op = 000000, Funct = 001100
                 220
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 220
Stall = 0
Flush = 0
PC_Potential = 0000007c
PC_Next = 0000007c
PC_Cur = 00000078
Instr_IF = 1620fff6
PC_4_IF = 0000007c
JumpAddr = 0883ffd8
Jump = 0
Instr_ID = 0000000c
PC_4_ID = 00000078
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 0000000c
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000074
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000074
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000070
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000006c
WriteBackData = 00000000

                 230
Op = 000101, Funct = 110110
                 230
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 230
Stall = 0
Flush = 0
PC_Potential = 00000080
PC_Next = 0f800020
PC_Cur = 0000007c
Instr_IF = 03e00008
PC_4_IF = 00000080
JumpAddr = 0f800020
Jump = 1
Instr_ID = 1620fff6
PC_4_ID = 0000007c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000009
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = fffffff6
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 0000000c
PC_4_EX = 00000078
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 000000a8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000074
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000070
WriteBackData = 00000000

                 240
Op = 000000, Funct = 001000
                 240
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 240
Stall = 0
Flush = 0
PC_Potential = 0f800024
PC_Next = 0xxxxxxX
PC_Cur = 0f800020
Instr_IF = xxxxxxxx
PC_4_IF = 0f800024
JumpAddr = 0xxxxxxX
Jump = x
Instr_ID = 03e00008
PC_4_ID = 00000080
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000008
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000009
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = fffffff6
PC_4_EX = 0000007c
SrcB = 00000000
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = ffffffd8
BranchAddr = 00000054
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000078
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000074
WriteBackData = 00000000

                 250
Op = xxxxxx, Funct = xxxxxx
                 250
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 250
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = 0xxxxxxX
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = 0f800024
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000008
PC_4_EX = 00000080
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000020
BranchAddr = 000000a0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000009
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000007c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000078
WriteBackData = 00000000

                 260
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = xxxxxxxx
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = xxxxxxxx
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = xxxxxxxx
Rt_EX = xxxxxxxx
WriteRegA_EX = xx
SignImm_EX = xxxxxxxx
PC_4_EX = 0f800024
SrcB = xxxxxxxx
Result_EX = xxxxxxxx
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = xxxxxxxX
BranchAddr = xxxxxxxx
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000080
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000009
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000007c
WriteBackData = 00000009

                 270
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = xxxxxxxx
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = xxxxxxxx
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = xxxxxxxx
Rt_EX = xxxxxxxx
WriteRegA_EX = xx
SignImm_EX = xxxxxxxx
PC_4_EX = xxxxxxxx
SrcB = xxxxxxxx
Result_EX = xxxxxxxx
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = xxxxxxxX
BranchAddr = xxxxxxxx
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = xxxxxxxx
WriteData = xxxxxxxx
WriteRegA_MEM = xx
PC_4_MEM = 0f800024
DMRD_MEM = xxxxxxxx
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000080
WriteBackData = 00000000

                 280
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = xxxxxxxx
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = xxxxxxxx
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = xxxxxxxx
Rt_EX = xxxxxxxx
WriteRegA_EX = xx
SignImm_EX = xxxxxxxx
PC_4_EX = xxxxxxxx
SrcB = xxxxxxxx
Result_EX = xxxxxxxx
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = xxxxxxxX
BranchAddr = xxxxxxxx
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = xxxxxxxx
WriteData = xxxxxxxx
WriteRegA_MEM = xx
PC_4_MEM = xxxxxxxx
DMRD_MEM = xxxxxxxx
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = xxxxxxxx
DMRD_WB = xxxxxxxx
WriteRegA_WB = xx
PC_4_WB = 0f800024
WriteBackData = xxxxxxxx

                 290
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = xxxxxxxx
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = xxxxxxxx
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = xxxxxxxx
Rt_EX = xxxxxxxx
WriteRegA_EX = xx
SignImm_EX = xxxxxxxx
PC_4_EX = xxxxxxxx
SrcB = xxxxxxxx
Result_EX = xxxxxxxx
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = xxxxxxxX
BranchAddr = xxxxxxxx
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = xxxxxxxx
WriteData = xxxxxxxx
WriteRegA_MEM = xx
PC_4_MEM = xxxxxxxx
DMRD_MEM = xxxxxxxx
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = xxxxxxxx
DMRD_WB = xxxxxxxx
WriteRegA_WB = xx
PC_4_WB = xxxxxxxx
WriteBackData = xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.055 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in10' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 34 for port 'out' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:223]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
                   0
Op = 000000, Funct = 000000
                   0
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                   0
Stall = 0
Flush = 0
PC_Potential = 00000004
PC_Next = 00000004
PC_Cur = 00000000
Instr_IF = 20110020
PC_4_IF = 00000004
JumpAddr = 00440080
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000000
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  10
Op = 001000, Funct = 100000
                  10
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  10
Stall = 0
Flush = 0
PC_Potential = 00000008
PC_Next = 00000008
PC_Cur = 00000004
Instr_IF = 20020022
PC_4_IF = 00000008
JumpAddr = 00080088
Jump = 0
Instr_ID = 20110020
PC_4_ID = 00000004
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 11
SignImm_ID = 00000020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000000
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000000
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  20
Op = 001000, Funct = 100010
                  20
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  20
Stall = 0
Flush = 0
PC_Potential = 0000000c
PC_Next = 00000018
PC_Cur = 00000008
Instr_IF = 08000006
PC_4_IF = 0000000c
JumpAddr = 00000018
Jump = 1
Instr_ID = 20020022
PC_4_ID = 00000008
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 02
SignImm_ID = 00000022
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 11
SignImm_EX = 00000020
PC_4_EX = 00000004
SrcB = 00000020
Result_EX = 00000020
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000080
BranchAddr = 00000084
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000000
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  30
Op = 000010, Funct = 000110
                  30
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                  30
Stall = 0
Flush = 0
PC_Potential = 0000001c
PC_Next = 0000001c
PC_Cur = 00000018
Instr_IF = 10000003
PC_4_IF = 0000001c
JumpAddr = 0000000c
Jump = 0
Instr_ID = 08000006
PC_4_ID = 0000000c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000006
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 02
SignImm_EX = 00000022
PC_4_EX = 00000008
SrcB = 00000022
Result_EX = 00000022
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000088
BranchAddr = 00000090
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000020
WriteData = 00000000
WriteRegA_MEM = 11
PC_4_MEM = 00000004
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000000
WriteBackData = 00000000

                  40
Op = 000100, Funct = 000011
                  40
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                  40
Stall = 0
Flush = 0
PC_Potential = 00000020
PC_Next = 00000020
PC_Cur = 0000001c
Instr_IF = 20110007
PC_4_IF = 00000020
JumpAddr = 0044001c
Jump = 0
Instr_ID = 10000003
PC_4_ID = 0000001c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000003
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000006
PC_4_EX = 0000000c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000018
BranchAddr = 00000024
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000022
WriteData = 00000000
WriteRegA_MEM = 02
PC_4_MEM = 00000008
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000020
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000004
WriteBackData = 00000020

                  45
reg[17] = 00000020
                  50
Op = 001000, Funct = 000111
                  50
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  50
Stall = 0
Flush = 0
PC_Potential = 00000024
PC_Next = 00000024
PC_Cur = 00000020
Instr_IF = 20120008
PC_4_IF = 00000024
JumpAddr = 00480020
Jump = 0
Instr_ID = 20110007
PC_4_ID = 00000020
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000020
WriteRegA_ID = 11
SignImm_ID = 00000007
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000003
PC_4_EX = 0000001c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000000c
BranchAddr = 00000028
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000000c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000022
DMRD_WB = 00000000
WriteRegA_WB = 02
PC_4_WB = 00000008
WriteBackData = 00000022

                  55
reg[ 2] = 00000022
                  60
Op = 001000, Funct = 001000
                  60
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  60
Stall = 0
Flush = 0
PC_Potential = 00000028
PC_Next = 00000028
PC_Cur = 00000024
Instr_IF = 20130009
PC_4_IF = 00000028
JumpAddr = 004c0024
Jump = 0
Instr_ID = 20120008
PC_4_ID = 00000024
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 12
SignImm_ID = 00000008
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000020
WriteRegA_EX = 11
SignImm_EX = 00000007
PC_4_EX = 00000020
SrcB = 00000007
Result_EX = 00000007
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000001c
BranchAddr = 0000003c
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000001c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000000c
WriteBackData = 00000000

                  70
Op = 001000, Funct = 001001
                  70
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  70
Stall = 0
Flush = 0
PC_Potential = 0000002c
PC_Next = 0000002c
PC_Cur = 00000028
Instr_IF = 14110003
PC_4_IF = 0000002c
JumpAddr = 0044000c
Jump = 0
Instr_ID = 20130009
PC_4_ID = 00000028
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 13
SignImm_ID = 00000009
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 12
SignImm_EX = 00000008
PC_4_EX = 00000024
SrcB = 00000008
Result_EX = 00000008
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000020
BranchAddr = 00000044
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000007
WriteData = 00000020
WriteRegA_MEM = 11
PC_4_MEM = 00000020
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000001c
WriteBackData = 00000000

                  80
Op = 000101, Funct = 000011
                  80
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                  80
Stall = 0
Flush = 0
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = 2011000a
PC_4_IF = 00000030
JumpAddr = 00440028
Jump = 0
Instr_ID = 14110003
PC_4_ID = 0000002c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000020
WriteRegA_ID = 11
SignImm_ID = 00000003
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 13
SignImm_EX = 00000009
PC_4_EX = 00000028
SrcB = 00000009
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000024
BranchAddr = 0000004c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000008
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 00000024
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000007
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000020
WriteBackData = 00000007

                  85
reg[17] = 00000007
                  85
Stall = 0
Flush = 0
PC_Potential = 00000030
PC_Next = 00000030
PC_Cur = 0000002c
Instr_IF = 2011000a
PC_4_IF = 00000030
JumpAddr = 00440028
Jump = 0
Instr_ID = 14110003
PC_4_ID = 0000002c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000007
WriteRegA_ID = 11
SignImm_ID = 00000003
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 13
SignImm_EX = 00000009
PC_4_EX = 00000028
SrcB = 00000009
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000024
BranchAddr = 0000004c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000008
WriteData = 00000000
WriteRegA_MEM = 12
PC_4_MEM = 00000024
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000007
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000020
WriteBackData = 00000007

                  90
Op = 001000, Funct = 001010
                  90
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                  90
Stall = 0
Flush = 0
PC_Potential = 00000034
PC_Next = 00000034
PC_Cur = 00000030
Instr_IF = 2012000b
PC_4_IF = 00000034
JumpAddr = 0048002c
Jump = 0
Instr_ID = 2011000a
PC_4_ID = 00000030
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000007
WriteRegA_ID = 11
SignImm_ID = 0000000a
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000007
WriteRegA_EX = 11
SignImm_EX = 00000003
PC_4_EX = 0000002c
SrcB = 00000007
Result_EX = 00000007
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000000c
BranchAddr = 00000038
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000009
WriteData = 00000000
WriteRegA_MEM = 13
PC_4_MEM = 00000028
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000008
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000024
WriteBackData = 00000008

                  95
reg[18] = 00000008
                 100
Op = 001000, Funct = 001011
                 100
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 100
Stall = 0
Flush = 0
PC_Potential = 00000038
PC_Next = 00000038
PC_Cur = 00000034
Instr_IF = 2013000c
PC_4_IF = 00000038
JumpAddr = 004c0030
Jump = 0
Instr_ID = 2012000b
PC_4_ID = 00000034
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000008
WriteRegA_ID = 12
SignImm_ID = 0000000b
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000007
WriteRegA_EX = 11
SignImm_EX = 0000000a
PC_4_EX = 00000030
SrcB = 0000000a
Result_EX = 0000000a
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000028
BranchAddr = 00000058
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000007
WriteData = 00000007
WriteRegA_MEM = 11
PC_4_MEM = 0000002c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000009
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000028
WriteBackData = 00000009

                 105
reg[19] = 00000009
                 110
Op = 001000, Funct = 001100
                 110
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 110
Stall = 0
Flush = 0
PC_Potential = 0000003c
PC_Next = 00000050
PC_Cur = 00000038
Instr_IF = 0c000014
PC_4_IF = 0000003c
JumpAddr = 00000050
Jump = 1
Instr_ID = 2013000c
PC_4_ID = 00000038
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000009
WriteRegA_ID = 13
SignImm_ID = 0000000c
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000008
WriteRegA_EX = 12
SignImm_EX = 0000000b
PC_4_EX = 00000034
SrcB = 0000000b
Result_EX = 0000000b
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 0000002c
BranchAddr = 00000060
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000a
WriteData = 00000007
WriteRegA_MEM = 11
PC_4_MEM = 00000030
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000007
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 0000002c
WriteBackData = 00000007

                 120
Op = 000011, Funct = 010100
                 120
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 120
Stall = 0
Flush = 0
PC_Potential = 00000054
PC_Next = 00000054
PC_Cur = 00000050
Instr_IF = 001f0820
PC_4_IF = 00000054
JumpAddr = 007c2080
Jump = 0
Instr_ID = 0c000014
PC_4_ID = 0000003c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000014
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 00000000
Rt_EX = 00000009
WriteRegA_EX = 13
SignImm_EX = 0000000c
PC_4_EX = 00000038
SrcB = 0000000c
Result_EX = 0000000c
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 00000068
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000b
WriteData = 00000008
WriteRegA_MEM = 12
PC_4_MEM = 00000034
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000a
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000030
WriteBackData = 0000000a

                 125
reg[17] = 0000000a
                 130
Op = 000000, Funct = 100000
                 130
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 130
Stall = 0
Flush = 0
PC_Potential = 00000058
PC_Next = 00000058
PC_Cur = 00000054
Instr_IF = 2231ffff
PC_4_IF = 00000058
JumpAddr = 08c7fffc
Jump = 0
Instr_ID = 001f0820
PC_4_ID = 00000054
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 01
SignImm_ID = 00000820
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000014
PC_4_EX = 0000003c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000050
BranchAddr = 0000008c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 0000000c
WriteData = 00000009
WriteRegA_MEM = 13
PC_4_MEM = 00000038
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000b
DMRD_WB = 00000000
WriteRegA_WB = 12
PC_4_WB = 00000034
WriteBackData = 0000000b

                 135
reg[18] = 0000000b
                 140
Op = 001000, Funct = 111111
                 140
RegDst = 0, AluSrc = 1, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 140
Stall = 0
Flush = 0
PC_Potential = 0000005c
PC_Next = 0000005c
PC_Cur = 00000058
Instr_IF = 00000000
PC_4_IF = 0000005c
JumpAddr = 00000000
Jump = 0
Instr_ID = 2231ffff
PC_4_ID = 00000058
RegDst = 0
AluSrc_ID = 1
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 0000000a
Rt_ID = 0000000a
WriteRegA_ID = 11
SignImm_ID = ffffffff
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 01
SignImm_EX = 00000820
PC_4_EX = 00000054
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00002080
BranchAddr = 000020d4
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000003c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 0000000c
DMRD_WB = 00000000
WriteRegA_WB = 13
PC_4_WB = 00000038
WriteBackData = 0000000c

                 145
reg[19] = 0000000c
                 150
Op = 000000, Funct = 000000
                 150
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 150
Stall = 0
Flush = 0
PC_Potential = 00000060
PC_Next = 00000060
PC_Cur = 0000005c
Instr_IF = 00000000
PC_4_IF = 00000060
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000005c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 1
Rs_EX = 0000000a
Rt_EX = 0000000a
WriteRegA_EX = 11
SignImm_EX = ffffffff
PC_4_EX = 00000058
SrcB = ffffffff
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = fffffffc
BranchAddr = 00000054
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 01
PC_4_MEM = 00000054
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000003c
WriteBackData = 00000000

                 160
Stall = 0
Flush = 0
PC_Potential = 00000064
PC_Next = 00000064
PC_Cur = 00000060
Instr_IF = 00000000
PC_4_IF = 00000064
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000060
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000005c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000005c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000009
WriteData = 0000000a
WriteRegA_MEM = 11
PC_4_MEM = 00000058
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 01
PC_4_WB = 00000054
WriteBackData = 00000000

                 165
reg[ 1] = 00000000
                 170
Stall = 0
Flush = 0
PC_Potential = 00000068
PC_Next = 00000068
PC_Cur = 00000064
Instr_IF = 00112020
PC_4_IF = 00000068
JumpAddr = 00448080
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000064
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000060
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000060
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000005c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000009
DMRD_WB = 00000000
WriteRegA_WB = 11
PC_4_WB = 00000058
WriteBackData = 00000009

                 175
reg[17] = 00000009
                 180
Op = 000000, Funct = 100000
                 180
RegDst = 1, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 1
                 180
Stall = 0
Flush = 0
PC_Potential = 0000006c
PC_Next = 0000006c
PC_Cur = 00000068
Instr_IF = 00000000
PC_4_IF = 0000006c
JumpAddr = 00000000
Jump = 0
Instr_ID = 00112020
PC_4_ID = 00000068
RegDst = 1
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 1
Rs_ID = 00000000
Rt_ID = 00000009
WriteRegA_ID = 04
SignImm_ID = 00002020
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000064
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000064
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000060
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000005c
WriteBackData = 00000000

                 190
Op = 000000, Funct = 000000
                 190
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 190
Stall = 0
Flush = 0
PC_Potential = 00000070
PC_Next = 00000070
PC_Cur = 0000006c
Instr_IF = 00000000
PC_4_IF = 00000070
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 0000006c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 1
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000009
WriteRegA_EX = 04
SignImm_EX = 00002020
PC_4_EX = 00000068
SrcB = 00000009
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00008080
BranchAddr = 000080e8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000064
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000060
WriteBackData = 00000000

                 200
Stall = 0
Flush = 0
PC_Potential = 00000074
PC_Next = 00000074
PC_Cur = 00000070
Instr_IF = 00000000
PC_4_IF = 00000074
JumpAddr = 00000000
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000070
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 0000006c
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 0000006c
RegWrite_MEM = 1
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000009
WriteData = 00000009
WriteRegA_MEM = 04
PC_4_MEM = 00000068
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000064
WriteBackData = 00000000

                 210
Stall = 0
Flush = 0
PC_Potential = 00000078
PC_Next = 00000078
PC_Cur = 00000074
Instr_IF = 0000000c
PC_4_IF = 00000078
JumpAddr = 00000030
Jump = 0
Instr_ID = 00000000
PC_4_ID = 00000074
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000000
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000070
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000070
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000006c
DMRD_MEM = 00000000
RegWrite_WB = 1
WriteToReg_WB = 0
Result_WB = 00000009
DMRD_WB = 00000000
WriteRegA_WB = 04
PC_4_WB = 00000068
WriteBackData = 00000009

                 215
reg[ 4] = 00000009
                 220
Op = 000000, Funct = 001100
                 220
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 220
Stall = 0
Flush = 0
PC_Potential = 0000007c
PC_Next = 0000007c
PC_Cur = 00000078
Instr_IF = 1620fff6
PC_4_IF = 0000007c
JumpAddr = 0883ffd8
Jump = 0
Instr_ID = 0000000c
PC_4_ID = 00000078
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 0000000c
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000000
PC_4_EX = 00000074
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000000
BranchAddr = 00000074
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000070
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000006c
WriteBackData = 00000000

                 230
Op = 000101, Funct = 110110
                 230
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 230
Stall = 0
Flush = 0
PC_Potential = 00000080
PC_Next = 0f800020
PC_Cur = 0000007c
Instr_IF = 03e00008
PC_4_IF = 00000080
JumpAddr = 0f800020
Jump = 1
Instr_ID = 1620fff6
PC_4_ID = 0000007c
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000009
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = fffffff6
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 0000000c
PC_4_EX = 00000078
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000030
BranchAddr = 000000a8
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000074
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000070
WriteBackData = 00000000

                 240
Op = 000000, Funct = 001000
                 240
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 240
Stall = 0
Flush = 0
PC_Potential = 0f800024
PC_Next = 0xxxxxxX
PC_Cur = 0f800020
Instr_IF = xxxxxxxx
PC_4_IF = 0f800024
JumpAddr = 0xxxxxxX
Jump = x
Instr_ID = 03e00008
PC_4_ID = 00000080
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = 00000000
Rt_ID = 00000000
WriteRegA_ID = 00
SignImm_ID = 00000008
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000009
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = fffffff6
PC_4_EX = 0000007c
SrcB = 00000000
Result_EX = 00000009
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = ffffffd8
BranchAddr = 00000054
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000078
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000074
WriteBackData = 00000000

                 250
Op = xxxxxx, Funct = xxxxxx
                 250
RegDst = 0, AluSrc = 0, AluOp = 0, ResultSel = 0,  Branch = 0, MemWrite = 0, WriteToReg = 0, RegWrite = 0
                 250
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = 0xxxxxxX
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = 0f800024
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = 00000000
Rt_EX = 00000000
WriteRegA_EX = 00
SignImm_EX = 00000008
PC_4_EX = 00000080
SrcB = 00000000
Result_EX = 00000000
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = 00000020
BranchAddr = 000000a0
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000009
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 0000007c
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000078
WriteBackData = 00000000

                 260
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = xxxxxxxx
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = xxxxxxxx
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = xxxxxxxx
Rt_EX = xxxxxxxx
WriteRegA_EX = xx
SignImm_EX = xxxxxxxx
PC_4_EX = 0f800024
SrcB = xxxxxxxx
Result_EX = xxxxxxxx
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = xxxxxxxX
BranchAddr = xxxxxxxx
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = 00000000
WriteData = 00000000
WriteRegA_MEM = 00
PC_4_MEM = 00000080
DMRD_MEM = 00000000
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000009
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 0000007c
WriteBackData = 00000009

                 270
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = xxxxxxxx
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = xxxxxxxx
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = xxxxxxxx
Rt_EX = xxxxxxxx
WriteRegA_EX = xx
SignImm_EX = xxxxxxxx
PC_4_EX = xxxxxxxx
SrcB = xxxxxxxx
Result_EX = xxxxxxxx
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = xxxxxxxX
BranchAddr = xxxxxxxx
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = xxxxxxxx
WriteData = xxxxxxxx
WriteRegA_MEM = xx
PC_4_MEM = 0f800024
DMRD_MEM = xxxxxxxx
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = 00000000
DMRD_WB = 00000000
WriteRegA_WB = 00
PC_4_WB = 00000080
WriteBackData = 00000000

                 280
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = xxxxxxxx
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = xxxxxxxx
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = xxxxxxxx
Rt_EX = xxxxxxxx
WriteRegA_EX = xx
SignImm_EX = xxxxxxxx
PC_4_EX = xxxxxxxx
SrcB = xxxxxxxx
Result_EX = xxxxxxxx
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = xxxxxxxX
BranchAddr = xxxxxxxx
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = xxxxxxxx
WriteData = xxxxxxxx
WriteRegA_MEM = xx
PC_4_MEM = xxxxxxxx
DMRD_MEM = xxxxxxxx
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = xxxxxxxx
DMRD_WB = xxxxxxxx
WriteRegA_WB = xx
PC_4_WB = 0f800024
WriteBackData = xxxxxxxx

                 290
Stall = 0
Flush = 0
PC_Potential = xxxxxxxx
PC_Next = xxxxxxxx
PC_Cur = xxxxxxxx
Instr_IF = xxxxxxxx
PC_4_IF = xxxxxxxx
JumpAddr = xxxxxxxX
Jump = x
Instr_ID = xxxxxxxx
PC_4_ID = xxxxxxxx
RegDst = 0
AluSrc_ID = 0
AluOp_ID = 0
ResultSel_ID = 0
Branch_ID = 0
MemWrite_ID = 0
WriteToReg_ID = 0
RegWrite_ID = 0
Rs_ID = xxxxxxxx
Rt_ID = xxxxxxxx
WriteRegA_ID = xx
SignImm_ID = xxxxxxxx
RegWrite_EX = 0
WriteToReg_EX = 0
MemWrite_EX = 0
Branch_EX = 0
ResultSel_EX = 0
AluOp_EX = 0
AluSrc_EX = 0
Rs_EX = xxxxxxxx
Rt_EX = xxxxxxxx
WriteRegA_EX = xx
SignImm_EX = xxxxxxxx
PC_4_EX = xxxxxxxx
SrcB = xxxxxxxx
Result_EX = xxxxxxxx
Equal = 0
BranchTaken = 0
SignImm_EX_LS2 = xxxxxxxX
BranchAddr = xxxxxxxx
RegWrite_MEM = 0
WriteToReg_MEM = 0
MemWrite_MEM = 0
Result_MEM = xxxxxxxx
WriteData = xxxxxxxx
WriteRegA_MEM = xx
PC_4_MEM = xxxxxxxx
DMRD_MEM = xxxxxxxx
RegWrite_WB = 0
WriteToReg_WB = 0
Result_WB = xxxxxxxx
DMRD_WB = xxxxxxxx
WriteRegA_WB = xx
PC_4_WB = xxxxxxxx
WriteBackData = xxxxxxxx

