<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.8.05\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v<br>
C:\Gowin\Gowin_V1.9.8.05\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Mar 04 09:33:32 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>USB2_0_SoftPHY_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.327s, Elapsed time = 0h 0m 0.379s, Peak memory usage = 42.840MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 42.840MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.069s, Peak memory usage = 42.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.042s, Peak memory usage = 42.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.108s, Peak memory usage = 42.840MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.053s, Peak memory usage = 42.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 42.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 42.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 42.840MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.146s, Peak memory usage = 42.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 42.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 42.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 59.180MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.241s, Peak memory usage = 59.180MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.091s, Peak memory usage = 59.180MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 11s, Elapsed time = 0h 0m 11s, Peak memory usage = 59.180MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>39</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>384</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>182</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>122</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1099</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>103</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>296</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>700</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1146(1109 LUTs, 13 ALUs, 4 SSRAMs) / 20736</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>384 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>384 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 46</td>
<td>2%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>fclk_i</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>fclk_i_ibuf/I </td>
</tr>
<tr>
<td>clk_i</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_i_ibuf/I </td>
</tr>
<tr>
<td>u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>fclk_i_ibuf/I</td>
<td>fclk_i</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>100.0(MHz)</td>
<td>81.5(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.0(MHz)</td>
<td>138.7(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/CLK</td>
</tr>
<tr>
<td>1.368</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/I1</td>
</tr>
<tr>
<td>2.358</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/F</td>
</tr>
<tr>
<td>2.654</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s5/I2</td>
</tr>
<tr>
<td>3.221</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s5/F</td>
</tr>
<tr>
<td>3.517</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s3/I0</td>
</tr>
<tr>
<td>3.646</td>
<td>0.129</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n393_s3/O</td>
</tr>
<tr>
<td>3.942</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s6/I0</td>
</tr>
<tr>
<td>4.588</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s6/F</td>
</tr>
<tr>
<td>4.884</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s3/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.129</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n417_s3/O</td>
</tr>
<tr>
<td>5.309</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s11/I1</td>
</tr>
<tr>
<td>6.003</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s11/F</td>
</tr>
<tr>
<td>6.299</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n304_s6/I3</td>
</tr>
<tr>
<td>6.763</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n304_s6/F</td>
</tr>
<tr>
<td>7.059</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s10/I1</td>
</tr>
<tr>
<td>7.753</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n572_s10/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s12/I3</td>
</tr>
<tr>
<td>8.513</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s12/F</td>
</tr>
<tr>
<td>8.809</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s8/I1</td>
</tr>
<tr>
<td>9.503</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s8/F</td>
</tr>
<tr>
<td>9.799</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s5/I2</td>
</tr>
<tr>
<td>10.366</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s5/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n313_s1/I0</td>
</tr>
<tr>
<td>11.308</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n313_s1/F</td>
</tr>
<tr>
<td>11.604</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n751_s20/I0</td>
</tr>
<tr>
<td>12.251</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n751_s20/F</td>
</tr>
<tr>
<td>12.547</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n754_s21/I3</td>
</tr>
<tr>
<td>13.011</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n754_s21/F</td>
</tr>
<tr>
<td>13.307</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>11.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_0_s0/CLK</td>
</tr>
<tr>
<td>11.034</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.495, 61.290%; route: 4.444, 36.339%; tC2Q: 0.290, 2.371%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/state.IDLE_STATE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/state.IDLE_STATE_s0/CLK</td>
</tr>
<tr>
<td>1.368</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/state.IDLE_STATE_s0/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_smark_1_s2/I1</td>
</tr>
<tr>
<td>2.358</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_smark_1_s2/F</td>
</tr>
<tr>
<td>2.654</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_smark_1_s1/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_smark_1_s1/F</td>
</tr>
<tr>
<td>3.644</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s25/I1</td>
</tr>
<tr>
<td>4.338</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s25/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s16/I1</td>
</tr>
<tr>
<td>5.328</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s16/F</td>
</tr>
<tr>
<td>5.624</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_4_s15/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_4_s15/F</td>
</tr>
<tr>
<td>6.614</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_4_s7/I0</td>
</tr>
<tr>
<td>7.261</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>utmi_data_in_o_d_4_s7/F</td>
</tr>
<tr>
<td>7.557</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s5/I1</td>
</tr>
<tr>
<td>8.251</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s5/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I3</td>
</tr>
<tr>
<td>9.011</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>9.307</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/I3</td>
</tr>
<tr>
<td>9.771</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/F</td>
</tr>
<tr>
<td>10.067</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n910_s/I1</td>
</tr>
<tr>
<td>10.779</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n910_s/COUT</td>
</tr>
<tr>
<td>10.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n909_s/CIN</td>
</tr>
<tr>
<td>10.823</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n909_s/COUT</td>
</tr>
<tr>
<td>10.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n908_s/CIN</td>
</tr>
<tr>
<td>10.867</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n908_s/COUT</td>
</tr>
<tr>
<td>11.164</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1003_s8/I2</td>
</tr>
<tr>
<td>11.730</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1003_s8/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1003_s9/I2</td>
</tr>
<tr>
<td>12.592</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n1003_s9/F</td>
</tr>
<tr>
<td>12.889</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_3_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>11.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_3_s2/CLK</td>
</tr>
<tr>
<td>11.034</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_3_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.669, 64.936%; route: 3.851, 32.609%; tC2Q: 0.290, 2.455%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1/CLK</td>
</tr>
<tr>
<td>1.368</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s13/I1</td>
</tr>
<tr>
<td>2.358</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>utmi_data_in_o_d_7_s13/F</td>
</tr>
<tr>
<td>2.654</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s47/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s47/F</td>
</tr>
<tr>
<td>3.644</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s29/I1</td>
</tr>
<tr>
<td>4.338</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s29/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s17/I1</td>
</tr>
<tr>
<td>5.328</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s17/F</td>
</tr>
<tr>
<td>5.624</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s10/I0</td>
</tr>
<tr>
<td>6.271</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s10/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_4_s7/I1</td>
</tr>
<tr>
<td>7.261</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>utmi_data_in_o_d_4_s7/F</td>
</tr>
<tr>
<td>7.557</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s5/I1</td>
</tr>
<tr>
<td>8.251</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s5/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I3</td>
</tr>
<tr>
<td>9.011</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>9.307</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/I3</td>
</tr>
<tr>
<td>9.771</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/F</td>
</tr>
<tr>
<td>10.067</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n910_s/I1</td>
</tr>
<tr>
<td>10.779</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n910_s/COUT</td>
</tr>
<tr>
<td>10.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n909_s/CIN</td>
</tr>
<tr>
<td>10.823</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n909_s/COUT</td>
</tr>
<tr>
<td>10.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n908_s/CIN</td>
</tr>
<tr>
<td>11.411</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n908_s/SUM</td>
</tr>
<tr>
<td>11.707</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n972_s1/I1</td>
</tr>
<tr>
<td>12.401</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n972_s1/F</td>
</tr>
<tr>
<td>12.697</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>11.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1/CLK</td>
</tr>
<tr>
<td>11.034</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.774, 66.908%; route: 3.555, 30.596%; tC2Q: 0.290, 2.496%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1/CLK</td>
</tr>
<tr>
<td>1.368</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s1/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_7_s13/I1</td>
</tr>
<tr>
<td>2.358</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>utmi_data_in_o_d_7_s13/F</td>
</tr>
<tr>
<td>2.654</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s47/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s47/F</td>
</tr>
<tr>
<td>3.644</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s29/I1</td>
</tr>
<tr>
<td>4.338</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s29/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s17/I1</td>
</tr>
<tr>
<td>5.328</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s17/F</td>
</tr>
<tr>
<td>5.624</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s10/I0</td>
</tr>
<tr>
<td>6.271</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s10/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>utmi_data_in_o_d_4_s7/I1</td>
</tr>
<tr>
<td>7.261</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>utmi_data_in_o_d_4_s7/F</td>
</tr>
<tr>
<td>7.557</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s5/I1</td>
</tr>
<tr>
<td>8.251</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s5/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I3</td>
</tr>
<tr>
<td>9.011</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>9.307</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/I3</td>
</tr>
<tr>
<td>9.771</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/F</td>
</tr>
<tr>
<td>10.067</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n910_s/I1</td>
</tr>
<tr>
<td>10.779</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n910_s/COUT</td>
</tr>
<tr>
<td>10.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n909_s/CIN</td>
</tr>
<tr>
<td>11.367</td>
<td>0.587</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n909_s/SUM</td>
</tr>
<tr>
<td>11.663</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s1/I1</td>
</tr>
<tr>
<td>12.357</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n973_s1/F</td>
</tr>
<tr>
<td>12.653</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>11.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s1/CLK</td>
</tr>
<tr>
<td>11.034</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.730, 66.782%; route: 3.555, 30.713%; tC2Q: 0.290, 2.505%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/CLK</td>
</tr>
<tr>
<td>1.368</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/I1</td>
</tr>
<tr>
<td>2.358</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n388_s6/F</td>
</tr>
<tr>
<td>2.654</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s5/I2</td>
</tr>
<tr>
<td>3.221</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s5/F</td>
</tr>
<tr>
<td>3.517</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s3/I0</td>
</tr>
<tr>
<td>3.646</td>
<td>0.129</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n394_s3/O</td>
</tr>
<tr>
<td>3.942</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s6/I0</td>
</tr>
<tr>
<td>4.588</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s6/F</td>
</tr>
<tr>
<td>4.884</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s3/I1</td>
</tr>
<tr>
<td>5.013</td>
<td>0.129</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n418_s3/O</td>
</tr>
<tr>
<td>5.309</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s10/I2</td>
</tr>
<tr>
<td>5.876</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s10/F</td>
</tr>
<tr>
<td>6.172</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s7/I2</td>
</tr>
<tr>
<td>6.738</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s7/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s6/I0</td>
</tr>
<tr>
<td>7.681</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s6/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s3/I3</td>
</tr>
<tr>
<td>8.441</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n574_s3/F</td>
</tr>
<tr>
<td>8.737</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s9/I1</td>
</tr>
<tr>
<td>9.431</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_offset_2_s9/F</td>
</tr>
<tr>
<td>9.727</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n571_s2/I1</td>
</tr>
<tr>
<td>10.421</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n571_s2/F</td>
</tr>
<tr>
<td>10.717</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s2/I0</td>
</tr>
<tr>
<td>11.363</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s2/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s1/I1</td>
</tr>
<tr>
<td>12.353</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n285_s1/F</td>
</tr>
<tr>
<td>12.649</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>11.078</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0/CLK</td>
</tr>
<tr>
<td>11.034</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_rem_ones_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.134, 61.651%; route: 4.148, 35.843%; tC2Q: 0.290, 2.506%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.853, 79.130%; route: 0.225, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
