#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c5c96340d90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c5c96340f20 .scope module, "tb_assign_vs_if" "tb_assign_vs_if" 3 2;
 .timescale -9 -9;
v0x5c5c96390540_0 .var "a", 1 0;
v0x5c5c96390620_0 .var "b", 1 0;
v0x5c5c963906c0_0 .net "c", 1 0, L_0x5c5c96390980;  1 drivers
v0x5c5c963907c0_0 .net "d", 1 0, v0x5c5c963902b0_0;  1 drivers
v0x5c5c96390890_0 .var "sel", 0 0;
S_0x5c5c9637d9f0 .scope module, "DUT" "assign_vs_if" 3 13, 4 2 0, S_0x5c5c96340f20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "d";
    .port_info 1 /OUTPUT 2 "c";
    .port_info 2 /INPUT 2 "a";
    .port_info 3 /INPUT 2 "b";
    .port_info 4 /INPUT 1 "sel";
v0x5c5c9637dbd0_0 .net "a", 1 0, v0x5c5c96390540_0;  1 drivers
v0x5c5c96390110_0 .net "b", 1 0, v0x5c5c96390620_0;  1 drivers
v0x5c5c963901f0_0 .net "c", 1 0, L_0x5c5c96390980;  alias, 1 drivers
v0x5c5c963902b0_0 .var "d", 1 0;
v0x5c5c96390390_0 .net "sel", 0 0, v0x5c5c96390890_0;  1 drivers
E_0x5c5c9637e9d0 .event edge, v0x5c5c96390390_0, v0x5c5c9637dbd0_0, v0x5c5c96390110_0;
L_0x5c5c96390980 .functor MUXZ 2, v0x5c5c96390620_0, v0x5c5c96390540_0, v0x5c5c96390890_0, C4<>;
    .scope S_0x5c5c9637d9f0;
T_0 ;
Ewait_0 .event/or E_0x5c5c9637e9d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5c5c96390390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5c5c9637dbd0_0;
    %store/vec4 v0x5c5c963902b0_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c5c96390110_0;
    %store/vec4 v0x5c5c963902b0_0, 0, 2;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5c5c96340f20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c5c96390890_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c5c96390540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5c5c96390620_0, 0, 2;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c5c96390890_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5c5c96390890_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5c5c96390890_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5c5c96390890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c5c96390540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c5c96390620_0, 0, 2;
    %delay 5, 0;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5c5c96390890_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5c5c96390890_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5c5c96390540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5c5c96390620_0, 0, 2;
    %delay 5, 0;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5c5c96390890_0, 0, 1;
    %delay 5, 0;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5c5c96340f20;
T_2 ;
    %vpi_call/w 3 57 "$dumpfile", "tb_assign_vs_if.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c5c96340f20 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_assign_vs_if.sv";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/assign_vs_if/assign_vs_if.sv";
