$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 # b [3:0] $end
  $var wire  7 $ h [6:0] $end
  $scope module bcd7seg_case_coNegative $end
   $var wire  4 # b [3:0] $end
   $var wire  7 $ h [6:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000 #
b0000001 $
#2
b0001 #
b1001111 $
#3
b0010 #
b0010010 $
#4
b0011 #
b0000110 $
#5
b0100 #
b1001100 $
#6
b0101 #
b0100100 $
#7
b0110 #
b0100000 $
#8
b0111 #
b0001111 $
#9
b1000 #
b0000000 $
#10
b1001 #
b0000100 $
#11
b1010 #
b0001000 $
#12
b1011 #
b1100000 $
#13
b1100 #
b0110001 $
#14
b1101 #
b1000010 $
#15
b1110 #
b0110000 $
#16
b1111 #
b0111000 $
#17
