\BOOKMARK [0][-]{chapter.1}{PC to CRU control interface}{}% 1
\BOOKMARK [1][-]{section.1.1}{Readily Available Standards}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{User Defined Communication}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Duplex Systems}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Choosing Communication Protocol}{chapter.1}% 5
\BOOKMARK [0][-]{chapter.2}{Hardware Design on the FPGA Side}{}% 6
\BOOKMARK [1][-]{section.2.1}{Specification}{chapter.2}% 7
\BOOKMARK [1][-]{section.2.2}{Hardware Components}{chapter.2}% 8
\BOOKMARK [2][-]{subsection.2.2.1}{UART}{section.2.2}% 9
\BOOKMARK [2][-]{subsection.2.2.2}{UART Oversampling and the Baud Rate Generator}{section.2.2}% 10
\BOOKMARK [2][-]{subsection.2.2.3}{UART Receiver}{section.2.2}% 11
\BOOKMARK [2][-]{subsection.2.2.4}{UART Transmitter}{section.2.2}% 12
\BOOKMARK [2][-]{subsection.2.2.5}{FIFO Buffers}{section.2.2}% 13
\BOOKMARK [2][-]{subsection.2.2.6}{UART Decoder}{section.2.2}% 14
\BOOKMARK [0][-]{chapter.3}{Software on the PC Side}{}% 15
\BOOKMARK [1][-]{section.3.1}{Specification}{chapter.3}% 16
\BOOKMARK [1][-]{section.3.2}{Software Structure and Flowchart}{chapter.3}% 17
\BOOKMARK [2][-]{subsection.3.2.1}{Interface module}{section.3.2}% 18
\BOOKMARK [2][-]{subsection.3.2.2}{Send/Receive module}{section.3.2}% 19
\BOOKMARK [1][-]{section.3.3}{Conclusion and Discussion}{chapter.3}% 20
