# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab7_exe_struc/lab7_exe_struc_impl_5/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab7_exe_struc/lab7_exe_struc_impl_5/precision.log.suppressed
# Info: [9552]: Activated implementation lab7_exe_struc_impl_5 in project C:/HDS/CAD/CAD_lib/ps/lab7_exe_struc/lab7_exe_struc.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/func_reg_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/exe_struc.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab7_exe_struc/lab7_exe_struc_impl_5.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab7_exe(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module CAD_lib.func_reg(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.exe_proc(behav): Pre-processing...
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd", line 27: signal bits_check has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd", line 28: signal data_bit has never been used.
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Compiling...
# Info: [44508]: Module CAD_lib.func_reg(behav): Compiling...
# Info: [44508]: Module CAD_lib.exe_proc(behav): Compiling...
# Info: [44523]: Root Module CAD_lib.lab7_exe(struc){generic map (width => 32)}: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 438.
# Info: [44835]: Total CPU time for compilation: 1.6 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab7_exe_struc/lab7_exe_struc_impl_5.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab7_exe_struc/lab7_exe_struc_impl_5.
# Info: [4557]: 4 Instances are flattened in hierarchical block .cad_lib.lab7_exe.struc.
# Info: [20013]: Precision will use 2 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.lab7_exe.struc
# Info: [15002]: Optimizing design view:.cad_lib.exe_proc.behav
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab7_exe_struc/lab7_exe_struc_impl_5/lab7_exe.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab7_exe_struc/lab7_exe_struc_impl_5/lab7_exe.ucf.
# Info: ***********************************************
# Info: Device Utilization for 3S50tq144
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               217     97      223.71%
# Info: Global Buffers                    1       8        12.50%
# Info: LUTs                              924     1536     60.16%
# Info: CLB Slices                        462     768      60.16%
# Info: Dffs or Latches                   107     1827      5.86%
# Info: Block RAMs                        0       4         0.00%
# Info: Block Multipliers                 0       4         0.00%
# Info: Block Multiplier Dffs             0       144       0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 3S400fg320
# Info: ***********************************************
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 10.2 s secs.
# Info: [11020]: Overall running time for synthesis: 13.1 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab7_exe_struc/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab7_exe_struc_impl_5.
