#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a8dda0 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000c58d40_0 .net "A_O", 31 0, L_0000000000c5f300;  1 drivers
v0000000000c59920_0 .var "Address", 31 0;
v0000000000c5a3c0_0 .net "C", 0 0, v0000000000c59ce0_0;  1 drivers
v0000000000c59600_0 .net "C_U_out", 6 0, L_0000000000c5f580;  1 drivers
v0000000000c59b00_0 .net "DO", 31 0, v0000000000c438b0_0;  1 drivers
v0000000000c5a460_0 .net "DO_CU", 31 0, v0000000000c3c2d0_0;  1 drivers
v0000000000c59240_0 .net "Data_RAM_Out", 31 0, v0000000000c40610_0;  1 drivers
v0000000000c597e0_0 .net "EX_ALU_OP", 3 0, v0000000000ba1530_0;  1 drivers
v0000000000c5aa00_0 .net "EX_Bit11_0", 31 0, v0000000000ba15d0_0;  1 drivers
v0000000000c58ca0_0 .net "EX_Bit15_12", 3 0, v0000000000ba2750_0;  1 drivers
v0000000000c58840_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000bd3780;  1 drivers
v0000000000c599c0_0 .net "EX_RF_Enable", 0 0, v0000000000ba1710_0;  1 drivers
v0000000000c5a500_0 .net "EX_Shift_imm", 0 0, v0000000000ba1b70_0;  1 drivers
v0000000000c58de0_0 .net "EX_addresing_modes", 7 0, v0000000000ba0d10_0;  1 drivers
v0000000000c5a5a0_0 .net "EX_load_instr", 0 0, v0000000000ba1850_0;  1 drivers
v0000000000c596a0_0 .net "EX_mem_read_write", 0 0, v0000000000ba2430_0;  1 drivers
v0000000000c58520_0 .net "EX_mem_size", 0 0, v0000000000ba27f0_0;  1 drivers
v0000000000c5ab40_0 .net "ID_B_instr", 0 0, L_0000000000bd3ef0;  1 drivers
v0000000000c5abe0_0 .net "ID_Bit11_0", 31 0, v0000000000c3b470_0;  1 drivers
v0000000000c59ba0_0 .net "ID_Bit15_12", 3 0, v0000000000c3be70_0;  1 drivers
v0000000000c59740_0 .net "ID_Bit19_16", 3 0, v0000000000c3cd70_0;  1 drivers
v0000000000c585c0_0 .net "ID_Bit23_0", 23 0, v0000000000c3bbf0_0;  1 drivers
v0000000000c58700_0 .net "ID_Bit31_28", 3 0, v0000000000c3b6f0_0;  1 drivers
v0000000000c587a0_0 .net "ID_Bit3_0", 3 0, v0000000000c3b970_0;  1 drivers
v0000000000c58b60_0 .net "ID_CU", 6 0, L_0000000000bd3f60;  1 drivers
o0000000000bebd98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c59100_0 .net "ID_addresing_modes", 7 0, o0000000000bebd98;  0 drivers
v0000000000c58c00_0 .net "ID_mem_read_write", 0 0, L_0000000000bd4f20;  1 drivers
v0000000000c58e80_0 .net "ID_mem_size", 0 0, L_0000000000bd47b0;  1 drivers
o0000000000bec368 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c58f20_0 .net "IF_ID_Load", 0 0, o0000000000bec368;  0 drivers
v0000000000c58fc0_0 .net "IF_ID_load", 0 0, v0000000000c40b10_0;  1 drivers
v0000000000c591a0_0 .net "MEM_A_O", 31 0, v0000000000ba3be0_0;  1 drivers
v0000000000c592e0_0 .net "MEM_Bit15_12", 3 0, v0000000000ba3c80_0;  1 drivers
v0000000000c5ad20_0 .net "MEM_MUX3", 31 0, v0000000000ba1e90_0;  1 drivers
v0000000000c5afa0_0 .net "MEM_RF_Enable", 0 0, v0000000000ba26b0_0;  1 drivers
o0000000000bee408 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c5b720_0 .net "MEM_load", 0 0, o0000000000bee408;  0 drivers
v0000000000c5bfe0_0 .net "MEM_load_instr", 0 0, v0000000000ba2070_0;  1 drivers
v0000000000c5b9a0_0 .net "MEM_mem_read_write", 0 0, v0000000000ba17b0_0;  1 drivers
v0000000000c5c080_0 .net "MEM_mem_size", 0 0, v0000000000ba2250_0;  1 drivers
v0000000000c5ba40_0 .net "MUX1_signal", 1 0, v0000000000c3fd50_0;  1 drivers
v0000000000c5c1c0_0 .net "MUX2_signal", 1 0, v0000000000c401b0_0;  1 drivers
v0000000000c5bb80_0 .net "MUX3_signal", 1 0, v0000000000c3f490_0;  1 drivers
v0000000000c5bcc0_0 .net "MUXControlUnit_signal", 0 0, v0000000000c40f70_0;  1 drivers
v0000000000c5c260_0 .net "M_O", 31 0, L_0000000000bd4d60;  1 drivers
v0000000000c5c120_0 .net "Next_PC", 31 0, v0000000000c3bdd0_0;  1 drivers
v0000000000c5bc20_0 .net "PA", 31 0, v0000000000c49030_0;  1 drivers
v0000000000c5b040_0 .net "PB", 31 0, v0000000000c4a9d0_0;  1 drivers
v0000000000c5bae0_0 .net "PC4", 31 0, L_0000000000c5fd00;  1 drivers
v0000000000c5bea0_0 .net "PCIN", 31 0, L_0000000000bd4f90;  1 drivers
v0000000000c5adc0_0 .net "PCO", 31 0, L_0000000000bd5000;  1 drivers
v0000000000c5bf40_0 .net "PC_RF_ld", 0 0, v0000000000c41010_0;  1 drivers
v0000000000c5af00_0 .net "PCin", 31 0, L_0000000000bd4b30;  1 drivers
v0000000000c5c300_0 .net "PD", 31 0, v0000000000c4c0f0_0;  1 drivers
v0000000000c5bd60_0 .net "PW", 31 0, L_0000000000bd4cf0;  1 drivers
v0000000000c5b220_0 .var "Reset", 0 0;
L_0000000000c62458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c5ac80_0 .net "S", 0 0, L_0000000000c62458;  1 drivers
o0000000000bf08c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c5b7c0_0 .net "SD", 3 0, o0000000000bf08c8;  0 drivers
v0000000000c5be00_0 .net "SEx4_out", 31 0, L_0000000000bd4740;  1 drivers
v0000000000c5b680_0 .net "SSE_out", 31 0, v0000000000c5a0a0_0;  1 drivers
v0000000000c5ae60_0 .net "TA", 31 0, L_0000000000c5f940;  1 drivers
v0000000000c5b0e0_0 .net "WB_A_O", 31 0, v0000000000c3bc90_0;  1 drivers
v0000000000c5b180_0 .net "WB_Bit15_12", 3 0, v0000000000c3ba10_0;  1 drivers
v0000000000c5b860_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c3bf10_0;  1 drivers
v0000000000c5b2c0_0 .net "WB_RF_Enable", 0 0, v0000000000c3c730_0;  1 drivers
v0000000000c5b360_0 .net "WB_load_instr", 0 0, v0000000000c3c190_0;  1 drivers
v0000000000c5b400_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000c5b4a0_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000c5b540_0 .net "asserted", 0 0, L_0000000000bd43c0;  1 drivers
v0000000000c5b5e0_0 .net "cc_alu_1", 3 0, L_0000000000c607a0;  1 drivers
v0000000000c5b900_0 .net "cc_alu_2", 3 0, L_0000000000c5efe0;  1 drivers
v0000000000c5fa80_0 .net "cc_main_alu_out", 3 0, L_0000000000c5fb20;  1 drivers
v0000000000c5f080_0 .net "cc_out", 3 0, v0000000000c3d090_0;  1 drivers
v0000000000c5e900_0 .net "choose_ta_r_nop", 0 0, v0000000000ba31e0_0;  1 drivers
v0000000000c5e9a0_0 .var "clk", 0 0;
v0000000000c5ef40_0 .var/i "code", 31 0;
v0000000000c5f760_0 .var "data", 31 0;
v0000000000c60b60_0 .var/i "file", 31 0;
v0000000000c603e0_0 .net "mux_out_1", 31 0, L_0000000000bd3cc0;  1 drivers
v0000000000c5f4e0_0 .net "mux_out_1_A", 31 0, v0000000000c3c5f0_0;  1 drivers
v0000000000c5fe40_0 .net "mux_out_2", 31 0, L_0000000000bd4660;  1 drivers
v0000000000c5f260_0 .net "mux_out_2_B", 31 0, v0000000000c3ce10_0;  1 drivers
v0000000000c60ac0_0 .net "mux_out_3", 31 0, L_0000000000bd3da0;  1 drivers
v0000000000c5fc60_0 .net "mux_out_3_C", 31 0, v0000000000c3c7d0_0;  1 drivers
S_0000000000a8df30 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 454, 3 218 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000bd43c0 .functor BUFZ 1, v0000000000ba45e0_0, C4<0>, C4<0>, C4<0>;
v0000000000ba4180_0 .net "asserted", 0 0, L_0000000000bd43c0;  alias, 1 drivers
v0000000000ba45e0_0 .var "assrt", 0 0;
v0000000000ba3e60_0 .var/i "c", 31 0;
v0000000000ba4ae0_0 .net "cc_in", 3 0, v0000000000c3d090_0;  alias, 1 drivers
v0000000000ba4680_0 .net "clk", 0 0, v0000000000c5e9a0_0;  1 drivers
v0000000000ba3320_0 .net "instr_condition", 3 0, v0000000000c3b6f0_0;  alias, 1 drivers
v0000000000ba2ec0_0 .var/i "n", 31 0;
v0000000000ba4720_0 .var/i "v", 31 0;
v0000000000ba3000_0 .var/i "z", 31 0;
E_0000000000bc1f00 .event posedge, v0000000000ba4680_0;
S_0000000000a8e0c0 .scope module, "Condition_Handler" "Condition_Handler" 2 466, 3 375 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000ba47c0_0 .net "asserted", 0 0, L_0000000000bd43c0;  alias, 1 drivers
v0000000000ba3140_0 .net "b_instr", 0 0, L_0000000000bd3ef0;  alias, 1 drivers
v0000000000ba31e0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000bc3340 .event edge, v0000000000ba4180_0, v0000000000ba3140_0;
S_0000000000a8f680 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 480, 3 477 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000ba3460_0 .net "A_O", 31 0, L_0000000000c5f300;  alias, 1 drivers
v0000000000ba3640_0 .net "EX_Bit15_12", 3 0, v0000000000ba2750_0;  alias, 1 drivers
v0000000000ba36e0_0 .net "EX_RF_instr", 0 0, v0000000000ba1710_0;  alias, 1 drivers
v0000000000ba3780_0 .net "EX_load_instr", 0 0, v0000000000ba1850_0;  alias, 1 drivers
v0000000000ba3960_0 .net "EX_mem_read_write", 0 0, v0000000000ba2430_0;  alias, 1 drivers
v0000000000ba3b40_0 .net "EX_mem_size", 0 0, v0000000000ba27f0_0;  alias, 1 drivers
v0000000000ba3be0_0 .var "MEM_A_O", 31 0;
v0000000000ba3c80_0 .var "MEM_Bit15_12", 3 0;
v0000000000ba1e90_0 .var "MEM_MUX3", 31 0;
v0000000000ba26b0_0 .var "MEM_RF_Enable", 0 0;
v0000000000ba2070_0 .var "MEM_load_instr", 0 0;
v0000000000ba17b0_0 .var "MEM_mem_read_write", 0 0;
v0000000000ba2250_0 .var "MEM_mem_size", 0 0;
v0000000000ba1210_0 .net "cc_main_alu_out", 3 0, L_0000000000c5fb20;  alias, 1 drivers
v0000000000ba1350_0 .net "clk", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000ba2390_0 .net "mux_out_3_C", 31 0, v0000000000c3c7d0_0;  alias, 1 drivers
E_0000000000bc2fc0 .event edge, v0000000000ba4680_0;
S_0000000000a8f810 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 362, 3 435 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit31_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000ba1530_0 .var "EX_ALU_OP", 3 0;
v0000000000ba15d0_0 .var "EX_Bit11_0", 31 0;
v0000000000ba2750_0 .var "EX_Bit15_12", 3 0;
v0000000000ba1710_0 .var "EX_RF_instr", 0 0;
v0000000000ba1b70_0 .var "EX_Shift_imm", 0 0;
v0000000000ba0d10_0 .var "EX_addresing_modes", 7 0;
v0000000000ba1850_0 .var "EX_load_instr", 0 0;
v0000000000ba2430_0 .var "EX_mem_read_write", 0 0;
v0000000000ba27f0_0 .var "EX_mem_size", 0 0;
v0000000000ba2930_0 .net "ID_Bit15_12", 3 0, v0000000000c3be70_0;  alias, 1 drivers
v0000000000ba0bd0_0 .net "ID_Bit31_0", 31 0, v0000000000c3c2d0_0;  alias, 1 drivers
v0000000000ba0c70_0 .net "ID_CU", 6 0, L_0000000000c5f580;  alias, 1 drivers
v0000000000ba1a30_0 .net "ID_addresing_modes", 7 0, o0000000000bebd98;  alias, 0 drivers
v0000000000ba1990_0 .net "ID_mem_read_write", 0 0, L_0000000000bd4f20;  alias, 1 drivers
v0000000000ada9e0_0 .net "ID_mem_size", 0 0, L_0000000000bd47b0;  alias, 1 drivers
v0000000000adab20_0 .net "clk", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000b88fb0_0 .net "mux_out_1", 31 0, L_0000000000bd3cc0;  alias, 1 drivers
v0000000000c3c5f0_0 .var "mux_out_1_A", 31 0;
v0000000000c3c230_0 .net "mux_out_2", 31 0, L_0000000000bd4660;  alias, 1 drivers
v0000000000c3ce10_0 .var "mux_out_2_B", 31 0;
v0000000000c3c690_0 .net "mux_out_3", 31 0, L_0000000000bd3da0;  alias, 1 drivers
v0000000000c3c7d0_0 .var "mux_out_3_C", 31 0;
S_0000000000a8f9a0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 169, 3 388 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 32 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000c3caf0_0 .net "DataOut", 31 0, v0000000000c438b0_0;  alias, 1 drivers
v0000000000c3bd30_0 .net "Hazard_Unit_Ld", 0 0, o0000000000bec368;  alias, 0 drivers
v0000000000c3b470_0 .var "ID_Bit11_0", 31 0;
v0000000000c3be70_0 .var "ID_Bit15_12", 3 0;
v0000000000c3cd70_0 .var "ID_Bit19_16", 3 0;
v0000000000c3bbf0_0 .var "ID_Bit23_0", 23 0;
v0000000000c3c2d0_0 .var "ID_Bit31_0", 31 0;
v0000000000c3b6f0_0 .var "ID_Bit31_28", 3 0;
v0000000000c3b970_0 .var "ID_Bit3_0", 3 0;
v0000000000c3bdd0_0 .var "ID_Next_PC", 31 0;
v0000000000c3ceb0_0 .net "PC4", 31 0, L_0000000000c5fd00;  alias, 1 drivers
v0000000000c3b790_0 .net "Reset", 0 0, v0000000000c5b220_0;  1 drivers
v0000000000c3c550_0 .net "asserted", 0 0, L_0000000000bd43c0;  alias, 1 drivers
v0000000000c3cf50_0 .net "choose_ta_r_nop", 0 0, v0000000000ba31e0_0;  alias, 1 drivers
v0000000000c3bb50_0 .net "clk", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
S_0000000000a873c0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 535, 3 501 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000c3b510_0 .net "MEM_RF_Enable", 0 0, v0000000000ba26b0_0;  alias, 1 drivers
v0000000000c3c870_0 .net "MEM_load_instr", 0 0, v0000000000ba2070_0;  alias, 1 drivers
v0000000000c3c730_0 .var "WB_RF_Enable", 0 0;
v0000000000c3c190_0 .var "WB_load_instr", 0 0;
v0000000000c3cff0_0 .net "alu_out", 31 0, v0000000000ba3be0_0;  alias, 1 drivers
v0000000000c3c910_0 .net "bit15_12", 3 0, v0000000000ba3c80_0;  alias, 1 drivers
v0000000000c3b3d0_0 .net "clk", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c3d270_0 .net "data_r_out", 31 0, v0000000000c40610_0;  alias, 1 drivers
v0000000000c3bc90_0 .var "wb_alu_out", 31 0;
v0000000000c3ba10_0 .var "wb_bit15_12", 3 0;
v0000000000c3bf10_0 .var "wb_data_r_out", 31 0;
S_0000000000a87550 .scope module, "Status_register" "Status_register" 2 194, 3 176 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000c3c370_0 .net "S", 0 0, L_0000000000c62458;  alias, 1 drivers
v0000000000c3c9b0_0 .net "cc_in", 3 0, L_0000000000c5fb20;  alias, 1 drivers
v0000000000c3d090_0 .var "cc_out", 3 0;
v0000000000c3bfb0_0 .net "clk", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
S_0000000000ac5270 .scope module, "alu_1" "alu" 2 133, 4 4 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c3ca50_0 .net "A", 31 0, L_0000000000bd5000;  alias, 1 drivers
v0000000000c3c050_0 .net "Alu_Out", 3 0, L_0000000000c607a0;  alias, 1 drivers
L_0000000000c624a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c3cb90_0 .net "B", 31 0, L_0000000000c624a0;  1 drivers
L_0000000000c62530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c3b5b0_0 .net "Cin", 0 0, L_0000000000c62530;  1 drivers
L_0000000000c624e8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c3cc30_0 .net "OPS", 3 0, L_0000000000c624e8;  1 drivers
v0000000000c3d1d0_0 .var "OPS_result", 32 0;
v0000000000c3c4b0_0 .net "S", 31 0, L_0000000000c5fd00;  alias, 1 drivers
v0000000000c3b650_0 .net *"_ivl_11", 0 0, L_0000000000c5f620;  1 drivers
v0000000000c3c0f0_0 .net *"_ivl_16", 0 0, L_0000000000c5ec20;  1 drivers
v0000000000c3b830_0 .net *"_ivl_3", 0 0, L_0000000000c5f3a0;  1 drivers
v0000000000c3b8d0_0 .net *"_ivl_7", 0 0, L_0000000000c602a0;  1 drivers
v0000000000c3d130_0 .var/i "ol", 31 0;
v0000000000c3bab0_0 .var/i "tc", 31 0;
v0000000000c3c410_0 .var/i "tn", 31 0;
v0000000000c3ccd0_0 .var/i "tv", 31 0;
v0000000000c3dac0_0 .var/i "tz", 31 0;
E_0000000000bc3440/0 .event edge, v0000000000c3cc30_0, v0000000000c3ca50_0, v0000000000c3cb90_0, v0000000000c3b5b0_0;
E_0000000000bc3440/1 .event edge, v0000000000c3d1d0_0, v0000000000c3d130_0;
E_0000000000bc3440 .event/or E_0000000000bc3440/0, E_0000000000bc3440/1;
L_0000000000c5f3a0 .part v0000000000c3c410_0, 0, 1;
L_0000000000c602a0 .part v0000000000c3dac0_0, 0, 1;
L_0000000000c5f620 .part v0000000000c3bab0_0, 0, 1;
L_0000000000c607a0 .concat8 [ 1 1 1 1], L_0000000000c5ec20, L_0000000000c5f620, L_0000000000c602a0, L_0000000000c5f3a0;
L_0000000000c5ec20 .part v0000000000c3ccd0_0, 0, 1;
L_0000000000c5fd00 .part v0000000000c3d1d0_0, 0, 32;
S_0000000000ac5400 .scope module, "alu_2" "alu" 2 219, 4 4 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c3f1e0_0 .net "A", 31 0, L_0000000000bd4740;  alias, 1 drivers
v0000000000c3dd40_0 .net "Alu_Out", 3 0, L_0000000000c5efe0;  alias, 1 drivers
v0000000000c3dfc0_0 .net "B", 31 0, v0000000000c3bdd0_0;  alias, 1 drivers
L_0000000000c625c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c3eb00_0 .net "Cin", 0 0, L_0000000000c625c0;  1 drivers
L_0000000000c62578 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c3ec40_0 .net "OPS", 3 0, L_0000000000c62578;  1 drivers
v0000000000c3e560_0 .var "OPS_result", 32 0;
v0000000000c3e100_0 .net "S", 31 0, L_0000000000c5f940;  alias, 1 drivers
v0000000000c3e600_0 .net *"_ivl_11", 0 0, L_0000000000c5fda0;  1 drivers
v0000000000c3d5c0_0 .net *"_ivl_16", 0 0, L_0000000000c5ea40;  1 drivers
v0000000000c3eba0_0 .net *"_ivl_3", 0 0, L_0000000000c60480;  1 drivers
v0000000000c3d700_0 .net *"_ivl_7", 0 0, L_0000000000c60520;  1 drivers
v0000000000c3d660_0 .var/i "ol", 31 0;
v0000000000c3db60_0 .var/i "tc", 31 0;
v0000000000c3f140_0 .var/i "tn", 31 0;
v0000000000c3e6a0_0 .var/i "tv", 31 0;
v0000000000c3ef60_0 .var/i "tz", 31 0;
E_0000000000bc2d80/0 .event edge, v0000000000c3ec40_0, v0000000000c3f1e0_0, v0000000000c3bdd0_0, v0000000000c3eb00_0;
E_0000000000bc2d80/1 .event edge, v0000000000c3e560_0, v0000000000c3d660_0;
E_0000000000bc2d80 .event/or E_0000000000bc2d80/0, E_0000000000bc2d80/1;
L_0000000000c60480 .part v0000000000c3f140_0, 0, 1;
L_0000000000c60520 .part v0000000000c3ef60_0, 0, 1;
L_0000000000c5fda0 .part v0000000000c3db60_0, 0, 1;
L_0000000000c5efe0 .concat8 [ 1 1 1 1], L_0000000000c5ea40, L_0000000000c5fda0, L_0000000000c60520, L_0000000000c60480;
L_0000000000c5ea40 .part v0000000000c3e6a0_0, 0, 1;
L_0000000000c5f940 .part v0000000000c3e560_0, 0, 32;
S_0000000000ac5590 .scope module, "alu_main" "alu" 2 409, 4 4 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c3e420_0 .net "A", 31 0, v0000000000c3c5f0_0;  alias, 1 drivers
v0000000000c3d980_0 .net "Alu_Out", 3 0, L_0000000000c5fb20;  alias, 1 drivers
v0000000000c3d3e0_0 .net "B", 31 0, L_0000000000bd3780;  alias, 1 drivers
v0000000000c3d7a0_0 .net "Cin", 0 0, v0000000000c59ce0_0;  alias, 1 drivers
v0000000000c3d840_0 .net "OPS", 3 0, v0000000000ba1530_0;  alias, 1 drivers
v0000000000c3d480_0 .var "OPS_result", 32 0;
v0000000000c3ece0_0 .net "S", 31 0, L_0000000000c5f300;  alias, 1 drivers
v0000000000c3ed80_0 .net *"_ivl_11", 0 0, L_0000000000c5ed60;  1 drivers
v0000000000c3ee20_0 .net *"_ivl_16", 0 0, L_0000000000c60340;  1 drivers
v0000000000c3d8e0_0 .net *"_ivl_3", 0 0, L_0000000000c5e4a0;  1 drivers
v0000000000c3eec0_0 .net *"_ivl_7", 0 0, L_0000000000c5f6c0;  1 drivers
v0000000000c3dde0_0 .var/i "ol", 31 0;
v0000000000c3e2e0_0 .var/i "tc", 31 0;
v0000000000c3df20_0 .var/i "tn", 31 0;
v0000000000c3e380_0 .var/i "tv", 31 0;
v0000000000c3dc00_0 .var/i "tz", 31 0;
E_0000000000bc29c0/0 .event edge, v0000000000ba1530_0, v0000000000c3c5f0_0, v0000000000c3d3e0_0, v0000000000c3d7a0_0;
E_0000000000bc29c0/1 .event edge, v0000000000c3d480_0, v0000000000c3dde0_0;
E_0000000000bc29c0 .event/or E_0000000000bc29c0/0, E_0000000000bc29c0/1;
L_0000000000c5e4a0 .part v0000000000c3df20_0, 0, 1;
L_0000000000c5f6c0 .part v0000000000c3dc00_0, 0, 1;
L_0000000000c5ed60 .part v0000000000c3e2e0_0, 0, 1;
L_0000000000c5fb20 .concat8 [ 1 1 1 1], L_0000000000c60340, L_0000000000c5ed60, L_0000000000c5f6c0, L_0000000000c5e4a0;
L_0000000000c60340 .part v0000000000c3e380_0, 0, 1;
L_0000000000c5f300 .part v0000000000c3d480_0, 0, 32;
S_0000000000a7fda0 .scope module, "control_unit1" "control_unit" 2 321, 3 7 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 1 "MemSize";
    .port_info 3 /OUTPUT 7 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000bd3ef0 .functor BUFZ 1, v0000000000c3e1a0_0, C4<0>, C4<0>, C4<0>;
L_0000000000bd4f20 .functor BUFZ 1, v0000000000c410b0_0, C4<0>, C4<0>, C4<0>;
L_0000000000bd47b0 .functor BUFZ 1, v0000000000c3f530_0, C4<0>, C4<0>, C4<0>;
v0000000000c3e7e0_0 .net "A", 31 0, v0000000000c3c2d0_0;  alias, 1 drivers
v0000000000c3e4c0_0 .net "C_U_out", 6 0, L_0000000000c5f580;  alias, 1 drivers
v0000000000c3f000_0 .net "ID_B_instr", 0 0, L_0000000000bd3ef0;  alias, 1 drivers
v0000000000c3dca0_0 .net "MemReadWrite", 0 0, L_0000000000bd4f20;  alias, 1 drivers
v0000000000c3da20_0 .net "MemSize", 0 0, L_0000000000bd47b0;  alias, 1 drivers
v0000000000c3e740_0 .net "Reset", 0 0, v0000000000c5b220_0;  alias, 1 drivers
v0000000000c3e880_0 .net *"_ivl_11", 0 0, v0000000000c3ea60_0;  1 drivers
v0000000000c3f280_0 .net *"_ivl_18", 3 0, v0000000000c3e060_0;  1 drivers
v0000000000c3e920_0 .net *"_ivl_3", 0 0, v0000000000c411f0_0;  1 drivers
v0000000000c3de80_0 .net *"_ivl_7", 0 0, v0000000000c40a70_0;  1 drivers
v0000000000c3e060_0 .var "alu_op", 3 0;
v0000000000c3f0a0_0 .net "asserted", 0 0, L_0000000000bd43c0;  alias, 1 drivers
v0000000000c3d520_0 .var "b_bl", 0 0;
v0000000000c3e1a0_0 .var "b_instr", 0 0;
v0000000000c3e240_0 .net "clk", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c3e9c0_0 .var "instr", 2 0;
v0000000000c3ea60_0 .var "l_instr", 0 0;
v0000000000c410b0_0 .var "m_rw", 0 0;
v0000000000c3f530_0 .var "m_size", 0 0;
v0000000000c41150_0 .var "r_sr_off", 0 0;
v0000000000c40a70_0 .var "rf_instr", 0 0;
v0000000000c411f0_0 .var "s_imm", 0 0;
v0000000000c3fdf0_0 .var "u", 0 0;
E_0000000000bc3080/0 .event edge, v0000000000c3b790_0, v0000000000ba0bd0_0, v0000000000c3e9c0_0, v0000000000c3ea60_0;
E_0000000000bc3080/1 .event edge, v0000000000c3fdf0_0, v0000000000ba4180_0;
E_0000000000bc3080 .event/or E_0000000000bc3080/0, E_0000000000bc3080/1;
L_0000000000c5f580 .concat8 [ 1 1 4 1], v0000000000c40a70_0, v0000000000c3ea60_0, v0000000000c3e060_0, v0000000000c411f0_0;
S_0000000000a7ff30 .scope module, "data_ram" "data_ram256x8" 2 507, 3 553 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c3fad0_0 .net "Address", 31 0, v0000000000ba3be0_0;  alias, 1 drivers
v0000000000c40250_0 .net "DataIn", 31 0, v0000000000ba1e90_0;  alias, 1 drivers
v0000000000c40610_0 .var "DataOut", 31 0;
v0000000000c407f0 .array "Mem", 255 0, 7 0;
v0000000000c40390_0 .net "ReadWrite", 0 0, v0000000000ba17b0_0;  alias, 1 drivers
v0000000000c41290_0 .net "Size", 0 0, v0000000000ba2250_0;  alias, 1 drivers
E_0000000000bc33c0/0 .event edge, v0000000000ba2250_0, v0000000000ba1e90_0, v0000000000ba3be0_0, v0000000000ba17b0_0;
E_0000000000bc33c0/1 .event edge, v0000000000c3d270_0;
E_0000000000bc33c0 .event/or E_0000000000bc33c0/0, E_0000000000bc33c0/1;
S_0000000000a800c0 .scope module, "h_u" "hazard_unit" 2 578, 3 692 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000c40c50_0 .net "EX_Bit15_12", 3 0, v0000000000ba2750_0;  alias, 1 drivers
v0000000000c40570_0 .net "EX_RF_Enable", 0 0, v0000000000ba1710_0;  alias, 1 drivers
v0000000000c40110_0 .net "EX_load_instr", 0 0, v0000000000ba1850_0;  alias, 1 drivers
v0000000000c406b0_0 .net "ID_Bit19_16", 3 0, v0000000000c3cd70_0;  alias, 1 drivers
v0000000000c3f5d0_0 .net "ID_Bit3_0", 3 0, v0000000000c3b970_0;  alias, 1 drivers
v0000000000c40b10_0 .var "IF_ID_load", 0 0;
v0000000000c3f3f0_0 .net "MEM_Bit15_12", 3 0, v0000000000ba3c80_0;  alias, 1 drivers
v0000000000c3f670_0 .net "MEM_RF_Enable", 0 0, v0000000000ba26b0_0;  alias, 1 drivers
v0000000000c3fd50_0 .var "MUX1_signal", 1 0;
v0000000000c401b0_0 .var "MUX2_signal", 1 0;
v0000000000c3f490_0 .var "MUX3_signal", 1 0;
v0000000000c40f70_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c41010_0 .var "PC_RF_load", 0 0;
v0000000000c3f710_0 .net "WB_Bit15_12", 3 0, v0000000000c3ba10_0;  alias, 1 drivers
v0000000000c3f7b0_0 .net "WB_RF_Enable", 0 0, v0000000000c3c730_0;  alias, 1 drivers
v0000000000c40bb0_0 .net "clk", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
E_0000000000bc2e40/0 .event edge, v0000000000ba3780_0, v0000000000c3cd70_0, v0000000000ba3640_0, v0000000000c3b970_0;
E_0000000000bc2e40/1 .event edge, v0000000000ba36e0_0, v0000000000ba26b0_0, v0000000000ba3c80_0, v0000000000c3c730_0;
E_0000000000bc2e40/2 .event edge, v0000000000c3ba10_0;
E_0000000000bc2e40 .event/or E_0000000000bc2e40/0, E_0000000000bc2e40/1, E_0000000000bc2e40/2;
S_0000000000ab45f0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 335, 3 618 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000bd3f60 .functor BUFZ 7, v0000000000c3f8f0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000c40ed0_0 .net "C_U", 6 0, L_0000000000c5f580;  alias, 1 drivers
v0000000000c404d0_0 .net "HF_U", 0 0, v0000000000c40f70_0;  alias, 1 drivers
v0000000000c3f850_0 .net "MUX_Out", 6 0, L_0000000000bd3f60;  alias, 1 drivers
v0000000000c3f8f0_0 .var "salida", 6 0;
E_0000000000bc2680 .event edge, v0000000000c40f70_0, v0000000000ba0c70_0;
S_0000000000ab4780 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 147, 3 641 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd4f90 .functor BUFZ 32, v0000000000c40cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c40750_0 .net "A", 31 0, L_0000000000c5fd00;  alias, 1 drivers
v0000000000c3f990_0 .net "B", 31 0, L_0000000000c5f940;  alias, 1 drivers
v0000000000c40890_0 .net "MUX_Out", 31 0, L_0000000000bd4f90;  alias, 1 drivers
v0000000000c40cf0_0 .var "salida", 31 0;
v0000000000c402f0_0 .net "sig", 0 0, v0000000000ba31e0_0;  alias, 1 drivers
E_0000000000bc2a00 .event edge, v0000000000ba31e0_0, v0000000000c3ceb0_0, v0000000000c3e100_0;
S_0000000000ab4910 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 439, 3 641 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd3780 .functor BUFZ 32, v0000000000c40d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c40930_0 .net "A", 31 0, v0000000000c3ce10_0;  alias, 1 drivers
v0000000000c3fa30_0 .net "B", 31 0, v0000000000c5a0a0_0;  alias, 1 drivers
v0000000000c3fb70_0 .net "MUX_Out", 31 0, L_0000000000bd3780;  alias, 1 drivers
v0000000000c40d90_0 .var "salida", 31 0;
v0000000000c40430_0 .net "sig", 0 0, v0000000000ba1b70_0;  alias, 1 drivers
E_0000000000bc2a40 .event edge, v0000000000ba1b70_0, v0000000000c3ce10_0, v0000000000c3fa30_0;
S_0000000000c42080 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 521, 3 641 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd4d60 .functor BUFZ 32, v0000000000c3fcb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c409d0_0 .net "A", 31 0, v0000000000c40610_0;  alias, 1 drivers
v0000000000c40e30_0 .net "B", 31 0, v0000000000ba3be0_0;  alias, 1 drivers
v0000000000c3fc10_0 .net "MUX_Out", 31 0, L_0000000000bd4d60;  alias, 1 drivers
v0000000000c3fcb0_0 .var "salida", 31 0;
v0000000000c3fe90_0 .net "sig", 0 0, o0000000000bee408;  alias, 0 drivers
E_0000000000bc2e80 .event edge, v0000000000c3fe90_0, v0000000000c3d270_0, v0000000000ba3be0_0;
S_0000000000c41590 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 558, 3 641 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd4cf0 .functor BUFZ 32, v0000000000c42870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c3ff30_0 .net "A", 31 0, v0000000000c3bf10_0;  alias, 1 drivers
v0000000000c3ffd0_0 .net "B", 31 0, v0000000000c3bc90_0;  alias, 1 drivers
v0000000000c40070_0 .net "MUX_Out", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c42870_0 .var "salida", 31 0;
v0000000000c43b30_0 .net "sig", 0 0, v0000000000c3c190_0;  alias, 1 drivers
E_0000000000bc2a80 .event edge, v0000000000c3c190_0, v0000000000c3bf10_0, v0000000000c3bc90_0;
S_0000000000c41bd0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 232, 3 641 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd4b30 .functor BUFZ 32, v0000000000c42910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c429b0_0 .net "A", 31 0, L_0000000000c5fd00;  alias, 1 drivers
v0000000000c42e10_0 .net "B", 31 0, L_0000000000c5f940;  alias, 1 drivers
v0000000000c42c30_0 .net "MUX_Out", 31 0, L_0000000000bd4b30;  alias, 1 drivers
v0000000000c42910_0 .var "salida", 31 0;
v0000000000c442b0_0 .net "sig", 0 0, v0000000000ba31e0_0;  alias, 1 drivers
S_0000000000c41d60 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 275, 3 593 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bd3cc0 .functor BUFZ 32, v0000000000c43630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c43ef0_0 .net "A_O", 31 0, L_0000000000c5f300;  alias, 1 drivers
v0000000000c44210_0 .net "HF_U", 1 0, v0000000000c3fd50_0;  alias, 1 drivers
v0000000000c431d0_0 .net "MUX_Out", 31 0, L_0000000000bd3cc0;  alias, 1 drivers
v0000000000c44030_0 .net "M_O", 31 0, L_0000000000bd4d60;  alias, 1 drivers
v0000000000c439f0_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c43e50_0 .net "X", 31 0, v0000000000c49030_0;  alias, 1 drivers
v0000000000c43630_0 .var "salida", 31 0;
E_0000000000bc27c0/0 .event edge, v0000000000c3fd50_0, v0000000000c43e50_0, v0000000000ba3460_0, v0000000000c3fc10_0;
E_0000000000bc27c0/1 .event edge, v0000000000c40070_0;
E_0000000000bc27c0 .event/or E_0000000000bc27c0/0, E_0000000000bc27c0/1;
S_0000000000c42210 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 290, 3 593 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bd4660 .functor BUFZ 32, v0000000000c43590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c43130_0 .net "A_O", 31 0, L_0000000000c5f300;  alias, 1 drivers
v0000000000c44170_0 .net "HF_U", 1 0, v0000000000c401b0_0;  alias, 1 drivers
v0000000000c42730_0 .net "MUX_Out", 31 0, L_0000000000bd4660;  alias, 1 drivers
v0000000000c43770_0 .net "M_O", 31 0, L_0000000000bd4d60;  alias, 1 drivers
v0000000000c43bd0_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c42d70_0 .net "X", 31 0, v0000000000c4a9d0_0;  alias, 1 drivers
v0000000000c43590_0 .var "salida", 31 0;
E_0000000000bc2f00/0 .event edge, v0000000000c401b0_0, v0000000000c42d70_0, v0000000000ba3460_0, v0000000000c3fc10_0;
E_0000000000bc2f00/1 .event edge, v0000000000c40070_0;
E_0000000000bc2f00 .event/or E_0000000000bc2f00/0, E_0000000000bc2f00/1;
S_0000000000c41ef0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 304, 3 593 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bd3da0 .functor BUFZ 32, v0000000000c42eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c427d0_0 .net "A_O", 31 0, L_0000000000c5f300;  alias, 1 drivers
v0000000000c43450_0 .net "HF_U", 1 0, v0000000000c3f490_0;  alias, 1 drivers
v0000000000c42cd0_0 .net "MUX_Out", 31 0, L_0000000000bd3da0;  alias, 1 drivers
v0000000000c440d0_0 .net "M_O", 31 0, L_0000000000bd4d60;  alias, 1 drivers
v0000000000c434f0_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c43db0_0 .net "X", 31 0, v0000000000c4c0f0_0;  alias, 1 drivers
v0000000000c42eb0_0 .var "salida", 31 0;
E_0000000000bc2d40/0 .event edge, v0000000000c3f490_0, v0000000000c43db0_0, v0000000000ba3460_0, v0000000000c3fc10_0;
E_0000000000bc2d40/1 .event edge, v0000000000c40070_0;
E_0000000000bc2d40 .event/or E_0000000000bc2d40/0, E_0000000000bc2d40/1;
S_0000000000c41400 .scope module, "ram1" "inst_ram256x8" 2 77, 3 521 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000c436d0_0 .net "Address", 31 0, L_0000000000bd5000;  alias, 1 drivers
v0000000000c438b0_0 .var "DataOut", 31 0;
v0000000000c42410 .array "Mem", 255 0, 7 0;
v0000000000c42f50_0 .net "Reset", 0 0, v0000000000c5b220_0;  alias, 1 drivers
E_0000000000bc3480 .event edge, v0000000000c3b790_0, v0000000000c3ca50_0, v0000000000c3caf0_0;
S_0000000000c41720 .scope module, "register_file_1" "register_file" 2 252, 5 6 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000bd5000 .functor BUFZ 32, v0000000000c46750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4ac50_0 .net "C", 3 0, v0000000000c3ba10_0;  alias, 1 drivers
v0000000000c4b970_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c4b290_0 .net "E", 15 0, v0000000000c49710_0;  1 drivers
v0000000000c4bb50_0 .net "HZPCld", 0 0, v0000000000c41010_0;  alias, 1 drivers
v0000000000c4b8d0_0 .net "MO", 31 0, v0000000000c48b30_0;  1 drivers
v0000000000c4b790_0 .net "PA", 31 0, v0000000000c49030_0;  alias, 1 drivers
v0000000000c4ba10_0 .net "PB", 31 0, v0000000000c4a9d0_0;  alias, 1 drivers
v0000000000c4b3d0_0 .net "PCin", 31 0, L_0000000000bd4f90;  alias, 1 drivers
v0000000000c4c230_0 .net "PCout", 31 0, L_0000000000bd5000;  alias, 1 drivers
v0000000000c4bab0_0 .net "PD", 31 0, v0000000000c4c0f0_0;  alias, 1 drivers
v0000000000c4acf0_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c4b330_0 .net "Q0", 31 0, v0000000000c424b0_0;  1 drivers
v0000000000c4bbf0_0 .net "Q1", 31 0, v0000000000c43f90_0;  1 drivers
v0000000000c4ad90_0 .net "Q10", 31 0, v0000000000c42690_0;  1 drivers
v0000000000c4ae30_0 .net "Q11", 31 0, v0000000000c433b0_0;  1 drivers
v0000000000c4b470_0 .net "Q12", 31 0, v0000000000c48230_0;  1 drivers
v0000000000c4be70_0 .net "Q13", 31 0, v0000000000c46430_0;  1 drivers
v0000000000c4bc90_0 .net "Q14", 31 0, v0000000000c47fb0_0;  1 drivers
v0000000000c4af70_0 .net "Q15", 31 0, v0000000000c46750_0;  1 drivers
v0000000000c4b010_0 .net "Q2", 31 0, v0000000000c471f0_0;  1 drivers
v0000000000c4bf10_0 .net "Q3", 31 0, v0000000000c47bf0_0;  1 drivers
v0000000000c4b0b0_0 .net "Q4", 31 0, v0000000000c47e70_0;  1 drivers
v0000000000c4b510_0 .net "Q5", 31 0, v0000000000c46b10_0;  1 drivers
v0000000000c4b150_0 .net "Q6", 31 0, v0000000000c46cf0_0;  1 drivers
v0000000000c4b1f0_0 .net "Q7", 31 0, v0000000000c47d30_0;  1 drivers
v0000000000c588e0_0 .net "Q8", 31 0, v0000000000c48ef0_0;  1 drivers
v0000000000c5a8c0_0 .net "Q9", 31 0, v0000000000c49490_0;  1 drivers
o0000000000bf0d48 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000c5aaa0_0 .net "R15MO", 1 0, o0000000000bf0d48;  0 drivers
v0000000000c59c40_0 .net "RFLd", 0 0, v0000000000c3c730_0;  alias, 1 drivers
v0000000000c594c0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
v0000000000c59e20_0 .net "SA", 3 0, v0000000000c3cd70_0;  alias, 1 drivers
v0000000000c59ec0_0 .net "SB", 3 0, v0000000000c3b970_0;  alias, 1 drivers
v0000000000c59880_0 .net "SD", 3 0, o0000000000bf08c8;  alias, 0 drivers
L_0000000000c600c0 .part v0000000000c49710_0, 15, 1;
L_0000000000c60020 .part v0000000000c49710_0, 0, 1;
L_0000000000c5f800 .part v0000000000c49710_0, 1, 1;
L_0000000000c60700 .part v0000000000c49710_0, 2, 1;
L_0000000000c5fee0 .part v0000000000c49710_0, 3, 1;
L_0000000000c60980 .part v0000000000c49710_0, 4, 1;
L_0000000000c60160 .part v0000000000c49710_0, 5, 1;
L_0000000000c5fbc0 .part v0000000000c49710_0, 6, 1;
L_0000000000c5f8a0 .part v0000000000c49710_0, 7, 1;
L_0000000000c60660 .part v0000000000c49710_0, 8, 1;
L_0000000000c5ff80 .part v0000000000c49710_0, 9, 1;
L_0000000000c60200 .part v0000000000c49710_0, 10, 1;
L_0000000000c60c00 .part v0000000000c49710_0, 11, 1;
L_0000000000c5f120 .part v0000000000c49710_0, 12, 1;
L_0000000000c5f1c0 .part v0000000000c49710_0, 13, 1;
L_0000000000c5f9e0 .part v0000000000c49710_0, 14, 1;
S_0000000000c418b0 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c42b90_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c42a50_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c424b0_0 .var "Q", 31 0;
v0000000000c43c70_0 .net "RFLd", 0 0, L_0000000000c60020;  1 drivers
v0000000000c43810_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
E_0000000000bc34c0/0 .event edge, v0000000000c3b790_0;
E_0000000000bc34c0/1 .event posedge, v0000000000ba4680_0;
E_0000000000bc34c0 .event/or E_0000000000bc34c0/0, E_0000000000bc34c0/1;
S_0000000000c41a40 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c42ff0_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c43950_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c43f90_0 .var "Q", 31 0;
v0000000000c43a90_0 .net "RFLd", 0 0, L_0000000000c5f800;  1 drivers
v0000000000c42550_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c45550 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c43090_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c425f0_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c42690_0 .var "Q", 31 0;
v0000000000c43d10_0 .net "RFLd", 0 0, L_0000000000c60200;  1 drivers
v0000000000c42af0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c45230 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c43270_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c43310_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c433b0_0 .var "Q", 31 0;
v0000000000c46610_0 .net "RFLd", 0 0, L_0000000000c60c00;  1 drivers
v0000000000c46ed0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c44bf0 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c47ab0_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c47470_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c48230_0 .var "Q", 31 0;
v0000000000c46d90_0 .net "RFLd", 0 0, L_0000000000c5f120;  1 drivers
v0000000000c475b0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c45b90 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c47650_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c47f10_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c46430_0 .var "Q", 31 0;
v0000000000c466b0_0 .net "RFLd", 0 0, L_0000000000c5f1c0;  1 drivers
v0000000000c46e30_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c44d80 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c47150_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c47b50_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c47fb0_0 .var "Q", 31 0;
v0000000000c46f70_0 .net "RFLd", 0 0, L_0000000000c5f9e0;  1 drivers
v0000000000c476f0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c448d0 .scope module, "R15" "PCregister" 5 52, 5 179 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c48050_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c467f0_0 .net "HZPCld", 0 0, v0000000000c41010_0;  alias, 1 drivers
v0000000000c464d0_0 .net "MOin", 31 0, v0000000000c48b30_0;  alias, 1 drivers
v0000000000c46750_0 .var "Q", 31 0;
v0000000000c469d0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
E_0000000000bc2f40 .event edge, v0000000000c41010_0, v0000000000c3b790_0, v0000000000ba4680_0;
S_0000000000c45d20 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c473d0_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c480f0_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c471f0_0 .var "Q", 31 0;
v0000000000c47010_0 .net "RFLd", 0 0, L_0000000000c60700;  1 drivers
v0000000000c482d0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c45a00 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c48190_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c470b0_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c47bf0_0 .var "Q", 31 0;
v0000000000c46570_0 .net "RFLd", 0 0, L_0000000000c5fee0;  1 drivers
v0000000000c47dd0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c44a60 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c46890_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c47290_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c47e70_0 .var "Q", 31 0;
v0000000000c47970_0 .net "RFLd", 0 0, L_0000000000c60980;  1 drivers
v0000000000c46930_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c45eb0 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c47330_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c46a70_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c46b10_0 .var "Q", 31 0;
v0000000000c47c90_0 .net "RFLd", 0 0, L_0000000000c60160;  1 drivers
v0000000000c46bb0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c44f10 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c46c50_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c47510_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c46cf0_0 .var "Q", 31 0;
v0000000000c47790_0 .net "RFLd", 0 0, L_0000000000c5fbc0;  1 drivers
v0000000000c47830_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c450a0 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c478d0_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c47a10_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c47d30_0 .var "Q", 31 0;
v0000000000c4a570_0 .net "RFLd", 0 0, L_0000000000c5f8a0;  1 drivers
v0000000000c4ab10_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c453c0 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c4a1b0_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c49d50_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c48ef0_0 .var "Q", 31 0;
v0000000000c48450_0 .net "RFLd", 0 0, L_0000000000c60660;  1 drivers
v0000000000c4a7f0_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c456e0 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c489f0_0 .net "CLK", 0 0, v0000000000c5e9a0_0;  alias, 1 drivers
v0000000000c4a250_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c49490_0 .var "Q", 31 0;
v0000000000c4a110_0 .net "RFLd", 0 0, L_0000000000c5ff80;  1 drivers
v0000000000c49f30_0 .net "RST", 0 0, v0000000000c5b220_0;  alias, 1 drivers
S_0000000000c46040 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c488b0_0 .net "C", 3 0, v0000000000c3ba10_0;  alias, 1 drivers
v0000000000c49710_0 .var "E", 15 0;
v0000000000c49c10_0 .net "Ld", 0 0, v0000000000c3c730_0;  alias, 1 drivers
E_0000000000bc2580 .event edge, v0000000000c3c730_0, v0000000000c3ba10_0;
S_0000000000c45870 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c48f90_0 .net "I0", 31 0, v0000000000c424b0_0;  alias, 1 drivers
v0000000000c49210_0 .net "I1", 31 0, v0000000000c43f90_0;  alias, 1 drivers
v0000000000c495d0_0 .net "I10", 31 0, v0000000000c42690_0;  alias, 1 drivers
v0000000000c49fd0_0 .net "I11", 31 0, v0000000000c433b0_0;  alias, 1 drivers
v0000000000c48810_0 .net "I12", 31 0, v0000000000c48230_0;  alias, 1 drivers
v0000000000c49df0_0 .net "I13", 31 0, v0000000000c46430_0;  alias, 1 drivers
v0000000000c4a2f0_0 .net "I14", 31 0, v0000000000c47fb0_0;  alias, 1 drivers
v0000000000c49670_0 .net "I15", 31 0, v0000000000c46750_0;  alias, 1 drivers
v0000000000c48d10_0 .net "I2", 31 0, v0000000000c471f0_0;  alias, 1 drivers
v0000000000c4abb0_0 .net "I3", 31 0, v0000000000c47bf0_0;  alias, 1 drivers
v0000000000c49ad0_0 .net "I4", 31 0, v0000000000c47e70_0;  alias, 1 drivers
v0000000000c497b0_0 .net "I5", 31 0, v0000000000c46b10_0;  alias, 1 drivers
v0000000000c49e90_0 .net "I6", 31 0, v0000000000c46cf0_0;  alias, 1 drivers
v0000000000c49850_0 .net "I7", 31 0, v0000000000c47d30_0;  alias, 1 drivers
v0000000000c498f0_0 .net "I8", 31 0, v0000000000c48ef0_0;  alias, 1 drivers
v0000000000c49990_0 .net "I9", 31 0, v0000000000c49490_0;  alias, 1 drivers
v0000000000c49030_0 .var "P", 31 0;
v0000000000c4a4d0_0 .net "S", 3 0, v0000000000c3cd70_0;  alias, 1 drivers
E_0000000000bc2600/0 .event edge, v0000000000c46750_0, v0000000000c47fb0_0, v0000000000c46430_0, v0000000000c48230_0;
E_0000000000bc2600/1 .event edge, v0000000000c433b0_0, v0000000000c42690_0, v0000000000c49490_0, v0000000000c48ef0_0;
E_0000000000bc2600/2 .event edge, v0000000000c47d30_0, v0000000000c46cf0_0, v0000000000c46b10_0, v0000000000c47e70_0;
E_0000000000bc2600/3 .event edge, v0000000000c47bf0_0, v0000000000c471f0_0, v0000000000c43f90_0, v0000000000c424b0_0;
E_0000000000bc2600/4 .event edge, v0000000000c3cd70_0;
E_0000000000bc2600 .event/or E_0000000000bc2600/0, E_0000000000bc2600/1, E_0000000000bc2600/2, E_0000000000bc2600/3, E_0000000000bc2600/4;
S_0000000000c461d0 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c4a070_0 .net "I0", 31 0, v0000000000c424b0_0;  alias, 1 drivers
v0000000000c49b70_0 .net "I1", 31 0, v0000000000c43f90_0;  alias, 1 drivers
v0000000000c4a390_0 .net "I10", 31 0, v0000000000c42690_0;  alias, 1 drivers
v0000000000c484f0_0 .net "I11", 31 0, v0000000000c433b0_0;  alias, 1 drivers
v0000000000c48a90_0 .net "I12", 31 0, v0000000000c48230_0;  alias, 1 drivers
v0000000000c48590_0 .net "I13", 31 0, v0000000000c46430_0;  alias, 1 drivers
v0000000000c486d0_0 .net "I14", 31 0, v0000000000c47fb0_0;  alias, 1 drivers
v0000000000c48950_0 .net "I15", 31 0, v0000000000c46750_0;  alias, 1 drivers
v0000000000c4a430_0 .net "I2", 31 0, v0000000000c471f0_0;  alias, 1 drivers
v0000000000c4aa70_0 .net "I3", 31 0, v0000000000c47bf0_0;  alias, 1 drivers
v0000000000c4a610_0 .net "I4", 31 0, v0000000000c47e70_0;  alias, 1 drivers
v0000000000c4a6b0_0 .net "I5", 31 0, v0000000000c46b10_0;  alias, 1 drivers
v0000000000c4a750_0 .net "I6", 31 0, v0000000000c46cf0_0;  alias, 1 drivers
v0000000000c4a890_0 .net "I7", 31 0, v0000000000c47d30_0;  alias, 1 drivers
v0000000000c4a930_0 .net "I8", 31 0, v0000000000c48ef0_0;  alias, 1 drivers
v0000000000c49350_0 .net "I9", 31 0, v0000000000c49490_0;  alias, 1 drivers
v0000000000c4a9d0_0 .var "P", 31 0;
v0000000000c48630_0 .net "S", 3 0, v0000000000c3b970_0;  alias, 1 drivers
E_0000000000bc2d00/0 .event edge, v0000000000c46750_0, v0000000000c47fb0_0, v0000000000c46430_0, v0000000000c48230_0;
E_0000000000bc2d00/1 .event edge, v0000000000c433b0_0, v0000000000c42690_0, v0000000000c49490_0, v0000000000c48ef0_0;
E_0000000000bc2d00/2 .event edge, v0000000000c47d30_0, v0000000000c46cf0_0, v0000000000c46b10_0, v0000000000c47e70_0;
E_0000000000bc2d00/3 .event edge, v0000000000c47bf0_0, v0000000000c471f0_0, v0000000000c43f90_0, v0000000000c424b0_0;
E_0000000000bc2d00/4 .event edge, v0000000000c3b970_0;
E_0000000000bc2d00 .event/or E_0000000000bc2d00/0, E_0000000000bc2d00/1, E_0000000000bc2d00/2, E_0000000000bc2d00/3, E_0000000000bc2d00/4;
S_0000000000c44420 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c49170_0 .net "I0", 31 0, v0000000000c424b0_0;  alias, 1 drivers
v0000000000c48bd0_0 .net "I1", 31 0, v0000000000c43f90_0;  alias, 1 drivers
v0000000000c48c70_0 .net "I10", 31 0, v0000000000c42690_0;  alias, 1 drivers
v0000000000c48db0_0 .net "I11", 31 0, v0000000000c433b0_0;  alias, 1 drivers
v0000000000c48e50_0 .net "I12", 31 0, v0000000000c48230_0;  alias, 1 drivers
v0000000000c490d0_0 .net "I13", 31 0, v0000000000c46430_0;  alias, 1 drivers
v0000000000c492b0_0 .net "I14", 31 0, v0000000000c47fb0_0;  alias, 1 drivers
v0000000000c493f0_0 .net "I15", 31 0, v0000000000c46750_0;  alias, 1 drivers
v0000000000c49530_0 .net "I2", 31 0, v0000000000c471f0_0;  alias, 1 drivers
v0000000000c49cb0_0 .net "I3", 31 0, v0000000000c47bf0_0;  alias, 1 drivers
v0000000000c4c050_0 .net "I4", 31 0, v0000000000c47e70_0;  alias, 1 drivers
v0000000000c4bd30_0 .net "I5", 31 0, v0000000000c46b10_0;  alias, 1 drivers
v0000000000c4c2d0_0 .net "I6", 31 0, v0000000000c46cf0_0;  alias, 1 drivers
v0000000000c4c190_0 .net "I7", 31 0, v0000000000c47d30_0;  alias, 1 drivers
v0000000000c4b650_0 .net "I8", 31 0, v0000000000c48ef0_0;  alias, 1 drivers
v0000000000c4aed0_0 .net "I9", 31 0, v0000000000c49490_0;  alias, 1 drivers
v0000000000c4c0f0_0 .var "P", 31 0;
v0000000000c4b6f0_0 .net "S", 3 0, o0000000000bf08c8;  alias, 0 drivers
E_0000000000bc2880/0 .event edge, v0000000000c46750_0, v0000000000c47fb0_0, v0000000000c46430_0, v0000000000c48230_0;
E_0000000000bc2880/1 .event edge, v0000000000c433b0_0, v0000000000c42690_0, v0000000000c49490_0, v0000000000c48ef0_0;
E_0000000000bc2880/2 .event edge, v0000000000c47d30_0, v0000000000c46cf0_0, v0000000000c46b10_0, v0000000000c47e70_0;
E_0000000000bc2880/3 .event edge, v0000000000c47bf0_0, v0000000000c471f0_0, v0000000000c43f90_0, v0000000000c424b0_0;
E_0000000000bc2880/4 .event edge, v0000000000c4b6f0_0;
E_0000000000bc2880 .event/or E_0000000000bc2880/0, E_0000000000bc2880/1, E_0000000000bc2880/2, E_0000000000bc2880/3, E_0000000000bc2880/4;
S_0000000000c445b0 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000c41720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c48b30_0 .var "MO", 31 0;
v0000000000c4b830_0 .net "PC", 31 0, L_0000000000bd4f90;  alias, 1 drivers
v0000000000c4bdd0_0 .net "PW", 31 0, L_0000000000bd4cf0;  alias, 1 drivers
v0000000000c4b5b0_0 .net "PWLd", 0 0, L_0000000000c600c0;  1 drivers
E_0000000000bc2700 .event edge, v0000000000c4b5b0_0, v0000000000c40890_0, v0000000000c40070_0;
S_0000000000c44740 .scope module, "se" "SExtender" 2 208, 3 661 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000bd4740 .functor BUFZ 32, v0000000000c59d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c59a60_0 .var/i "i", 31 0;
v0000000000c5a640_0 .net "in", 23 0, v0000000000c3bbf0_0;  alias, 1 drivers
v0000000000c59380_0 .var "in1", 31 0;
v0000000000c58980_0 .net/s "out1", 31 0, L_0000000000bd4740;  alias, 1 drivers
v0000000000c59d80_0 .var/s "result", 31 0;
v0000000000c5a780_0 .var/s "shift_result", 31 0;
v0000000000c5a1e0_0 .var/s "temp_reg", 31 0;
v0000000000c5a6e0_0 .var/s "twoscomp", 31 0;
E_0000000000bc2740/0 .event edge, v0000000000c3bbf0_0, v0000000000c59380_0, v0000000000c5a6e0_0, v0000000000c5a1e0_0;
E_0000000000bc2740/1 .event edge, v0000000000c5a780_0;
E_0000000000bc2740 .event/or E_0000000000bc2740/0, E_0000000000bc2740/1;
S_0000000000c5e0a0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 423, 6 1 0, S_0000000000a8dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c5a000_0 .net "A", 31 0, v0000000000c3ce10_0;  alias, 1 drivers
v0000000000c59060_0 .net "B", 31 0, v0000000000ba15d0_0;  alias, 1 drivers
v0000000000c59ce0_0 .var "C", 0 0;
v0000000000c58a20_0 .var "by_imm_shift", 1 0;
v0000000000c58480_0 .var/i "i", 31 0;
v0000000000c58660_0 .var/i "num_of_rot", 31 0;
v0000000000c58ac0_0 .var "relleno", 0 0;
v0000000000c5a280_0 .var "rm", 31 0;
v0000000000c59560_0 .var "rm1", 31 0;
v0000000000c5a140_0 .var "shift", 1 0;
v0000000000c5a0a0_0 .var "shift_result", 31 0;
v0000000000c5a820_0 .var "shifter_op", 2 0;
v0000000000c59420_0 .var "tc", 0 0;
v0000000000c59f60_0 .var "temp_reg", 31 0;
v0000000000c5a960_0 .var "temp_reg1", 31 0;
v0000000000c5a320_0 .var "temp_reg2", 31 0;
E_0000000000bc2cc0/0 .event edge, v0000000000ba15d0_0, v0000000000c5a820_0, v0000000000c3ce10_0, v0000000000c3d7a0_0;
E_0000000000bc2cc0/1 .event edge, v0000000000c58a20_0, v0000000000c58660_0, v0000000000c59f60_0, v0000000000c59420_0;
E_0000000000bc2cc0/2 .event edge, v0000000000c58ac0_0, v0000000000c5a140_0, v0000000000c5a960_0, v0000000000c5a280_0;
E_0000000000bc2cc0/3 .event edge, v0000000000c5a320_0, v0000000000c59560_0;
E_0000000000bc2cc0 .event/or E_0000000000bc2cc0/0, E_0000000000bc2cc0/1, E_0000000000bc2cc0/2, E_0000000000bc2cc0/3;
    .scope S_0000000000c41400;
T_0 ;
    %wait E_0000000000bc3480;
    %load/vec4 v0000000000c42f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c438b0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000c436d0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000c436d0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c42410, 4;
    %load/vec4 v0000000000c436d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c42410, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c436d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c42410, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c436d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c42410, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c438b0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000c436d0_0;
    %load/vec4a v0000000000c42410, 4;
    %pad/u 32;
    %store/vec4 v0000000000c438b0_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000ac5270;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3c410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3dac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3bab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3d130_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000ac5270;
T_2 ;
    %wait E_0000000000bc3440;
    %load/vec4 v0000000000c3cc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3d130_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3d130_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c3d130_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c3b5b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3b5b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3d130_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3b5b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3d130_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c3ca50_0;
    %pad/u 33;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c3cb90_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c3d1d0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c3d1d0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000c3dac0_0, 0, 32;
    %load/vec4 v0000000000c3d1d0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000c3c410_0, 0, 32;
    %load/vec4 v0000000000c3d1d0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c3bab0_0, 0, 32;
    %load/vec4 v0000000000c3d130_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000c3ca50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3cb90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000c3d1d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3cb90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000c3d130_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000c3cb90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3ca50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000c3d1d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3ca50_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000c3d130_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c3ca50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3cb90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000c3ca50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3d1d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ccd0_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000ab4780;
T_3 ;
    %wait E_0000000000bc2a00;
    %load/vec4 v0000000000c402f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000c40750_0;
    %store/vec4 v0000000000c40cf0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000c3f990_0;
    %store/vec4 v0000000000c40cf0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000a8f9a0;
T_4 ;
    %wait E_0000000000bc2fc0;
    %load/vec4 v0000000000c3b790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c3c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c3bdd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c3b970_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c3b6f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c3cd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c3be70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c3bbf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c3bd30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c3c550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c3cf50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000c3caf0_0;
    %assign/vec4 v0000000000c3c2d0_0, 0;
    %load/vec4 v0000000000c3ceb0_0;
    %assign/vec4 v0000000000c3bdd0_0, 0;
    %load/vec4 v0000000000c3caf0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c3b970_0, 0;
    %load/vec4 v0000000000c3caf0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c3b6f0_0, 0;
    %load/vec4 v0000000000c3caf0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c3cd70_0, 0;
    %load/vec4 v0000000000c3caf0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c3be70_0, 0;
    %load/vec4 v0000000000c3caf0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c3bbf0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3c2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c3bdd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c3b970_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c3b6f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c3cd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c3be70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c3bbf0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a87550;
T_5 ;
    %wait E_0000000000bc1f00;
    %load/vec4 v0000000000c3c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c3d090_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000c3c9b0_0;
    %assign/vec4 v0000000000c3d090_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000c44740;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c59a60_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000c44740;
T_7 ;
    %wait E_0000000000bc2740;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c5a640_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c59380_0, 0, 32;
    %load/vec4 v0000000000c59380_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5a6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c59a60_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000000000c59a60_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000000000c5a6e0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000c5a1e0_0, 0, 32;
    %load/vec4 v0000000000c59a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c59a60_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000000000c5a1e0_0;
    %store/vec4 v0000000000c5a780_0, 0, 32;
    %load/vec4 v0000000000c5a780_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000c59d80_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000ac5400;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ef60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3db60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3d660_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000000000ac5400;
T_9 ;
    %wait E_0000000000bc2d80;
    %load/vec4 v0000000000c3ec40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.1 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.2 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3d660_0, 0, 32;
    %jmp T_9.16;
T_9.3 ;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3d660_0, 0, 32;
    %jmp T_9.16;
T_9.4 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c3d660_0, 0, 32;
    %jmp T_9.16;
T_9.5 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c3eb00_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.6 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3eb00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3d660_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3eb00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3d660_0, 0, 32;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000000000c3f1e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0000000000c3dfc0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c3e560_0, 0, 33;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c3e560_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v0000000000c3ef60_0, 0, 32;
    %load/vec4 v0000000000c3e560_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000000000c3f140_0, 0, 32;
    %load/vec4 v0000000000c3e560_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c3db60_0, 0, 32;
    %load/vec4 v0000000000c3d660_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0000000000c3f1e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3dfc0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v0000000000c3e560_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3dfc0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
T_9.26 ;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
T_9.24 ;
T_9.21 ;
    %load/vec4 v0000000000c3d660_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v0000000000c3dfc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3f1e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v0000000000c3e560_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3f1e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
    %jmp T_9.32;
T_9.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
T_9.32 ;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
T_9.30 ;
T_9.27 ;
    %load/vec4 v0000000000c3d660_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v0000000000c3f1e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3dfc0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v0000000000c3f1e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3e560_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
T_9.38 ;
    %jmp T_9.36;
T_9.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e6a0_0, 0, 32;
T_9.36 ;
T_9.33 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000c41bd0;
T_10 ;
    %wait E_0000000000bc2a00;
    %load/vec4 v0000000000c442b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0000000000c429b0_0;
    %store/vec4 v0000000000c42910_0, 0, 32;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0000000000c42e10_0;
    %store/vec4 v0000000000c42910_0, 0, 32;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000c46040;
T_11 ;
    %wait E_0000000000bc2580;
    %load/vec4 v0000000000c49c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000c488b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c49710_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000c45870;
T_12 ;
    %wait E_0000000000bc2600;
    %load/vec4 v0000000000c4a4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000c48f90_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000c49210_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000c48d10_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000c4abb0_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000c49ad0_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000c497b0_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000c49e90_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000c49850_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000c498f0_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000c49990_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000c495d0_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000c49fd0_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000c48810_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000c49df0_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000c4a2f0_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000c49670_0;
    %assign/vec4 v0000000000c49030_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c461d0;
T_13 ;
    %wait E_0000000000bc2d00;
    %load/vec4 v0000000000c48630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c4a070_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000c49b70_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000c4a430_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000c4aa70_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000c4a610_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000c4a6b0_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c4a750_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000c4a890_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000c4a930_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c49350_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c4a390_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000c484f0_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000c48a90_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000c48590_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000c486d0_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000c48950_0;
    %assign/vec4 v0000000000c4a9d0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c44420;
T_14 ;
    %wait E_0000000000bc2880;
    %load/vec4 v0000000000c4b6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c49170_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c48bd0_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c49530_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c49cb0_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c4c050_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c4bd30_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c4c2d0_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c4c190_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c4b650_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c4aed0_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c48c70_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c48db0_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c48e50_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c490d0_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c492b0_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c493f0_0;
    %assign/vec4 v0000000000c4c0f0_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c445b0;
T_15 ;
    %wait E_0000000000bc2700;
    %load/vec4 v0000000000c4b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000000c4bdd0_0;
    %assign/vec4 v0000000000c48b30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000c4b830_0;
    %assign/vec4 v0000000000c48b30_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c418b0;
T_16 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c43810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c424b0_0, 0;
T_16.0 ;
    %load/vec4 v0000000000c43c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000000000c42a50_0;
    %assign/vec4 v0000000000c424b0_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000c41a40;
T_17 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c42550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c43f90_0, 0;
T_17.0 ;
    %load/vec4 v0000000000c43a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000000c43950_0;
    %assign/vec4 v0000000000c43f90_0, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000c45d20;
T_18 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c482d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c471f0_0, 0;
T_18.0 ;
    %load/vec4 v0000000000c47010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000c480f0_0;
    %assign/vec4 v0000000000c471f0_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c45a00;
T_19 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c47dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47bf0_0, 0;
T_19.0 ;
    %load/vec4 v0000000000c46570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000c470b0_0;
    %assign/vec4 v0000000000c47bf0_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c44a60;
T_20 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c46930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47e70_0, 0;
T_20.0 ;
    %load/vec4 v0000000000c47970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000c47290_0;
    %assign/vec4 v0000000000c47e70_0, 0;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c45eb0;
T_21 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c46bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c46b10_0, 0;
T_21.0 ;
    %load/vec4 v0000000000c47c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000c46a70_0;
    %assign/vec4 v0000000000c46b10_0, 0;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c44f10;
T_22 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c46cf0_0, 0;
T_22.0 ;
    %load/vec4 v0000000000c47790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000c47510_0;
    %assign/vec4 v0000000000c46cf0_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c450a0;
T_23 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c4ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47d30_0, 0;
T_23.0 ;
    %load/vec4 v0000000000c4a570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000c47a10_0;
    %assign/vec4 v0000000000c47d30_0, 0;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c453c0;
T_24 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c4a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c48ef0_0, 0;
T_24.0 ;
    %load/vec4 v0000000000c48450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000c49d50_0;
    %assign/vec4 v0000000000c48ef0_0, 0;
T_24.2 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c456e0;
T_25 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c49f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c49490_0, 0;
T_25.0 ;
    %load/vec4 v0000000000c4a110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000c4a250_0;
    %assign/vec4 v0000000000c49490_0, 0;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c45550;
T_26 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c42af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c42690_0, 0;
T_26.0 ;
    %load/vec4 v0000000000c43d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000c425f0_0;
    %assign/vec4 v0000000000c42690_0, 0;
T_26.2 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c45230;
T_27 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c46ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c433b0_0, 0;
T_27.0 ;
    %load/vec4 v0000000000c46610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000c43310_0;
    %assign/vec4 v0000000000c433b0_0, 0;
T_27.2 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c44bf0;
T_28 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c475b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c48230_0, 0;
T_28.0 ;
    %load/vec4 v0000000000c46d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000c47470_0;
    %assign/vec4 v0000000000c48230_0, 0;
T_28.2 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c45b90;
T_29 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c46e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c46430_0, 0;
T_29.0 ;
    %load/vec4 v0000000000c466b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000c47f10_0;
    %assign/vec4 v0000000000c46430_0, 0;
T_29.2 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c44d80;
T_30 ;
    %wait E_0000000000bc34c0;
    %load/vec4 v0000000000c476f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47fb0_0, 0;
T_30.0 ;
    %load/vec4 v0000000000c46f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000c47b50_0;
    %assign/vec4 v0000000000c47fb0_0, 0;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c448d0;
T_31 ;
    %wait E_0000000000bc2f40;
    %load/vec4 v0000000000c467f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000c469d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c46750_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0000000000c464d0_0;
    %assign/vec4 v0000000000c46750_0, 0;
T_31.3 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000000c41d60;
T_32 ;
    %wait E_0000000000bc27c0;
    %load/vec4 v0000000000c44210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0000000000c43e50_0;
    %store/vec4 v0000000000c43630_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0000000000c43ef0_0;
    %store/vec4 v0000000000c43630_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000000000c44030_0;
    %store/vec4 v0000000000c43630_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000000000c439f0_0;
    %store/vec4 v0000000000c43630_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000c42210;
T_33 ;
    %wait E_0000000000bc2f00;
    %load/vec4 v0000000000c44170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000c42d70_0;
    %store/vec4 v0000000000c43590_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000c43130_0;
    %store/vec4 v0000000000c43590_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000c43770_0;
    %store/vec4 v0000000000c43590_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000c43bd0_0;
    %store/vec4 v0000000000c43590_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000c41ef0;
T_34 ;
    %wait E_0000000000bc2d40;
    %load/vec4 v0000000000c43450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c43db0_0;
    %store/vec4 v0000000000c42eb0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c427d0_0;
    %store/vec4 v0000000000c42eb0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c440d0_0;
    %store/vec4 v0000000000c42eb0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c434f0_0;
    %store/vec4 v0000000000c42eb0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000a7fda0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c411f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c410b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3f530_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0000000000a7fda0;
T_36 ;
    %wait E_0000000000bc3080;
    %load/vec4 v0000000000c3e740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c3e7e0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c411f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c410b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3f530_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3e060_0, 0, 4;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c3e9c0_0, 0, 3;
    %load/vec4 v0000000000c3e9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %jmp T_36.7;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c411f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3e1a0_0, 0, 1;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c3e060_0, 0, 4;
    %jmp T_36.7;
T_36.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c411f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3e1a0_0, 0, 1;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c3e060_0, 0, 4;
    %jmp T_36.7;
T_36.4 ;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c3fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c411f0_0, 0, 1;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c3ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3e1a0_0, 0, 1;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c3f530_0, 0, 1;
    %load/vec4 v0000000000c3ea60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c410b0_0, 0, 1;
    %jmp T_36.9;
T_36.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c410b0_0, 0, 1;
T_36.9 ;
    %load/vec4 v0000000000c3fdf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c3e060_0, 0, 4;
    %jmp T_36.11;
T_36.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c3e060_0, 0, 4;
T_36.11 ;
    %jmp T_36.7;
T_36.5 ;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c3fdf0_0, 0, 1;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c3ea60_0, 0, 1;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c3f530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c411f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3e1a0_0, 0, 1;
    %load/vec4 v0000000000c3fdf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c3e060_0, 0, 4;
    %jmp T_36.13;
T_36.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c3e060_0, 0, 4;
T_36.13 ;
    %load/vec4 v0000000000c3ea60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c410b0_0, 0, 1;
    %jmp T_36.15;
T_36.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c410b0_0, 0, 1;
T_36.15 ;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_36.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c41150_0, 0, 1;
    %jmp T_36.17;
T_36.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c41150_0, 0, 1;
T_36.17 ;
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c3e1a0_0, 0, 1;
    %load/vec4 v0000000000c3f0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c411f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3ea60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c3e060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c410b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3f530_0, 0, 1;
    %jmp T_36.19;
T_36.18 ;
    %load/vec4 v0000000000c3e7e0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c3d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c411f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3ea60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c3e060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c410b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3f530_0, 0, 1;
T_36.19 ;
    %jmp T_36.7;
T_36.7 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000ab45f0;
T_37 ;
    %wait E_0000000000bc2680;
    %load/vec4 v0000000000c404d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000c3f8f0_0, 0, 7;
    %jmp T_37.2;
T_37.1 ;
    %load/vec4 v0000000000c40ed0_0;
    %store/vec4 v0000000000c3f8f0_0, 0, 7;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a8f810;
T_38 ;
    %wait E_0000000000bc2fc0;
    %load/vec4 v0000000000ba0c70_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000ba1b70_0, 0;
    %load/vec4 v0000000000ba0c70_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000ba1530_0, 0;
    %load/vec4 v0000000000ba0c70_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000ba1850_0, 0;
    %load/vec4 v0000000000ba0c70_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000ba1710_0, 0;
    %load/vec4 v0000000000ada9e0_0;
    %assign/vec4 v0000000000ba27f0_0, 0;
    %load/vec4 v0000000000ba1990_0;
    %assign/vec4 v0000000000ba2430_0, 0;
    %load/vec4 v0000000000b88fb0_0;
    %assign/vec4 v0000000000c3c5f0_0, 0;
    %load/vec4 v0000000000c3c230_0;
    %assign/vec4 v0000000000c3ce10_0, 0;
    %load/vec4 v0000000000c3c690_0;
    %assign/vec4 v0000000000c3c7d0_0, 0;
    %load/vec4 v0000000000ba2930_0;
    %assign/vec4 v0000000000ba2750_0, 0;
    %load/vec4 v0000000000ba0bd0_0;
    %assign/vec4 v0000000000ba15d0_0, 0;
    %load/vec4 v0000000000ba1a30_0;
    %assign/vec4 v0000000000ba0d10_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000ac5590;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3df20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3dc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3dde0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0000000000ac5590;
T_40 ;
    %wait E_0000000000bc29c0;
    %load/vec4 v0000000000c3d840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %jmp T_40.16;
T_40.0 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.1 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.2 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3dde0_0, 0, 32;
    %jmp T_40.16;
T_40.3 ;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3dde0_0, 0, 32;
    %jmp T_40.16;
T_40.4 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c3dde0_0, 0, 32;
    %jmp T_40.16;
T_40.5 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c3d7a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.6 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3d7a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3dde0_0, 0, 32;
    %jmp T_40.16;
T_40.7 ;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3d7a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3dde0_0, 0, 32;
    %jmp T_40.16;
T_40.8 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.9 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.10 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.11 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.12 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.13 ;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.14 ;
    %load/vec4 v0000000000c3e420_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0000000000c3d3e0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c3d480_0, 0, 33;
    %jmp T_40.16;
T_40.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c3d480_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_40.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.18, 8;
T_40.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.18, 8;
 ; End of false expr.
    %blend;
T_40.18;
    %store/vec4 v0000000000c3dc00_0, 0, 32;
    %load/vec4 v0000000000c3d480_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0000000000c3df20_0, 0, 32;
    %load/vec4 v0000000000c3d480_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c3e2e0_0, 0, 32;
    %load/vec4 v0000000000c3dde0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.21, 4;
    %load/vec4 v0000000000c3e420_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3d3e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.23, 4;
    %load/vec4 v0000000000c3d480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3d3e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
    %jmp T_40.26;
T_40.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
T_40.26 ;
    %jmp T_40.24;
T_40.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
T_40.24 ;
T_40.21 ;
    %load/vec4 v0000000000c3dde0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_40.27, 4;
    %load/vec4 v0000000000c3d3e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3e420_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.29, 4;
    %load/vec4 v0000000000c3d480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3e420_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
    %jmp T_40.32;
T_40.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
T_40.32 ;
    %jmp T_40.30;
T_40.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
T_40.30 ;
T_40.27 ;
    %load/vec4 v0000000000c3dde0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.33, 4;
    %load/vec4 v0000000000c3e420_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3d3e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.35, 4;
    %load/vec4 v0000000000c3e420_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3d480_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
T_40.38 ;
    %jmp T_40.36;
T_40.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e380_0, 0, 32;
T_40.36 ;
T_40.33 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000c5e0a0;
T_41 ;
    %wait E_0000000000bc2cc0;
    %load/vec4 v0000000000c59060_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c5a820_0, 0, 3;
    %load/vec4 v0000000000c59060_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c58a20_0, 0, 2;
    %load/vec4 v0000000000c5a820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0000000000c5a000_0;
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c59060_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c58660_0, 0, 32;
    %load/vec4 v0000000000c59ce0_0;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %load/vec4 v0000000000c58a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.10 ;
    %load/vec4 v0000000000c58480_0;
    %load/vec4 v0000000000c58660_0;
    %cmp/s;
    %jmp/0xz T_41.11, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.10;
T_41.11 ;
    %load/vec4 v0000000000c59420_0;
    %store/vec4 v0000000000c59ce0_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.9;
T_41.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.12 ;
    %load/vec4 v0000000000c58480_0;
    %load/vec4 v0000000000c58660_0;
    %cmp/s;
    %jmp/0xz T_41.13, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.12;
T_41.13 ;
    %load/vec4 v0000000000c59420_0;
    %store/vec4 v0000000000c59ce0_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0000000000c5a000_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c58ac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.14 ;
    %load/vec4 v0000000000c58480_0;
    %load/vec4 v0000000000c58660_0;
    %cmp/s;
    %jmp/0xz T_41.15, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %load/vec4 v0000000000c58ac0_0;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.14;
T_41.15 ;
    %load/vec4 v0000000000c59420_0;
    %store/vec4 v0000000000c59ce0_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.9;
T_41.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.16 ;
    %load/vec4 v0000000000c58480_0;
    %load/vec4 v0000000000c58660_0;
    %cmp/s;
    %jmp/0xz T_41.17, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.16;
T_41.17 ;
    %load/vec4 v0000000000c59420_0;
    %store/vec4 v0000000000c59ce0_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c59060_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c59060_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c58660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.18 ;
    %load/vec4 v0000000000c58480_0;
    %load/vec4 v0000000000c58660_0;
    %cmp/s;
    %jmp/0xz T_41.19, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.18;
T_41.19 ;
    %load/vec4 v0000000000c59f60_0;
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.4;
T_41.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c5a000_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0000000000c59060_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_41.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c5a000_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.21;
T_41.20 ;
    %load/vec4 v0000000000c59060_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c5a140_0, 0, 2;
    %load/vec4 v0000000000c5a140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.25, 6;
    %jmp T_41.26;
T_41.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.27 ;
    %load/vec4 v0000000000c58480_0;
    %load/vec4 v0000000000c58660_0;
    %cmp/s;
    %jmp/0xz T_41.28, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.27;
T_41.28 ;
    %load/vec4 v0000000000c59420_0;
    %store/vec4 v0000000000c59ce0_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.26;
T_41.23 ;
    %load/vec4 v0000000000c58660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.31 ;
    %load/vec4 v0000000000c58480_0;
    %load/vec4 v0000000000c58660_0;
    %cmp/s;
    %jmp/0xz T_41.32, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.31;
T_41.32 ;
T_41.30 ;
    %load/vec4 v0000000000c59420_0;
    %store/vec4 v0000000000c59ce0_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.26;
T_41.24 ;
    %load/vec4 v0000000000c58660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c59f60_0, 0, 32;
T_41.36 ;
    %jmp T_41.34;
T_41.33 ;
    %load/vec4 v0000000000c5a000_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c58ac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.37 ;
    %load/vec4 v0000000000c58480_0;
    %load/vec4 v0000000000c58660_0;
    %cmp/s;
    %jmp/0xz T_41.38, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %load/vec4 v0000000000c58ac0_0;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.37;
T_41.38 ;
T_41.34 ;
    %load/vec4 v0000000000c59420_0;
    %store/vec4 v0000000000c59ce0_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %load/vec4 v0000000000c58660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.41 ;
    %load/vec4 v0000000000c58480_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_41.42, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c5a960_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.41;
T_41.42 ;
    %load/vec4 v0000000000c5a960_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c5a000_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5a280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.43 ;
    %load/vec4 v0000000000c58480_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_41.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c5a280_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5a320_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.43;
T_41.44 ;
    %load/vec4 v0000000000c5a320_0;
    %store/vec4 v0000000000c59560_0, 0, 32;
    %load/vec4 v0000000000c59420_0;
    %load/vec4 v0000000000c59560_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %jmp T_41.40;
T_41.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
T_41.45 ;
    %load/vec4 v0000000000c58480_0;
    %load/vec4 v0000000000c58660_0;
    %cmp/s;
    %jmp/0xz T_41.46, 5;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c59420_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c59f60_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c59f60_0, 0, 32;
    %load/vec4 v0000000000c58480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58480_0, 0, 32;
    %jmp T_41.45;
T_41.46 ;
T_41.40 ;
    %load/vec4 v0000000000c59420_0;
    %store/vec4 v0000000000c59ce0_0, 0, 1;
    %load/vec4 v0000000000c59f60_0;
    %store/vec4 v0000000000c5a0a0_0, 0, 32;
    %jmp T_41.26;
T_41.26 ;
    %pop/vec4 1;
T_41.21 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000ab4910;
T_42 ;
    %wait E_0000000000bc2a40;
    %load/vec4 v0000000000c40430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %jmp T_42.2;
T_42.0 ;
    %load/vec4 v0000000000c40930_0;
    %store/vec4 v0000000000c40d90_0, 0, 32;
    %jmp T_42.2;
T_42.1 ;
    %load/vec4 v0000000000c3fa30_0;
    %store/vec4 v0000000000c40d90_0, 0, 32;
    %jmp T_42.2;
T_42.2 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000a8df30;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba2ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba4720_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba45e0_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0000000000a8df30;
T_44 ;
    %wait E_0000000000bc1f00;
    %load/vec4 v0000000000ba4ae0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000ba2ec0_0, 0;
    %load/vec4 v0000000000ba4ae0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000ba3000_0, 0;
    %load/vec4 v0000000000ba4ae0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000ba3e60_0, 0;
    %load/vec4 v0000000000ba4ae0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000ba4720_0, 0;
    %load/vec4 v0000000000ba3320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_44.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_44.15, 6;
    %jmp T_44.16;
T_44.0 ;
    %load/vec4 v0000000000ba3000_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.18;
T_44.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.18 ;
    %jmp T_44.16;
T_44.1 ;
    %load/vec4 v0000000000ba3000_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.20;
T_44.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.20 ;
    %jmp T_44.16;
T_44.2 ;
    %load/vec4 v0000000000ba3e60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.22;
T_44.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.22 ;
    %jmp T_44.16;
T_44.3 ;
    %load/vec4 v0000000000ba3e60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.24;
T_44.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.24 ;
    %jmp T_44.16;
T_44.4 ;
    %load/vec4 v0000000000ba2ec0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.26;
T_44.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.26 ;
    %jmp T_44.16;
T_44.5 ;
    %load/vec4 v0000000000ba2ec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.28;
T_44.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.28 ;
    %jmp T_44.16;
T_44.6 ;
    %load/vec4 v0000000000ba4720_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.30;
T_44.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.30 ;
    %jmp T_44.16;
T_44.7 ;
    %load/vec4 v0000000000ba4720_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.32;
T_44.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.32 ;
    %jmp T_44.16;
T_44.8 ;
    %load/vec4 v0000000000ba3e60_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba3000_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.34;
T_44.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.34 ;
    %jmp T_44.16;
T_44.9 ;
    %load/vec4 v0000000000ba3e60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba3000_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_44.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.36;
T_44.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.36 ;
    %jmp T_44.16;
T_44.10 ;
    %load/vec4 v0000000000ba4720_0;
    %load/vec4 v0000000000ba2ec0_0;
    %cmp/e;
    %jmp/0xz  T_44.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.38;
T_44.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.38 ;
    %jmp T_44.16;
T_44.11 ;
    %load/vec4 v0000000000ba4720_0;
    %load/vec4 v0000000000ba2ec0_0;
    %cmp/ne;
    %jmp/0xz  T_44.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.40;
T_44.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.40 ;
    %jmp T_44.16;
T_44.12 ;
    %load/vec4 v0000000000ba3000_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba2ec0_0;
    %load/vec4 v0000000000ba4720_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_44.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.42;
T_44.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.42 ;
    %jmp T_44.16;
T_44.13 ;
    %load/vec4 v0000000000ba3000_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba2ec0_0;
    %load/vec4 v0000000000ba4720_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_44.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.44;
T_44.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
T_44.44 ;
    %jmp T_44.16;
T_44.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.16;
T_44.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ba45e0_0, 0;
    %jmp T_44.16;
T_44.16 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0000000000a8e0c0;
T_45 ;
    %wait E_0000000000bc3340;
    %load/vec4 v0000000000ba47c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba3140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba31e0_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba31e0_0, 0, 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000000a8f680;
T_46 ;
    %wait E_0000000000bc2fc0;
    %load/vec4 v0000000000ba3460_0;
    %assign/vec4 v0000000000ba3be0_0, 0;
    %load/vec4 v0000000000ba2390_0;
    %assign/vec4 v0000000000ba1e90_0, 0;
    %load/vec4 v0000000000ba3640_0;
    %assign/vec4 v0000000000ba3c80_0, 0;
    %load/vec4 v0000000000ba3780_0;
    %assign/vec4 v0000000000ba2070_0, 0;
    %load/vec4 v0000000000ba36e0_0;
    %assign/vec4 v0000000000ba26b0_0, 0;
    %load/vec4 v0000000000ba3960_0;
    %assign/vec4 v0000000000ba17b0_0, 0;
    %load/vec4 v0000000000ba3b40_0;
    %assign/vec4 v0000000000ba2250_0, 0;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000a7ff30;
T_47 ;
    %wait E_0000000000bc33c0;
    %load/vec4 v0000000000c41290_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_47.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_47.1, 4;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000c40390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0000000000c40250_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c3fad0_0;
    %store/vec4a v0000000000c407f0, 4, 0;
    %jmp T_47.4;
T_47.3 ;
    %ix/getv 4, v0000000000c3fad0_0;
    %load/vec4a v0000000000c407f0, 4;
    %pad/u 32;
    %store/vec4 v0000000000c40610_0, 0, 32;
T_47.4 ;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000c40390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0000000000c40250_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c3fad0_0;
    %store/vec4a v0000000000c407f0, 4, 0;
    %load/vec4 v0000000000c40250_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c3fad0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c407f0, 4, 0;
    %load/vec4 v0000000000c40250_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c3fad0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c407f0, 4, 0;
    %load/vec4 v0000000000c40250_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c3fad0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c407f0, 4, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000000000c3fad0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c407f0, 4;
    %load/vec4 v0000000000c3fad0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c407f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c3fad0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c407f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c3fad0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c407f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c40610_0, 0, 32;
T_47.6 ;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000c42080;
T_48 ;
    %wait E_0000000000bc2e80;
    %load/vec4 v0000000000c3fe90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000c409d0_0;
    %store/vec4 v0000000000c3fcb0_0, 0, 32;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000c40e30_0;
    %store/vec4 v0000000000c3fcb0_0, 0, 32;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000a873c0;
T_49 ;
    %wait E_0000000000bc2fc0;
    %load/vec4 v0000000000c3cff0_0;
    %assign/vec4 v0000000000c3bc90_0, 0;
    %load/vec4 v0000000000c3d270_0;
    %assign/vec4 v0000000000c3bf10_0, 0;
    %load/vec4 v0000000000c3c910_0;
    %assign/vec4 v0000000000c3ba10_0, 0;
    %load/vec4 v0000000000c3c870_0;
    %assign/vec4 v0000000000c3c190_0, 0;
    %load/vec4 v0000000000c3b510_0;
    %assign/vec4 v0000000000c3c730_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000c41590;
T_50 ;
    %wait E_0000000000bc2a80;
    %load/vec4 v0000000000c43b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000c3ff30_0;
    %store/vec4 v0000000000c42870_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000c3ffd0_0;
    %store/vec4 v0000000000c42870_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a800c0;
T_51 ;
    %wait E_0000000000bc2e40;
    %load/vec4 v0000000000c40110_0;
    %load/vec4 v0000000000c406b0_0;
    %load/vec4 v0000000000c40c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c3f5d0_0;
    %load/vec4 v0000000000c40c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c41010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c40f70_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c40b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c41010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c40f70_0, 0, 1;
T_51.1 ;
    %load/vec4 v0000000000c40570_0;
    %load/vec4 v0000000000c406b0_0;
    %load/vec4 v0000000000c40c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c3f5d0_0;
    %load/vec4 v0000000000c40c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c3fd50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c401b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c3f490_0, 0, 2;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0000000000c3f670_0;
    %load/vec4 v0000000000c406b0_0;
    %load/vec4 v0000000000c3f3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c3f5d0_0;
    %load/vec4 v0000000000c3f3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c3fd50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c401b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c3f490_0, 0, 2;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0000000000c3f7b0_0;
    %load/vec4 v0000000000c406b0_0;
    %load/vec4 v0000000000c3f710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c3f5d0_0;
    %load/vec4 v0000000000c3f710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c3fd50_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c401b0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c3f490_0, 0, 2;
    %jmp T_51.7;
T_51.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c3fd50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c401b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c3f490_0, 0, 2;
T_51.7 ;
T_51.5 ;
T_51.3 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000a8dda0;
T_52 ;
    %vpi_func 2 81 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c60b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c59920_0, 0, 32;
T_52.0 ;
    %vpi_func 2 83 "$feof" 32, v0000000000c60b60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 84 "$fscanf" 32, v0000000000c60b60_0, "%b", v0000000000c5f760_0 {0 0 0};
    %store/vec4 v0000000000c5ef40_0, 0, 32;
    %load/vec4 v0000000000c5f760_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c59920_0;
    %store/vec4a v0000000000c42410, 4, 0;
    %load/vec4 v0000000000c59920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c59920_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 89 "$fclose", v0000000000c60b60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5b400_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c5b400_0;
    %store/vec4 v0000000000c59920_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000a8dda0;
T_53 ;
    %vpi_func 2 97 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c60b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c59920_0, 0, 32;
T_53.0 ;
    %vpi_func 2 99 "$feof" 32, v0000000000c60b60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 100 "$fscanf" 32, v0000000000c60b60_0, "%b", v0000000000c5f760_0 {0 0 0};
    %store/vec4 v0000000000c5ef40_0, 0, 32;
    %load/vec4 v0000000000c5f760_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c59920_0;
    %store/vec4a v0000000000c42410, 4, 0;
    %load/vec4 v0000000000c59920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c59920_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 105 "$fclose", v0000000000c60b60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5b4a0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c5b4a0_0;
    %store/vec4 v0000000000c59920_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000a8dda0;
T_54 ;
    %delay 18, 0;
    %vpi_call 2 633 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000a8dda0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c5e9a0_0, 0, 1;
    %pushi/vec4 18, 0, 32;
T_55.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_55.1, 5;
    %jmp/1 T_55.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000000000c5e9a0_0;
    %inv;
    %store/vec4 v0000000000c5e9a0_0, 0, 1;
    %jmp T_55.0;
T_55.1 ;
    %pop/vec4 1;
    %end;
    .thread T_55;
    .scope S_0000000000a8dda0;
T_56 ;
    %fork t_1, S_0000000000a8dda0;
    %fork t_2, S_0000000000a8dda0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c5b220_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c5b220_0, 0, 1;
    %end;
    .scope S_0000000000a8dda0;
t_0 ;
    %end;
    .thread T_56;
    .scope S_0000000000a8dda0;
T_57 ;
    %vpi_call 2 665 "$display", "\012\012PC    Data Ram   R1    R2     R3     R5     R15   " {0 0 0};
    %vpi_call 2 666 "$monitor", "%0d         %0d        %0d    %0d      %0d      %0d       %0d\012", v0000000000c5adc0_0, v0000000000c591a0_0, v0000000000c43f90_0, v0000000000c471f0_0, v0000000000c47bf0_0, v0000000000c46b10_0, v0000000000c46750_0 {0 0 0};
    %end;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
