-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.0 (Build Build 614 04/24/2018)
-- Created on Wed Nov 14 15:28:28 2018

COMPONENT uart
	GENERIC (BITS : INTEGER := 8; CLK_HZ : INTEGER := 50000000; BAUD : INTEGER := 115200; BAUD_DIVISOR : INTEGER );
	PORT
	(
		clk		:	 IN STD_LOGIC;
		rst		:	 IN STD_LOGIC;
		tx_data		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		tx_data_valid		:	 IN STD_LOGIC;
		tx_data_ack		:	 OUT STD_LOGIC;
		tx_ready			:  OUT STD_LOGIC;
		txd		:	 OUT STD_LOGIC;
		rx_data		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		rx_data_fresh		:	 OUT STD_LOGIC;
		rxd		:	 IN STD_LOGIC
	);
END COMPONENT;