set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {lab4.vo lab4_v.sdo}}
	{{"Fast Model"} {lab4_fast.vo lab4_v_fast.sdo}}
}
