Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  2 12:50:48 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   790 |
| Unused register locations in slices containing registers |  2517 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           77 |
|      2 |           37 |
|      3 |           23 |
|      4 |          129 |
|      5 |           32 |
|      6 |           26 |
|      7 |           19 |
|      8 |           59 |
|      9 |           23 |
|     10 |           36 |
|     11 |            5 |
|     12 |           29 |
|     13 |           10 |
|     14 |           32 |
|     15 |           10 |
|    16+ |          243 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3931 |          961 |
| No           | No                    | Yes                    |             385 |          124 |
| No           | Yes                   | No                     |            1765 |          601 |
| Yes          | No                    | No                     |            3594 |         1047 |
| Yes          | No                    | Yes                    |             246 |           56 |
| Yes          | Yes                   | No                     |            3738 |         1108 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                                                                                                                                  Enable Signal                                                                                                                                                  |                                                                                                                                              Set/Reset Signal                                                                                                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                       |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                                                                              |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                               |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                                                         |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                                                                              |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0                                                                                                                                                                       | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                      |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                      |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CAPTURE2_out                                                                                                                                                                                                              | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                       |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_stats_reset/async_rst4                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                                                           |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/REG0_OUT2                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                                                                                       | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0                                                                                                                                                                       | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[0]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[0]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                                | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                            |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                                                                                       | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                     |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                                          | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                2 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[1]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__76_0                                                                                                                                                                |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                      |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                                    | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                2 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                      |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                                          | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                           |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                   |                2 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                   |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                   |                2 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                     |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                     |                1 |              3 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[2]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[7]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[1]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[2]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[4]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                                               | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                             | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/REG0_OUT2                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_1[0]                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[18][0]                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__77_1                                                                                                                                                                |                3 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                                                                                                          | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[3]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                                                       |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                    | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                        | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                         | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                       |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[1]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                    |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_3                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                      | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                    |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__30_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__77_1                                                                                                                                                                |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[4]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                        | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                       | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/mii_to_rmii_0/U0/RMII_AGILE.I_RX/I_RX_FIFO/I_SRL_FIFO/Data_Exists_DFF_0                                                                                                                                                                                                                              | design_1_i/mii_to_rmii_0/U0/RMII_AGILE.I_RX/I_RX_FIFO_LOADER/rst_n_d_reg[1]                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                         | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                   | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                       |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[1]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__10_0[0]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__53_0[0]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                         |                4 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                                  | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                     |                4 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/rx_enable                                                                                                                                                                                                                                                               | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/RX_SM/rx_reset_reg_0[0]                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[2]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[9]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[6]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                     |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                         |                4 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[3]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[7]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[8]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[2]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[1]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[3]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[6]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[0]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[3]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[4]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[5]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[1]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[5]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/REG0_OUT2                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                                          |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/rx_enable_int_reg                                                                                                                                                                                                         | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/rx_reset_reg                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/SR[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                           | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                             | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                1 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_stats_reset/glbl_rstn_0                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                3 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                     | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_stats_reset/glbl_rstn_0                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                       | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                        |                2 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                1 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                               |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                               |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                4 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_stats_reset/glbl_rstn_0                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                4 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0_n_0                                                                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                                            |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                           | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                    |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_tx_axi_rstn_tx_clk/async_rst0_i_1__1_n_0                                                                                                                                                                             |                1 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_stats_reset/glbl_rstn_0                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/src_arst                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                                                | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                                                                 |                1 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_mmap_reset_reg_reg                                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                   | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/conf/SR[0]                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 |                                                                                                                                                                                                                                                                                                                 | design_1_i/mii_to_rmii_0/U0/RMII_AGILE.I_RX/I_RX_FIFO_LOADER/repeated_data_cnt[5]_i_1_n_0                                                                                                                                                                                                                 |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                            | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/next_count_read                                                                                                                                                                           |                2 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[1]                                                                                                                                  |                2 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/flow/rx/data_count                                                                                                                                                                                                              | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/SR[0]                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                              | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |                2 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/mii_to_rmii_0/U0/RMII_AGILE.I_TX/tx_in_reg_en                                                                                                                                                                                                                                                        | design_1_i/mii_to_rmii_0/U0/RMII_AGILE.I_RX/I_RX_FIFO_LOADER/rst_n_d_reg[1]                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |                2 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/src_arst                                                                                                                         |                3 |              6 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                                                          | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/bus2ip_cs_reg_reg[0]                                                                                                                                                                                              | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                               | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |                3 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                     |                1 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                        |                2 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_err2wsc_reg[0]                                                                                                                                                   |                1 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                      |                1 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                          |                4 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                                              | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                1 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/vector_decode_inst/tx_stats_valid                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                4 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                   | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_clr_dbc_reg_reg[0]                                                                                                                                                    |                2 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                    | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                3 |              7 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                         |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/CRC_CE                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                                       | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rx_reset_out                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                          | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                   | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                                |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                                |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                              |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                                          |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                                                                | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                          | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                          | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                3 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                         |                3 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                                                  | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rx_reset_out                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/flow/rx/pause_value[15]_i_1__0_n_0                                                                                                                                                                                              | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rx_reset_out                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[0]                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                1 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                          | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                                                                                      |                4 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[2]                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                           | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                3 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                   |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                          | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                          | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                3 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                          | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                               | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CRC_CE                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                   |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                              |                2 |              8 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                3 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                         |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                             |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_data_reg_out0                                                                                                                                                         |                3 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                4 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                         |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                              |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                               | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                        |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |                4 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                             |                2 |              9 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                3 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                4 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                     |                3 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/rx_enable                                                                                                                                                                                                                                                               | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/REG0_OUT2                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                3 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                4 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/current_state_reg[1][0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                   |                3 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                    |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                    |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                8 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                           | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                       | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                  | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                           | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/mii_to_rmii_0/U0/RMII_AGILE.I_RX/I_RX_FIFO/I_SRL_FIFO/CI                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/mii_to_rmii_0/U0/RMII_AGILE.I_RX/I_RX_FIFO_DISPOSER/rx_fifo_rd_en                                                                                                                                                                                                                                    | design_1_i/mii_to_rmii_0/U0/RMII_AGILE.I_RX/I_RX_FIFO_LOADER/rst_n_d_reg[1]                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                4 |             11 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                3 |             11 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/RX_SM/rx_enable_int_reg_2[0]                                                                                                                                                                                              | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/RX_SM/rx_reset_reg_0[0]                                                                                                                                                                                             |                2 |             11 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                4 |             11 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                                                            |                                                                                                                                                                                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                6 |             12 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                3 |             12 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                               |                3 |             12 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                4 |             12 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                           |                4 |             12 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                5 |             12 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                     | design_1_i/tri_mode_ethernet_mac_0/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                6 |             12 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             12 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                                       |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[2]                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                    |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                    |                4 |             13 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                      |                7 |             13 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen5                                                                                                            |                                                                                                                                                                                                                                                                                                           |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                    |                6 |             14 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                    |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                4 |             14 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen45_in                                                                                                        |                                                                                                                                                                                                                                                                                                           |                5 |             14 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                                                        | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                                                      |                5 |             14 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                                                          | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                4 |             14 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                    |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                3 |             14 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                      |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |                9 |             15 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                 |                9 |             15 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                3 |             15 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                4 |             15 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                 |                6 |             15 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                                                  |                4 |             15 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                                                                                                    | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                5 |             15 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                                                |                3 |             15 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                 |                7 |             15 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |               10 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                7 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__74_1[0]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                                            |                6 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                      |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                    |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/FRAME_DECODER/GOOD_FRAME_INT_reg[0]                                                                                                                                                                                       | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rx_reset_out                                                                                                                                                                                                              |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                    |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                8 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                        |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                          |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.ma_miim_ready_d1_int_reg[0]                                                                                                                                                         | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_0                                                                                                                                                                               | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_0                                                                                                                                                                               | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_1                                                                                                                                                                               | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                5 |             17 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                3 |             18 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                    |                3 |             18 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                3 |             18 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                     |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                    |                4 |             18 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                           |                6 |             19 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__72_1[0]                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                                                         |                6 |             19 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                           |                3 |             19 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                                                           |                3 |             20 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             20 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                        |                6 |             21 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                    |                5 |             21 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                        |                                                                                                                                                                                                                                                                                                           |                3 |             21 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/RX_SM/PREAMBLE_reg_0                                                                                                                                                                                                      | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rx_reset_out                                                                                                                                                                                                              |                6 |             22 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0                                                                                                                                                                                   | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                7 |             22 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                               | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |                7 |             23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                      |               10 |             24 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                        |                4 |             25 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               11 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/p_1_in                                                                                                                                                                                          | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_stats_reset/SR[0]                                                                                                                                                                                                    |               10 |             28 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |               11 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                        |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_2[0]                                                                                                                                                                      |                7 |             28 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                       |               10 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 |                                                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                          |               11 |             30 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                      |               10 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                    |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/p_1_in                                                                                                                                                                                          | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/accum_upper                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/enb2                                                                                                                                                                                            | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/accum_lower[31]                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |               10 |             32 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                                                                                                | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                                                       |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                                                                                                            |                5 |             32 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                                                  | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                                                                                           | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                                                      |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                    |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                      |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/tri_mode_ethernet_mac_0/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                      | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |                9 |             33 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               10 |             34 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                             |               12 |             34 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               11 |             34 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               14 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |               10 |             34 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |               13 |             35 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |               13 |             37 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/rx_enable                                                                                                                                                                                                                                                               | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rxgen/rx_reset_reg_0                                                                                                                                                                                                      |                7 |             38 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                5 |             39 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                               |               11 |             39 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               15 |             40 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                      |                7 |             40 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               13 |             41 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |               13 |             41 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |               11 |             41 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_addr_reg0                                                                                                                                                        |                7 |             42 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_addr_reg0                                                                                                                                                        |                7 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               11 |             45 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                     |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                9 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                9 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               12 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |               12 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               10 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                                       |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                       |               12 |             47 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               11 |             49 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                    |                                                                                                                                                                                                                                                                                                           |               18 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                           | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |               15 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                   |                                                                                                                                                                                                                                                                                                           |               18 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                           |               16 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                           |               15 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                           | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                      |               10 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/p_1_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               32 |             64 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                                                           |               14 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               21 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |               18 |             67 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               13 |             67 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                    |                                                                                                                                                                                                                                                                                                           |               17 |             67 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                           |               15 |             67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               27 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/enb                                                                                                                                                                                             | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/ipic_rd_clear                                                                                                                                                                             |               22 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                           |               17 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                   |                                                                                                                                                                                                                                                                                                           |               25 |             73 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rx_reset_out                                                                                                                                                                                                              |               25 |             77 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |               23 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                   | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |               30 |             85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                             | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                            |               31 |             86 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 |                                                                                                                                                                                                                                                                                                                 | design_1_i/mii_to_rmii_0/U0/RMII_AGILE.I_RX/I_RX_FIFO_LOADER/rst_n_d_reg[1]                                                                                                                                                                                                                               |               26 |             91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     | design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/rx_enable                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |               22 |             97 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               25 |            103 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               27 |            103 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |               28 |            103 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/axi_interconnect_1/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/tx_reset_out                                                                                                                                                                                                              |               26 |            114 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 | design_1_i/tri_mode_ethernet_mac_0/inst/rx_enable                                                                                                                                                                                                                                                               | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/rx_reset_out                                                                                                                                                                                                              |               35 |            122 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                                                |               36 |            123 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/stats_block.statistics_counters/WE                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |               32 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 | design_1_i/tri_mode_ethernet_mac_0/inst/design_1_tri_mode_ethernet_mac_0_0_core/int_mgmt_host_reset                                                                                                                                                                                                       |               51 |            174 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               84 |            342 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                 |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |              115 |            518 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |              294 |           1166 |
|  design_1_i/tri_mode_ethernet_mac_0/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |              449 |           1955 |
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


