============================================================
   Tang Dynasty, V4.1.033
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/bin/td
   Built by =   xel
   Built at =   14:15, Jan 12
   Run by =     xel
   Run Date =   Wed Jun 27 13:53:40 2018

   Run on =     aithinker.com
============================================================
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v(80)
VLG-1154 : previous definition of module pll is here in /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v(80)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1395)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1395)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1395)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1395)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1395)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1395)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1395)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1395)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1396)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1395)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1396)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1396)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1396)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1399)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1397)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-149 ERROR: syntax error near 3 in /mnt/xel/work/fpga/e203mini_new/src/system.v(1060)
VLG-084 ERROR: ignore module module due to previous errors in /mnt/xel/work/fpga/e203mini_new/src/system.v(1400)
VLG-495 : Verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v ignored due to errors
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1399)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1400)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-1297 ERROR: ansi port uart0_rxd cannot be redeclared in /mnt/xel/work/fpga/e203mini_new/src/system.v(51)
VLG-1297 ERROR: ansi port uart0_txd cannot be redeclared in /mnt/xel/work/fpga/e203mini_new/src/system.v(52)
VLG-140 ERROR: uart_txd_in is not declared in /mnt/xel/work/fpga/e203mini_new/src/system.v(670)
VLG-140 ERROR: uart_txd_in is not declared in /mnt/xel/work/fpga/e203mini_new/src/system.v(1052)
VLG-084 ERROR: ignore module module due to previous errors in /mnt/xel/work/fpga/e203mini_new/src/system.v(1399)
VLG-495 : Verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v ignored due to errors
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-140 ERROR: uart_txd_in is not declared in /mnt/xel/work/fpga/e203mini_new/src/system.v(670)
VLG-140 ERROR: uart_txd_in is not declared in /mnt/xel/work/fpga/e203mini_new/src/system.v(1052)
VLG-084 ERROR: ignore module module due to previous errors in /mnt/xel/work/fpga/e203mini_new/src/system.v(1399)
VLG-495 : Verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v ignored due to errors
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-140 ERROR: uart_txd_in is not declared in /mnt/xel/work/fpga/e203mini_new/src/system.v(643)
VLG-140 ERROR: uart_txd_in is not declared in /mnt/xel/work/fpga/e203mini_new/src/system.v(1025)
VLG-084 ERROR: ignore module module due to previous errors in /mnt/xel/work/fpga/e203mini_new/src/system.v(1372)
VLG-495 : Verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v ignored due to errors
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-140 ERROR: uart_txd_in is not declared in /mnt/xel/work/fpga/e203mini_new/src/system.v(1025)
VLG-084 ERROR: ignore module module due to previous errors in /mnt/xel/work/fpga/e203mini_new/src/system.v(1372)
VLG-495 : Verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v ignored due to errors
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1372)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1372)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-226 WARNING: assignment to input uart0_txd in /mnt/xel/work/fpga/e203mini_new/src/system.v(661)
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1372)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1372)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-226 WARNING: assignment to input uart0_txd in /mnt/xel/work/fpga/e203mini_new/src/system.v(661)
VLG-218 WARNING: overwrite current module module in /mnt/xel/work/fpga/e203mini_new/src/system.v(1368)
VLG-1154 : previous definition of module system is here in /mnt/xel/work/fpga/e203mini_new/src/system.v(1372)
CMD-004 : start command "import_device eagle_20.db -package BGA256X"
CMD-005 : finish command "import_device eagle_20.db -package BGA256X" in  2.241476s wall, 2.280000s user + 0.050000s system = 2.330000s CPU (103.9%)

CMD-006 : used memory is 139 MB, reserved memory is 146 MB, peak memory is 146 MB
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-226 WARNING: assignment to input uart0_txd in /mnt/xel/work/fpga/e203mini_new/src/system.v(661)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
CMD-004 : start command "elaborate -top system"
VLG-578 ERROR: non-net variable cannot be connected to inout port IO in /mnt/xel/work/fpga/e203mini_new/src/system.v(1339)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-226 WARNING: assignment to input uart0_txd in /mnt/xel/work/fpga/e203mini_new/src/system.v(661)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
CMD-004 : start command "import_device eagle_20.db -package BGA256X"
CMD-005 : finish command "import_device eagle_20.db -package BGA256X" in  2.161340s wall, 2.200000s user + 0.030000s system = 2.230000s CPU (103.2%)

CMD-006 : used memory is 141 MB, reserved memory is 147 MB, peak memory is 147 MB
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-226 WARNING: assignment to input uart0_txd in /mnt/xel/work/fpga/e203mini_new/src/system.v(661)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
CMD-004 : start command "elaborate -top system"
VLG-004 : elaborate module system in /mnt/xel/work/fpga/e203mini_new/src/system.v(3)
VLG-004 : elaborate module pll in /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v(23)
VLG-004 : elaborate module EG_LOGIC_BUFG in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(8)
VLG-004 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=2,CLKC0_DIV=63,CLKC1_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=63,CLKC1_CPHASE=120,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(817)
VLG-004 : elaborate module clkdivider in /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v(20)
VLG-004 : elaborate module reset_sys in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(1)
VLG-004 : elaborate module IOBUF in /mnt/xel/work/fpga/e203mini_new/src/iobuf.v(1)
VIN-1003 WARNING: net uart0_txd is already driven by input port uart0_txd in /mnt/xel/work/fpga/e203mini_new/src/system.v(661)
VIN-1020 : driving port uart0_txd is declared here in /mnt/xel/work/fpga/e203mini_new/src/system.v(21)
VLG-004 : elaborate module e203_soc_top in /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v(19)
VLG-004 : elaborate module e203_subsys_top in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(38)
VLG-004 : elaborate module e203_subsys_main in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(39)
VLG-004 : elaborate module sirv_ResetCatchAndSync_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_129 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v(19)
VLG-004 : elaborate module sirv_AsyncResetReg in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v(19)
VLG-004 : elaborate module e203_subsys_hclkgen in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(38)
VLG-004 : elaborate module e203_subsys_pll in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(38)
VLG-004 : elaborate module e203_subsys_hclkgen_rstsync in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(36)
VLG-004 : elaborate module e203_subsys_pllclkdiv in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(38)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_clkgate in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(35)
VLG-004 : elaborate module e203_subsys_gfcm in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(38)
VLG-004 : elaborate module e203_cpu_top in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(37)
VLG-004 : elaborate module e203_cpu in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(37)
VLG-004 : elaborate module e203_reset_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(36)
VLG-004 : elaborate module e203_clk_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(37)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module e203_irq_sync in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(36)
VLG-004 : elaborate module sirv_gnrl_sync(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(106)
VLG-004 : elaborate module e203_extend_csr in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(39)
VLG-004 : elaborate module e203_core in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(37)
VLG-004 : elaborate module e203_ifu in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(36)
VLG-004 : elaborate module e203_ifu_ifetch in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(36)
VLG-004 : elaborate module sirv_gnrl_dffrs(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(184)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(202)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=16) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=5) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_ifu_minidec in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(35)
VLG-004 : elaborate module e203_exu_decode in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(36)
VLG-004 : elaborate module e203_ifu_litebpu in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(35)
VLG-004 : elaborate module e203_ifu_ift2icb in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(37)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dfflrs(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(47)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(66)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=16) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(36)
VLG-004 : elaborate module e203_exu_regfile in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu_disp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(36)
VLG-004 : elaborate module e203_exu_oitf in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(36)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=5) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu_alu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(39)
VLG-004 : elaborate module e203_exu_alu_csrctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(36)
VLG-004 : elaborate module e203_exu_alu_bjp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(39)
VLG-004 : elaborate module e203_exu_alu_lsuagu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(39)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=4) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_exu_alu_rglr in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(37)
VLG-004 : elaborate module e203_exu_alu_muldiv in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(39)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_exu_alu_dpath in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(36)
VLG-004 : elaborate module e203_exu_longpwbck in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(37)
VLG-004 : elaborate module e203_exu_wbck in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(37)
VLG-004 : elaborate module e203_exu_commit in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(38)
VLG-004 : elaborate module e203_exu_branchslv in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(37)
VLG-004 : elaborate module e203_exu_excp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(36)
VLG-004 : elaborate module e203_exu_csr in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(36)
VLG-004 : elaborate module e203_lsu in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(35)
VLG-004 : elaborate module e203_lsu_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=44) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=44) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_biu in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_itcm_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(38)
VLG-004 : elaborate module sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(510)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module e203_dtcm_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(38)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v(36)
VLG-004 : elaborate module e203_srams in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(37)
VLG-004 : elaborate module e203_itcm_ram in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(37)
VLG-004 : elaborate module bram in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v(14)
VLG-004 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=64,DATA_WIDTH_B=64,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,BYTE_ENABLE=8,BYTE_A=8,BYTE_B=8,IMPLEMENT="32K") in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(141)
VLG-004 : elaborate module e203_dtcm_ram in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(39)
VLG-939 WARNING: port beb remains unconnected for this instance in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63)
VLG-004 : elaborate module bram_32 in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(14)
VLG-004 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=14,ADDR_WIDTH_B=14,DATA_DEPTH_A=16384,DATA_DEPTH_B=16384,BYTE_ENABLE=8,BYTE_A=4,BYTE_B=4,MODE="SP",IMPLEMENT="9K(FAST)") in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(141)
VIN-1013 WARNING: input port beb[3] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63)
VLG-004 : elaborate module e203_subsys_plic in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(39)
VLG-004 : elaborate module sirv_plic_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v(35)
VLG-004 : elaborate module sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v(35)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=53) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_LevelGateway in /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v(19)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module e203_subsys_clint in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(38)
VLG-004 : elaborate module sirv_clint_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v(35)
VLG-004 : elaborate module sirv_clint in /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v(20)
VLG-004 : elaborate module e203_subsys_perips in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(38)
VLG-004 : elaborate module sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=17) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=17) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_otp_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v(35)
VLG-004 : elaborate module sirv_gpio_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v(35)
VLG-004 : elaborate module sirv_gpio in /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_67 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v(19)
VLG-004 : elaborate module sirv_uart_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v(35)
VLG-004 : elaborate module sirv_uart in /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v(20)
VLG-004 : elaborate module sirv_uarttx in /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v(19)
VLG-004 : elaborate module sirv_queue_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v(19)
VLG-004 : elaborate module sirv_uartrx in /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v(19)
VLG-004 : elaborate module sirv_flash_qspi_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v(35)
VLG-004 : elaborate module sirv_tlwidthwidget_qspi in /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v(20)
VLG-004 : elaborate module sirv_tl_repeater_5 in /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v(20)
VLG-004 : elaborate module sirv_tlfragmenter_qspi_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v(20)
VLG-004 : elaborate module sirv_repeater_6 in /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v(20)
VLG-004 : elaborate module sirv_flash_qspi in /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v(20)
VLG-004 : elaborate module sirv_qspi_fifo in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v(20)
VLG-004 : elaborate module sirv_qspi_media in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v(20)
VLG-004 : elaborate module sirv_qspi_physical in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v(20)
VLG-004 : elaborate module sirv_qspi_flashmap in /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v(20)
VLG-004 : elaborate module sirv_qspi_arbiter in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v(20)
VLG-004 : elaborate module sirv_pwm8_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v(35)
VLG-004 : elaborate module sirv_pwm8 in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v(20)
VLG-004 : elaborate module sirv_pwm8_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v(20)
VLG-004 : elaborate module sirv_qspi_4cs_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v(35)
VLG-004 : elaborate module sirv_qspi_4cs in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v(20)
VLG-004 : elaborate module sirv_qspi_media_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v(20)
VLG-004 : elaborate module sirv_qspi_physical_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v(20)
VLG-004 : elaborate module sirv_pwm16_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v(35)
VLG-004 : elaborate module sirv_pwm16 in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v(20)
VLG-004 : elaborate module sirv_pwm16_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v(20)
VLG-004 : elaborate module sirv_qspi_1cs_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v(35)
VLG-004 : elaborate module sirv_qspi_1cs in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v(20)
VLG-004 : elaborate module sirv_qspi_media_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v(20)
VLG-004 : elaborate module sirv_qspi_physical_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v(20)
VLG-004 : elaborate module sirv_uartgpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v(19)
VLG-004 : elaborate module sirv_pwmgpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v(19)
VLG-004 : elaborate module sirv_spigpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v(19)
VLG-004 : elaborate module sirv_spigpioport_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v(19)
VLG-004 : elaborate module sirv_spigpioport_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v(20)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1014)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1475)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=50) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=37) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_expl_axi_slv in /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v(34)
VLG-004 : elaborate module sirv_gnrl_icb2apb(DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1392)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_expl_apb_slv in /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v(34)
VLG-004 : elaborate module sirv_gnrl_icb32towishb8 in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1307)
VLG-004 : elaborate module i2c_master_top in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(97)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(180)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(182)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(188)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(189)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(190)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(191)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(192)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(193)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(194)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(195)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(203)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(204)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(205)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(209)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(210)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(211)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(217)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(218)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(219)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(226)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(232)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(237)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(239)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(240)
VLG-004 : elaborate module i2c_master_byte_ctrl in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(93)
VLG-004 : elaborate module i2c_master_bit_ctrl in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(147)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(208)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(217)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(218)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(222)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(223)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(229)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(233)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(234)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(238)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(239)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(253)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(254)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(256)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(257)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(261)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(262)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(264)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(265)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(269)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(270)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(272)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(273)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(281)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(282)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(291)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(292)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(298)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(300)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(311)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(313)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(315)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(319)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(321)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(323)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(329)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(356)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(357)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(358)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(359)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(360)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(364)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(365)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(366)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(367)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(368)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(372)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(381)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(384)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(387)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(390)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(393)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(396)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(397)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(398)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(404)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(405)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(406)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(407)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(412)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(413)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(414)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(415)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(420)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(421)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(422)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(423)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(428)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(429)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(430)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(431)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(436)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(437)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(438)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(439)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(440)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(446)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(447)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(448)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(449)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(454)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(455)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(456)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(457)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(462)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(463)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(464)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(465)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(470)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(471)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(472)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(473)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(474)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(480)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(481)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(482)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(483)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(488)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(489)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(490)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(491)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(496)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(497)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(498)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(499)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(504)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(505)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(506)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(507)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(508)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(514)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(515)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(516)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(517)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(522)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(523)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(524)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(525)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(530)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(531)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(532)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(533)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(538)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(539)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(540)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(541)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(542)
VLG-185 WARNING: full_case directive is effective : might cause synthesis - simulation differences in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(375)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(193)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(195)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(197)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(199)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(204)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(206)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(208)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(210)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(222)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(223)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(224)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(225)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(226)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(227)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(232)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(233)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(234)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(235)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(236)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(237)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(238)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(243)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(244)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(245)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(246)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(254)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(255)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(259)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(260)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(264)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(265)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(269)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(270)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(273)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(281)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(282)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(290)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(297)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(298)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(303)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(304)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(312)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(313)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(317)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(318)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(321)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(322)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(330)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(331)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(335)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(336)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(339)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(343)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(345)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(348)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(353)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(354)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(357)
VLG-185 WARNING: full_case directive is effective : might cause synthesis - simulation differences in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(248)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(288)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(289)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(293)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(294)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(295)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(296)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(300)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(301)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(303)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(309)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(311)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(313)
VLG-004 : elaborate module sirv_hclkgen_regs in /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v(35)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328)
VLG-004 : elaborate module e203_subsys_mems in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(39)
VLG-004 : elaborate module sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=9) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=9) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_mrom_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v(35)
VLG-004 : elaborate module sirv_mrom in /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v(35)
VLG-004 : elaborate module sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1014)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490)
VLG-004 : elaborate module sirv_debug_module in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(37)
VLG-004 : elaborate module sirv_ResetCatchAndSync in /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_36 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v(19)
VLG-004 : elaborate module sirv_jtaggpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v(20)
VLG-004 : elaborate module sirv_debug_csr in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(36)
VLG-004 : elaborate module sirv_jtag_dtm in /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v(21)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_debug_rom in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v(35)
VLG-004 : elaborate module sirv_debug_ram in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v(35)
VLG-004 : elaborate module sirv_aon_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v(34)
VLG-004 : elaborate module sirv_gnrl_cdc_tx in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_aon_lclkgen_regs in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v(35)
VLG-004 : elaborate module sirv_aon_wrapper in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v(20)
VLG-004 : elaborate module sirv_aon in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v(20)
VLG-004 : elaborate module sirv_rtc in /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v(20)
VLG-004 : elaborate module sirv_AsyncResetRegVec in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v(19)
VLG-004 : elaborate module sirv_pmu in /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v(20)
VLG-004 : elaborate module sirv_pmu_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v(20)
VLG-004 : elaborate module sirv_AsyncResetRegVec_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v(19)
VLG-004 : elaborate module sirv_wdog in /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v(20)
VLG-004 : elaborate module sirv_queue in /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v(20)
VLG-004 : elaborate module sirv_DeglitchShiftRegister in /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v(19)
VLG-004 : elaborate module sirv_aon_porrst in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v(35)
VIN-1002 WARNING: net dut_io_pads_bootrom_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(288)
VIN-1002 WARNING: net dut_io_pads_dbgmode0_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(289)
VIN-1002 WARNING: net dut_io_pads_dbgmode1_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(290)
VIN-1002 WARNING: net dut_io_pads_dbgmode2_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(291)
VIN-1002 WARNING: net CLKIN does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(312)
RTL-100 : Current top model is system
RAM-300 : Inferred 1 RAMs.
CMD-005 : finish command "elaborate -top system" in  3.685355s wall, 3.950000s user + 0.180000s system = 4.130000s CPU (112.1%)

CMD-006 : used memory is 373 MB, reserved memory is 621 MB, peak memory is 621 MB
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
SNT-300 : SanityCheck: Model "system"
RTL-300 ERROR: Multi-driven net: model "system" / net "uart0_txd" in /mnt/xel/work/fpga/e203mini_new/src/system.v(21)
RTL-300 ERROR: the net's in pin: pin "uart0_txd" in /mnt/xel/work/fpga/e203mini_new/src/system.v(21)
RTL-300 ERROR: the net's in pin: pin "O" in /mnt/xel/work/fpga/e203mini_new/src/system.v(661)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
CMD-004 : start command "import_device eagle_20.db -package BGA256X"
CMD-005 : finish command "import_device eagle_20.db -package BGA256X" in  2.072900s wall, 2.120000s user + 0.020000s system = 2.140000s CPU (103.2%)

CMD-006 : used memory is 191 MB, reserved memory is 621 MB, peak memory is 621 MB
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
CMD-004 : start command "elaborate -top system"
VLG-004 : elaborate module system in /mnt/xel/work/fpga/e203mini_new/src/system.v(3)
VLG-004 : elaborate module pll in /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v(23)
VLG-004 : elaborate module EG_LOGIC_BUFG in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(8)
VLG-004 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=2,CLKC0_DIV=63,CLKC1_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=63,CLKC1_CPHASE=120,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(817)
VLG-004 : elaborate module clkdivider in /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v(20)
VLG-004 : elaborate module reset_sys in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(1)
VLG-004 : elaborate module IOBUF in /mnt/xel/work/fpga/e203mini_new/src/iobuf.v(1)
VLG-004 : elaborate module e203_soc_top in /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v(19)
VLG-004 : elaborate module e203_subsys_top in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(38)
VLG-004 : elaborate module e203_subsys_main in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(39)
VLG-004 : elaborate module sirv_ResetCatchAndSync_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_129 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v(19)
VLG-004 : elaborate module sirv_AsyncResetReg in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v(19)
VLG-004 : elaborate module e203_subsys_hclkgen in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(38)
VLG-004 : elaborate module e203_subsys_pll in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(38)
VLG-004 : elaborate module e203_subsys_hclkgen_rstsync in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(36)
VLG-004 : elaborate module e203_subsys_pllclkdiv in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(38)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_clkgate in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(35)
VLG-004 : elaborate module e203_subsys_gfcm in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(38)
VLG-004 : elaborate module e203_cpu_top in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(37)
VLG-004 : elaborate module e203_cpu in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(37)
VLG-004 : elaborate module e203_reset_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(36)
VLG-004 : elaborate module e203_clk_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(37)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module e203_irq_sync in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(36)
VLG-004 : elaborate module sirv_gnrl_sync(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(106)
VLG-004 : elaborate module e203_extend_csr in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(39)
VLG-004 : elaborate module e203_core in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(37)
VLG-004 : elaborate module e203_ifu in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(36)
VLG-004 : elaborate module e203_ifu_ifetch in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(36)
VLG-004 : elaborate module sirv_gnrl_dffrs(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(184)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(202)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=16) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=5) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_ifu_minidec in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(35)
VLG-004 : elaborate module e203_exu_decode in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(36)
VLG-004 : elaborate module e203_ifu_litebpu in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(35)
VLG-004 : elaborate module e203_ifu_ift2icb in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(37)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dfflrs(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(47)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(66)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=16) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(36)
VLG-004 : elaborate module e203_exu_regfile in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu_disp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(36)
VLG-004 : elaborate module e203_exu_oitf in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(36)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=5) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu_alu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(39)
VLG-004 : elaborate module e203_exu_alu_csrctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(36)
VLG-004 : elaborate module e203_exu_alu_bjp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(39)
VLG-004 : elaborate module e203_exu_alu_lsuagu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(39)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=4) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_exu_alu_rglr in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(37)
VLG-004 : elaborate module e203_exu_alu_muldiv in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(39)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_exu_alu_dpath in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(36)
VLG-004 : elaborate module e203_exu_longpwbck in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(37)
VLG-004 : elaborate module e203_exu_wbck in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(37)
VLG-004 : elaborate module e203_exu_commit in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(38)
VLG-004 : elaborate module e203_exu_branchslv in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(37)
VLG-004 : elaborate module e203_exu_excp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(36)
VLG-004 : elaborate module e203_exu_csr in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(36)
VLG-004 : elaborate module e203_lsu in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(35)
VLG-004 : elaborate module e203_lsu_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=44) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=44) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_biu in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_itcm_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(38)
VLG-004 : elaborate module sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(510)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module e203_dtcm_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(38)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v(36)
VLG-004 : elaborate module e203_srams in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(37)
VLG-004 : elaborate module e203_itcm_ram in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(37)
VLG-004 : elaborate module bram in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v(14)
VLG-004 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=64,DATA_WIDTH_B=64,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,BYTE_ENABLE=8,BYTE_A=8,BYTE_B=8,IMPLEMENT="32K") in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(141)
VLG-004 : elaborate module e203_dtcm_ram in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(39)
VLG-939 WARNING: port beb remains unconnected for this instance in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63)
VLG-004 : elaborate module bram_32 in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(14)
VLG-004 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=14,ADDR_WIDTH_B=14,DATA_DEPTH_A=16384,DATA_DEPTH_B=16384,BYTE_ENABLE=8,BYTE_A=4,BYTE_B=4,MODE="SP",IMPLEMENT="9K(FAST)") in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(141)
VIN-1013 WARNING: input port beb[3] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63)
VLG-004 : elaborate module e203_subsys_plic in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(39)
VLG-004 : elaborate module sirv_plic_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v(35)
VLG-004 : elaborate module sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v(35)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=53) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_LevelGateway in /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v(19)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module e203_subsys_clint in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(38)
VLG-004 : elaborate module sirv_clint_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v(35)
VLG-004 : elaborate module sirv_clint in /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v(20)
VLG-004 : elaborate module e203_subsys_perips in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(38)
VLG-004 : elaborate module sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=17) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=17) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_otp_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v(35)
VLG-004 : elaborate module sirv_gpio_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v(35)
VLG-004 : elaborate module sirv_gpio in /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_67 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v(19)
VLG-004 : elaborate module sirv_uart_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v(35)
VLG-004 : elaborate module sirv_uart in /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v(20)
VLG-004 : elaborate module sirv_uarttx in /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v(19)
VLG-004 : elaborate module sirv_queue_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v(19)
VLG-004 : elaborate module sirv_uartrx in /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v(19)
VLG-004 : elaborate module sirv_flash_qspi_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v(35)
VLG-004 : elaborate module sirv_tlwidthwidget_qspi in /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v(20)
VLG-004 : elaborate module sirv_tl_repeater_5 in /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v(20)
VLG-004 : elaborate module sirv_tlfragmenter_qspi_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v(20)
VLG-004 : elaborate module sirv_repeater_6 in /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v(20)
VLG-004 : elaborate module sirv_flash_qspi in /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v(20)
VLG-004 : elaborate module sirv_qspi_fifo in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v(20)
VLG-004 : elaborate module sirv_qspi_media in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v(20)
VLG-004 : elaborate module sirv_qspi_physical in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v(20)
VLG-004 : elaborate module sirv_qspi_flashmap in /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v(20)
VLG-004 : elaborate module sirv_qspi_arbiter in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v(20)
VLG-004 : elaborate module sirv_pwm8_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v(35)
VLG-004 : elaborate module sirv_pwm8 in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v(20)
VLG-004 : elaborate module sirv_pwm8_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v(20)
VLG-004 : elaborate module sirv_qspi_4cs_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v(35)
VLG-004 : elaborate module sirv_qspi_4cs in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v(20)
VLG-004 : elaborate module sirv_qspi_media_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v(20)
VLG-004 : elaborate module sirv_qspi_physical_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v(20)
VLG-004 : elaborate module sirv_pwm16_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v(35)
VLG-004 : elaborate module sirv_pwm16 in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v(20)
VLG-004 : elaborate module sirv_pwm16_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v(20)
VLG-004 : elaborate module sirv_qspi_1cs_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v(35)
VLG-004 : elaborate module sirv_qspi_1cs in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v(20)
VLG-004 : elaborate module sirv_qspi_media_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v(20)
VLG-004 : elaborate module sirv_qspi_physical_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v(20)
VLG-004 : elaborate module sirv_uartgpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v(19)
VLG-004 : elaborate module sirv_pwmgpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v(19)
VLG-004 : elaborate module sirv_spigpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v(19)
VLG-004 : elaborate module sirv_spigpioport_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v(19)
VLG-004 : elaborate module sirv_spigpioport_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v(20)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1014)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1475)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=50) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=37) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_expl_axi_slv in /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v(34)
VLG-004 : elaborate module sirv_gnrl_icb2apb(DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1392)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_expl_apb_slv in /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v(34)
VLG-004 : elaborate module sirv_gnrl_icb32towishb8 in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1307)
VLG-004 : elaborate module i2c_master_top in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(97)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(180)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(182)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(188)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(189)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(190)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(191)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(192)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(193)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(194)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(195)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(203)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(204)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(205)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(209)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(210)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(211)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(217)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(218)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(219)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(226)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(232)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(237)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(239)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(240)
VLG-004 : elaborate module i2c_master_byte_ctrl in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(93)
VLG-004 : elaborate module i2c_master_bit_ctrl in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(147)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(208)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(217)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(218)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(222)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(223)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(229)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(233)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(234)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(238)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(239)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(253)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(254)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(256)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(257)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(261)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(262)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(264)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(265)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(269)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(270)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(272)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(273)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(281)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(282)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(291)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(292)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(298)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(300)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(311)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(313)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(315)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(319)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(321)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(323)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(329)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(356)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(357)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(358)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(359)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(360)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(364)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(365)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(366)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(367)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(368)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(372)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(381)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(384)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(387)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(390)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(393)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(396)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(397)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(398)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(404)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(405)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(406)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(407)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(412)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(413)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(414)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(415)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(420)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(421)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(422)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(423)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(428)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(429)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(430)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(431)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(436)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(437)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(438)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(439)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(440)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(446)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(447)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(448)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(449)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(454)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(455)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(456)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(457)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(462)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(463)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(464)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(465)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(470)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(471)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(472)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(473)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(474)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(480)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(481)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(482)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(483)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(488)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(489)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(490)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(491)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(496)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(497)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(498)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(499)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(504)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(505)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(506)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(507)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(508)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(514)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(515)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(516)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(517)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(522)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(523)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(524)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(525)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(530)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(531)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(532)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(533)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(538)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(539)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(540)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(541)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(542)
VLG-185 WARNING: full_case directive is effective : might cause synthesis - simulation differences in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(375)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(193)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(195)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(197)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(199)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(204)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(206)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(208)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(210)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(222)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(223)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(224)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(225)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(226)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(227)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(232)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(233)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(234)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(235)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(236)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(237)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(238)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(243)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(244)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(245)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(246)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(254)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(255)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(259)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(260)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(264)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(265)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(269)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(270)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(273)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(281)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(282)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(290)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(297)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(298)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(303)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(304)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(312)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(313)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(317)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(318)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(321)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(322)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(330)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(331)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(335)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(336)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(339)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(343)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(345)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(348)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(353)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(354)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(357)
VLG-185 WARNING: full_case directive is effective : might cause synthesis - simulation differences in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(248)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(288)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(289)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(293)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(294)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(295)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(296)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(300)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(301)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(303)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(309)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(311)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(313)
VLG-004 : elaborate module sirv_hclkgen_regs in /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v(35)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328)
VLG-004 : elaborate module e203_subsys_mems in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(39)
VLG-004 : elaborate module sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=9) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=9) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_mrom_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v(35)
VLG-004 : elaborate module sirv_mrom in /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v(35)
VLG-004 : elaborate module sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1014)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490)
VLG-004 : elaborate module sirv_debug_module in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(37)
VLG-004 : elaborate module sirv_ResetCatchAndSync in /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_36 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v(19)
VLG-004 : elaborate module sirv_jtaggpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v(20)
VLG-004 : elaborate module sirv_debug_csr in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(36)
VLG-004 : elaborate module sirv_jtag_dtm in /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v(21)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_debug_rom in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v(35)
VLG-004 : elaborate module sirv_debug_ram in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v(35)
VLG-004 : elaborate module sirv_aon_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v(34)
VLG-004 : elaborate module sirv_gnrl_cdc_tx in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_aon_lclkgen_regs in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v(35)
VLG-004 : elaborate module sirv_aon_wrapper in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v(20)
VLG-004 : elaborate module sirv_aon in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v(20)
VLG-004 : elaborate module sirv_rtc in /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v(20)
VLG-004 : elaborate module sirv_AsyncResetRegVec in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v(19)
VLG-004 : elaborate module sirv_pmu in /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v(20)
VLG-004 : elaborate module sirv_pmu_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v(20)
VLG-004 : elaborate module sirv_AsyncResetRegVec_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v(19)
VLG-004 : elaborate module sirv_wdog in /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v(20)
VLG-004 : elaborate module sirv_queue in /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v(20)
VLG-004 : elaborate module sirv_DeglitchShiftRegister in /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v(19)
VLG-004 : elaborate module sirv_aon_porrst in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v(35)
VIN-1002 WARNING: net dut_io_pads_bootrom_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(288)
VIN-1002 WARNING: net dut_io_pads_dbgmode0_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(289)
VIN-1002 WARNING: net dut_io_pads_dbgmode1_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(290)
VIN-1002 WARNING: net dut_io_pads_dbgmode2_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(291)
VIN-1002 WARNING: net CLKIN does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(312)
RTL-100 : Current top model is system
RAM-300 : Inferred 1 RAMs.
CMD-005 : finish command "elaborate -top system" in  3.490112s wall, 3.910000s user + 0.040000s system = 3.950000s CPU (113.2%)

CMD-006 : used memory is 423 MB, reserved memory is 676 MB, peak memory is 676 MB
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
SNT-300 : SanityCheck: Model "system"
SNT-300 : SanityCheck: Model "IOBUF"
SNT-300 : SanityCheck: Model "e203_soc_top"
SNT-300 : SanityCheck: Model "e203_subsys_top"
SNT-300 : SanityCheck: Model "e203_subsys_main"
SNT-300 : SanityCheck: Model "e203_cpu_top"
SNT-300 : SanityCheck: Model "e203_cpu"
SNT-300 : SanityCheck: Model "e203_clk_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=1)"
SNT-300 : SanityCheck: Model "e203_clkgate"
SNT-300 : SanityCheck: Model "e203_core"
SNT-300 : SanityCheck: Model "e203_biu"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=78)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflrs(DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=35)"
SNT-300 : SanityCheck: Model "e203_exu"
SNT-300 : SanityCheck: Model "e203_exu_alu"
SNT-300 : SanityCheck: Model "e203_exu_alu_bjp"
SNT-300 : SanityCheck: Model "e203_exu_alu_csrctrl"
SNT-300 : SanityCheck: Model "e203_exu_alu_dpath"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=33)"
SNT-300 : SanityCheck: Model "e203_exu_alu_lsuagu"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=4)"
SNT-300 : SanityCheck: Model "e203_exu_alu_muldiv"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=3)"
SNT-300 : SanityCheck: Model "e203_exu_alu_rglr"
SNT-300 : SanityCheck: Model "e203_exu_commit"
SNT-300 : SanityCheck: Model "e203_exu_branchslv"
SNT-300 : SanityCheck: Model "e203_exu_excp"
SNT-300 : SanityCheck: Model "e203_exu_csr"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr"
SNT-300 : SanityCheck: Model "e203_exu_decode"
SNT-300 : SanityCheck: Model "e203_exu_disp"
SNT-300 : SanityCheck: Model "e203_exu_longpwbck"
SNT-300 : SanityCheck: Model "e203_exu_oitf"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=5)"
SNT-300 : SanityCheck: Model "e203_exu_regfile"
SNT-300 : SanityCheck: Model "e203_exu_wbck"
SNT-300 : SanityCheck: Model "e203_ifu"
SNT-300 : SanityCheck: Model "e203_ifu_ifetch"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=16)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=5)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffrs(DW=1)"
SNT-300 : SanityCheck: Model "e203_ifu_litebpu"
SNT-300 : SanityCheck: Model "e203_ifu_minidec"
SNT-300 : SanityCheck: Model "e203_ifu_ift2icb"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=16)"
SNT-300 : SanityCheck: Model "sirv_gnrl_bypbuf(DP=1,DW=33)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33)"
SNT-300 : SanityCheck: Model "e203_lsu"
SNT-300 : SanityCheck: Model "e203_lsu_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(DW=44)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=44)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(DW=1)"
SNT-300 : SanityCheck: Model "e203_dtcm_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_bypbuf(DP=1,DW=54)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=54)"
SNT-300 : SanityCheck: Model "sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1)"
SNT-300 : SanityCheck: Model "e203_extend_csr"
SNT-300 : SanityCheck: Model "e203_irq_sync"
SNT-300 : SanityCheck: Model "sirv_gnrl_sync(DW=1)"
SNT-300 : SanityCheck: Model "e203_itcm_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)"
SNT-300 : SanityCheck: Model "sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_bypbuf(DP=1,DW=91)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=91)"
SNT-300 : SanityCheck: Model "sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(DW=2)"
SNT-300 : SanityCheck: Model "e203_reset_ctrl"
SNT-300 : SanityCheck: Model "e203_srams"
SNT-300 : SanityCheck: Model "e203_dtcm_ram"
SNT-300 : SanityCheck: Model "bram_32"
SNT-300 : SanityCheck: Model "e203_itcm_ram"
SNT-300 : SanityCheck: Model "bram"
SNT-300 : SanityCheck: Model "e203_subsys_clint"
SNT-300 : SanityCheck: Model "sirv_clint_top"
SNT-300 : SanityCheck: Model "sirv_clint"
SNT-300 : SanityCheck: Model "e203_subsys_hclkgen"
SNT-300 : SanityCheck: Model "e203_subsys_hclkgen_rstsync"
SNT-300 : SanityCheck: Model "e203_subsys_gfcm"
SNT-300 : SanityCheck: Model "e203_subsys_pll"
SNT-300 : SanityCheck: Model "e203_subsys_pllclkdiv"
SNT-300 : SanityCheck: Model "e203_subsys_mems"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32)"
SNT-300 : SanityCheck: Model "sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=50)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=37)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1)"
SNT-300 : SanityCheck: Model "sirv_expl_axi_slv"
SNT-300 : SanityCheck: Model "sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=9)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=9)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78)"
SNT-300 : SanityCheck: Model "sirv_mrom_top"
SNT-300 : SanityCheck: Model "sirv_mrom"
SNT-300 : SanityCheck: Model "e203_subsys_perips"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=33)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=33)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx(DW=65)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=65)"
SNT-300 : SanityCheck: Model "sirv_spigpioport_2"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb2apb(DW=32)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1)"
SNT-300 : SanityCheck: Model "i2c_master_top"
SNT-300 : SanityCheck: Model "i2c_master_byte_ctrl"
SNT-300 : SanityCheck: Model "i2c_master_bit_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb32towishb8"
SNT-300 : SanityCheck: Model "sirv_expl_apb_slv"
SNT-300 : SanityCheck: Model "sirv_pwmgpioport"
SNT-300 : SanityCheck: Model "sirv_spigpioport"
SNT-300 : SanityCheck: Model "sirv_spigpioport_1"
SNT-300 : SanityCheck: Model "sirv_gpio_top"
SNT-300 : SanityCheck: Model "sirv_gpio"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_67"
SNT-300 : SanityCheck: Model "sirv_AsyncResetReg"
SNT-300 : SanityCheck: Model "sirv_hclkgen_regs"
SNT-300 : SanityCheck: Model "sirv_otp_top"
SNT-300 : SanityCheck: Model "sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=17)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=17)"
SNT-300 : SanityCheck: Model "sirv_pwm8_top"
SNT-300 : SanityCheck: Model "sirv_pwm8"
SNT-300 : SanityCheck: Model "sirv_pwm8_core"
SNT-300 : SanityCheck: Model "sirv_pwm16_top"
SNT-300 : SanityCheck: Model "sirv_pwm16"
SNT-300 : SanityCheck: Model "sirv_pwm16_core"
SNT-300 : SanityCheck: Model "sirv_flash_qspi_top"
SNT-300 : SanityCheck: Model "sirv_tlfragmenter_qspi_1"
SNT-300 : SanityCheck: Model "sirv_repeater_6"
SNT-300 : SanityCheck: Model "sirv_tlwidthwidget_qspi"
SNT-300 : SanityCheck: Model "sirv_tl_repeater_5"
SNT-300 : SanityCheck: Model "sirv_flash_qspi"
SNT-300 : SanityCheck: Model "sirv_qspi_arbiter"
SNT-300 : SanityCheck: Model "sirv_qspi_fifo"
SNT-300 : SanityCheck: Model "sirv_queue_1"
SNT-300 : SanityCheck: Model "sirv_qspi_flashmap"
SNT-300 : SanityCheck: Model "sirv_qspi_media"
SNT-300 : SanityCheck: Model "sirv_qspi_physical"
SNT-300 : SanityCheck: Model "sirv_qspi_4cs_top"
SNT-300 : SanityCheck: Model "sirv_qspi_4cs"
SNT-300 : SanityCheck: Model "sirv_qspi_media_1"
SNT-300 : SanityCheck: Model "sirv_qspi_physical_1"
SNT-300 : SanityCheck: Model "sirv_qspi_1cs_top"
SNT-300 : SanityCheck: Model "sirv_qspi_1cs"
SNT-300 : SanityCheck: Model "sirv_qspi_media_2"
SNT-300 : SanityCheck: Model "sirv_qspi_physical_2"
SNT-300 : SanityCheck: Model "sirv_uart_top"
SNT-300 : SanityCheck: Model "sirv_uart"
SNT-300 : SanityCheck: Model "sirv_uartrx"
SNT-300 : SanityCheck: Model "sirv_uarttx"
SNT-300 : SanityCheck: Model "sirv_uartgpioport"
SNT-300 : SanityCheck: Model "e203_subsys_plic"
SNT-300 : SanityCheck: Model "sirv_plic_top"
SNT-300 : SanityCheck: Model "sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=53)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=3)"
SNT-300 : SanityCheck: Model "sirv_LevelGateway"
SNT-300 : SanityCheck: Model "sirv_ResetCatchAndSync_2"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_129"
SNT-300 : SanityCheck: Model "sirv_aon_top"
SNT-300 : SanityCheck: Model "sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=65)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx"
SNT-300 : SanityCheck: Model "sirv_aon_lclkgen_regs"
SNT-300 : SanityCheck: Model "sirv_aon_wrapper"
SNT-300 : SanityCheck: Model "sirv_ResetCatchAndSync"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_36"
SNT-300 : SanityCheck: Model "sirv_DeglitchShiftRegister"
SNT-300 : SanityCheck: Model "sirv_aon_porrst"
SNT-300 : SanityCheck: Model "sirv_aon"
SNT-300 : SanityCheck: Model "sirv_rtc"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec"
SNT-300 : SanityCheck: Model "sirv_queue"
SNT-300 : SanityCheck: Model "sirv_pmu"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_1"
SNT-300 : SanityCheck: Model "sirv_pmu_core"
SNT-300 : SanityCheck: Model "sirv_wdog"
SNT-300 : SanityCheck: Model "sirv_debug_module"
SNT-300 : SanityCheck: Model "sirv_jtag_dtm"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=36)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=36)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx(DW=41)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=41)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=41)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx(DW=36)"
SNT-300 : SanityCheck: Model "sirv_jtaggpioport"
SNT-300 : SanityCheck: Model "sirv_debug_csr"
SNT-300 : SanityCheck: Model "sirv_debug_ram"
SNT-300 : SanityCheck: Model "sirv_debug_rom"
SNT-300 : SanityCheck: Model "pll"
SNT-300 : SanityCheck: Model "reset_sys"
SNT-300 : SanityCheck: Model "clkdivider"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
RTL-100 : Mark IOBUF as IO macro for instance u1
UDR-202 WARNING: Undriven net: model "system" / net "CLKIN" in /mnt/xel/work/fpga/e203mini_new/src/system.v(312)
UDR-203 WARNING: the net's pin: pin "refclk" in /mnt/xel/work/fpga/e203mini_new/src/system.v(317)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_bootrom_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(288)
UDR-203 WARNING: the net's pin: pin "io_pads_bootrom_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_dbgmode0_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(289)
UDR-203 WARNING: the net's pin: pin "io_pads_dbgmode0_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_dbgmode1_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(290)
UDR-203 WARNING: the net's pin: pin "io_pads_dbgmode1_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_dbgmode2_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(291)
UDR-203 WARNING: the net's pin: pin "io_pads_dbgmode2_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
RTL-200 WARNING: Using 0 for all undriven pins and nets
MRG-300 : Merged 31 instances.
MRG-300 : Merged 31 instances.
MRG-300 : Merged 11 instances.
MRG-300 : Merged 78 instances.
MRG-300 : Merged 33 instances.
MRG-300 : Merged 209 instances.
MRG-300 : Merged 815 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 5 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 33 instances.
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[3]"
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[2]"
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[1]"
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
MRG-300 : Merged 1 instances.
MRG-300 : Merged 87 instances.
UDR-200 WARNING: Undriven pin: model "e203_subsys_mems" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490) / pin "i_icb_cmd_size[1]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_mems" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490) / pin "i_icb_cmd_size[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
RUN-001 : Inferred 1 ROM(s)
MRG-300 : Merged 28 instances.
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_apb_icb2apb" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328) / pin "i_icb_cmd_size[1]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_apb_icb2apb" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328) / pin "i_icb_cmd_size[0]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247) / pin "i_icb_cmd_size[1]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247) / pin "i_icb_cmd_size[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
MRG-300 : Merged 1 instances.
MRG-300 : Merged 36 instances.
MRG-300 : Merged 12 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 221 instances.
MRG-300 : Merged 93 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 139 instances.
MRG-300 : Merged 18 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 147 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 16 instances.
MRG-300 : Merged 728 instances.
DRM-100 : Infer Logic DRAM(al_ram_ram) read 8x8, write 8x8
RAM-300 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
MRG-300 : Merged 37 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 722 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 701 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 296 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 10667 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 30 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 696 instances.
MRG-300 : Merged 15 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 5 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 62 instances.
MRG-300 : Merged 4 instances.
UDR-202 WARNING: Undriven net: model "reset_sys" / net "bus_struct_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(8)
UDR-203 WARNING: the net's pin: pin "bus_struct_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(8)
UDR-202 WARNING: Undriven net: model "reset_sys" / net "interconnect_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(10)
UDR-203 WARNING: the net's pin: pin "interconnect_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(10)
UDR-202 WARNING: Undriven net: model "reset_sys" / net "mb_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(7)
UDR-203 WARNING: the net's pin: pin "mb_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(7)
UDR-202 WARNING: Undriven net: model "reset_sys" / net "peripheral_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(11)
UDR-203 WARNING: the net's pin: pin "peripheral_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(11)
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model system
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model e203_soc_top
FLT-300 : Flatten model e203_subsys_top
FLT-300 : Flatten model e203_subsys_main
FLT-300 : Flatten model e203_cpu_top
FLT-300 : Flatten model e203_cpu
FLT-300 : Flatten model e203_clk_ctrl
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model e203_core
FLT-300 : Flatten model e203_biu
FLT-300 : Flatten model sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 1 instances.
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=6)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=78)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=35)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 9 instances.
MRG-300 : Merged 45 instances.
FLT-300 : Flatten model e203_exu
FLT-300 : Flatten model e203_exu_alu
FLT-300 : Flatten model e203_exu_alu_bjp
FLT-300 : Flatten model e203_exu_alu_csrctrl
FLT-300 : Flatten model e203_exu_alu_dpath
FLT-300 : Flatten model sirv_gnrl_dffl(DW=33)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=33)
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model e203_exu_alu_lsuagu
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=4)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model e203_exu_alu_muldiv
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 11 instances.
FLT-300 : Flatten model e203_exu_alu_rglr
MRG-300 : Merged 13 instances.
FLT-300 : Flatten model e203_exu_commit
FLT-300 : Flatten model e203_exu_branchslv
FLT-300 : Flatten model e203_exu_excp
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 5 instances.
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model e203_exu_csr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 51 instances.
FLT-300 : Flatten model e203_exu_decode
FLT-300 : Flatten model e203_exu_disp
FLT-300 : Flatten model e203_exu_longpwbck
FLT-300 : Flatten model e203_exu_oitf
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=5)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=5)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 23 instances.
FLT-300 : Flatten model e203_exu_regfile
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
MRG-300 : Merged 62 instances.
FLT-300 : Flatten model e203_exu_wbck
MRG-300 : Merged 42 instances.
FLT-300 : Flatten model e203_ifu
FLT-300 : Flatten model e203_ifu_ifetch
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=16)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=16)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=5)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=5)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model e203_ifu_litebpu
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model e203_ifu_minidec
FLT-300 : Flatten model e203_exu_decode
MRG-300 : Merged 4 instances.
MRG-300 : Merged 68 instances.
FLT-300 : Flatten model e203_ifu_ift2icb
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=16)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_bypbuf(DP=1,DW=33)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=33)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 3 instances.
MRG-300 : Merged 23 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model e203_lsu
FLT-300 : Flatten model e203_lsu_ctrl
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=44)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=44)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 1 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 97 instances.
MRG-300 : Merged 113 instances.
MRG-300 : Merged 68 instances.
FLT-300 : Flatten model e203_dtcm_ctrl
FLT-300 : Flatten model sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1)
FLT-300 : Flatten model sirv_gnrl_bypbuf(DP=1,DW=54)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=54)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
MRG-300 : Merged 29 instances.
FLT-300 : Flatten model e203_extend_csr
FLT-300 : Flatten model e203_irq_sync
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model e203_itcm_ctrl
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)
FLT-300 : Flatten model sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2)
FLT-300 : Flatten model sirv_gnrl_bypbuf(DP=1,DW=91)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=91)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 3 instances.
MRG-300 : Merged 3 instances.
MRG-300 : Merged 163 instances.
FLT-300 : Flatten model e203_reset_ctrl
MRG-300 : Merged 123 instances.
FLT-300 : Flatten model e203_srams
FLT-300 : Flatten model e203_dtcm_ram
FLT-300 : Flatten model bram_32
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model e203_itcm_ram
FLT-300 : Flatten model bram
MRG-300 : Merged 1 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 13 instances.
FLT-300 : Flatten model e203_subsys_clint
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_clint_top
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_clint
MRG-300 : Merged 7 instances.
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model e203_subsys_hclkgen
FLT-300 : Flatten model e203_subsys_hclkgen_rstsync
FLT-300 : Flatten model e203_subsys_hclkgen_rstsync
FLT-300 : Flatten model e203_subsys_gfcm
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_subsys_pll
FLT-300 : Flatten model e203_subsys_pllclkdiv
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 4 instances.
MRG-300 : Merged 12 instances.
FLT-300 : Flatten model e203_subsys_mems
FLT-300 : Flatten model sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32)
FLT-300 : Flatten model sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=50)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=50)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=35)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=35)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=37)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=37)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
MRG-300 : Merged 12 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=4)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 18 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_expl_axi_slv
FLT-300 : Flatten model sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0)
FLT-300 : Flatten model sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=9)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=9)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=78)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=78)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 40 instances.
FLT-300 : Flatten model sirv_mrom_top
FLT-300 : Flatten model sirv_mrom
MRG-300 : Merged 270 instances.
FLT-300 : Flatten model e203_subsys_perips
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=33)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=33)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx(DW=65)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=65)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_spigpioport_2
FLT-300 : Flatten model sirv_gnrl_icb2apb(DW=32)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32)
FLT-300 : Flatten model sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 8 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model i2c_master_top
FLT-300 : Flatten model i2c_master_byte_ctrl
FLT-300 : Flatten model i2c_master_bit_ctrl
MRG-300 : Merged 4 instances.
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model sirv_gnrl_icb32towishb8
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1)
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_expl_apb_slv
FLT-300 : Flatten model sirv_expl_axi_slv
FLT-300 : Flatten model sirv_pwmgpioport
FLT-300 : Flatten model sirv_pwmgpioport
FLT-300 : Flatten model sirv_pwmgpioport
FLT-300 : Flatten model sirv_spigpioport
FLT-300 : Flatten model sirv_spigpioport_1
FLT-300 : Flatten model sirv_gpio_top
FLT-300 : Flatten model sirv_gpio
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 31 instances.
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
MRG-300 : Merged 4 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_hclkgen_regs
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 39 instances.
FLT-300 : Flatten model sirv_otp_top
FLT-300 : Flatten model sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3)
FLT-300 : Flatten model sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=17)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=17)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)
MRG-300 : Merged 40 instances.
FLT-300 : Flatten model sirv_pwm8_top
FLT-300 : Flatten model sirv_pwm8
FLT-300 : Flatten model sirv_pwm8_core
MRG-300 : Merged 12 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_pwm16_top
FLT-300 : Flatten model sirv_pwm16
FLT-300 : Flatten model sirv_pwm16_core
MRG-300 : Merged 12 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_pwm16_top
FLT-300 : Flatten model sirv_flash_qspi_top
FLT-300 : Flatten model sirv_tlfragmenter_qspi_1
FLT-300 : Flatten model sirv_repeater_6
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_tlwidthwidget_qspi
FLT-300 : Flatten model sirv_tl_repeater_5
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_flash_qspi
FLT-300 : Flatten model sirv_qspi_arbiter
FLT-300 : Flatten model sirv_qspi_fifo
FLT-300 : Flatten model sirv_queue_1
FLT-300 : Flatten model sirv_queue_1
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_qspi_flashmap
FLT-300 : Flatten model sirv_qspi_media
FLT-300 : Flatten model sirv_qspi_physical
MRG-300 : Merged 2 instances.
MRG-300 : Merged 23 instances.
MRG-300 : Merged 21 instances.
FLT-300 : Flatten model sirv_qspi_4cs_top
FLT-300 : Flatten model sirv_qspi_4cs
FLT-300 : Flatten model sirv_qspi_fifo
FLT-300 : Flatten model sirv_qspi_media_1
FLT-300 : Flatten model sirv_qspi_physical_1
MRG-300 : Merged 2 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 8 instances.
FLT-300 : Flatten model sirv_qspi_1cs_top
FLT-300 : Flatten model sirv_qspi_1cs
FLT-300 : Flatten model sirv_qspi_fifo
FLT-300 : Flatten model sirv_qspi_media_2
FLT-300 : Flatten model sirv_qspi_physical_2
MRG-300 : Merged 2 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 8 instances.
FLT-300 : Flatten model sirv_uart_top
FLT-300 : Flatten model sirv_uart
FLT-300 : Flatten model sirv_uartrx
FLT-300 : Flatten model sirv_queue_1
FLT-300 : Flatten model sirv_uarttx
FLT-300 : Flatten model sirv_queue_1
MRG-300 : Merged 9 instances.
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model sirv_uart_top
FLT-300 : Flatten model sirv_uartgpioport
FLT-300 : Flatten model sirv_uartgpioport
MRG-300 : Merged 264 instances.
FLT-300 : Flatten model e203_subsys_plic
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_plic_top
FLT-300 : Flatten model sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=53)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_dffr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
MRG-300 : Merged 388 instances.
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync_2
FLT-300 : Flatten model sirv_AsyncResetRegVec_129
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 19 instances.
MRG-300 : Merged 60 instances.
FLT-300 : Flatten model sirv_aon_top
FLT-300 : Flatten model sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8)
FLT-300 : Flatten model sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35)
MRG-300 : Merged 1 instances.
MRG-300 : Merged 7 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=65)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=65)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_aon_lclkgen_regs
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_aon_wrapper
FLT-300 : Flatten model sirv_ResetCatchAndSync
FLT-300 : Flatten model sirv_AsyncResetRegVec_36
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_DeglitchShiftRegister
FLT-300 : Flatten model sirv_DeglitchShiftRegister
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_DeglitchShiftRegister
FLT-300 : Flatten model sirv_aon_porrst
FLT-300 : Flatten model sirv_aon
FLT-300 : Flatten model sirv_rtc
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_queue
FLT-300 : Flatten model sirv_pmu
FLT-300 : Flatten model sirv_AsyncResetRegVec_1
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model sirv_pmu_core
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_wdog
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
MRG-300 : Merged 5 instances.
MRG-300 : Merged 31 instances.
MRG-300 : Merged 12 instances.
MRG-300 : Merged 73 instances.
FLT-300 : Flatten model sirv_debug_module
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_jtag_dtm
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=36)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=36)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx(DW=41)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=41)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 7 instances.
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=41)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=41)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx(DW=36)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=36)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync_2
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync
FLT-300 : Flatten model sirv_jtaggpioport
FLT-300 : Flatten model sirv_debug_csr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 18 instances.
FLT-300 : Flatten model sirv_debug_ram
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
MRG-300 : Merged 20 instances.
FLT-300 : Flatten model sirv_debug_rom
MRG-300 : Merged 37 instances.
MRG-300 : Merged 34 instances.
MRG-300 : Merged 221 instances.
FLT-300 : Flatten model pll
FLT-300 : Flatten model reset_sys
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model clkdivider
MRG-300 : Merged 18 instances.
OPT-300 : Optimize round 1
RTL-100 : Optimized 64 inv instances.
RTL-100 : 51151/15249 useful/useless nets, 50166/7227 useful/useless insts
SEQ-300 : Remove 22 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_8_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_9_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_9_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_r_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/sync_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/sync_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/last_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/last_reg
MUX-300 : Transformed 82 mux instances.
MUX-301 : Optimized 1324 mux instances.
RTL-100 : Optimized 122 onehot mux instances.
MUX-302 : Optimized 4688 distributor mux.
MRG-300 : Merged 14161 instances.
OPT-301 : Optimize round 1, 42766 better
OPT-300 : Optimize round 2
RTL-100 : Optimized 3 inv instances.
RTL-100 : 37071/7462 useful/useless nets, 36088/7944 useful/useless insts
SEQ-300 : Remove 33 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/reg0_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/cause_dfflr/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/counterstop_dfflr/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/reg0_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mdvnob2b_dfflr/reg0_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/reg0_b32
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_apb_icb2apb/u_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_apb_icb2apb/u_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_wishb_icb32towishb8/u_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_wishb_icb32towishb8/u_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/full_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i$0$_irq_enab_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i$1$_irq_enab_dfflr/reg0_b21
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/reg0_b0
MUX-301 : Optimized 221 mux instances.
MUX-302 : Optimized 36 distributor mux.
MRG-300 : Merged 442 instances.
OPT-301 : Optimize round 2, 9225 better
OPT-300 : Optimize round 3
RTL-100 : 35078/623 useful/useless nets, 34110/495 useful/useless insts
SEQ-300 : Remove 119 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/reg2_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg1_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg1_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg1_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg1_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg1_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg1_b2
MUX-301 : Optimized 6 mux instances.
MUX-302 : Optimized 4 distributor mux.
MRG-300 : Merged 131 instances.
OPT-301 : Optimize round 3, 1833 better
OPT-300 : Optimize round 4
RTL-100 : 34444/101 useful/useless nets, 33476/128 useful/useless insts
SEQ-300 : Remove 16 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b0
MUX-301 : Optimized 19 mux instances.
MUX-302 : Optimized 2 distributor mux.
MRG-300 : Merged 34 instances.
OPT-301 : Optimize round 4, 547 better
OPT-300 : Optimize round 5
RTL-100 : Optimized 1 inv instances.
RTL-100 : 34360/21 useful/useless nets, 33394/7 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/stickyNonzeroRespReg_reg
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 5, 17 better
OPT-300 : Optimize round 6
RTL-100 : 34348/1 useful/useless nets, 33382/2 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 6, 11 better
OPT-300 : Optimize round 7
RTL-100 : 34348/0 useful/useless nets, 33382/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 7, 0 better
CMD-005 : finish command "optimize_rtl" in  83.789247s wall, 86.500000s user + 0.330000s system = 86.830000s CPU (103.6%)

CMD-006 : used memory is 1031 MB, reserved memory is 1168 MB, peak memory is 1168 MB
CMD-004 : start command "report_area -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_rtl.area"
standard
IO Statistics
#IO                    45
  #input                4
  #output               6
  #inout               35

Gate Statistics
#Basic gates        25342
  #and              10039
  #nand                 0
  #or                4620
  #nor                  0
  #xor                150
  #xnor                 0
  #buf                  0
  #not               1408
  #bufif1              33
  #MX21              2670
  #FADD                 0
  #DFF               6422
  #LATCH                0
#MACRO_ADD            174
#MACRO_EQ             946
#MACRO_MUX           6905

CMD-004 : start command "read_sdc e203egmini_new.sdc"
CMD-004 : start command "get_nets clk_8388"
CMD-004 : start command "create_clock -name clk_8388 -period 119.218 "
RUN-001 : create_clock: clock name: clk_8388, type: 0, period: 119218, rise: 0, fall 59609.
CMD-004 : start command "get_nets clk_16M"
CMD-004 : start command "create_clock -name clk_16M -period 62.5 "
RUN-001 : create_clock: clock name: clk_16M, type: 0, period: 62500, rise: 0, fall 31250.
CMD-004 : start command "get_nets clk_8388"
CMD-004 : start command "get_nets slowclk"
CMD-004 : start command "create_generated_clock -name slowclk -source  -master_clock clk_8388 -divide_by 256 "
CMD-004 : start command "get_clocks clk_16M"
CMD-004 : start command "get_clocks slowclk"
CMD-004 : start command "set_false_path -from  -to "
CMD-004 : start command "get_clocks slowclk"
CMD-004 : start command "get_clocks clk_16M"
CMD-004 : start command "set_false_path -from  -to "
RUN-001 : Import SDC file e203egmini_new.sdc finished, there are 4 nets kept by constraints.
CMD-004 : start command "read_adc ../constraint/io_cst.adc"
CMD-004 : start command "set_pin_assignment CLKIN  LOCATION = K14;  "
USR-001 ERROR: Cannot find CLKIN in the model system.
RUN-003 ERROR: Read ../constraint/io_cst.adc error
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
CMD-004 : start command "import_device eagle_20.db -package BGA256X"
CMD-005 : finish command "import_device eagle_20.db -package BGA256X" in  2.178455s wall, 2.190000s user + 0.050000s system = 2.240000s CPU (102.8%)

CMD-006 : used memory is 195 MB, reserved memory is 1168 MB, peak memory is 1168 MB
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
CMD-004 : start command "elaborate -top system"
VLG-004 : elaborate module system in /mnt/xel/work/fpga/e203mini_new/src/system.v(3)
VLG-004 : elaborate module pll in /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v(23)
VLG-004 : elaborate module EG_LOGIC_BUFG in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(8)
VLG-004 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=2,CLKC0_DIV=63,CLKC1_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=63,CLKC1_CPHASE=120,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(817)
VLG-004 : elaborate module clkdivider in /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v(20)
VLG-004 : elaborate module reset_sys in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(1)
VLG-004 : elaborate module IOBUF in /mnt/xel/work/fpga/e203mini_new/src/iobuf.v(1)
VLG-004 : elaborate module e203_soc_top in /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v(19)
VLG-004 : elaborate module e203_subsys_top in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(38)
VLG-004 : elaborate module e203_subsys_main in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(39)
VLG-004 : elaborate module sirv_ResetCatchAndSync_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_129 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v(19)
VLG-004 : elaborate module sirv_AsyncResetReg in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v(19)
VLG-004 : elaborate module e203_subsys_hclkgen in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(38)
VLG-004 : elaborate module e203_subsys_pll in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(38)
VLG-004 : elaborate module e203_subsys_hclkgen_rstsync in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(36)
VLG-004 : elaborate module e203_subsys_pllclkdiv in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(38)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_clkgate in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(35)
VLG-004 : elaborate module e203_subsys_gfcm in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(38)
VLG-004 : elaborate module e203_cpu_top in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(37)
VLG-004 : elaborate module e203_cpu in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(37)
VLG-004 : elaborate module e203_reset_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(36)
VLG-004 : elaborate module e203_clk_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(37)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module e203_irq_sync in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(36)
VLG-004 : elaborate module sirv_gnrl_sync(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(106)
VLG-004 : elaborate module e203_extend_csr in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(39)
VLG-004 : elaborate module e203_core in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(37)
VLG-004 : elaborate module e203_ifu in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(36)
VLG-004 : elaborate module e203_ifu_ifetch in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(36)
VLG-004 : elaborate module sirv_gnrl_dffrs(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(184)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(202)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=16) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=5) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_ifu_minidec in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(35)
VLG-004 : elaborate module e203_exu_decode in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(36)
VLG-004 : elaborate module e203_ifu_litebpu in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(35)
VLG-004 : elaborate module e203_ifu_ift2icb in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(37)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dfflrs(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(47)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(66)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=16) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(36)
VLG-004 : elaborate module e203_exu_regfile in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu_disp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(36)
VLG-004 : elaborate module e203_exu_oitf in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(36)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=5) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu_alu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(39)
VLG-004 : elaborate module e203_exu_alu_csrctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(36)
VLG-004 : elaborate module e203_exu_alu_bjp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(39)
VLG-004 : elaborate module e203_exu_alu_lsuagu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(39)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=4) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_exu_alu_rglr in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(37)
VLG-004 : elaborate module e203_exu_alu_muldiv in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(39)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_exu_alu_dpath in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(36)
VLG-004 : elaborate module e203_exu_longpwbck in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(37)
VLG-004 : elaborate module e203_exu_wbck in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(37)
VLG-004 : elaborate module e203_exu_commit in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(38)
VLG-004 : elaborate module e203_exu_branchslv in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(37)
VLG-004 : elaborate module e203_exu_excp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(36)
VLG-004 : elaborate module e203_exu_csr in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(36)
VLG-004 : elaborate module e203_lsu in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(35)
VLG-004 : elaborate module e203_lsu_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=44) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=44) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_biu in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_itcm_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(38)
VLG-004 : elaborate module sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(510)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module e203_dtcm_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(38)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v(36)
VLG-004 : elaborate module e203_srams in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(37)
VLG-004 : elaborate module e203_itcm_ram in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(37)
VLG-004 : elaborate module bram in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v(14)
VLG-004 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=64,DATA_WIDTH_B=64,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,BYTE_ENABLE=8,BYTE_A=8,BYTE_B=8,IMPLEMENT="32K") in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(141)
VLG-004 : elaborate module e203_dtcm_ram in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(39)
VLG-939 WARNING: port beb remains unconnected for this instance in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63)
VLG-004 : elaborate module bram_32 in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(14)
VLG-004 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=14,ADDR_WIDTH_B=14,DATA_DEPTH_A=16384,DATA_DEPTH_B=16384,BYTE_ENABLE=8,BYTE_A=4,BYTE_B=4,MODE="SP",IMPLEMENT="9K(FAST)") in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(141)
VIN-1013 WARNING: input port beb[3] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63)
VLG-004 : elaborate module e203_subsys_plic in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(39)
VLG-004 : elaborate module sirv_plic_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v(35)
VLG-004 : elaborate module sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v(35)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=53) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_LevelGateway in /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v(19)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module e203_subsys_clint in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(38)
VLG-004 : elaborate module sirv_clint_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v(35)
VLG-004 : elaborate module sirv_clint in /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v(20)
VLG-004 : elaborate module e203_subsys_perips in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(38)
VLG-004 : elaborate module sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=17) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=17) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_otp_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v(35)
VLG-004 : elaborate module sirv_gpio_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v(35)
VLG-004 : elaborate module sirv_gpio in /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_67 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v(19)
VLG-004 : elaborate module sirv_uart_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v(35)
VLG-004 : elaborate module sirv_uart in /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v(20)
VLG-004 : elaborate module sirv_uarttx in /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v(19)
VLG-004 : elaborate module sirv_queue_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v(19)
VLG-004 : elaborate module sirv_uartrx in /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v(19)
VLG-004 : elaborate module sirv_flash_qspi_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v(35)
VLG-004 : elaborate module sirv_tlwidthwidget_qspi in /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v(20)
VLG-004 : elaborate module sirv_tl_repeater_5 in /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v(20)
VLG-004 : elaborate module sirv_tlfragmenter_qspi_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v(20)
VLG-004 : elaborate module sirv_repeater_6 in /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v(20)
VLG-004 : elaborate module sirv_flash_qspi in /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v(20)
VLG-004 : elaborate module sirv_qspi_fifo in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v(20)
VLG-004 : elaborate module sirv_qspi_media in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v(20)
VLG-004 : elaborate module sirv_qspi_physical in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v(20)
VLG-004 : elaborate module sirv_qspi_flashmap in /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v(20)
VLG-004 : elaborate module sirv_qspi_arbiter in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v(20)
VLG-004 : elaborate module sirv_pwm8_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v(35)
VLG-004 : elaborate module sirv_pwm8 in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v(20)
VLG-004 : elaborate module sirv_pwm8_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v(20)
VLG-004 : elaborate module sirv_qspi_4cs_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v(35)
VLG-004 : elaborate module sirv_qspi_4cs in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v(20)
VLG-004 : elaborate module sirv_qspi_media_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v(20)
VLG-004 : elaborate module sirv_qspi_physical_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v(20)
VLG-004 : elaborate module sirv_pwm16_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v(35)
VLG-004 : elaborate module sirv_pwm16 in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v(20)
VLG-004 : elaborate module sirv_pwm16_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v(20)
VLG-004 : elaborate module sirv_qspi_1cs_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v(35)
VLG-004 : elaborate module sirv_qspi_1cs in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v(20)
VLG-004 : elaborate module sirv_qspi_media_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v(20)
VLG-004 : elaborate module sirv_qspi_physical_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v(20)
VLG-004 : elaborate module sirv_uartgpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v(19)
VLG-004 : elaborate module sirv_pwmgpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v(19)
VLG-004 : elaborate module sirv_spigpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v(19)
VLG-004 : elaborate module sirv_spigpioport_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v(19)
VLG-004 : elaborate module sirv_spigpioport_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v(20)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1014)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1475)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=50) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=37) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_expl_axi_slv in /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v(34)
VLG-004 : elaborate module sirv_gnrl_icb2apb(DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1392)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_expl_apb_slv in /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v(34)
VLG-004 : elaborate module sirv_gnrl_icb32towishb8 in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1307)
VLG-004 : elaborate module i2c_master_top in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(97)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(180)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(182)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(188)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(189)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(190)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(191)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(192)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(193)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(194)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(195)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(203)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(204)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(205)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(209)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(210)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(211)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(217)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(218)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(219)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(226)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(232)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(237)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(239)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(240)
VLG-004 : elaborate module i2c_master_byte_ctrl in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(93)
VLG-004 : elaborate module i2c_master_bit_ctrl in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(147)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(208)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(217)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(218)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(222)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(223)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(229)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(233)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(234)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(238)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(239)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(253)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(254)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(256)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(257)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(261)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(262)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(264)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(265)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(269)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(270)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(272)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(273)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(281)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(282)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(291)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(292)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(298)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(300)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(311)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(313)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(315)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(319)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(321)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(323)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(329)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(356)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(357)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(358)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(359)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(360)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(364)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(365)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(366)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(367)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(368)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(372)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(381)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(384)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(387)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(390)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(393)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(396)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(397)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(398)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(404)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(405)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(406)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(407)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(412)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(413)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(414)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(415)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(420)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(421)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(422)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(423)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(428)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(429)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(430)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(431)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(436)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(437)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(438)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(439)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(440)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(446)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(447)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(448)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(449)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(454)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(455)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(456)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(457)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(462)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(463)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(464)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(465)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(470)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(471)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(472)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(473)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(474)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(480)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(481)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(482)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(483)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(488)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(489)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(490)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(491)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(496)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(497)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(498)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(499)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(504)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(505)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(506)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(507)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(508)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(514)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(515)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(516)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(517)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(522)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(523)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(524)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(525)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(530)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(531)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(532)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(533)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(538)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(539)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(540)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(541)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(542)
VLG-185 WARNING: full_case directive is effective : might cause synthesis - simulation differences in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(375)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(193)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(195)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(197)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(199)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(204)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(206)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(208)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(210)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(222)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(223)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(224)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(225)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(226)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(227)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(232)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(233)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(234)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(235)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(236)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(237)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(238)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(243)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(244)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(245)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(246)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(254)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(255)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(259)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(260)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(264)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(265)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(269)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(270)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(273)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(281)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(282)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(290)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(297)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(298)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(303)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(304)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(312)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(313)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(317)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(318)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(321)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(322)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(330)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(331)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(335)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(336)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(339)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(343)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(345)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(348)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(353)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(354)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(357)
VLG-185 WARNING: full_case directive is effective : might cause synthesis - simulation differences in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(248)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(288)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(289)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(293)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(294)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(295)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(296)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(300)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(301)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(303)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(309)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(311)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(313)
VLG-004 : elaborate module sirv_hclkgen_regs in /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v(35)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328)
VLG-004 : elaborate module e203_subsys_mems in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(39)
VLG-004 : elaborate module sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=9) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=9) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_mrom_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v(35)
VLG-004 : elaborate module sirv_mrom in /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v(35)
VLG-004 : elaborate module sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1014)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490)
VLG-004 : elaborate module sirv_debug_module in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(37)
VLG-004 : elaborate module sirv_ResetCatchAndSync in /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_36 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v(19)
VLG-004 : elaborate module sirv_jtaggpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v(20)
VLG-004 : elaborate module sirv_debug_csr in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(36)
VLG-004 : elaborate module sirv_jtag_dtm in /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v(21)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_debug_rom in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v(35)
VLG-004 : elaborate module sirv_debug_ram in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v(35)
VLG-004 : elaborate module sirv_aon_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v(34)
VLG-004 : elaborate module sirv_gnrl_cdc_tx in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_aon_lclkgen_regs in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v(35)
VLG-004 : elaborate module sirv_aon_wrapper in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v(20)
VLG-004 : elaborate module sirv_aon in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v(20)
VLG-004 : elaborate module sirv_rtc in /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v(20)
VLG-004 : elaborate module sirv_AsyncResetRegVec in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v(19)
VLG-004 : elaborate module sirv_pmu in /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v(20)
VLG-004 : elaborate module sirv_pmu_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v(20)
VLG-004 : elaborate module sirv_AsyncResetRegVec_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v(19)
VLG-004 : elaborate module sirv_wdog in /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v(20)
VLG-004 : elaborate module sirv_queue in /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v(20)
VLG-004 : elaborate module sirv_DeglitchShiftRegister in /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v(19)
VLG-004 : elaborate module sirv_aon_porrst in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v(35)
VIN-1002 WARNING: net dut_io_pads_bootrom_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(288)
VIN-1002 WARNING: net dut_io_pads_dbgmode0_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(289)
VIN-1002 WARNING: net dut_io_pads_dbgmode1_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(290)
VIN-1002 WARNING: net dut_io_pads_dbgmode2_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(291)
RTL-100 : Current top model is system
RAM-300 : Inferred 1 RAMs.
CMD-005 : finish command "elaborate -top system" in  3.699599s wall, 4.080000s user + 0.070000s system = 4.150000s CPU (112.2%)

CMD-006 : used memory is 427 MB, reserved memory is 1168 MB, peak memory is 1168 MB
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
SNT-300 : SanityCheck: Model "system"
SNT-300 : SanityCheck: Model "IOBUF"
SNT-300 : SanityCheck: Model "e203_soc_top"
SNT-300 : SanityCheck: Model "e203_subsys_top"
SNT-300 : SanityCheck: Model "e203_subsys_main"
SNT-300 : SanityCheck: Model "e203_cpu_top"
SNT-300 : SanityCheck: Model "e203_cpu"
SNT-300 : SanityCheck: Model "e203_clk_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=1)"
SNT-300 : SanityCheck: Model "e203_clkgate"
SNT-300 : SanityCheck: Model "e203_core"
SNT-300 : SanityCheck: Model "e203_biu"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=78)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflrs(DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=35)"
SNT-300 : SanityCheck: Model "e203_exu"
SNT-300 : SanityCheck: Model "e203_exu_alu"
SNT-300 : SanityCheck: Model "e203_exu_alu_bjp"
SNT-300 : SanityCheck: Model "e203_exu_alu_csrctrl"
SNT-300 : SanityCheck: Model "e203_exu_alu_dpath"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=33)"
SNT-300 : SanityCheck: Model "e203_exu_alu_lsuagu"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=4)"
SNT-300 : SanityCheck: Model "e203_exu_alu_muldiv"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=3)"
SNT-300 : SanityCheck: Model "e203_exu_alu_rglr"
SNT-300 : SanityCheck: Model "e203_exu_commit"
SNT-300 : SanityCheck: Model "e203_exu_branchslv"
SNT-300 : SanityCheck: Model "e203_exu_excp"
SNT-300 : SanityCheck: Model "e203_exu_csr"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr"
SNT-300 : SanityCheck: Model "e203_exu_decode"
SNT-300 : SanityCheck: Model "e203_exu_disp"
SNT-300 : SanityCheck: Model "e203_exu_longpwbck"
SNT-300 : SanityCheck: Model "e203_exu_oitf"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=5)"
SNT-300 : SanityCheck: Model "e203_exu_regfile"
SNT-300 : SanityCheck: Model "e203_exu_wbck"
SNT-300 : SanityCheck: Model "e203_ifu"
SNT-300 : SanityCheck: Model "e203_ifu_ifetch"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=16)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=5)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffrs(DW=1)"
SNT-300 : SanityCheck: Model "e203_ifu_litebpu"
SNT-300 : SanityCheck: Model "e203_ifu_minidec"
SNT-300 : SanityCheck: Model "e203_ifu_ift2icb"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=16)"
SNT-300 : SanityCheck: Model "sirv_gnrl_bypbuf(DP=1,DW=33)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33)"
SNT-300 : SanityCheck: Model "e203_lsu"
SNT-300 : SanityCheck: Model "e203_lsu_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(DW=44)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=44)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(DW=1)"
SNT-300 : SanityCheck: Model "e203_dtcm_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_bypbuf(DP=1,DW=54)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=54)"
SNT-300 : SanityCheck: Model "sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1)"
SNT-300 : SanityCheck: Model "e203_extend_csr"
SNT-300 : SanityCheck: Model "e203_irq_sync"
SNT-300 : SanityCheck: Model "sirv_gnrl_sync(DW=1)"
SNT-300 : SanityCheck: Model "e203_itcm_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)"
SNT-300 : SanityCheck: Model "sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_bypbuf(DP=1,DW=91)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=91)"
SNT-300 : SanityCheck: Model "sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(DW=2)"
SNT-300 : SanityCheck: Model "e203_reset_ctrl"
SNT-300 : SanityCheck: Model "e203_srams"
SNT-300 : SanityCheck: Model "e203_dtcm_ram"
SNT-300 : SanityCheck: Model "bram_32"
SNT-300 : SanityCheck: Model "e203_itcm_ram"
SNT-300 : SanityCheck: Model "bram"
SNT-300 : SanityCheck: Model "e203_subsys_clint"
SNT-300 : SanityCheck: Model "sirv_clint_top"
SNT-300 : SanityCheck: Model "sirv_clint"
SNT-300 : SanityCheck: Model "e203_subsys_hclkgen"
SNT-300 : SanityCheck: Model "e203_subsys_hclkgen_rstsync"
SNT-300 : SanityCheck: Model "e203_subsys_gfcm"
SNT-300 : SanityCheck: Model "e203_subsys_pll"
SNT-300 : SanityCheck: Model "e203_subsys_pllclkdiv"
SNT-300 : SanityCheck: Model "e203_subsys_mems"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32)"
SNT-300 : SanityCheck: Model "sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=50)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=37)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1)"
SNT-300 : SanityCheck: Model "sirv_expl_axi_slv"
SNT-300 : SanityCheck: Model "sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=9)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=9)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78)"
SNT-300 : SanityCheck: Model "sirv_mrom_top"
SNT-300 : SanityCheck: Model "sirv_mrom"
SNT-300 : SanityCheck: Model "e203_subsys_perips"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=33)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=33)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx(DW=65)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=65)"
SNT-300 : SanityCheck: Model "sirv_spigpioport_2"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb2apb(DW=32)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1)"
SNT-300 : SanityCheck: Model "i2c_master_top"
SNT-300 : SanityCheck: Model "i2c_master_byte_ctrl"
SNT-300 : SanityCheck: Model "i2c_master_bit_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb32towishb8"
SNT-300 : SanityCheck: Model "sirv_expl_apb_slv"
SNT-300 : SanityCheck: Model "sirv_pwmgpioport"
SNT-300 : SanityCheck: Model "sirv_spigpioport"
SNT-300 : SanityCheck: Model "sirv_spigpioport_1"
SNT-300 : SanityCheck: Model "sirv_gpio_top"
SNT-300 : SanityCheck: Model "sirv_gpio"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_67"
SNT-300 : SanityCheck: Model "sirv_AsyncResetReg"
SNT-300 : SanityCheck: Model "sirv_hclkgen_regs"
SNT-300 : SanityCheck: Model "sirv_otp_top"
SNT-300 : SanityCheck: Model "sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=17)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=17)"
SNT-300 : SanityCheck: Model "sirv_pwm8_top"
SNT-300 : SanityCheck: Model "sirv_pwm8"
SNT-300 : SanityCheck: Model "sirv_pwm8_core"
SNT-300 : SanityCheck: Model "sirv_pwm16_top"
SNT-300 : SanityCheck: Model "sirv_pwm16"
SNT-300 : SanityCheck: Model "sirv_pwm16_core"
SNT-300 : SanityCheck: Model "sirv_flash_qspi_top"
SNT-300 : SanityCheck: Model "sirv_tlfragmenter_qspi_1"
SNT-300 : SanityCheck: Model "sirv_repeater_6"
SNT-300 : SanityCheck: Model "sirv_tlwidthwidget_qspi"
SNT-300 : SanityCheck: Model "sirv_tl_repeater_5"
SNT-300 : SanityCheck: Model "sirv_flash_qspi"
SNT-300 : SanityCheck: Model "sirv_qspi_arbiter"
SNT-300 : SanityCheck: Model "sirv_qspi_fifo"
SNT-300 : SanityCheck: Model "sirv_queue_1"
SNT-300 : SanityCheck: Model "sirv_qspi_flashmap"
SNT-300 : SanityCheck: Model "sirv_qspi_media"
SNT-300 : SanityCheck: Model "sirv_qspi_physical"
SNT-300 : SanityCheck: Model "sirv_qspi_4cs_top"
SNT-300 : SanityCheck: Model "sirv_qspi_4cs"
SNT-300 : SanityCheck: Model "sirv_qspi_media_1"
SNT-300 : SanityCheck: Model "sirv_qspi_physical_1"
SNT-300 : SanityCheck: Model "sirv_qspi_1cs_top"
SNT-300 : SanityCheck: Model "sirv_qspi_1cs"
SNT-300 : SanityCheck: Model "sirv_qspi_media_2"
SNT-300 : SanityCheck: Model "sirv_qspi_physical_2"
SNT-300 : SanityCheck: Model "sirv_uart_top"
SNT-300 : SanityCheck: Model "sirv_uart"
SNT-300 : SanityCheck: Model "sirv_uartrx"
SNT-300 : SanityCheck: Model "sirv_uarttx"
SNT-300 : SanityCheck: Model "sirv_uartgpioport"
SNT-300 : SanityCheck: Model "e203_subsys_plic"
SNT-300 : SanityCheck: Model "sirv_plic_top"
SNT-300 : SanityCheck: Model "sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=53)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=3)"
SNT-300 : SanityCheck: Model "sirv_LevelGateway"
SNT-300 : SanityCheck: Model "sirv_ResetCatchAndSync_2"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_129"
SNT-300 : SanityCheck: Model "sirv_aon_top"
SNT-300 : SanityCheck: Model "sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=65)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx"
SNT-300 : SanityCheck: Model "sirv_aon_lclkgen_regs"
SNT-300 : SanityCheck: Model "sirv_aon_wrapper"
SNT-300 : SanityCheck: Model "sirv_ResetCatchAndSync"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_36"
SNT-300 : SanityCheck: Model "sirv_DeglitchShiftRegister"
SNT-300 : SanityCheck: Model "sirv_aon_porrst"
SNT-300 : SanityCheck: Model "sirv_aon"
SNT-300 : SanityCheck: Model "sirv_rtc"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec"
SNT-300 : SanityCheck: Model "sirv_queue"
SNT-300 : SanityCheck: Model "sirv_pmu"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_1"
SNT-300 : SanityCheck: Model "sirv_pmu_core"
SNT-300 : SanityCheck: Model "sirv_wdog"
SNT-300 : SanityCheck: Model "sirv_debug_module"
SNT-300 : SanityCheck: Model "sirv_jtag_dtm"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=36)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=36)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx(DW=41)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=41)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=41)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx(DW=36)"
SNT-300 : SanityCheck: Model "sirv_jtaggpioport"
SNT-300 : SanityCheck: Model "sirv_debug_csr"
SNT-300 : SanityCheck: Model "sirv_debug_ram"
SNT-300 : SanityCheck: Model "sirv_debug_rom"
SNT-300 : SanityCheck: Model "pll"
SNT-300 : SanityCheck: Model "reset_sys"
SNT-300 : SanityCheck: Model "clkdivider"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
RTL-100 : Mark IOBUF as IO macro for instance u1
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_bootrom_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(288)
UDR-203 WARNING: the net's pin: pin "io_pads_bootrom_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_dbgmode0_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(289)
UDR-203 WARNING: the net's pin: pin "io_pads_dbgmode0_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_dbgmode1_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(290)
UDR-203 WARNING: the net's pin: pin "io_pads_dbgmode1_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_dbgmode2_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(291)
UDR-203 WARNING: the net's pin: pin "io_pads_dbgmode2_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
RTL-200 WARNING: Using 0 for all undriven pins and nets
MRG-300 : Merged 31 instances.
MRG-300 : Merged 31 instances.
MRG-300 : Merged 11 instances.
MRG-300 : Merged 78 instances.
MRG-300 : Merged 33 instances.
MRG-300 : Merged 209 instances.
MRG-300 : Merged 815 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 5 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 33 instances.
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[3]"
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[2]"
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[1]"
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
MRG-300 : Merged 1 instances.
MRG-300 : Merged 87 instances.
UDR-200 WARNING: Undriven pin: model "e203_subsys_mems" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490) / pin "i_icb_cmd_size[1]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_mems" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490) / pin "i_icb_cmd_size[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
RUN-001 : Inferred 1 ROM(s)
MRG-300 : Merged 28 instances.
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_apb_icb2apb" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328) / pin "i_icb_cmd_size[1]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_apb_icb2apb" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328) / pin "i_icb_cmd_size[0]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247) / pin "i_icb_cmd_size[1]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247) / pin "i_icb_cmd_size[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
MRG-300 : Merged 1 instances.
MRG-300 : Merged 36 instances.
MRG-300 : Merged 12 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 221 instances.
MRG-300 : Merged 93 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 139 instances.
MRG-300 : Merged 18 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 147 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 16 instances.
MRG-300 : Merged 728 instances.
DRM-100 : Infer Logic DRAM(al_ram_ram) read 8x8, write 8x8
RAM-300 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
MRG-300 : Merged 37 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 722 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 701 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 296 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 10667 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 30 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 696 instances.
MRG-300 : Merged 15 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 5 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 62 instances.
MRG-300 : Merged 4 instances.
UDR-202 WARNING: Undriven net: model "reset_sys" / net "bus_struct_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(8)
UDR-203 WARNING: the net's pin: pin "bus_struct_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(8)
UDR-202 WARNING: Undriven net: model "reset_sys" / net "interconnect_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(10)
UDR-203 WARNING: the net's pin: pin "interconnect_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(10)
UDR-202 WARNING: Undriven net: model "reset_sys" / net "mb_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(7)
UDR-203 WARNING: the net's pin: pin "mb_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(7)
UDR-202 WARNING: Undriven net: model "reset_sys" / net "peripheral_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(11)
UDR-203 WARNING: the net's pin: pin "peripheral_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(11)
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model system
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model e203_soc_top
FLT-300 : Flatten model e203_subsys_top
FLT-300 : Flatten model e203_subsys_main
FLT-300 : Flatten model e203_cpu_top
FLT-300 : Flatten model e203_cpu
FLT-300 : Flatten model e203_clk_ctrl
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model e203_core
FLT-300 : Flatten model e203_biu
FLT-300 : Flatten model sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 1 instances.
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=6)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=78)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=35)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 9 instances.
MRG-300 : Merged 45 instances.
FLT-300 : Flatten model e203_exu
FLT-300 : Flatten model e203_exu_alu
FLT-300 : Flatten model e203_exu_alu_bjp
FLT-300 : Flatten model e203_exu_alu_csrctrl
FLT-300 : Flatten model e203_exu_alu_dpath
FLT-300 : Flatten model sirv_gnrl_dffl(DW=33)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=33)
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model e203_exu_alu_lsuagu
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=4)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model e203_exu_alu_muldiv
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 11 instances.
FLT-300 : Flatten model e203_exu_alu_rglr
MRG-300 : Merged 13 instances.
FLT-300 : Flatten model e203_exu_commit
FLT-300 : Flatten model e203_exu_branchslv
FLT-300 : Flatten model e203_exu_excp
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 5 instances.
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model e203_exu_csr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 51 instances.
FLT-300 : Flatten model e203_exu_decode
FLT-300 : Flatten model e203_exu_disp
FLT-300 : Flatten model e203_exu_longpwbck
FLT-300 : Flatten model e203_exu_oitf
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=5)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=5)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 23 instances.
FLT-300 : Flatten model e203_exu_regfile
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
MRG-300 : Merged 62 instances.
FLT-300 : Flatten model e203_exu_wbck
MRG-300 : Merged 42 instances.
FLT-300 : Flatten model e203_ifu
FLT-300 : Flatten model e203_ifu_ifetch
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=16)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=16)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=5)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=5)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model e203_ifu_litebpu
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model e203_ifu_minidec
FLT-300 : Flatten model e203_exu_decode
MRG-300 : Merged 4 instances.
MRG-300 : Merged 68 instances.
FLT-300 : Flatten model e203_ifu_ift2icb
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=16)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_bypbuf(DP=1,DW=33)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=33)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 3 instances.
MRG-300 : Merged 23 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model e203_lsu
FLT-300 : Flatten model e203_lsu_ctrl
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=44)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=44)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 1 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 97 instances.
MRG-300 : Merged 113 instances.
MRG-300 : Merged 68 instances.
FLT-300 : Flatten model e203_dtcm_ctrl
FLT-300 : Flatten model sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1)
FLT-300 : Flatten model sirv_gnrl_bypbuf(DP=1,DW=54)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=54)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
MRG-300 : Merged 29 instances.
FLT-300 : Flatten model e203_extend_csr
FLT-300 : Flatten model e203_irq_sync
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model e203_itcm_ctrl
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)
FLT-300 : Flatten model sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2)
FLT-300 : Flatten model sirv_gnrl_bypbuf(DP=1,DW=91)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=91)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 3 instances.
MRG-300 : Merged 3 instances.
MRG-300 : Merged 163 instances.
FLT-300 : Flatten model e203_reset_ctrl
MRG-300 : Merged 123 instances.
FLT-300 : Flatten model e203_srams
FLT-300 : Flatten model e203_dtcm_ram
FLT-300 : Flatten model bram_32
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model e203_itcm_ram
FLT-300 : Flatten model bram
MRG-300 : Merged 1 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 13 instances.
FLT-300 : Flatten model e203_subsys_clint
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_clint_top
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_clint
MRG-300 : Merged 7 instances.
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model e203_subsys_hclkgen
FLT-300 : Flatten model e203_subsys_hclkgen_rstsync
FLT-300 : Flatten model e203_subsys_hclkgen_rstsync
FLT-300 : Flatten model e203_subsys_gfcm
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_subsys_pll
FLT-300 : Flatten model e203_subsys_pllclkdiv
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 4 instances.
MRG-300 : Merged 12 instances.
FLT-300 : Flatten model e203_subsys_mems
FLT-300 : Flatten model sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32)
FLT-300 : Flatten model sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=50)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=50)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=35)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=35)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=37)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=37)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
MRG-300 : Merged 12 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=4)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 18 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_expl_axi_slv
FLT-300 : Flatten model sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0)
FLT-300 : Flatten model sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=9)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=9)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=78)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=78)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 40 instances.
FLT-300 : Flatten model sirv_mrom_top
FLT-300 : Flatten model sirv_mrom
MRG-300 : Merged 270 instances.
FLT-300 : Flatten model e203_subsys_perips
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=33)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=33)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx(DW=65)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=65)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_spigpioport_2
FLT-300 : Flatten model sirv_gnrl_icb2apb(DW=32)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32)
FLT-300 : Flatten model sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 8 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model i2c_master_top
FLT-300 : Flatten model i2c_master_byte_ctrl
FLT-300 : Flatten model i2c_master_bit_ctrl
MRG-300 : Merged 4 instances.
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model sirv_gnrl_icb32towishb8
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1)
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_expl_apb_slv
FLT-300 : Flatten model sirv_expl_axi_slv
FLT-300 : Flatten model sirv_pwmgpioport
FLT-300 : Flatten model sirv_pwmgpioport
FLT-300 : Flatten model sirv_pwmgpioport
FLT-300 : Flatten model sirv_spigpioport
FLT-300 : Flatten model sirv_spigpioport_1
FLT-300 : Flatten model sirv_gpio_top
FLT-300 : Flatten model sirv_gpio
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 31 instances.
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
MRG-300 : Merged 4 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_hclkgen_regs
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 39 instances.
FLT-300 : Flatten model sirv_otp_top
FLT-300 : Flatten model sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3)
FLT-300 : Flatten model sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=17)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=17)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)
MRG-300 : Merged 40 instances.
FLT-300 : Flatten model sirv_pwm8_top
FLT-300 : Flatten model sirv_pwm8
FLT-300 : Flatten model sirv_pwm8_core
MRG-300 : Merged 12 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_pwm16_top
FLT-300 : Flatten model sirv_pwm16
FLT-300 : Flatten model sirv_pwm16_core
MRG-300 : Merged 12 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_pwm16_top
FLT-300 : Flatten model sirv_flash_qspi_top
FLT-300 : Flatten model sirv_tlfragmenter_qspi_1
FLT-300 : Flatten model sirv_repeater_6
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_tlwidthwidget_qspi
FLT-300 : Flatten model sirv_tl_repeater_5
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_flash_qspi
FLT-300 : Flatten model sirv_qspi_arbiter
FLT-300 : Flatten model sirv_qspi_fifo
FLT-300 : Flatten model sirv_queue_1
FLT-300 : Flatten model sirv_queue_1
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_qspi_flashmap
FLT-300 : Flatten model sirv_qspi_media
FLT-300 : Flatten model sirv_qspi_physical
MRG-300 : Merged 2 instances.
MRG-300 : Merged 23 instances.
MRG-300 : Merged 21 instances.
FLT-300 : Flatten model sirv_qspi_4cs_top
FLT-300 : Flatten model sirv_qspi_4cs
FLT-300 : Flatten model sirv_qspi_fifo
FLT-300 : Flatten model sirv_qspi_media_1
FLT-300 : Flatten model sirv_qspi_physical_1
MRG-300 : Merged 2 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 8 instances.
FLT-300 : Flatten model sirv_qspi_1cs_top
FLT-300 : Flatten model sirv_qspi_1cs
FLT-300 : Flatten model sirv_qspi_fifo
FLT-300 : Flatten model sirv_qspi_media_2
FLT-300 : Flatten model sirv_qspi_physical_2
MRG-300 : Merged 2 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 8 instances.
FLT-300 : Flatten model sirv_uart_top
FLT-300 : Flatten model sirv_uart
FLT-300 : Flatten model sirv_uartrx
FLT-300 : Flatten model sirv_queue_1
FLT-300 : Flatten model sirv_uarttx
FLT-300 : Flatten model sirv_queue_1
MRG-300 : Merged 9 instances.
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model sirv_uart_top
FLT-300 : Flatten model sirv_uartgpioport
FLT-300 : Flatten model sirv_uartgpioport
MRG-300 : Merged 264 instances.
FLT-300 : Flatten model e203_subsys_plic
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_plic_top
FLT-300 : Flatten model sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=53)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_dffr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
MRG-300 : Merged 388 instances.
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync_2
FLT-300 : Flatten model sirv_AsyncResetRegVec_129
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 19 instances.
MRG-300 : Merged 60 instances.
FLT-300 : Flatten model sirv_aon_top
FLT-300 : Flatten model sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8)
FLT-300 : Flatten model sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35)
MRG-300 : Merged 1 instances.
MRG-300 : Merged 7 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=65)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=65)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_aon_lclkgen_regs
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_aon_wrapper
FLT-300 : Flatten model sirv_ResetCatchAndSync
FLT-300 : Flatten model sirv_AsyncResetRegVec_36
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_DeglitchShiftRegister
FLT-300 : Flatten model sirv_DeglitchShiftRegister
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_DeglitchShiftRegister
FLT-300 : Flatten model sirv_aon_porrst
FLT-300 : Flatten model sirv_aon
FLT-300 : Flatten model sirv_rtc
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_queue
FLT-300 : Flatten model sirv_pmu
FLT-300 : Flatten model sirv_AsyncResetRegVec_1
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model sirv_pmu_core
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_wdog
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
MRG-300 : Merged 5 instances.
MRG-300 : Merged 31 instances.
MRG-300 : Merged 12 instances.
MRG-300 : Merged 73 instances.
FLT-300 : Flatten model sirv_debug_module
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_jtag_dtm
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=36)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=36)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx(DW=41)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=41)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 7 instances.
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=41)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=41)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx(DW=36)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=36)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync_2
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync
FLT-300 : Flatten model sirv_jtaggpioport
FLT-300 : Flatten model sirv_debug_csr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 18 instances.
FLT-300 : Flatten model sirv_debug_ram
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
MRG-300 : Merged 20 instances.
FLT-300 : Flatten model sirv_debug_rom
MRG-300 : Merged 37 instances.
MRG-300 : Merged 34 instances.
MRG-300 : Merged 221 instances.
FLT-300 : Flatten model pll
FLT-300 : Flatten model reset_sys
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model clkdivider
MRG-300 : Merged 18 instances.
OPT-300 : Optimize round 1
RTL-100 : Optimized 64 inv instances.
RTL-100 : 51151/15249 useful/useless nets, 50166/7227 useful/useless insts
SEQ-300 : Remove 22 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_8_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_9_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_9_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_r_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/sync_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/sync_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/last_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/last_reg
MUX-300 : Transformed 82 mux instances.
MUX-301 : Optimized 1324 mux instances.
RTL-100 : Optimized 122 onehot mux instances.
MUX-302 : Optimized 4688 distributor mux.
MRG-300 : Merged 14161 instances.
OPT-301 : Optimize round 1, 42766 better
OPT-300 : Optimize round 2
RTL-100 : Optimized 3 inv instances.
RTL-100 : 37071/7462 useful/useless nets, 36088/7944 useful/useless insts
SEQ-300 : Remove 33 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/reg0_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/cause_dfflr/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/counterstop_dfflr/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/reg0_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mdvnob2b_dfflr/reg0_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/reg0_b32
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_apb_icb2apb/u_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_apb_icb2apb/u_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_wishb_icb32towishb8/u_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_wishb_icb32towishb8/u_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/full_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i$0$_irq_enab_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i$1$_irq_enab_dfflr/reg0_b21
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/reg0_b0
MUX-301 : Optimized 221 mux instances.
MUX-302 : Optimized 36 distributor mux.
MRG-300 : Merged 442 instances.
OPT-301 : Optimize round 2, 9225 better
OPT-300 : Optimize round 3
RTL-100 : 35078/623 useful/useless nets, 34110/495 useful/useless insts
SEQ-300 : Remove 119 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/reg2_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg1_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg1_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg1_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg1_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg1_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg1_b2
MUX-301 : Optimized 6 mux instances.
MUX-302 : Optimized 4 distributor mux.
MRG-300 : Merged 131 instances.
OPT-301 : Optimize round 3, 1833 better
OPT-300 : Optimize round 4
RTL-100 : 34444/101 useful/useless nets, 33476/128 useful/useless insts
SEQ-300 : Remove 16 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b0
MUX-301 : Optimized 19 mux instances.
MUX-302 : Optimized 2 distributor mux.
MRG-300 : Merged 34 instances.
OPT-301 : Optimize round 4, 547 better
OPT-300 : Optimize round 5
RTL-100 : Optimized 1 inv instances.
RTL-100 : 34360/21 useful/useless nets, 33394/7 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/stickyNonzeroRespReg_reg
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 5, 17 better
OPT-300 : Optimize round 6
RTL-100 : 34348/1 useful/useless nets, 33382/2 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 6, 11 better
OPT-300 : Optimize round 7
RTL-100 : 34348/0 useful/useless nets, 33382/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 7, 0 better
CMD-005 : finish command "optimize_rtl" in  84.675466s wall, 89.610000s user + 1.210000s system = 90.820000s CPU (107.3%)

CMD-006 : used memory is 1035 MB, reserved memory is 1170 MB, peak memory is 1170 MB
CMD-004 : start command "report_area -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_rtl.area"
standard
IO Statistics
#IO                    45
  #input                4
  #output               6
  #inout               35

Gate Statistics
#Basic gates        25342
  #and              10039
  #nand                 0
  #or                4620
  #nor                  0
  #xor                150
  #xnor                 0
  #buf                  0
  #not               1408
  #bufif1              33
  #MX21              2670
  #FADD                 0
  #DFF               6422
  #LATCH                0
#MACRO_ADD            174
#MACRO_EQ             946
#MACRO_MUX           6905

CMD-004 : start command "read_sdc e203egmini_new.sdc"
CMD-004 : start command "get_nets clk_8388"
CMD-004 : start command "create_clock -name clk_8388 -period 119.218 "
RUN-001 : create_clock: clock name: clk_8388, type: 0, period: 119218, rise: 0, fall 59609.
CMD-004 : start command "get_nets clk_16M"
CMD-004 : start command "create_clock -name clk_16M -period 62.5 "
RUN-001 : create_clock: clock name: clk_16M, type: 0, period: 62500, rise: 0, fall 31250.
CMD-004 : start command "get_nets clk_8388"
CMD-004 : start command "get_nets slowclk"
CMD-004 : start command "create_generated_clock -name slowclk -source  -master_clock clk_8388 -divide_by 256 "
CMD-004 : start command "get_clocks clk_16M"
CMD-004 : start command "get_clocks slowclk"
CMD-004 : start command "set_false_path -from  -to "
CMD-004 : start command "get_clocks slowclk"
CMD-004 : start command "get_clocks clk_16M"
CMD-004 : start command "set_false_path -from  -to "
RUN-001 : Import SDC file e203egmini_new.sdc finished, there are 8 nets kept by constraints.
CMD-004 : start command "read_adc ../constraint/io_cst.adc"
CMD-004 : start command "set_pin_assignment CLKIN  LOCATION = K14;  "
CMD-004 : start command "set_pin_assignment ck_rst  LOCATION = N3;  "
CMD-004 : start command "set_pin_assignment led0_r  LOCATION = R3;  "
CMD-004 : start command "set_pin_assignment led0_g  LOCATION = J14;  "
CMD-004 : start command "set_pin_assignment led0_b  LOCATION = P13;  "
CMD-004 : start command "set_pin_assignment qspi_cs  LOCATION = D3; "
CMD-004 : start command "set_pin_assignment qspi_sck  LOCATION = H4; "
CMD-004 : start command "set_pin_assignment qspi_dq[0]  LOCATION = B3; "
CMD-004 : start command "set_pin_assignment qspi_dq[1]  LOCATION = F4; "
CMD-004 : start command "set_pin_assignment qspi_dq[2]  LOCATION = F5; "
CMD-004 : start command "set_pin_assignment qspi_dq[3]  LOCATION = B1; "
CMD-004 : start command "set_pin_assignment uart0_rxd  LOCATION = A9; "
CMD-004 : start command "set_pin_assignment uart0_txd  LOCATION = A10; "
CMD-004 : start command "set_pin_assignment uart1_rxd  LOCATION = B14; "
CMD-004 : start command "set_pin_assignment uart1_txd  LOCATION = A14; "
CMD-004 : start command "set_pin_assignment ck_io[0]  LOCATION = R16; "
CMD-004 : start command "set_pin_assignment ck_io[1]  LOCATION = N12; "
CMD-004 : start command "set_pin_assignment ck_io[2]  LOCATION = P12; "
CMD-004 : start command "set_pin_assignment ck_io[3]  LOCATION = N11; "
CMD-004 : start command "set_pin_assignment ck_io[4]  LOCATION = L10; "
CMD-004 : start command "set_pin_assignment ck_io[5]  LOCATION = P11; "
CMD-004 : start command "set_pin_assignment ck_io[6]  LOCATION = M10; "
CMD-004 : start command "set_pin_assignment ck_io[7]  LOCATION = N9; "
CMD-004 : start command "set_pin_assignment ck_io[8]  LOCATION = T9; "
CMD-004 : start command "set_pin_assignment ck_io[9]  LOCATION = R7; "
CMD-004 : start command "set_pin_assignment ck_io[10]  LOCATION = T7; "
CMD-004 : start command "set_pin_assignment ck_io[11]  LOCATION = P5; "
CMD-004 : start command "set_pin_assignment ck_io[12]  LOCATION = N5; "
CMD-004 : start command "set_pin_assignment ck_io[13]  LOCATION = R2; "
CMD-004 : start command "set_pin_assignment ck_io[14]  LOCATION = P2; "
CMD-004 : start command "set_pin_assignment ck_io[15]  LOCATION = F16; "
CMD-004 : start command "set_pin_assignment ck_io[16]  LOCATION = E16; "
CMD-004 : start command "set_pin_assignment ck_io[17]  LOCATION = C15; "
CMD-004 : start command "set_pin_assignment ck_io[18]  LOCATION = C16; "
CMD-004 : start command "set_pin_assignment ck_io[19]  LOCATION = B16; "
CMD-004 : start command "set_pin_assignment ck_miso  LOCATION = B15; "
CMD-004 : start command "set_pin_assignment ck_mosi  LOCATION = M4; "
CMD-004 : start command "set_pin_assignment ck_ss  LOCATION = P4; "
CMD-004 : start command "set_pin_assignment ck_sck  LOCATION = N4; "
CMD-004 : start command "set_pin_assignment jd_0  LOCATION = A4; "
CMD-004 : start command "set_pin_assignment jd_1  LOCATION = A3; "
CMD-004 : start command "set_pin_assignment jd_2  LOCATION = C5; "
CMD-004 : start command "set_pin_assignment jd_4  LOCATION = B6; "
CMD-004 : start command "set_pin_assignment jd_5  LOCATION = C9; "
CMD-004 : start command "set_pin_assignment jd_6  LOCATION = B10; "
CMD-004 : start command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-005 : finish command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_rtl.db" in  12.918882s wall, 13.250000s user + 0.310000s system = 13.560000s CPU (105.0%)

CMD-006 : used memory is 1220 MB, reserved memory is 1285 MB, peak memory is 1285 MB
CMD-004 : start command "map_macro"
MRG-300 : Merged 2 instances.
RTL-100 : Map 45 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/inst_u0"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/inst_u1"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/inst_u2"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/inst_u3"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u0"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u1"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u2"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u3"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u4"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u5"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u6"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u7"
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/txq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/txq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/txq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/txq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/al_ram_ram has no init file
RTL-100 : Optimize round 1
RTL-100 : 43856/138 useful/useless nets, 42910/73 useful/useless insts
MRG-300 : Merged 6355 instances.
RTL-100 : Optimize round 1, 14324 better
RTL-100 : Optimize round 2
RTL-100 : 37495/0 useful/useless nets, 36555/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 173 macro adder
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : Inferred 24 ROM instances
RTL-100 : 42730/429 useful/useless nets, 41403/207 useful/useless insts
CMD-005 : finish command "map_macro" in  9.568434s wall, 9.810000s user + 0.140000s system = 9.950000s CPU (104.0%)

CMD-006 : used memory is 1245 MB, reserved memory is 1304 MB, peak memory is 1304 MB
CMD-004 : start command "map"
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model system
TMR-601 : Build timing graph completely. Port num: 23, tpin num: 142027, tnet num: 42275, tinst num: 41322, tnode num: 206995, tedge num: 255551.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 346 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "start_timer -prepack" in  19.409396s wall, 19.640000s user + 0.330000s system = 19.970000s CPU (102.9%)

CMD-006 : used memory is 1471 MB, reserved memory is 1520 MB, peak memory is 1520 MB
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 42275 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 3 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 2 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=5, #lut = 12936 (3.82), #lev = 43 (12.36)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=5, #lut = 12790 (3.75), #lev = 42 (12.22)
GAT-100 : Mapping with K=5, #lut = 12759 (3.75), #lev = 42 (12.22)
GAT-100 : Mapping with K=5, #lut = 12759 (3.75), #lev = 42 (12.22)
GAT-100 : Logic optimization runtime opt =   2.03 sec, map =   0.00 sec
GAT-100 : Mapper mapped 33252 instances into 12836 LUTs, name keeping = 44%.
GAT-100 : Mapper removed 38 lut buffers
CMD-005 : finish command "map" in  41.488681s wall, 41.670000s user + 1.040000s system = 42.710000s CPU (102.9%)

CMD-006 : used memory is 1224 MB, reserved memory is 1635 MB, peak memory is 1635 MB
CMD-004 : start command "pack"
GAT-100 : Packing top model "system" ...
PAK-301 : Pack lib has 30 rtl pack models with 9 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 21757/0 useful/useless nets, 20862/7 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/bit_controller/sta_condition_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/reg0_b1
OPT-301 : Optimize round 1, 8 better
OPT-300 : Optimize round 2
RTL-100 : 21753/0 useful/useless nets, 20858/2 useful/useless insts
OPT-301 : Optimize round 2, 0 better
PAK-SEQ-305 : Packing 6423 DFF/LATCH to SEQ ...
PAK-BLE-301 : Packing 1466 adder to BLE ...
PAK-BLE-302 : Packed 1466 adder and 15 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 12822 LUT to BLE ...
PAK-BLE-302 : Packed 12822 LUT and 2638 SEQ to BLE.
PAK-302 : Packed 14 DRAM and 0 SEQ.
PAK-SEQ-301 : Packing 3770 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (3770 nodes)...
PAK-SEQ-302 : #1: Packed 3245 SEQ (177195 nodes)...
PAK-SEQ-303 : Packed 3245 SEQ with LUT/SLICE
PAK-SEQ-304 : 6941 single LUT's are left
PAK-SEQ-304 : 3770 single SEQ's are left
PAK-303 : Packing model "system" (AL_USER_NORMAL) with 13347/14299 primitive instances ...
GAT-200 WARNING: Rename 'KEEP' net from 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/gfcm_clk' to 'clk_16M'.
CLK-302 : Net clk_16M driven by BUFG (3894 clock/control pins, 2 other pins).
CLK-304 : Net CLKIN_pad is refclk of pll ip_pll/pll_inst.
CLK-305 : Net CLKIN_pad is fbclk of pll ip_pll/pll_inst.
CLK-308 : Net "clk_16M" drive clk pins.
CLK-308 : Net "slowclk" drive clk pins.
CLK-308 : Net "iobuf_jtag_TCK_o" drive clk pins.
CLK-308 : Net "clk_8388" drive clk pins.
CLK-309 : Tag rtl::Net CLKIN_pad as clock net
CLK-309 : Tag rtl::Net clk_16M as clock net
CLK-309 : Tag rtl::Net clk_8388 as clock net
CLK-309 : Tag rtl::Net iobuf_jtag_TCK_o as clock net
CLK-309 : Tag rtl::Net slowclk as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CLK-301 : Create BUFG instance for clk Net slowclk to drive 613 clock pins.
CMD-005 : finish command "pack" in  11.243253s wall, 11.430000s user + 0.170000s system = 11.600000s CPU (103.2%)

CMD-006 : used memory is 1246 MB, reserved memory is 1635 MB, peak memory is 1635 MB
CMD-004 : start command "report_area -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.area"
standard
IO Statistics
#IO                    45
  #input                4
  #output               6
  #inout               35

Utilization Statistics
#le                 16122   out of  19600   82.26%
  #lut              15616   out of  19600   79.67%
  #reg               6423   out of  19600   32.77%
#dsp                    0   out of     29    0.00%
#bram                  64   out of     64  100.00%
  #bram9k              64
  #fifo9k               0
#bram32k               16   out of     16  100.00%
#pad                   45   out of    188   23.94%
  #ireg                 1
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%
#bufg                   5   out of     16   31.25%

CMD-004 : start command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-005 : finish command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.db" in  12.996676s wall, 12.950000s user + 0.430000s system = 13.380000s CPU (102.9%)

CMD-006 : used memory is 1250 MB, reserved memory is 1635 MB, peak memory is 1635 MB
CMD-004 : start command "start_timer"
RUN-001 : There are total 8216 instances
RUN-001 : 4049 mslices, 4036 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
TMR-601 : Start building timing graph for model system
TMR-601 : Build timing graph completely. Port num: 23, tpin num: 91054, tnet num: 19117, tinst num: 8213, tnode num: 108919, tedge num: 150803.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 124 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "start_timer" in  9.341123s wall, 9.540000s user + 0.070000s system = 9.610000s CPU (102.9%)

CMD-006 : used memory is 1365 MB, reserved memory is 1635 MB, peak memory is 1635 MB
CMD-004 : start command "place"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
PLC-001 : Placer runs in 16 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 8214 instances, 8085 slices, 147 macros(819 instances)
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 3 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 2 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : Global placement ...
PLC-001 : Initial: Len = 5.96174e+06
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 82%, beta_incr = 0.505000
KD-001 WARNING: 7001 shapes are clustered around (120, 90)
KD-001 WARNING: 7002 shapes are clustered around (120, 90)
KD-001 WARNING: 7003 shapes are clustered around (120, 90)
KD-001 WARNING: 7004 shapes are clustered around (120, 90)
KD-001 WARNING: 7005 shapes are clustered around (120, 90)
KD-001 WARNING: 7006 shapes are clustered around (120, 90)
KD-001 WARNING: 7007 shapes are clustered around (120, 90)
KD-001 WARNING: 7008 shapes are clustered around (120, 90)
KD-001 WARNING: 7009 shapes are clustered around (120, 90)
KD-001 WARNING: 7010 shapes are clustered around (120, 90)
KD-001 WARNING: 7011 shapes are clustered around (120, 90)
KD-001 WARNING: 7012 shapes are clustered around (120, 90)
KD-001 WARNING: 7013 shapes are clustered around (120, 90)
KD-001 WARNING: 7014 shapes are clustered around (120, 90)
KD-001 WARNING: 7015 shapes are clustered around (120, 90)
KD-001 WARNING: 7016 shapes are clustered around (120, 90)
KD-001 WARNING: 7017 shapes are clustered around (120, 90)
KD-001 WARNING: 7018 shapes are clustered around (120, 90)
KD-001 WARNING: 7019 shapes are clustered around (120, 90)
KD-001 WARNING: 7020 shapes are clustered around (120, 90)
KD-001 WARNING: 7021 shapes are clustered around (120, 90)
KD-001 WARNING: 7022 shapes are clustered around (120, 90)
KD-001 WARNING: 7023 shapes are clustered around (120, 90)
KD-001 WARNING: 7024 shapes are clustered around (120, 90)
KD-001 WARNING: 7025 shapes are clustered around (120, 90)
KD-001 WARNING: 7026 shapes are clustered around (120, 90)
KD-001 WARNING: 7027 shapes are clustered around (120, 90)
KD-001 WARNING: 7028 shapes are clustered around (120, 90)
KD-001 WARNING: 7029 shapes are clustered around (120, 90)
KD-001 WARNING: 7030 shapes are clustered around (120, 90)
KD-001 WARNING: 7031 shapes are clustered around (120, 90)
KD-001 WARNING: 7032 shapes are clustered around (120, 90)
KD-001 WARNING: 7033 shapes are clustered around (120, 90)
KD-001 WARNING: 7034 shapes are clustered around (120, 90)
KD-001 WARNING: 7035 shapes are clustered around (120, 90)
KD-001 WARNING: 7036 shapes are clustered around (120, 90)
KD-001 WARNING: 7037 shapes are clustered around (120, 90)
KD-001 WARNING: 7038 shapes are clustered around (120, 90)
KD-001 WARNING: 7039 shapes are clustered around (120, 90)
KD-001 WARNING: 7040 shapes are clustered around (120, 90)
KD-001 WARNING: 7041 shapes are clustered around (120, 90)
KD-001 WARNING: 7042 shapes are clustered around (120, 90)
KD-001 WARNING: 7043 shapes are clustered around (120, 90)
KD-001 WARNING: 7044 shapes are clustered around (120, 90)
KD-001 WARNING: 7045 shapes are clustered around (120, 90)
KD-001 WARNING: 7046 shapes are clustered around (120, 90)
KD-001 WARNING: 7047 shapes are clustered around (120, 90)
KD-001 WARNING: 7048 shapes are clustered around (120, 90)
KD-001 WARNING: 7049 shapes are clustered around (120, 90)
KD-001 WARNING: 7050 shapes are clustered around (120, 90)
KD-001 WARNING: 7051 shapes are clustered around (120, 90)
KD-001 WARNING: 7052 shapes are clustered around (120, 90)
KD-001 WARNING: 7053 shapes are clustered around (120, 90)
KD-001 WARNING: 7054 shapes are clustered around (120, 90)
KD-001 WARNING: 7055 shapes are clustered around (120, 90)
KD-001 WARNING: 7056 shapes are clustered around (120, 90)
KD-001 WARNING: 7057 shapes are clustered around (120, 90)
KD-001 WARNING: 7058 shapes are clustered around (120, 90)
KD-001 WARNING: 7059 shapes are clustered around (120, 90)
KD-001 WARNING: 7060 shapes are clustered around (120, 90)
KD-001 WARNING: 7061 shapes are clustered around (120, 90)
KD-001 WARNING: 7062 shapes are clustered around (120, 90)
KD-001 WARNING: 7063 shapes are clustered around (120, 90)
KD-001 WARNING: 7064 shapes are clustered around (120, 90)
KD-001 WARNING: 7065 shapes are clustered around (120, 90)
KD-001 WARNING: 7066 shapes are clustered around (120, 90)
KD-001 WARNING: 7067 shapes are clustered around (120, 90)
KD-001 WARNING: 7068 shapes are clustered around (120, 90)
KD-001 WARNING: 7069 shapes are clustered around (120, 90)
KD-001 WARNING: 7070 shapes are clustered around (120, 90)
KD-001 WARNING: 7071 shapes are clustered around (120, 90)
KD-001 WARNING: 7072 shapes are clustered around (120, 90)
KD-001 WARNING: 7073 shapes are clustered around (120, 90)
KD-001 WARNING: 7074 shapes are clustered around (120, 90)
KD-001 WARNING: 7075 shapes are clustered around (120, 90)
KD-001 WARNING: 7076 shapes are clustered around (120, 90)
KD-001 WARNING: 7077 shapes are clustered around (120, 90)
KD-001 WARNING: 7078 shapes are clustered around (120, 90)
KD-001 WARNING: 7079 shapes are clustered around (120, 90)
KD-001 WARNING: 7080 shapes are clustered around (120, 90)
KD-001 WARNING: 7081 shapes are clustered around (120, 90)
KD-001 WARNING: 7082 shapes are clustered around (120, 90)
KD-001 WARNING: 7083 shapes are clustered around (120, 90)
KD-001 WARNING: 7084 shapes are clustered around (120, 90)
KD-001 WARNING: 7085 shapes are clustered around (120, 90)
KD-001 WARNING: 7086 shapes are clustered around (120, 90)
KD-001 WARNING: 7087 shapes are clustered around (120, 90)
KD-001 WARNING: 7088 shapes are clustered around (120, 90)
KD-001 WARNING: 7089 shapes are clustered around (120, 90)
KD-001 WARNING: 7090 shapes are clustered around (120, 90)
KD-001 WARNING: 7091 shapes are clustered around (120, 90)
KD-001 WARNING: 7092 shapes are clustered around (120, 90)
KD-001 WARNING: 7093 shapes are clustered around (120, 90)
KD-001 WARNING: 7094 shapes are clustered around (120, 90)
KD-001 WARNING: 7095 shapes are clustered around (120, 90)
KD-001 WARNING: 7096 shapes are clustered around (120, 90)
KD-001 WARNING: 7097 shapes are clustered around (120, 90)
KD-001 WARNING: 7098 shapes are clustered around (120, 90)
KD-001 WARNING: 7099 shapes are clustered around (120, 90)
KD-001 WARNING: 7100 shapes are clustered around (120, 90)
KD-001 WARNING: 7101 shapes are clustered around (120, 90)
KD-001 WARNING: 7102 shapes are clustered around (120, 90)
KD-001 WARNING: 7103 shapes are clustered around (120, 90)
KD-001 WARNING: 7104 shapes are clustered around (120, 90)
KD-001 WARNING: 7105 shapes are clustered around (120, 90)
KD-001 WARNING: 7106 shapes are clustered around (120, 90)
KD-001 WARNING: 7107 shapes are clustered around (120, 90)
KD-001 WARNING: 7108 shapes are clustered around (120, 90)
KD-001 WARNING: 7109 shapes are clustered around (120, 90)
KD-001 WARNING: 7110 shapes are clustered around (120, 90)
KD-001 WARNING: 7111 shapes are clustered around (120, 90)
KD-001 WARNING: 7112 shapes are clustered around (120, 90)
KD-001 WARNING: 7113 shapes are clustered around (120, 90)
KD-001 WARNING: 7114 shapes are clustered around (120, 90)
KD-001 WARNING: 7115 shapes are clustered around (120, 90)
KD-001 WARNING: 7116 shapes are clustered around (120, 90)
KD-001 WARNING: 7117 shapes are clustered around (120, 90)
KD-001 WARNING: 7118 shapes are clustered around (120, 90)
KD-001 WARNING: 7119 shapes are clustered around (120, 90)
KD-001 WARNING: 7120 shapes are clustered around (120, 90)
KD-001 WARNING: 7121 shapes are clustered around (120, 90)
KD-001 WARNING: 7122 shapes are clustered around (120, 90)
KD-001 WARNING: 7123 shapes are clustered around (120, 90)
KD-001 WARNING: 7124 shapes are clustered around (120, 90)
KD-001 WARNING: 7125 shapes are clustered around (120, 90)
KD-001 WARNING: 7126 shapes are clustered around (120, 90)
KD-001 WARNING: 7127 shapes are clustered around (120, 90)
KD-001 WARNING: 7128 shapes are clustered around (120, 90)
KD-001 WARNING: 7129 shapes are clustered around (120, 90)
KD-001 WARNING: 7130 shapes are clustered around (120, 90)
KD-001 WARNING: 7131 shapes are clustered around (120, 90)
KD-001 WARNING: 7132 shapes are clustered around (120, 90)
KD-001 WARNING: 7133 shapes are clustered around (120, 90)
KD-001 WARNING: 7134 shapes are clustered around (120, 90)
KD-001 WARNING: 7135 shapes are clustered around (120, 90)
KD-001 WARNING: 7136 shapes are clustered around (120, 90)
KD-001 WARNING: 7137 shapes are clustered around (120, 90)
KD-001 WARNING: 7138 shapes are clustered around (120, 90)
KD-001 WARNING: 7139 shapes are clustered around (120, 90)
KD-001 WARNING: 7140 shapes are clustered around (120, 90)
KD-001 WARNING: 7141 shapes are clustered around (120, 90)
KD-001 WARNING: 7142 shapes are clustered around (120, 90)
KD-001 WARNING: 7143 shapes are clustered around (120, 90)
KD-001 WARNING: 7144 shapes are clustered around (120, 90)
KD-001 WARNING: 7145 shapes are clustered around (120, 90)
KD-001 WARNING: 7146 shapes are clustered around (120, 90)
KD-001 WARNING: 7147 shapes are clustered around (120, 90)
KD-001 WARNING: 7148 shapes are clustered around (120, 90)
KD-001 WARNING: 7149 shapes are clustered around (120, 90)
KD-001 WARNING: 7150 shapes are clustered around (120, 90)
KD-001 WARNING: 7151 shapes are clustered around (120, 90)
KD-001 WARNING: 7152 shapes are clustered around (120, 90)
KD-001 WARNING: 7153 shapes are clustered around (120, 90)
KD-001 WARNING: 7154 shapes are clustered around (120, 90)
KD-001 WARNING: 7155 shapes are clustered around (120, 90)
KD-001 WARNING: 7156 shapes are clustered around (120, 90)
KD-001 WARNING: 7157 shapes are clustered around (120, 90)
KD-001 WARNING: 7158 shapes are clustered around (120, 90)
KD-001 WARNING: 7159 shapes are clustered around (120, 90)
KD-001 WARNING: 7160 shapes are clustered around (120, 90)
KD-001 WARNING: 7161 shapes are clustered around (120, 90)
KD-001 WARNING: 7162 shapes are clustered around (120, 90)
KD-001 WARNING: 7163 shapes are clustered around (120, 90)
KD-001 WARNING: 7164 shapes are clustered around (120, 90)
KD-001 WARNING: 7165 shapes are clustered around (120, 90)
KD-001 WARNING: 7166 shapes are clustered around (120, 90)
KD-001 WARNING: 7167 shapes are clustered around (120, 90)
KD-001 WARNING: 7168 shapes are clustered around (120, 90)
KD-001 WARNING: 7169 shapes are clustered around (120, 90)
KD-001 WARNING: 7170 shapes are clustered around (120, 90)
KD-001 WARNING: 7171 shapes are clustered around (120, 90)
KD-001 WARNING: 7172 shapes are clustered around (120, 90)
KD-001 WARNING: 7173 shapes are clustered around (120, 90)
KD-001 WARNING: 7174 shapes are clustered around (120, 90)
KD-001 WARNING: 7175 shapes are clustered around (120, 90)
KD-001 WARNING: 7176 shapes are clustered around (120, 90)
KD-001 WARNING: 7177 shapes are clustered around (120, 90)
KD-001 WARNING: 7178 shapes are clustered around (120, 90)
KD-001 WARNING: 7179 shapes are clustered around (120, 90)
KD-001 WARNING: 7180 shapes are clustered around (120, 90)
KD-001 WARNING: 7181 shapes are clustered around (120, 90)
KD-001 WARNING: 7182 shapes are clustered around (120, 90)
KD-001 WARNING: 7183 shapes are clustered around (120, 90)
KD-001 WARNING: 7184 shapes are clustered around (120, 90)
KD-001 WARNING: 7185 shapes are clustered around (120, 90)
KD-001 WARNING: 7186 shapes are clustered around (120, 90)
KD-001 WARNING: 7187 shapes are clustered around (120, 90)
KD-001 WARNING: 7188 shapes are clustered around (120, 90)
KD-001 WARNING: 7189 shapes are clustered around (120, 90)
KD-001 WARNING: 7190 shapes are clustered around (120, 90)
KD-001 WARNING: 7191 shapes are clustered around (120, 90)
KD-001 WARNING: 7192 shapes are clustered around (120, 90)
KD-001 WARNING: 7193 shapes are clustered around (120, 90)
KD-001 WARNING: 7194 shapes are clustered around (120, 90)
KD-001 WARNING: 7195 shapes are clustered around (120, 90)
KD-001 WARNING: 7196 shapes are clustered around (120, 90)
KD-001 WARNING: 7197 shapes are clustered around (120, 90)
KD-001 WARNING: 7198 shapes are clustered around (120, 90)
KD-001 WARNING: 7199 shapes are clustered around (120, 90)
KD-001 WARNING: 7200 shapes are clustered around (120, 90)
KD-001 WARNING: 7201 shapes are clustered around (120, 90)
KD-001 WARNING: 7202 shapes are clustered around (120, 90)
KD-001 WARNING: 7203 shapes are clustered around (120, 90)
KD-001 WARNING: 7204 shapes are clustered around (120, 90)
KD-001 WARNING: 7205 shapes are clustered around (120, 90)
KD-001 WARNING: 7206 shapes are clustered around (120, 90)
KD-001 WARNING: 7207 shapes are clustered around (120, 90)
KD-001 WARNING: 7208 shapes are clustered around (120, 90)
KD-001 WARNING: 7209 shapes are clustered around (120, 90)
KD-001 WARNING: 7210 shapes are clustered around (120, 90)
KD-001 WARNING: 7211 shapes are clustered around (120, 90)
KD-001 WARNING: 7212 shapes are clustered around (120, 90)
KD-001 WARNING: 7213 shapes are clustered around (120, 90)
KD-001 WARNING: 7214 shapes are clustered around (120, 90)
KD-001 WARNING: 7215 shapes are clustered around (120, 90)
KD-001 WARNING: 7216 shapes are clustered around (120, 90)
KD-001 WARNING: 7217 shapes are clustered around (120, 90)
KD-001 WARNING: 7218 shapes are clustered around (120, 90)
KD-001 WARNING: 7219 shapes are clustered around (120, 90)
KD-001 WARNING: 7220 shapes are clustered around (120, 90)
KD-001 WARNING: 7221 shapes are clustered around (120, 90)
KD-001 WARNING: 7222 shapes are clustered around (120, 90)
KD-001 WARNING: 7223 shapes are clustered around (120, 90)
KD-001 WARNING: 7224 shapes are clustered around (120, 90)
KD-001 WARNING: 7225 shapes are clustered around (120, 90)
KD-001 WARNING: 7226 shapes are clustered around (120, 90)
KD-001 WARNING: 7227 shapes are clustered around (120, 90)
KD-001 WARNING: 7228 shapes are clustered around (120, 90)
KD-001 WARNING: 7229 shapes are clustered around (120, 90)
KD-001 WARNING: 7230 shapes are clustered around (120, 90)
KD-001 WARNING: 7231 shapes are clustered around (120, 90)
KD-001 WARNING: 7232 shapes are clustered around (120, 90)
KD-001 WARNING: 7233 shapes are clustered around (120, 90)
KD-001 WARNING: 7234 shapes are clustered around (120, 90)
KD-001 WARNING: 7235 shapes are clustered around (120, 90)
KD-001 WARNING: 7236 shapes are clustered around (120, 90)
KD-001 WARNING: 7237 shapes are clustered around (120, 90)
KD-001 WARNING: 7238 shapes are clustered around (120, 90)
KD-001 WARNING: 7239 shapes are clustered around (120, 90)
KD-001 WARNING: 7240 shapes are clustered around (120, 90)
KD-001 WARNING: 7241 shapes are clustered around (120, 90)
KD-001 WARNING: 7242 shapes are clustered around (120, 90)
KD-001 WARNING: 7243 shapes are clustered around (120, 90)
KD-001 WARNING: 7244 shapes are clustered around (120, 90)
KD-001 WARNING: 7245 shapes are clustered around (120, 90)
KD-001 WARNING: 7246 shapes are clustered around (120, 90)
KD-001 WARNING: 7247 shapes are clustered around (120, 90)
KD-001 WARNING: 7248 shapes are clustered around (120, 90)
KD-001 WARNING: 7249 shapes are clustered around (120, 90)
KD-001 WARNING: 7250 shapes are clustered around (120, 90)
KD-001 WARNING: 7251 shapes are clustered around (120, 90)
KD-001 WARNING: 7252 shapes are clustered around (120, 90)
KD-001 WARNING: 7253 shapes are clustered around (120, 90)
KD-001 WARNING: 7254 shapes are clustered around (120, 90)
KD-001 WARNING: 7255 shapes are clustered around (120, 90)
KD-001 WARNING: 7256 shapes are clustered around (120, 90)
KD-001 WARNING: 7257 shapes are clustered around (120, 90)
KD-001 WARNING: 7258 shapes are clustered around (120, 90)
KD-001 WARNING: 7259 shapes are clustered around (120, 90)
KD-001 WARNING: 7260 shapes are clustered around (120, 90)
KD-001 WARNING: 7261 shapes are clustered around (120, 90)
KD-001 WARNING: 7262 shapes are clustered around (120, 90)
KD-001 WARNING: 7263 shapes are clustered around (120, 90)
KD-001 WARNING: 7264 shapes are clustered around (120, 90)
KD-001 WARNING: 7265 shapes are clustered around (120, 90)
KD-001 WARNING: 7266 shapes are clustered around (120, 90)
KD-001 WARNING: 7267 shapes are clustered around (120, 90)
KD-001 WARNING: 7268 shapes are clustered around (120, 90)
KD-001 WARNING: 7269 shapes are clustered around (120, 90)
KD-001 WARNING: 7270 shapes are clustered around (120, 90)
KD-001 WARNING: 7271 shapes are clustered around (120, 90)
KD-001 WARNING: 7272 shapes are clustered around (120, 90)
KD-001 WARNING: 7273 shapes are clustered around (120, 90)
KD-001 WARNING: 7274 shapes are clustered around (120, 90)
KD-001 WARNING: 7275 shapes are clustered around (120, 90)
KD-001 WARNING: 7276 shapes are clustered around (120, 90)
KD-001 WARNING: 7277 shapes are clustered around (120, 90)
KD-001 WARNING: 7278 shapes are clustered around (120, 90)
KD-001 WARNING: 7279 shapes are clustered around (120, 90)
KD-001 WARNING: 7280 shapes are clustered around (120, 90)
KD-001 WARNING: 7281 shapes are clustered around (120, 90)
KD-001 WARNING: 7282 shapes are clustered around (120, 90)
KD-001 WARNING: 7283 shapes are clustered around (120, 90)
KD-001 WARNING: 7284 shapes are clustered around (120, 90)
KD-001 WARNING: 7285 shapes are clustered around (120, 90)
KD-001 WARNING: 7286 shapes are clustered around (120, 90)
KD-001 WARNING: 7287 shapes are clustered around (120, 90)
KD-001 WARNING: 7288 shapes are clustered around (120, 90)
KD-001 WARNING: 7289 shapes are clustered around (120, 90)
KD-001 WARNING: 7290 shapes are clustered around (120, 90)
KD-001 WARNING: 7291 shapes are clustered around (120, 90)
KD-001 WARNING: 7292 shapes are clustered around (120, 90)
KD-001 WARNING: 7293 shapes are clustered around (120, 90)
KD-001 WARNING: 7294 shapes are clustered around (120, 90)
KD-001 WARNING: 7295 shapes are clustered around (120, 90)
KD-001 WARNING: 7296 shapes are clustered around (120, 90)
KD-001 WARNING: 7297 shapes are clustered around (120, 90)
KD-001 WARNING: 7298 shapes are clustered around (120, 90)
KD-001 WARNING: 7299 shapes are clustered around (120, 90)
KD-001 WARNING: 7300 shapes are clustered around (120, 90)
KD-001 WARNING: 7301 shapes are clustered around (120, 90)
KD-001 WARNING: 7302 shapes are clustered around (120, 90)
KD-001 WARNING: 7303 shapes are clustered around (120, 90)
KD-001 WARNING: 7304 shapes are clustered around (120, 90)
KD-001 WARNING: 7305 shapes are clustered around (120, 90)
KD-001 WARNING: 7306 shapes are clustered around (120, 90)
KD-001 WARNING: 7307 shapes are clustered around (120, 90)
KD-001 WARNING: 7308 shapes are clustered around (120, 90)
KD-001 WARNING: 7309 shapes are clustered around (120, 90)
KD-001 WARNING: 7310 shapes are clustered around (120, 90)
KD-001 WARNING: 7311 shapes are clustered around (120, 90)
KD-001 WARNING: 7312 shapes are clustered around (120, 90)
KD-001 WARNING: 7313 shapes are clustered around (120, 90)
KD-001 WARNING: 7314 shapes are clustered around (120, 90)
KD-001 WARNING: 7315 shapes are clustered around (120, 90)
KD-001 WARNING: 7316 shapes are clustered around (120, 90)
KD-001 WARNING: 7317 shapes are clustered around (120, 90)
KD-001 WARNING: 7318 shapes are clustered around (120, 90)
KD-001 WARNING: 7319 shapes are clustered around (120, 90)
KD-001 WARNING: 7320 shapes are clustered around (120, 90)
KD-001 WARNING: 7321 shapes are clustered around (120, 90)
KD-001 WARNING: 7322 shapes are clustered around (120, 90)
KD-001 WARNING: 7323 shapes are clustered around (120, 90)
KD-001 WARNING: 7324 shapes are clustered around (120, 90)
KD-001 WARNING: 7325 shapes are clustered around (120, 90)
KD-001 WARNING: 7326 shapes are clustered around (120, 90)
KD-001 WARNING: 7327 shapes are clustered around (120, 90)
KD-001 WARNING: 7328 shapes are clustered around (120, 90)
KD-001 WARNING: 7329 shapes are clustered around (120, 90)
KD-001 WARNING: 7330 shapes are clustered around (120, 90)
KD-001 WARNING: 7331 shapes are clustered around (120, 90)
KD-001 WARNING: 7332 shapes are clustered around (120, 90)
KD-001 WARNING: 7333 shapes are clustered around (120, 90)
KD-001 WARNING: 7334 shapes are clustered around (120, 90)
KD-001 WARNING: 7335 shapes are clustered around (120, 90)
KD-001 WARNING: 7336 shapes are clustered around (120, 90)
KD-001 WARNING: 7337 shapes are clustered around (120, 90)
KD-001 WARNING: 7338 shapes are clustered around (120, 90)
KD-001 WARNING: 7339 shapes are clustered around (120, 90)
KD-001 WARNING: 7340 shapes are clustered around (120, 90)
KD-001 WARNING: 7341 shapes are clustered around (120, 90)
KD-001 WARNING: 7342 shapes are clustered around (120, 90)
KD-001 WARNING: 7343 shapes are clustered around (120, 90)
KD-001 WARNING: 7344 shapes are clustered around (120, 90)
KD-001 WARNING: 7345 shapes are clustered around (120, 90)
KD-001 WARNING: 7346 shapes are clustered around (120, 90)
KD-001 WARNING: 7347 shapes are clustered around (120, 90)
KD-001 WARNING: 7348 shapes are clustered around (120, 90)
KD-001 WARNING: 7349 shapes are clustered around (120, 90)
KD-001 WARNING: 7350 shapes are clustered around (120, 90)
KD-001 WARNING: 7351 shapes are clustered around (120, 90)
KD-001 WARNING: 7352 shapes are clustered around (120, 90)
KD-001 WARNING: 7353 shapes are clustered around (120, 90)
KD-001 WARNING: 7354 shapes are clustered around (120, 90)
KD-001 WARNING: 7355 shapes are clustered around (120, 90)
KD-001 WARNING: 7356 shapes are clustered around (120, 90)
KD-001 WARNING: 7357 shapes are clustered around (120, 90)
KD-001 WARNING: 7358 shapes are clustered around (120, 90)
KD-001 WARNING: 7359 shapes are clustered around (120, 90)
KD-001 WARNING: 7360 shapes are clustered around (120, 90)
KD-001 WARNING: 7361 shapes are clustered around (120, 90)
KD-001 WARNING: 7362 shapes are clustered around (120, 90)
KD-001 WARNING: 7363 shapes are clustered around (120, 90)
KD-001 WARNING: 7364 shapes are clustered around (120, 90)
KD-001 WARNING: 7365 shapes are clustered around (120, 90)
KD-001 WARNING: 7366 shapes are clustered around (120, 90)
PLC-004 : Step(1): len = 102612, overlap = 2023.75
KD-001 WARNING: 7001 shapes are clustered around (120, 90)
KD-001 WARNING: 7002 shapes are clustered around (120, 90)
KD-001 WARNING: 7003 shapes are clustered around (120, 90)
KD-001 WARNING: 7004 shapes are clustered around (120, 90)
KD-001 WARNING: 7005 shapes are clustered around (120, 90)
KD-001 WARNING: 7006 shapes are clustered around (120, 90)
KD-001 WARNING: 7007 shapes are clustered around (120, 90)
KD-001 WARNING: 7008 shapes are clustered around (120, 90)
KD-001 WARNING: 7009 shapes are clustered around (120, 90)
KD-001 WARNING: 7010 shapes are clustered around (120, 90)
KD-001 WARNING: 7011 shapes are clustered around (120, 90)
KD-001 WARNING: 7012 shapes are clustered around (120, 90)
KD-001 WARNING: 7013 shapes are clustered around (120, 90)
KD-001 WARNING: 7014 shapes are clustered around (120, 90)
KD-001 WARNING: 7015 shapes are clustered around (120, 90)
KD-001 WARNING: 7016 shapes are clustered around (120, 90)
KD-001 WARNING: 7017 shapes are clustered around (120, 90)
KD-001 WARNING: 7018 shapes are clustered around (120, 90)
KD-001 WARNING: 7019 shapes are clustered around (120, 90)
KD-001 WARNING: 7020 shapes are clustered around (120, 90)
KD-001 WARNING: 7021 shapes are clustered around (120, 90)
KD-001 WARNING: 7022 shapes are clustered around (120, 90)
KD-001 WARNING: 7023 shapes are clustered around (120, 90)
KD-001 WARNING: 7024 shapes are clustered around (120, 90)
KD-001 WARNING: 7025 shapes are clustered around (120, 90)
KD-001 WARNING: 7026 shapes are clustered around (120, 90)
KD-001 WARNING: 7027 shapes are clustered around (120, 90)
KD-001 WARNING: 7028 shapes are clustered around (120, 90)
KD-001 WARNING: 7029 shapes are clustered around (120, 90)
KD-001 WARNING: 7030 shapes are clustered around (120, 90)
KD-001 WARNING: 7031 shapes are clustered around (120, 90)
KD-001 WARNING: 7032 shapes are clustered around (120, 90)
KD-001 WARNING: 7033 shapes are clustered around (120, 90)
KD-001 WARNING: 7034 shapes are clustered around (120, 90)
KD-001 WARNING: 7035 shapes are clustered around (120, 90)
KD-001 WARNING: 7036 shapes are clustered around (120, 90)
KD-001 WARNING: 7037 shapes are clustered around (120, 90)
KD-001 WARNING: 7038 shapes are clustered around (120, 90)
KD-001 WARNING: 7039 shapes are clustered around (120, 90)
KD-001 WARNING: 7040 shapes are clustered around (120, 90)
KD-001 WARNING: 7041 shapes are clustered around (120, 90)
KD-001 WARNING: 7042 shapes are clustered around (120, 90)
KD-001 WARNING: 7043 shapes are clustered around (120, 90)
KD-001 WARNING: 7044 shapes are clustered around (120, 90)
KD-001 WARNING: 7045 shapes are clustered around (120, 90)
KD-001 WARNING: 7046 shapes are clustered around (120, 90)
KD-001 WARNING: 7047 shapes are clustered around (120, 90)
KD-001 WARNING: 7048 shapes are clustered around (120, 90)
KD-001 WARNING: 7049 shapes are clustered around (120, 90)
KD-001 WARNING: 7050 shapes are clustered around (120, 90)
KD-001 WARNING: 7051 shapes are clustered around (120, 90)
KD-001 WARNING: 7052 shapes are clustered around (120, 90)
KD-001 WARNING: 7053 shapes are clustered around (120, 90)
KD-001 WARNING: 7054 shapes are clustered around (120, 90)
KD-001 WARNING: 7055 shapes are clustered around (120, 90)
KD-001 WARNING: 7056 shapes are clustered around (120, 90)
KD-001 WARNING: 7057 shapes are clustered around (120, 90)
KD-001 WARNING: 7058 shapes are clustered around (120, 90)
KD-001 WARNING: 7059 shapes are clustered around (120, 90)
KD-001 WARNING: 7060 shapes are clustered around (120, 90)
KD-001 WARNING: 7061 shapes are clustered around (120, 90)
KD-001 WARNING: 7062 shapes are clustered around (120, 90)
KD-001 WARNING: 7063 shapes are clustered around (120, 90)
KD-001 WARNING: 7064 shapes are clustered around (120, 90)
KD-001 WARNING: 7065 shapes are clustered around (120, 90)
KD-001 WARNING: 7066 shapes are clustered around (120, 90)
KD-001 WARNING: 7067 shapes are clustered around (120, 90)
KD-001 WARNING: 7068 shapes are clustered around (120, 90)
KD-001 WARNING: 7069 shapes are clustered around (120, 90)
KD-001 WARNING: 7070 shapes are clustered around (120, 90)
KD-001 WARNING: 7071 shapes are clustered around (120, 90)
KD-001 WARNING: 7072 shapes are clustered around (120, 90)
KD-001 WARNING: 7073 shapes are clustered around (120, 90)
KD-001 WARNING: 7074 shapes are clustered around (120, 90)
KD-001 WARNING: 7075 shapes are clustered around (120, 90)
KD-001 WARNING: 7076 shapes are clustered around (120, 90)
KD-001 WARNING: 7077 shapes are clustered around (120, 90)
KD-001 WARNING: 7078 shapes are clustered around (120, 90)
KD-001 WARNING: 7079 shapes are clustered around (120, 90)
KD-001 WARNING: 7080 shapes are clustered around (120, 90)
KD-001 WARNING: 7081 shapes are clustered around (120, 90)
KD-001 WARNING: 7082 shapes are clustered around (120, 90)
KD-001 WARNING: 7083 shapes are clustered around (120, 90)
KD-001 WARNING: 7084 shapes are clustered around (120, 90)
KD-001 WARNING: 7085 shapes are clustered around (120, 90)
KD-001 WARNING: 7086 shapes are clustered around (120, 90)
KD-001 WARNING: 7087 shapes are clustered around (120, 90)
KD-001 WARNING: 7088 shapes are clustered around (120, 90)
KD-001 WARNING: 7089 shapes are clustered around (120, 90)
KD-001 WARNING: 7090 shapes are clustered around (120, 90)
KD-001 WARNING: 7091 shapes are clustered around (120, 90)
KD-001 WARNING: 7092 shapes are clustered around (120, 90)
KD-001 WARNING: 7093 shapes are clustered around (120, 90)
KD-001 WARNING: 7094 shapes are clustered around (120, 90)
KD-001 WARNING: 7095 shapes are clustered around (120, 90)
KD-001 WARNING: 7096 shapes are clustered around (120, 90)
KD-001 WARNING: 7097 shapes are clustered around (120, 90)
KD-001 WARNING: 7098 shapes are clustered around (120, 90)
KD-001 WARNING: 7099 shapes are clustered around (120, 90)
KD-001 WARNING: 7100 shapes are clustered around (120, 90)
KD-001 WARNING: 7101 shapes are clustered around (120, 90)
KD-001 WARNING: 7102 shapes are clustered around (120, 90)
KD-001 WARNING: 7103 shapes are clustered around (120, 90)
KD-001 WARNING: 7104 shapes are clustered around (120, 90)
KD-001 WARNING: 7105 shapes are clustered around (120, 90)
KD-001 WARNING: 7106 shapes are clustered around (120, 90)
KD-001 WARNING: 7107 shapes are clustered around (120, 90)
KD-001 WARNING: 7108 shapes are clustered around (120, 90)
KD-001 WARNING: 7109 shapes are clustered around (120, 90)
KD-001 WARNING: 7110 shapes are clustered around (120, 90)
KD-001 WARNING: 7111 shapes are clustered around (120, 90)
KD-001 WARNING: 7112 shapes are clustered around (120, 90)
KD-001 WARNING: 7113 shapes are clustered around (120, 90)
KD-001 WARNING: 7114 shapes are clustered around (120, 90)
KD-001 WARNING: 7115 shapes are clustered around (120, 90)
KD-001 WARNING: 7116 shapes are clustered around (120, 90)
KD-001 WARNING: 7117 shapes are clustered around (120, 90)
KD-001 WARNING: 7118 shapes are clustered around (120, 90)
KD-001 WARNING: 7119 shapes are clustered around (120, 90)
KD-001 WARNING: 7120 shapes are clustered around (120, 90)
KD-001 WARNING: 7121 shapes are clustered around (120, 90)
KD-001 WARNING: 7122 shapes are clustered around (120, 90)
KD-001 WARNING: 7123 shapes are clustered around (120, 90)
KD-001 WARNING: 7124 shapes are clustered around (120, 90)
KD-001 WARNING: 7125 shapes are clustered around (120, 90)
KD-001 WARNING: 7126 shapes are clustered around (120, 90)
KD-001 WARNING: 7127 shapes are clustered around (120, 90)
KD-001 WARNING: 7128 shapes are clustered around (120, 90)
KD-001 WARNING: 7129 shapes are clustered around (120, 90)
KD-001 WARNING: 7130 shapes are clustered around (120, 90)
KD-001 WARNING: 7131 shapes are clustered around (120, 90)
KD-001 WARNING: 7132 shapes are clustered around (120, 90)
KD-001 WARNING: 7133 shapes are clustered around (120, 90)
KD-001 WARNING: 7134 shapes are clustered around (120, 90)
KD-001 WARNING: 7135 shapes are clustered around (120, 90)
KD-001 WARNING: 7136 shapes are clustered around (120, 90)
KD-001 WARNING: 7137 shapes are clustered around (120, 90)
KD-001 WARNING: 7138 shapes are clustered around (120, 90)
KD-001 WARNING: 7139 shapes are clustered around (120, 90)
KD-001 WARNING: 7140 shapes are clustered around (120, 90)
KD-001 WARNING: 7141 shapes are clustered around (120, 90)
KD-001 WARNING: 7142 shapes are clustered around (120, 90)
KD-001 WARNING: 7143 shapes are clustered around (120, 90)
KD-001 WARNING: 7144 shapes are clustered around (120, 90)
KD-001 WARNING: 7145 shapes are clustered around (120, 90)
KD-001 WARNING: 7146 shapes are clustered around (120, 90)
KD-001 WARNING: 7147 shapes are clustered around (120, 90)
KD-001 WARNING: 7148 shapes are clustered around (120, 90)
KD-001 WARNING: 7149 shapes are clustered around (120, 90)
KD-001 WARNING: 7150 shapes are clustered around (120, 90)
KD-001 WARNING: 7151 shapes are clustered around (120, 90)
KD-001 WARNING: 7152 shapes are clustered around (120, 90)
KD-001 WARNING: 7153 shapes are clustered around (120, 90)
KD-001 WARNING: 7154 shapes are clustered around (120, 90)
KD-001 WARNING: 7155 shapes are clustered around (120, 90)
KD-001 WARNING: 7156 shapes are clustered around (120, 90)
KD-001 WARNING: 7157 shapes are clustered around (120, 90)
KD-001 WARNING: 7158 shapes are clustered around (120, 90)
KD-001 WARNING: 7159 shapes are clustered around (120, 90)
KD-001 WARNING: 7160 shapes are clustered around (120, 90)
KD-001 WARNING: 7161 shapes are clustered around (120, 90)
KD-001 WARNING: 7162 shapes are clustered around (120, 90)
KD-001 WARNING: 7163 shapes are clustered around (120, 90)
KD-001 WARNING: 7164 shapes are clustered around (120, 90)
KD-001 WARNING: 7165 shapes are clustered around (120, 90)
KD-001 WARNING: 7166 shapes are clustered around (120, 90)
KD-001 WARNING: 7167 shapes are clustered around (120, 90)
KD-001 WARNING: 7168 shapes are clustered around (120, 90)
KD-001 WARNING: 7169 shapes are clustered around (120, 90)
KD-001 WARNING: 7170 shapes are clustered around (120, 90)
KD-001 WARNING: 7171 shapes are clustered around (120, 90)
KD-001 WARNING: 7172 shapes are clustered around (120, 90)
KD-001 WARNING: 7173 shapes are clustered around (120, 90)
KD-001 WARNING: 7174 shapes are clustered around (120, 90)
KD-001 WARNING: 7175 shapes are clustered around (120, 90)
KD-001 WARNING: 7176 shapes are clustered around (120, 90)
KD-001 WARNING: 7177 shapes are clustered around (120, 90)
KD-001 WARNING: 7178 shapes are clustered around (120, 90)
KD-001 WARNING: 7179 shapes are clustered around (120, 90)
KD-001 WARNING: 7180 shapes are clustered around (120, 90)
KD-001 WARNING: 7181 shapes are clustered around (120, 90)
KD-001 WARNING: 7182 shapes are clustered around (120, 90)
KD-001 WARNING: 7183 shapes are clustered around (120, 90)
KD-001 WARNING: 7184 shapes are clustered around (120, 90)
KD-001 WARNING: 7185 shapes are clustered around (120, 90)
KD-001 WARNING: 7186 shapes are clustered around (120, 90)
KD-001 WARNING: 7187 shapes are clustered around (120, 90)
KD-001 WARNING: 7188 shapes are clustered around (120, 90)
KD-001 WARNING: 7189 shapes are clustered around (120, 90)
KD-001 WARNING: 7190 shapes are clustered around (120, 90)
KD-001 WARNING: 7191 shapes are clustered around (120, 90)
KD-001 WARNING: 7192 shapes are clustered around (120, 90)
KD-001 WARNING: 7193 shapes are clustered around (120, 90)
KD-001 WARNING: 7194 shapes are clustered around (120, 90)
KD-001 WARNING: 7195 shapes are clustered around (120, 90)
KD-001 WARNING: 7196 shapes are clustered around (120, 90)
KD-001 WARNING: 7197 shapes are clustered around (120, 90)
KD-001 WARNING: 7198 shapes are clustered around (120, 90)
KD-001 WARNING: 7199 shapes are clustered around (120, 90)
KD-001 WARNING: 7200 shapes are clustered around (120, 90)
KD-001 WARNING: 7201 shapes are clustered around (120, 90)
KD-001 WARNING: 7202 shapes are clustered around (120, 90)
KD-001 WARNING: 7203 shapes are clustered around (120, 90)
KD-001 WARNING: 7204 shapes are clustered around (120, 90)
KD-001 WARNING: 7205 shapes are clustered around (120, 90)
KD-001 WARNING: 7206 shapes are clustered around (120, 90)
KD-001 WARNING: 7207 shapes are clustered around (120, 90)
KD-001 WARNING: 7208 shapes are clustered around (120, 90)
KD-001 WARNING: 7209 shapes are clustered around (120, 90)
KD-001 WARNING: 7210 shapes are clustered around (120, 90)
KD-001 WARNING: 7211 shapes are clustered around (120, 90)
KD-001 WARNING: 7212 shapes are clustered around (120, 90)
KD-001 WARNING: 7213 shapes are clustered around (120, 90)
KD-001 WARNING: 7214 shapes are clustered around (120, 90)
KD-001 WARNING: 7215 shapes are clustered around (120, 90)
KD-001 WARNING: 7216 shapes are clustered around (120, 90)
KD-001 WARNING: 7217 shapes are clustered around (120, 90)
KD-001 WARNING: 7218 shapes are clustered around (120, 90)
KD-001 WARNING: 7219 shapes are clustered around (120, 90)
KD-001 WARNING: 7220 shapes are clustered around (120, 90)
KD-001 WARNING: 7221 shapes are clustered around (120, 90)
KD-001 WARNING: 7222 shapes are clustered around (120, 90)
KD-001 WARNING: 7223 shapes are clustered around (120, 90)
KD-001 WARNING: 7224 shapes are clustered around (120, 90)
KD-001 WARNING: 7225 shapes are clustered around (120, 90)
KD-001 WARNING: 7226 shapes are clustered around (120, 90)
KD-001 WARNING: 7227 shapes are clustered around (120, 90)
KD-001 WARNING: 7228 shapes are clustered around (120, 90)
KD-001 WARNING: 7229 shapes are clustered around (120, 90)
KD-001 WARNING: 7230 shapes are clustered around (120, 90)
KD-001 WARNING: 7231 shapes are clustered around (120, 90)
KD-001 WARNING: 7232 shapes are clustered around (120, 90)
KD-001 WARNING: 7233 shapes are clustered around (120, 90)
KD-001 WARNING: 7234 shapes are clustered around (120, 90)
KD-001 WARNING: 7235 shapes are clustered around (120, 90)
KD-001 WARNING: 7236 shapes are clustered around (120, 90)
KD-001 WARNING: 7237 shapes are clustered around (120, 90)
KD-001 WARNING: 7238 shapes are clustered around (120, 90)
KD-001 WARNING: 7239 shapes are clustered around (120, 90)
KD-001 WARNING: 7240 shapes are clustered around (120, 90)
KD-001 WARNING: 7241 shapes are clustered around (120, 90)
KD-001 WARNING: 7242 shapes are clustered around (120, 90)
KD-001 WARNING: 7243 shapes are clustered around (120, 90)
KD-001 WARNING: 7244 shapes are clustered around (120, 90)
KD-001 WARNING: 7245 shapes are clustered around (120, 90)
KD-001 WARNING: 7246 shapes are clustered around (120, 90)
KD-001 WARNING: 7247 shapes are clustered around (120, 90)
KD-001 WARNING: 7248 shapes are clustered around (120, 90)
KD-001 WARNING: 7249 shapes are clustered around (120, 90)
KD-001 WARNING: 7250 shapes are clustered around (120, 90)
KD-001 WARNING: 7251 shapes are clustered around (120, 90)
KD-001 WARNING: 7252 shapes are clustered around (120, 90)
KD-001 WARNING: 7253 shapes are clustered around (120, 90)
KD-001 WARNING: 7254 shapes are clustered around (120, 90)
KD-001 WARNING: 7255 shapes are clustered around (120, 90)
KD-001 WARNING: 7256 shapes are clustered around (120, 90)
KD-001 WARNING: 7257 shapes are clustered around (120, 90)
KD-001 WARNING: 7258 shapes are clustered around (120, 90)
KD-001 WARNING: 7259 shapes are clustered around (120, 90)
KD-001 WARNING: 7260 shapes are clustered around (120, 90)
KD-001 WARNING: 7261 shapes are clustered around (120, 90)
KD-001 WARNING: 7262 shapes are clustered around (120, 90)
KD-001 WARNING: 7263 shapes are clustered around (120, 90)
KD-001 WARNING: 7264 shapes are clustered around (120, 90)
KD-001 WARNING: 7265 shapes are clustered around (120, 90)
KD-001 WARNING: 7266 shapes are clustered around (120, 90)
KD-001 WARNING: 7267 shapes are clustered around (120, 90)
KD-001 WARNING: 7268 shapes are clustered around (120, 90)
KD-001 WARNING: 7269 shapes are clustered around (120, 90)
KD-001 WARNING: 7270 shapes are clustered around (120, 90)
KD-001 WARNING: 7271 shapes are clustered around (120, 90)
KD-001 WARNING: 7272 shapes are clustered around (120, 90)
KD-001 WARNING: 7273 shapes are clustered around (120, 90)
KD-001 WARNING: 7274 shapes are clustered around (120, 90)
KD-001 WARNING: 7275 shapes are clustered around (120, 90)
KD-001 WARNING: 7276 shapes are clustered around (120, 90)
KD-001 WARNING: 7277 shapes are clustered around (120, 90)
KD-001 WARNING: 7278 shapes are clustered around (120, 90)
KD-001 WARNING: 7279 shapes are clustered around (120, 90)
KD-001 WARNING: 7280 shapes are clustered around (120, 90)
KD-001 WARNING: 7281 shapes are clustered around (120, 90)
KD-001 WARNING: 7282 shapes are clustered around (120, 90)
KD-001 WARNING: 7283 shapes are clustered around (120, 90)
KD-001 WARNING: 7284 shapes are clustered around (120, 90)
KD-001 WARNING: 7285 shapes are clustered around (120, 90)
KD-001 WARNING: 7286 shapes are clustered around (120, 90)
KD-001 WARNING: 7287 shapes are clustered around (120, 90)
KD-001 WARNING: 7288 shapes are clustered around (120, 90)
KD-001 WARNING: 7289 shapes are clustered around (120, 90)
KD-001 WARNING: 7290 shapes are clustered around (120, 90)
KD-001 WARNING: 7291 shapes are clustered around (120, 90)
KD-001 WARNING: 7292 shapes are clustered around (120, 90)
KD-001 WARNING: 7293 shapes are clustered around (120, 90)
KD-001 WARNING: 7294 shapes are clustered around (120, 90)
KD-001 WARNING: 7295 shapes are clustered around (120, 90)
KD-001 WARNING: 7296 shapes are clustered around (120, 90)
KD-001 WARNING: 7297 shapes are clustered around (120, 90)
KD-001 WARNING: 7298 shapes are clustered around (120, 90)
KD-001 WARNING: 7299 shapes are clustered around (120, 90)
KD-001 WARNING: 7300 shapes are clustered around (120, 90)
KD-001 WARNING: 7301 shapes are clustered around (120, 90)
KD-001 WARNING: 7302 shapes are clustered around (120, 90)
KD-001 WARNING: 7303 shapes are clustered around (120, 90)
KD-001 WARNING: 7304 shapes are clustered around (120, 90)
KD-001 WARNING: 7305 shapes are clustered around (120, 90)
KD-001 WARNING: 7306 shapes are clustered around (120, 90)
KD-001 WARNING: 7307 shapes are clustered around (120, 90)
KD-001 WARNING: 7308 shapes are clustered around (120, 90)
KD-001 WARNING: 7309 shapes are clustered around (120, 90)
KD-001 WARNING: 7310 shapes are clustered around (120, 90)
KD-001 WARNING: 7311 shapes are clustered around (120, 90)
KD-001 WARNING: 7312 shapes are clustered around (120, 90)
KD-001 WARNING: 7313 shapes are clustered around (120, 90)
KD-001 WARNING: 7314 shapes are clustered around (120, 90)
KD-001 WARNING: 7315 shapes are clustered around (120, 90)
KD-001 WARNING: 7316 shapes are clustered around (120, 90)
KD-001 WARNING: 7317 shapes are clustered around (120, 90)
KD-001 WARNING: 7318 shapes are clustered around (120, 90)
KD-001 WARNING: 7319 shapes are clustered around (120, 90)
KD-001 WARNING: 7320 shapes are clustered around (120, 90)
KD-001 WARNING: 7321 shapes are clustered around (120, 90)
KD-001 WARNING: 7322 shapes are clustered around (120, 90)
KD-001 WARNING: 7323 shapes are clustered around (120, 90)
KD-001 WARNING: 7324 shapes are clustered around (120, 90)
KD-001 WARNING: 7325 shapes are clustered around (120, 90)
KD-001 WARNING: 7326 shapes are clustered around (120, 90)
KD-001 WARNING: 7327 shapes are clustered around (120, 90)
KD-001 WARNING: 7328 shapes are clustered around (120, 90)
KD-001 WARNING: 7329 shapes are clustered around (120, 90)
KD-001 WARNING: 7330 shapes are clustered around (120, 90)
KD-001 WARNING: 7331 shapes are clustered around (120, 90)
KD-001 WARNING: 7332 shapes are clustered around (120, 90)
KD-001 WARNING: 7333 shapes are clustered around (120, 90)
KD-001 WARNING: 7334 shapes are clustered around (120, 90)
KD-001 WARNING: 7335 shapes are clustered around (120, 90)
KD-001 WARNING: 7336 shapes are clustered around (120, 90)
KD-001 WARNING: 7337 shapes are clustered around (120, 90)
KD-001 WARNING: 7338 shapes are clustered around (120, 90)
KD-001 WARNING: 7339 shapes are clustered around (120, 90)
KD-001 WARNING: 7340 shapes are clustered around (120, 90)
KD-001 WARNING: 7341 shapes are clustered around (120, 90)
KD-001 WARNING: 7342 shapes are clustered around (120, 90)
KD-001 WARNING: 7343 shapes are clustered around (120, 90)
KD-001 WARNING: 7344 shapes are clustered around (120, 90)
KD-001 WARNING: 7345 shapes are clustered around (120, 90)
KD-001 WARNING: 7346 shapes are clustered around (120, 90)
KD-001 WARNING: 7347 shapes are clustered around (120, 90)
KD-001 WARNING: 7348 shapes are clustered around (120, 90)
KD-001 WARNING: 7349 shapes are clustered around (120, 90)
KD-001 WARNING: 7350 shapes are clustered around (120, 90)
KD-001 WARNING: 7351 shapes are clustered around (120, 90)
KD-001 WARNING: 7352 shapes are clustered around (120, 90)
KD-001 WARNING: 7353 shapes are clustered around (120, 90)
KD-001 WARNING: 7354 shapes are clustered around (120, 90)
KD-001 WARNING: 7355 shapes are clustered around (120, 90)
KD-001 WARNING: 7356 shapes are clustered around (120, 90)
KD-001 WARNING: 7357 shapes are clustered around (120, 90)
KD-001 WARNING: 7358 shapes are clustered around (120, 90)
KD-001 WARNING: 7359 shapes are clustered around (120, 90)
KD-001 WARNING: 7360 shapes are clustered around (120, 90)
KD-001 WARNING: 7361 shapes are clustered around (120, 90)
KD-001 WARNING: 7362 shapes are clustered around (120, 90)
KD-001 WARNING: 7363 shapes are clustered around (120, 90)
KD-001 WARNING: 7364 shapes are clustered around (120, 90)
KD-001 WARNING: 7365 shapes are clustered around (120, 90)
KD-001 WARNING: 7366 shapes are clustered around (120, 90)
PLC-004 : Step(2): len = 102612, overlap = 2023.75
KD-001 WARNING: 7001 shapes are clustered around (120, 90)
KD-001 WARNING: 7002 shapes are clustered around (120, 90)
KD-001 WARNING: 7003 shapes are clustered around (120, 90)
KD-001 WARNING: 7004 shapes are clustered around (120, 90)
KD-001 WARNING: 7005 shapes are clustered around (120, 90)
KD-001 WARNING: 7006 shapes are clustered around (120, 90)
KD-001 WARNING: 7007 shapes are clustered around (120, 90)
KD-001 WARNING: 7008 shapes are clustered around (120, 90)
KD-001 WARNING: 7009 shapes are clustered around (120, 90)
KD-001 WARNING: 7010 shapes are clustered around (120, 90)
KD-001 WARNING: 7011 shapes are clustered around (120, 90)
KD-001 WARNING: 7012 shapes are clustered around (120, 90)
KD-001 WARNING: 7013 shapes are clustered around (120, 90)
KD-001 WARNING: 7014 shapes are clustered around (120, 90)
KD-001 WARNING: 7015 shapes are clustered around (120, 90)
KD-001 WARNING: 7016 shapes are clustered around (120, 90)
KD-001 WARNING: 7017 shapes are clustered around (120, 90)
KD-001 WARNING: 7018 shapes are clustered around (120, 90)
KD-001 WARNING: 7019 shapes are clustered around (120, 90)
KD-001 WARNING: 7020 shapes are clustered around (120, 90)
KD-001 WARNING: 7021 shapes are clustered around (120, 90)
KD-001 WARNING: 7022 shapes are clustered around (120, 90)
KD-001 WARNING: 7023 shapes are clustered around (120, 90)
KD-001 WARNING: 7024 shapes are clustered around (120, 90)
KD-001 WARNING: 7025 shapes are clustered around (120, 90)
KD-001 WARNING: 7026 shapes are clustered around (120, 90)
KD-001 WARNING: 7027 shapes are clustered around (120, 90)
KD-001 WARNING: 7028 shapes are clustered around (120, 90)
KD-001 WARNING: 7029 shapes are clustered around (120, 90)
KD-001 WARNING: 7030 shapes are clustered around (120, 90)
KD-001 WARNING: 7031 shapes are clustered around (120, 90)
KD-001 WARNING: 7032 shapes are clustered around (120, 90)
KD-001 WARNING: 7033 shapes are clustered around (120, 90)
KD-001 WARNING: 7034 shapes are clustered around (120, 90)
KD-001 WARNING: 7035 shapes are clustered around (120, 90)
KD-001 WARNING: 7036 shapes are clustered around (120, 90)
KD-001 WARNING: 7037 shapes are clustered around (120, 90)
KD-001 WARNING: 7038 shapes are clustered around (120, 90)
KD-001 WARNING: 7039 shapes are clustered around (120, 90)
KD-001 WARNING: 7040 shapes are clustered around (120, 90)
KD-001 WARNING: 7041 shapes are clustered around (120, 90)
KD-001 WARNING: 7042 shapes are clustered around (120, 90)
KD-001 WARNING: 7043 shapes are clustered around (120, 90)
KD-001 WARNING: 7044 shapes are clustered around (120, 90)
KD-001 WARNING: 7045 shapes are clustered around (120, 90)
KD-001 WARNING: 7046 shapes are clustered around (120, 90)
KD-001 WARNING: 7047 shapes are clustered around (120, 90)
KD-001 WARNING: 7048 shapes are clustered around (120, 90)
KD-001 WARNING: 7049 shapes are clustered around (120, 90)
KD-001 WARNING: 7050 shapes are clustered around (120, 90)
KD-001 WARNING: 7051 shapes are clustered around (120, 90)
KD-001 WARNING: 7052 shapes are clustered around (120, 90)
KD-001 WARNING: 7053 shapes are clustered around (120, 90)
KD-001 WARNING: 7054 shapes are clustered around (120, 90)
KD-001 WARNING: 7055 shapes are clustered around (120, 90)
KD-001 WARNING: 7056 shapes are clustered around (120, 90)
KD-001 WARNING: 7057 shapes are clustered around (120, 90)
KD-001 WARNING: 7058 shapes are clustered around (120, 90)
KD-001 WARNING: 7059 shapes are clustered around (120, 90)
KD-001 WARNING: 7060 shapes are clustered around (120, 90)
KD-001 WARNING: 7061 shapes are clustered around (120, 90)
KD-001 WARNING: 7062 shapes are clustered around (120, 90)
KD-001 WARNING: 7063 shapes are clustered around (120, 90)
KD-001 WARNING: 7064 shapes are clustered around (120, 90)
KD-001 WARNING: 7065 shapes are clustered around (120, 90)
KD-001 WARNING: 7066 shapes are clustered around (120, 90)
KD-001 WARNING: 7067 shapes are clustered around (120, 90)
KD-001 WARNING: 7068 shapes are clustered around (120, 90)
KD-001 WARNING: 7069 shapes are clustered around (120, 90)
KD-001 WARNING: 7070 shapes are clustered around (120, 90)
KD-001 WARNING: 7071 shapes are clustered around (120, 90)
KD-001 WARNING: 7072 shapes are clustered around (120, 90)
KD-001 WARNING: 7073 shapes are clustered around (120, 90)
KD-001 WARNING: 7074 shapes are clustered around (120, 90)
KD-001 WARNING: 7075 shapes are clustered around (120, 90)
KD-001 WARNING: 7076 shapes are clustered around (120, 90)
KD-001 WARNING: 7077 shapes are clustered around (120, 90)
KD-001 WARNING: 7078 shapes are clustered around (120, 90)
KD-001 WARNING: 7079 shapes are clustered around (120, 90)
KD-001 WARNING: 7080 shapes are clustered around (120, 90)
KD-001 WARNING: 7081 shapes are clustered around (120, 90)
KD-001 WARNING: 7082 shapes are clustered around (120, 90)
KD-001 WARNING: 7083 shapes are clustered around (120, 90)
KD-001 WARNING: 7084 shapes are clustered around (120, 90)
KD-001 WARNING: 7085 shapes are clustered around (120, 90)
KD-001 WARNING: 7086 shapes are clustered around (120, 90)
KD-001 WARNING: 7087 shapes are clustered around (120, 90)
KD-001 WARNING: 7088 shapes are clustered around (120, 90)
KD-001 WARNING: 7089 shapes are clustered around (120, 90)
KD-001 WARNING: 7090 shapes are clustered around (120, 90)
KD-001 WARNING: 7091 shapes are clustered around (120, 90)
KD-001 WARNING: 7092 shapes are clustered around (120, 90)
KD-001 WARNING: 7093 shapes are clustered around (120, 90)
KD-001 WARNING: 7094 shapes are clustered around (120, 90)
KD-001 WARNING: 7095 shapes are clustered around (120, 90)
KD-001 WARNING: 7096 shapes are clustered around (120, 90)
KD-001 WARNING: 7097 shapes are clustered around (120, 90)
KD-001 WARNING: 7098 shapes are clustered around (120, 90)
KD-001 WARNING: 7099 shapes are clustered around (120, 90)
KD-001 WARNING: 7100 shapes are clustered around (120, 90)
KD-001 WARNING: 7101 shapes are clustered around (120, 90)
KD-001 WARNING: 7102 shapes are clustered around (120, 90)
KD-001 WARNING: 7103 shapes are clustered around (120, 90)
KD-001 WARNING: 7104 shapes are clustered around (120, 90)
KD-001 WARNING: 7105 shapes are clustered around (120, 90)
KD-001 WARNING: 7106 shapes are clustered around (120, 90)
KD-001 WARNING: 7107 shapes are clustered around (120, 90)
KD-001 WARNING: 7108 shapes are clustered around (120, 90)
KD-001 WARNING: 7109 shapes are clustered around (120, 90)
KD-001 WARNING: 7110 shapes are clustered around (120, 90)
KD-001 WARNING: 7111 shapes are clustered around (120, 90)
KD-001 WARNING: 7112 shapes are clustered around (120, 90)
KD-001 WARNING: 7113 shapes are clustered around (120, 90)
KD-001 WARNING: 7114 shapes are clustered around (120, 90)
KD-001 WARNING: 7115 shapes are clustered around (120, 90)
KD-001 WARNING: 7116 shapes are clustered around (120, 90)
KD-001 WARNING: 7117 shapes are clustered around (120, 90)
KD-001 WARNING: 7118 shapes are clustered around (120, 90)
KD-001 WARNING: 7119 shapes are clustered around (120, 90)
KD-001 WARNING: 7120 shapes are clustered around (120, 90)
KD-001 WARNING: 7121 shapes are clustered around (120, 90)
KD-001 WARNING: 7122 shapes are clustered around (120, 90)
KD-001 WARNING: 7123 shapes are clustered around (120, 90)
KD-001 WARNING: 7124 shapes are clustered around (120, 90)
KD-001 WARNING: 7125 shapes are clustered around (120, 90)
KD-001 WARNING: 7126 shapes are clustered around (120, 90)
KD-001 WARNING: 7127 shapes are clustered around (120, 90)
KD-001 WARNING: 7128 shapes are clustered around (120, 90)
KD-001 WARNING: 7129 shapes are clustered around (120, 90)
KD-001 WARNING: 7130 shapes are clustered around (120, 90)
KD-001 WARNING: 7131 shapes are clustered around (120, 90)
KD-001 WARNING: 7132 shapes are clustered around (120, 90)
KD-001 WARNING: 7133 shapes are clustered around (120, 90)
KD-001 WARNING: 7134 shapes are clustered around (120, 90)
KD-001 WARNING: 7135 shapes are clustered around (120, 90)
KD-001 WARNING: 7136 shapes are clustered around (120, 90)
KD-001 WARNING: 7137 shapes are clustered around (120, 90)
KD-001 WARNING: 7138 shapes are clustered around (120, 90)
KD-001 WARNING: 7139 shapes are clustered around (120, 90)
KD-001 WARNING: 7140 shapes are clustered around (120, 90)
KD-001 WARNING: 7141 shapes are clustered around (120, 90)
KD-001 WARNING: 7142 shapes are clustered around (120, 90)
KD-001 WARNING: 7143 shapes are clustered around (120, 90)
KD-001 WARNING: 7144 shapes are clustered around (120, 90)
KD-001 WARNING: 7145 shapes are clustered around (120, 90)
KD-001 WARNING: 7146 shapes are clustered around (120, 90)
KD-001 WARNING: 7147 shapes are clustered around (120, 90)
KD-001 WARNING: 7148 shapes are clustered around (120, 90)
KD-001 WARNING: 7149 shapes are clustered around (120, 90)
KD-001 WARNING: 7150 shapes are clustered around (120, 90)
KD-001 WARNING: 7151 shapes are clustered around (120, 90)
KD-001 WARNING: 7152 shapes are clustered around (120, 90)
KD-001 WARNING: 7153 shapes are clustered around (120, 90)
KD-001 WARNING: 7154 shapes are clustered around (120, 90)
KD-001 WARNING: 7155 shapes are clustered around (120, 90)
KD-001 WARNING: 7156 shapes are clustered around (120, 90)
KD-001 WARNING: 7157 shapes are clustered around (120, 90)
KD-001 WARNING: 7158 shapes are clustered around (120, 90)
KD-001 WARNING: 7159 shapes are clustered around (120, 90)
KD-001 WARNING: 7160 shapes are clustered around (120, 90)
KD-001 WARNING: 7161 shapes are clustered around (120, 90)
KD-001 WARNING: 7162 shapes are clustered around (120, 90)
KD-001 WARNING: 7163 shapes are clustered around (120, 90)
KD-001 WARNING: 7164 shapes are clustered around (120, 90)
KD-001 WARNING: 7165 shapes are clustered around (120, 90)
KD-001 WARNING: 7166 shapes are clustered around (120, 90)
KD-001 WARNING: 7167 shapes are clustered around (120, 90)
KD-001 WARNING: 7168 shapes are clustered around (120, 90)
KD-001 WARNING: 7169 shapes are clustered around (120, 90)
KD-001 WARNING: 7170 shapes are clustered around (120, 90)
KD-001 WARNING: 7171 shapes are clustered around (120, 90)
KD-001 WARNING: 7172 shapes are clustered around (120, 90)
KD-001 WARNING: 7173 shapes are clustered around (120, 90)
KD-001 WARNING: 7174 shapes are clustered around (120, 90)
KD-001 WARNING: 7175 shapes are clustered around (120, 90)
KD-001 WARNING: 7176 shapes are clustered around (120, 90)
KD-001 WARNING: 7177 shapes are clustered around (120, 90)
KD-001 WARNING: 7178 shapes are clustered around (120, 90)
KD-001 WARNING: 7179 shapes are clustered around (120, 90)
KD-001 WARNING: 7180 shapes are clustered around (120, 90)
KD-001 WARNING: 7181 shapes are clustered around (120, 90)
KD-001 WARNING: 7182 shapes are clustered around (120, 90)
KD-001 WARNING: 7183 shapes are clustered around (120, 90)
KD-001 WARNING: 7184 shapes are clustered around (120, 90)
KD-001 WARNING: 7185 shapes are clustered around (120, 90)
KD-001 WARNING: 7186 shapes are clustered around (120, 90)
KD-001 WARNING: 7187 shapes are clustered around (120, 90)
KD-001 WARNING: 7188 shapes are clustered around (120, 90)
KD-001 WARNING: 7189 shapes are clustered around (120, 90)
KD-001 WARNING: 7190 shapes are clustered around (120, 90)
KD-001 WARNING: 7191 shapes are clustered around (120, 90)
KD-001 WARNING: 7192 shapes are clustered around (120, 90)
KD-001 WARNING: 7193 shapes are clustered around (120, 90)
KD-001 WARNING: 7194 shapes are clustered around (120, 90)
KD-001 WARNING: 7195 shapes are clustered around (120, 90)
KD-001 WARNING: 7196 shapes are clustered around (120, 90)
KD-001 WARNING: 7197 shapes are clustered around (120, 90)
KD-001 WARNING: 7198 shapes are clustered around (120, 90)
KD-001 WARNING: 7199 shapes are clustered around (120, 90)
KD-001 WARNING: 7200 shapes are clustered around (120, 90)
KD-001 WARNING: 7201 shapes are clustered around (120, 90)
KD-001 WARNING: 7202 shapes are clustered around (120, 90)
KD-001 WARNING: 7203 shapes are clustered around (120, 90)
KD-001 WARNING: 7204 shapes are clustered around (120, 90)
KD-001 WARNING: 7205 shapes are clustered around (120, 90)
KD-001 WARNING: 7206 shapes are clustered around (120, 90)
KD-001 WARNING: 7207 shapes are clustered around (120, 90)
KD-001 WARNING: 7208 shapes are clustered around (120, 90)
KD-001 WARNING: 7209 shapes are clustered around (120, 90)
KD-001 WARNING: 7210 shapes are clustered around (120, 90)
KD-001 WARNING: 7211 shapes are clustered around (120, 90)
KD-001 WARNING: 7212 shapes are clustered around (120, 90)
KD-001 WARNING: 7213 shapes are clustered around (120, 90)
KD-001 WARNING: 7214 shapes are clustered around (120, 90)
KD-001 WARNING: 7215 shapes are clustered around (120, 90)
KD-001 WARNING: 7216 shapes are clustered around (120, 90)
KD-001 WARNING: 7217 shapes are clustered around (120, 90)
KD-001 WARNING: 7218 shapes are clustered around (120, 90)
KD-001 WARNING: 7219 shapes are clustered around (120, 90)
KD-001 WARNING: 7220 shapes are clustered around (120, 90)
KD-001 WARNING: 7221 shapes are clustered around (120, 90)
KD-001 WARNING: 7222 shapes are clustered around (120, 90)
KD-001 WARNING: 7223 shapes are clustered around (120, 90)
KD-001 WARNING: 7224 shapes are clustered around (120, 90)
KD-001 WARNING: 7225 shapes are clustered around (120, 90)
KD-001 WARNING: 7226 shapes are clustered around (120, 90)
KD-001 WARNING: 7227 shapes are clustered around (120, 90)
KD-001 WARNING: 7228 shapes are clustered around (120, 90)
KD-001 WARNING: 7229 shapes are clustered around (120, 90)
KD-001 WARNING: 7230 shapes are clustered around (120, 90)
KD-001 WARNING: 7231 shapes are clustered around (120, 90)
KD-001 WARNING: 7232 shapes are clustered around (120, 90)
KD-001 WARNING: 7233 shapes are clustered around (120, 90)
KD-001 WARNING: 7234 shapes are clustered around (120, 90)
KD-001 WARNING: 7235 shapes are clustered around (120, 90)
KD-001 WARNING: 7236 shapes are clustered around (120, 90)
KD-001 WARNING: 7237 shapes are clustered around (120, 90)
KD-001 WARNING: 7238 shapes are clustered around (120, 90)
KD-001 WARNING: 7239 shapes are clustered around (120, 90)
KD-001 WARNING: 7240 shapes are clustered around (120, 90)
KD-001 WARNING: 7241 shapes are clustered around (120, 90)
KD-001 WARNING: 7242 shapes are clustered around (120, 90)
KD-001 WARNING: 7243 shapes are clustered around (120, 90)
KD-001 WARNING: 7244 shapes are clustered around (120, 90)
KD-001 WARNING: 7245 shapes are clustered around (120, 90)
KD-001 WARNING: 7246 shapes are clustered around (120, 90)
KD-001 WARNING: 7247 shapes are clustered around (120, 90)
KD-001 WARNING: 7248 shapes are clustered around (120, 90)
KD-001 WARNING: 7249 shapes are clustered around (120, 90)
KD-001 WARNING: 7250 shapes are clustered around (120, 90)
KD-001 WARNING: 7251 shapes are clustered around (120, 90)
KD-001 WARNING: 7252 shapes are clustered around (120, 90)
KD-001 WARNING: 7253 shapes are clustered around (120, 90)
KD-001 WARNING: 7254 shapes are clustered around (120, 90)
KD-001 WARNING: 7255 shapes are clustered around (120, 90)
KD-001 WARNING: 7256 shapes are clustered around (120, 90)
KD-001 WARNING: 7257 shapes are clustered around (120, 90)
KD-001 WARNING: 7258 shapes are clustered around (120, 90)
KD-001 WARNING: 7259 shapes are clustered around (120, 90)
KD-001 WARNING: 7260 shapes are clustered around (120, 90)
KD-001 WARNING: 7261 shapes are clustered around (120, 90)
KD-001 WARNING: 7262 shapes are clustered around (120, 90)
KD-001 WARNING: 7263 shapes are clustered around (120, 90)
KD-001 WARNING: 7264 shapes are clustered around (120, 90)
KD-001 WARNING: 7265 shapes are clustered around (120, 90)
KD-001 WARNING: 7266 shapes are clustered around (120, 90)
KD-001 WARNING: 7267 shapes are clustered around (120, 90)
KD-001 WARNING: 7268 shapes are clustered around (120, 90)
KD-001 WARNING: 7269 shapes are clustered around (120, 90)
KD-001 WARNING: 7270 shapes are clustered around (120, 90)
KD-001 WARNING: 7271 shapes are clustered around (120, 90)
KD-001 WARNING: 7272 shapes are clustered around (120, 90)
KD-001 WARNING: 7273 shapes are clustered around (120, 90)
KD-001 WARNING: 7274 shapes are clustered around (120, 90)
KD-001 WARNING: 7275 shapes are clustered around (120, 90)
KD-001 WARNING: 7276 shapes are clustered around (120, 90)
KD-001 WARNING: 7277 shapes are clustered around (120, 90)
KD-001 WARNING: 7278 shapes are clustered around (120, 90)
KD-001 WARNING: 7279 shapes are clustered around (120, 90)
KD-001 WARNING: 7280 shapes are clustered around (120, 90)
KD-001 WARNING: 7281 shapes are clustered around (120, 90)
KD-001 WARNING: 7282 shapes are clustered around (120, 90)
KD-001 WARNING: 7283 shapes are clustered around (120, 90)
KD-001 WARNING: 7284 shapes are clustered around (120, 90)
KD-001 WARNING: 7285 shapes are clustered around (120, 90)
KD-001 WARNING: 7286 shapes are clustered around (120, 90)
KD-001 WARNING: 7287 shapes are clustered around (120, 90)
KD-001 WARNING: 7288 shapes are clustered around (120, 90)
KD-001 WARNING: 7289 shapes are clustered around (120, 90)
KD-001 WARNING: 7290 shapes are clustered around (120, 90)
KD-001 WARNING: 7291 shapes are clustered around (120, 90)
KD-001 WARNING: 7292 shapes are clustered around (120, 90)
KD-001 WARNING: 7293 shapes are clustered around (120, 90)
KD-001 WARNING: 7294 shapes are clustered around (120, 90)
KD-001 WARNING: 7295 shapes are clustered around (120, 90)
KD-001 WARNING: 7296 shapes are clustered around (120, 90)
KD-001 WARNING: 7297 shapes are clustered around (120, 90)
KD-001 WARNING: 7298 shapes are clustered around (120, 90)
KD-001 WARNING: 7299 shapes are clustered around (120, 90)
KD-001 WARNING: 7300 shapes are clustered around (120, 90)
KD-001 WARNING: 7301 shapes are clustered around (120, 90)
KD-001 WARNING: 7302 shapes are clustered around (120, 90)
KD-001 WARNING: 7303 shapes are clustered around (120, 90)
KD-001 WARNING: 7304 shapes are clustered around (120, 90)
KD-001 WARNING: 7305 shapes are clustered around (120, 90)
KD-001 WARNING: 7306 shapes are clustered around (120, 90)
KD-001 WARNING: 7307 shapes are clustered around (120, 90)
KD-001 WARNING: 7308 shapes are clustered around (120, 90)
KD-001 WARNING: 7309 shapes are clustered around (120, 90)
KD-001 WARNING: 7310 shapes are clustered around (120, 90)
KD-001 WARNING: 7311 shapes are clustered around (120, 90)
KD-001 WARNING: 7312 shapes are clustered around (120, 90)
KD-001 WARNING: 7313 shapes are clustered around (120, 90)
KD-001 WARNING: 7314 shapes are clustered around (120, 90)
KD-001 WARNING: 7315 shapes are clustered around (120, 90)
KD-001 WARNING: 7316 shapes are clustered around (120, 90)
KD-001 WARNING: 7317 shapes are clustered around (120, 90)
KD-001 WARNING: 7318 shapes are clustered around (120, 90)
KD-001 WARNING: 7319 shapes are clustered around (120, 90)
KD-001 WARNING: 7320 shapes are clustered around (120, 90)
KD-001 WARNING: 7321 shapes are clustered around (120, 90)
KD-001 WARNING: 7322 shapes are clustered around (120, 90)
KD-001 WARNING: 7323 shapes are clustered around (120, 90)
KD-001 WARNING: 7324 shapes are clustered around (120, 90)
KD-001 WARNING: 7325 shapes are clustered around (120, 90)
KD-001 WARNING: 7326 shapes are clustered around (120, 90)
KD-001 WARNING: 7327 shapes are clustered around (120, 90)
KD-001 WARNING: 7328 shapes are clustered around (120, 90)
KD-001 WARNING: 7329 shapes are clustered around (120, 90)
KD-001 WARNING: 7330 shapes are clustered around (120, 90)
KD-001 WARNING: 7331 shapes are clustered around (120, 90)
KD-001 WARNING: 7332 shapes are clustered around (120, 90)
KD-001 WARNING: 7333 shapes are clustered around (120, 90)
KD-001 WARNING: 7334 shapes are clustered around (120, 90)
KD-001 WARNING: 7335 shapes are clustered around (120, 90)
KD-001 WARNING: 7336 shapes are clustered around (120, 90)
KD-001 WARNING: 7337 shapes are clustered around (120, 90)
KD-001 WARNING: 7338 shapes are clustered around (120, 90)
KD-001 WARNING: 7339 shapes are clustered around (120, 90)
KD-001 WARNING: 7340 shapes are clustered around (120, 90)
KD-001 WARNING: 7341 shapes are clustered around (120, 90)
KD-001 WARNING: 7342 shapes are clustered around (120, 90)
KD-001 WARNING: 7343 shapes are clustered around (120, 90)
KD-001 WARNING: 7344 shapes are clustered around (120, 90)
KD-001 WARNING: 7345 shapes are clustered around (120, 90)
KD-001 WARNING: 7346 shapes are clustered around (120, 90)
KD-001 WARNING: 7347 shapes are clustered around (120, 90)
KD-001 WARNING: 7348 shapes are clustered around (120, 90)
KD-001 WARNING: 7349 shapes are clustered around (120, 90)
KD-001 WARNING: 7350 shapes are clustered around (120, 90)
KD-001 WARNING: 7351 shapes are clustered around (120, 90)
KD-001 WARNING: 7352 shapes are clustered around (120, 90)
KD-001 WARNING: 7353 shapes are clustered around (120, 90)
KD-001 WARNING: 7354 shapes are clustered around (120, 90)
KD-001 WARNING: 7355 shapes are clustered around (120, 90)
KD-001 WARNING: 7356 shapes are clustered around (120, 90)
KD-001 WARNING: 7357 shapes are clustered around (120, 90)
KD-001 WARNING: 7358 shapes are clustered around (120, 90)
KD-001 WARNING: 7359 shapes are clustered around (120, 90)
KD-001 WARNING: 7360 shapes are clustered around (120, 90)
KD-001 WARNING: 7361 shapes are clustered around (120, 90)
KD-001 WARNING: 7362 shapes are clustered around (120, 90)
KD-001 WARNING: 7363 shapes are clustered around (120, 90)
KD-001 WARNING: 7364 shapes are clustered around (120, 90)
KD-001 WARNING: 7365 shapes are clustered around (120, 90)
KD-001 WARNING: 7366 shapes are clustered around (120, 90)
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 1.14923
PLC-004 : Step(3): len = 264312, overlap = 2001.25
PLC-004 : Step(4): len = 291626, overlap = 1973
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 1.25558
PLC-004 : Step(5): len = 379666, overlap = 1957
PLC-004 : Step(6): len = 456224, overlap = 1899.75
PLC-004 : Step(7): len = 521812, overlap = 1874.5
PLC-004 : Step(8): len = 576831, overlap = 1858
PLC-004 : Step(9): len = 625292, overlap = 1858
PLC-004 : Step(10): len = 997921, overlap = 1757
PLC-004 : Step(11): len = 854058, overlap = 1744.5
PLC-004 : Step(12): len = 782001, overlap = 1744.25
PLC-004 : Step(13): len = 769740, overlap = 1735.5
PLC-004 : Step(14): len = 780665, overlap = 1717
PLC-004 : Step(15): len = 748446, overlap = 1709.5
PLC-004 : Step(16): len = 731247, overlap = 1700.25
PLC-004 : Step(17): len = 724422, overlap = 1697
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 1.3022
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 82%, beta_incr = 0.505000
PLC-004 : Step(18): len = 777252, overlap = 1696.25
PLC-004 : Step(19): len = 774792, overlap = 1701
PLC-004 : Step(20): len = 771711, overlap = 1682.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 1.39462
PLC-004 : Step(21): len = 775189, overlap = 1689.75
PLC-004 : Step(22): len = 777943, overlap = 1687
PLC-004 : Step(23): len = 781790, overlap = 1679.25
PLC-004 : Step(24): len = 821000, overlap = 1644.5
PLC-004 : Step(25): len = 821301, overlap = 1649
PLC-004 : Step(26): len = 825223, overlap = 1645.75
PLC-004 : Step(27): len = 825335, overlap = 1645.75
PLC-004 : Step(28): len = 825921, overlap = 1645
PLC-004 : Step(29): len = 826426, overlap = 1644
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 1.42191
PLC-004 : Step(30): len = 829524, overlap = 1642.25
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 1.43476
PLC-001 : Legalization ...
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(31): len = 814152, overlap = 1414
PLC-004 : Step(32): len = 720939, overlap = 1430.25
PLC-004 : Step(33): len = 669402, overlap = 1435.25
PLC-004 : Step(34): len = 628481, overlap = 1438.75
PLC-004 : Step(35): len = 595804, overlap = 1439.75
PLC-004 : Step(36): len = 557758, overlap = 1452
PLC-004 : Step(37): len = 523968, overlap = 1486.25
PLC-004 : Step(38): len = 483477, overlap = 1497.25
PLC-004 : Step(39): len = 460301, overlap = 1507.75
PLC-004 : Step(40): len = 439991, overlap = 1512.5
PLC-004 : Step(41): len = 432523, overlap = 1524.75
PLC-004 : Step(42): len = 421805, overlap = 1533.5
PLC-004 : Step(43): len = 413109, overlap = 1552.5
PLC-004 : Step(44): len = 390125, overlap = 1573.5
PLC-004 : Step(45): len = 372502, overlap = 1582.5
PLC-004 : Step(46): len = 362178, overlap = 1586
PLC-004 : Step(47): len = 358397, overlap = 1591.25
PLC-004 : Step(48): len = 349958, overlap = 1592.25
PLC-004 : Step(49): len = 349523, overlap = 1592.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 1.60903
PLC-004 : Step(50): len = 495669, overlap = 1458.5
PLC-004 : Step(51): len = 773535, overlap = 1354.25
PLC-004 : Step(52): len = 833608, overlap = 1286
PLC-004 : Step(53): len = 809896, overlap = 1245.75
PLC-004 : Step(54): len = 825512, overlap = 1222
PLC-004 : Step(55): len = 831287, overlap = 1199.5
PLC-004 : Step(56): len = 836050, overlap = 1173.25
PLC-004 : Step(57): len = 844919, overlap = 1144.25
PLC-004 : Step(58): len = 818454, overlap = 1134.5
PLC-004 : Step(59): len = 851974, overlap = 1101.25
PLC-004 : Step(60): len = 853180, overlap = 1075
PLC-004 : Step(61): len = 844172, overlap = 1067.5
PLC-004 : Step(62): len = 843188, overlap = 1053.5
PLC-004 : Step(63): len = 878421, overlap = 996.5
PLC-004 : Step(64): len = 865042, overlap = 992
PLC-004 : Step(65): len = 859653, overlap = 979.25
PLC-004 : Step(66): len = 857085, overlap = 962.25
PLC-004 : Step(67): len = 858328, overlap = 947
PLC-004 : Step(68): len = 861497, overlap = 938
PLC-004 : Step(69): len = 865479, overlap = 923.25
PLC-004 : Step(70): len = 866967, overlap = 910.75
PLC-004 : Step(71): len = 866949, overlap = 896.75
PLC-004 : Step(72): len = 870130, overlap = 891
PLC-004 : Step(73): len = 875059, overlap = 867.25
PLC-004 : Step(74): len = 867267, overlap = 849.25
PLC-004 : Step(75): len = 870990, overlap = 832.5
PLC-004 : Step(76): len = 872193, overlap = 820.5
PLC-004 : Step(77): len = 863394, overlap = 818
PLC-004 : Step(78): len = 854766, overlap = 814.5
PLC-004 : Step(79): len = 852861, overlap = 806
PLC-004 : Step(80): len = 851144, overlap = 804.5
PLC-004 : Step(81): len = 855922, overlap = 782
PLC-004 : Step(82): len = 853608, overlap = 772
PLC-004 : Step(83): len = 851286, overlap = 746.25
PLC-004 : Step(84): len = 842067, overlap = 743.25
PLC-004 : Step(85): len = 838347, overlap = 743.75
PLC-004 : Step(86): len = 836361, overlap = 746.75
PLC-004 : Step(87): len = 833620, overlap = 745.75
PLC-004 : Step(88): len = 831532, overlap = 735
PLC-004 : Step(89): len = 837629, overlap = 715.5
PLC-004 : Step(90): len = 831006, overlap = 710.5
PLC-004 : Step(91): len = 834659, overlap = 687.75
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 1.33342
PLC-004 : Step(92): len = 922800, overlap = 611.5
PLC-004 : Step(93): len = 997361, overlap = 558.75
PLC-004 : Step(94): len = 1.07823e+06, overlap = 492
PLC-004 : Step(95): len = 1.03858e+06, overlap = 468.25
PLC-004 : Step(96): len = 1.0558e+06, overlap = 436.25
PLC-004 : Step(97): len = 1.05783e+06, overlap = 420.25
PLC-004 : Step(98): len = 1.07169e+06, overlap = 407.75
PLC-004 : Step(99): len = 1.08034e+06, overlap = 401.5
PLC-004 : Step(100): len = 1.05438e+06, overlap = 400.75
PLC-004 : Step(101): len = 1.07843e+06, overlap = 355
PLC-004 : Step(102): len = 1.08984e+06, overlap = 332
PLC-004 : Step(103): len = 1.06636e+06, overlap = 338.5
PLC-004 : Step(104): len = 1.07136e+06, overlap = 344.75
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 1.04714
PLC-004 : Step(105): len = 1.12476e+06, overlap = 293.25
PLC-004 : Step(106): len = 1.11818e+06, overlap = 331.25
PLC-004 : Step(107): len = 1.12584e+06, overlap = 321.75
PLC-004 : Step(108): len = 1.15959e+06, overlap = 318.75
PLC-001 : :::3::: Try harder cell spreading, beta_incr = 0.872176
PLC-004 : Step(109): len = 1.1458e+06, overlap = 313.75
PLC-004 : Step(110): len = 1.15845e+06, overlap = 321
PLC-004 : Step(111): len = 1.16513e+06, overlap = 317.5
PLC-004 : Step(112): len = 1.17271e+06, overlap = 334.5
PLC-004 : Step(113): len = 1.18022e+06, overlap = 334.5
PLC-001 : :::4::: Try harder cell spreading, beta_incr = 0.760687
PLC-004 : Step(114): len = 1.17988e+06, overlap = 336.75
PLC-004 : Step(115): len = 1.20987e+06, overlap = 318.5
PLC-001 : :::5::: Try harder cell spreading, beta_incr = 0.690836
PLC-004 : Step(116): len = 1.20637e+06, overlap = 307.5
PLC-004 : Step(117): len = 1.20388e+06, overlap = 298
PLC-001 : :::6::: Try harder cell spreading, beta_incr = 0.648335
PLC-004 : Step(118): len = 1.20763e+06, overlap = 298.75
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(119): len = 1.22579e+06, overlap = 463.5
PLC-004 : Step(120): len = 1.23485e+06, overlap = 405.5
PLC-004 : Step(121): len = 1.23402e+06, overlap = 358.5
PLC-004 : Step(122): len = 1.23519e+06, overlap = 349.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.639837
PLC-004 : Step(123): len = 1.23147e+06, overlap = 335.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(124): len = 1.17758e+06, overlap = 83.75
PLC-004 : Step(125): len = 1.1006e+06, overlap = 179.5
PLC-004 : Step(126): len = 1.02901e+06, overlap = 283.75
PLC-004 : Step(127): len = 978944, overlap = 369
PLC-004 : Step(128): len = 904597, overlap = 508.25
PLC-004 : Step(129): len = 879115, overlap = 535.5
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.759104
PLC-004 : Step(130): len = 963998, overlap = 369.25
PLC-004 : Step(131): len = 987978, overlap = 302.5
PLC-004 : Step(132): len = 1.02143e+06, overlap = 243.5
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 0.775095
PLC-004 : Step(133): len = 1.05875e+06, overlap = 215
PLC-004 : Step(134): len = 1.07893e+06, overlap = 200.75
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 0.774956
PLC-004 : Step(135): len = 1.10673e+06, overlap = 174
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(136): len = 1.1452e+06, overlap = 418.25
PLC-004 : Step(137): len = 1.12943e+06, overlap = 352
PLC-004 : Step(138): len = 1.11511e+06, overlap = 335.5
PLC-004 : Step(139): len = 1.10149e+06, overlap = 320.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.715158
PLC-004 : Step(140): len = 1.10327e+06, overlap = 303
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 1.13401e+06, Over = 3.75
PLC-001 : Spreading special nets. 127 overflows in 2952 tiles.
PLC-001 : 212 instances has been re-located, deltaX = 214, deltaY = 135.
PLC-001 : Final: Len = 1.13645e+06, Over = 3.75
CMD-005 : finish command "place" in  86.723214s wall, 220.250000s user + 2.240000s system = 222.490000s CPU (256.6%)

CMD-006 : used memory is 1443 MB, reserved memory is 1635 MB, peak memory is 1635 MB
CMD-004 : start command "report_area -io_info -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.area"
standard
IO Statistics
#IO                    45
  #input                4
  #output               6
  #inout               35

Utilization Statistics
#le                 16122   out of  19600   82.26%
  #lut              15616   out of  19600   79.67%
  #reg               6423   out of  19600   32.77%
#dsp                    0   out of     29    0.00%
#bram                  64   out of     64  100.00%
  #bram9k              64
  #fifo9k               0
#bram32k               16   out of     16  100.00%
#pad                   45   out of    188   23.94%
  #ireg                 1
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%
#bufg                   5   out of     16   31.25%

CMD-004 : start command "route"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 9608 to 7023
RUN-001 : Pin misalignment score is improved from 7023 to 6841
RUN-001 : Pin misalignment score is improved from 6841 to 6821
RUN-001 : Pin misalignment score is improved from 6821 to 6821
RUN-001 : Pin local connectivity score is improved from 2300 to 18
RUN-001 : Pin misalignment score is improved from 7073 to 6864
RUN-001 : Pin misalignment score is improved from 6864 to 6851
RUN-001 : Pin misalignment score is improved from 6851 to 6849
RUN-001 : Pin misalignment score is improved from 6849 to 6849
RUN-001 : Pin local connectivity score is improved from 348 to 18
RTE-301 : End pin swap;  8.672663s wall, 8.800000s user + 0.120000s system = 8.920000s CPU (102.9%)

RTE-301 : Route runs in 16 thread(s)
RUN-001 : There are total 8216 instances
RUN-001 : 4049 mslices, 4036 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1.48222e+06, over cnt = 5718(17%), over = 9980, worst = 10
RTE-302 : len = 1.51416e+06, over cnt = 3710(11%), over = 5061, worst = 6
RTE-302 : len = 1.52893e+06, over cnt = 3269(9%), over = 3931, worst = 5
RTE-302 : len = 1.5882e+06, over cnt = 1369(4%), over = 1403, worst = 2
RTE-302 : len = 1.62662e+06, over cnt = 622(1%), over = 625, worst = 2
RTE-302 : len = 1.65247e+06, over cnt = 389(1%), over = 390, worst = 2
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : 282 out of 19273 nets being processed.
RTE-301 : End global routing;  10.271160s wall, 10.470000s user + 0.100000s system = 10.570000s CPU (102.9%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 52% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 74% nets. 
RTE-301 : Routed 76% nets. 
RTE-301 : Routed 77% nets. 
RTE-301 : Routed 78% nets. 
RTE-301 : Routed 79% nets. 
RTE-301 : Routed 80% nets. 
RTE-301 :  38.551798s wall, 79.370000s user + 0.690000s system = 80.060000s CPU (207.7%)

RTE-302 : len = 3.32316e+06, over cnt = 17201(2%), over = 17886, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  17.076035s wall, 49.030000s user + 0.250000s system = 49.280000s CPU (288.6%)

RTE-302 : len = 3.12078e+06, over cnt = 11352(1%), over = 11606, worst = 3
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  18.044400s wall, 42.970000s user + 0.220000s system = 43.190000s CPU (239.4%)

RTE-302 : len = 3.01844e+06, over cnt = 7079(1%), over = 7167, worst = 3
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  15.722352s wall, 33.360000s user + 0.220000s system = 33.580000s CPU (213.6%)

RTE-302 : len = 2.96334e+06, over cnt = 3737(0%), over = 3767, worst = 3
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  11.492071s wall, 19.140000s user + 0.130000s system = 19.270000s CPU (167.7%)

RTE-302 : len = 2.95894e+06, over cnt = 1729(0%), over = 1737, worst = 2
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  9.059527s wall, 13.300000s user + 0.120000s system = 13.420000s CPU (148.1%)

RTE-302 : len = 2.95852e+06, over cnt = 503(0%), over = 503, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  1.566793s wall, 2.150000s user + 0.010000s system = 2.160000s CPU (137.9%)

RTE-302 : len = 2.97358e+06, over cnt = 149(0%), over = 149, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.903117s wall, 1.110000s user + 0.020000s system = 1.130000s CPU (125.1%)

RTE-302 : len = 2.9809e+06, over cnt = 36(0%), over = 36, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.497566s wall, 0.550000s user + 0.000000s system = 0.550000s CPU (110.5%)

RTE-302 : len = 2.98412e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.668367s wall, 0.670000s user + 0.020000s system = 0.690000s CPU (103.2%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.396401s wall, 0.400000s user + 0.000000s system = 0.400000s CPU (100.9%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-301 :  0.968538s wall, 0.980000s user + 0.020000s system = 1.000000s CPU (103.2%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 12 =====
RTE-301 :  0.994381s wall, 1.010000s user + 0.010000s system = 1.020000s CPU (102.6%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 13 =====
RTE-301 :  0.906740s wall, 0.920000s user + 0.010000s system = 0.930000s CPU (102.6%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : LB ...
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  0.439928s wall, 0.450000s user + 0.000000s system = 0.450000s CPU (102.3%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== LB Iter 2 =====
RTE-301 :  0.430095s wall, 0.440000s user + 0.010000s system = 0.450000s CPU (104.6%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== LB Iter 3 =====
RTE-301 :  0.949246s wall, 0.960000s user + 0.010000s system = 0.970000s CPU (102.2%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== LB Iter 4 =====
RTE-301 :  0.938684s wall, 0.950000s user + 0.020000s system = 0.970000s CPU (103.3%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== LB Iter 5 =====
RTE-301 :  1.046365s wall, 1.060000s user + 0.020000s system = 1.080000s CPU (103.2%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : Disturbance ...
RTE-301 : ===== Disturbing Iter 1 =====
RTE-301 :  0.142805s wall, 0.140000s user + 0.000000s system = 0.140000s CPU (98.0%)

RTE-302 : len = 2.98473e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== Disturbing Iter 2 =====
RTE-301 :  0.118116s wall, 0.110000s user + 0.000000s system = 0.110000s CPU (93.1%)

RTE-302 : len = 2.98478e+06, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2.98478e+06
RTE-301 : 1 feed throughs used by 1 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  141.463303s wall, 269.930000s user + 2.150000s system = 272.080000s CPU (192.3%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  160.482649s wall, 289.290000s user + 2.380000s system = 291.670000s CPU (181.7%)

CMD-006 : used memory is 1552 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-005 : finish command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_pr.db" in  13.012266s wall, 13.020000s user + 0.380000s system = 13.400000s CPU (103.0%)

CMD-006 : used memory is 1552 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model system
TMR-601 : Build timing graph completely. Port num: 23, tpin num: 91054, tnet num: 19117, tinst num: 8213, tnode num: 108919, tedge num: 150803.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 124 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "start_timer" in  10.505632s wall, 10.580000s user + 0.100000s system = 10.680000s CPU (101.7%)

CMD-006 : used memory is 1479 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "report_timing -mode FINAL -ep_num 3 -path_num 3 -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 3 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 2 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-601 : Start to generate timing report: 
TMR-601 : clock_nets size = 5, clk_num = 3.
TMR-611 WARNING: There is 1 clock net without clock constraint.
TMR-601 : Export timing summary!
TMR-601 : Timing report generated successfully in /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.timing, timing summay in /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.tsm. 
CMD-005 : finish command "report_timing -mode FINAL -ep_num 3 -path_num 3 -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.timing" in  16.840729s wall, 16.900000s user + 0.230000s system = 17.130000s CPU (101.7%)

CMD-006 : used memory is 1551 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "bitgen -bit /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new.bit -version 0X0000 -g ucode:00000000000000001001110000100000"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 16 threads.
BIT-701 : Init instances completely, inst num: 8216
BIT-701 : Init pips with 16 threads.
BIT-701 : Init pips completely, net num: 19273, pip num: 221662
BIT-701 : Multithreading accelaration with 16 threads.
BIT-701 : Generate bitstream completely, there are 3266 valid insts, and 594092 bits set as '1'.
BIT-701 : Generate bits file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new.bit.
CMD-005 : finish command "bitgen -bit /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new.bit -version 0X0000 -g ucode:00000000000000001001110000100000" in  4.484851s wall, 56.140000s user + 0.070000s system = 56.210000s CPU (1253.3%)

CMD-006 : used memory is 1551 MB, reserved memory is 2407 MB, peak memory is 2407 MB
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
CMD-004 : start command "import_device eagle_s20.db -package BG256"
CMD-005 : finish command "import_device eagle_s20.db -package BG256" in  2.114374s wall, 2.130000s user + 0.050000s system = 2.180000s CPU (103.1%)

CMD-006 : used memory is 474 MB, reserved memory is 2407 MB, peak memory is 2407 MB
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_core.v in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(37)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(33)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(36)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(145)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(91)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_defines.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(95)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/iobuf.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(34)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-340 : analyze included file /mnt/xel/work/fpga/e203mini_new/src/config.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v in /mnt/xel/work/fpga/e203mini_new/src/e203_defines.v(35)
VLG-1332 : back to file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(35)
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_xchecker.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sim_ram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/system.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v
VLG-002 : analyze verilog file /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v
CMD-004 : start command "elaborate -top system"
VLG-004 : elaborate module system in /mnt/xel/work/fpga/e203mini_new/src/system.v(3)
VLG-004 : elaborate module pll in /mnt/xel/work/fpga/e203mini_new/project/al_ip/pll.v(23)
VLG-004 : elaborate module EG_LOGIC_BUFG in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(8)
VLG-004 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=2,CLKC0_DIV=63,CLKC1_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=63,CLKC1_CPHASE=120,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(817)
VLG-004 : elaborate module clkdivider in /mnt/xel/work/fpga/e203mini_new/src/clkdivider.v(20)
VLG-004 : elaborate module reset_sys in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(1)
VLG-004 : elaborate module IOBUF in /mnt/xel/work/fpga/e203mini_new/src/iobuf.v(1)
VLG-004 : elaborate module e203_soc_top in /mnt/xel/work/fpga/e203mini_new/src/e203_soc_top.v(19)
VLG-004 : elaborate module e203_subsys_top in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_top.v(38)
VLG-004 : elaborate module e203_subsys_main in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_main.v(39)
VLG-004 : elaborate module sirv_ResetCatchAndSync_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync_2.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_129 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_129.v(19)
VLG-004 : elaborate module sirv_AsyncResetReg in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetReg.v(19)
VLG-004 : elaborate module e203_subsys_hclkgen in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen.v(38)
VLG-004 : elaborate module e203_subsys_pll in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pll.v(38)
VLG-004 : elaborate module e203_subsys_hclkgen_rstsync in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_hclkgen_rstsync.v(36)
VLG-004 : elaborate module e203_subsys_pllclkdiv in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_pllclkdiv.v(38)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_clkgate in /mnt/xel/work/fpga/e203mini_new/src/e203_clkgate.v(35)
VLG-004 : elaborate module e203_subsys_gfcm in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_gfcm.v(38)
VLG-004 : elaborate module e203_cpu_top in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu_top.v(37)
VLG-004 : elaborate module e203_cpu in /mnt/xel/work/fpga/e203mini_new/src/e203_cpu.v(37)
VLG-004 : elaborate module e203_reset_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_reset_ctrl.v(36)
VLG-004 : elaborate module e203_clk_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_clk_ctrl.v(37)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module e203_irq_sync in /mnt/xel/work/fpga/e203mini_new/src/e203_irq_sync.v(36)
VLG-004 : elaborate module sirv_gnrl_sync(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(106)
VLG-004 : elaborate module e203_extend_csr in /mnt/xel/work/fpga/e203mini_new/src/e203_extend_csr.v(39)
VLG-004 : elaborate module e203_core in /mnt/xel/work/fpga/e203mini_new/src/e203_core.v(37)
VLG-004 : elaborate module e203_ifu in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu.v(36)
VLG-004 : elaborate module e203_ifu_ifetch in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ifetch.v(36)
VLG-004 : elaborate module sirv_gnrl_dffrs(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(184)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(202)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=16) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=5) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dfflr in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_ifu_minidec in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_minidec.v(35)
VLG-004 : elaborate module e203_exu_decode in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_decode.v(36)
VLG-004 : elaborate module e203_ifu_litebpu in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_litebpu.v(35)
VLG-004 : elaborate module e203_ifu_ift2icb in /mnt/xel/work/fpga/e203mini_new/src/e203_ifu_ift2icb.v(37)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dfflrs(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(47)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(66)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=16) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu.v(36)
VLG-004 : elaborate module e203_exu_regfile in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_regfile.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu_disp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_disp.v(36)
VLG-004 : elaborate module e203_exu_oitf in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_oitf.v(36)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=5) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_exu_alu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu.v(39)
VLG-004 : elaborate module e203_exu_alu_csrctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_csrctrl.v(36)
VLG-004 : elaborate module e203_exu_alu_bjp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_bjp.v(39)
VLG-004 : elaborate module e203_exu_alu_lsuagu in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_lsuagu.v(39)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=4) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_exu_alu_rglr in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_rglr.v(37)
VLG-004 : elaborate module e203_exu_alu_muldiv in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_muldiv.v(39)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module e203_exu_alu_dpath in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_alu_dpath.v(36)
VLG-004 : elaborate module e203_exu_longpwbck in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_longpwbck.v(37)
VLG-004 : elaborate module e203_exu_wbck in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_wbck.v(37)
VLG-004 : elaborate module e203_exu_commit in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_commit.v(38)
VLG-004 : elaborate module e203_exu_branchslv in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_branchslv.v(37)
VLG-004 : elaborate module e203_exu_excp in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_excp.v(36)
VLG-004 : elaborate module e203_exu_csr in /mnt/xel/work/fpga/e203mini_new/src/e203_exu_csr.v(36)
VLG-004 : elaborate module e203_lsu in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu.v(35)
VLG-004 : elaborate module e203_lsu_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_lsu_ctrl.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=44) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=44) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_biu in /mnt/xel/work/fpga/e203mini_new/src/e203_biu.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module e203_itcm_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ctrl.v(38)
VLG-004 : elaborate module sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(510)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=91) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module e203_dtcm_ctrl in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ctrl.v(38)
VLG-004 : elaborate module sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(44)
VLG-004 : elaborate module sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_sram_icb_ctrl.v(36)
VLG-004 : elaborate module sirv_gnrl_bypbuf(DP=1,DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(313)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=54) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_1cyc_sram_ctrl.v(36)
VLG-004 : elaborate module e203_srams in /mnt/xel/work/fpga/e203mini_new/src/e203_srams.v(37)
VLG-004 : elaborate module e203_itcm_ram in /mnt/xel/work/fpga/e203mini_new/src/e203_itcm_ram.v(37)
VLG-004 : elaborate module bram in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram.v(14)
VLG-004 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=64,DATA_WIDTH_B=64,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,BYTE_ENABLE=8,BYTE_A=8,BYTE_B=8,IMPLEMENT="32K") in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(141)
VLG-004 : elaborate module e203_dtcm_ram in /mnt/xel/work/fpga/e203mini_new/src/e203_dtcm_ram.v(39)
VLG-939 WARNING: port beb remains unconnected for this instance in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63)
VLG-004 : elaborate module bram_32 in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(14)
VLG-004 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=14,ADDR_WIDTH_B=14,DATA_DEPTH_A=16384,DATA_DEPTH_B=16384,BYTE_ENABLE=8,BYTE_A=4,BYTE_B=4,MODE="SP",IMPLEMENT="9K(FAST)") in /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/arch/eagle_macro.v(141)
VIN-1013 WARNING: input port beb[3] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63)
VLG-004 : elaborate module e203_subsys_plic in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_plic.v(39)
VLG-004 : elaborate module sirv_plic_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_top.v(35)
VLG-004 : elaborate module sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_plic_man.v(35)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=53) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=6) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_gnrl_dffr(DW=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(234)
VLG-004 : elaborate module sirv_LevelGateway in /mnt/xel/work/fpga/e203mini_new/src/sirv_LevelGateway.v(19)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module e203_subsys_clint in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_clint.v(38)
VLG-004 : elaborate module sirv_clint_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_clint_top.v(35)
VLG-004 : elaborate module sirv_clint in /mnt/xel/work/fpga/e203mini_new/src/sirv_clint.v(20)
VLG-004 : elaborate module e203_subsys_perips in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(38)
VLG-004 : elaborate module sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to16_bus.v(35)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=17) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=17) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_otp_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_otp_top.v(35)
VLG-004 : elaborate module sirv_gpio_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio_top.v(35)
VLG-004 : elaborate module sirv_gpio in /mnt/xel/work/fpga/e203mini_new/src/sirv_gpio.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_67 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_67.v(19)
VLG-004 : elaborate module sirv_uart_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_uart_top.v(35)
VLG-004 : elaborate module sirv_uart in /mnt/xel/work/fpga/e203mini_new/src/sirv_uart.v(20)
VLG-004 : elaborate module sirv_uarttx in /mnt/xel/work/fpga/e203mini_new/src/sirv_uarttx.v(19)
VLG-004 : elaborate module sirv_queue_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_queue_1.v(19)
VLG-004 : elaborate module sirv_uartrx in /mnt/xel/work/fpga/e203mini_new/src/sirv_uartrx.v(19)
VLG-004 : elaborate module sirv_flash_qspi_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi_top.v(35)
VLG-004 : elaborate module sirv_tlwidthwidget_qspi in /mnt/xel/work/fpga/e203mini_new/src/sirv_tlwidthwidget_qspi.v(20)
VLG-004 : elaborate module sirv_tl_repeater_5 in /mnt/xel/work/fpga/e203mini_new/src/sirv_tl_repeater_5.v(20)
VLG-004 : elaborate module sirv_tlfragmenter_qspi_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_tlfragmenter_qspi_1.v(20)
VLG-004 : elaborate module sirv_repeater_6 in /mnt/xel/work/fpga/e203mini_new/src/sirv_repeater_6.v(20)
VLG-004 : elaborate module sirv_flash_qspi in /mnt/xel/work/fpga/e203mini_new/src/sirv_flash_qspi.v(20)
VLG-004 : elaborate module sirv_qspi_fifo in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_fifo.v(20)
VLG-004 : elaborate module sirv_qspi_media in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media.v(20)
VLG-004 : elaborate module sirv_qspi_physical in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical.v(20)
VLG-004 : elaborate module sirv_qspi_flashmap in /mnt/xel/work/fpga/e203mini_new/src/sirv_spi_flashmap.v(20)
VLG-004 : elaborate module sirv_qspi_arbiter in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_arbiter.v(20)
VLG-004 : elaborate module sirv_pwm8_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_top.v(35)
VLG-004 : elaborate module sirv_pwm8 in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8.v(20)
VLG-004 : elaborate module sirv_pwm8_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm8_core.v(20)
VLG-004 : elaborate module sirv_qspi_4cs_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs_top.v(35)
VLG-004 : elaborate module sirv_qspi_4cs in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_4cs.v(20)
VLG-004 : elaborate module sirv_qspi_media_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_1.v(20)
VLG-004 : elaborate module sirv_qspi_physical_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_1.v(20)
VLG-004 : elaborate module sirv_pwm16_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_top.v(35)
VLG-004 : elaborate module sirv_pwm16 in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16.v(20)
VLG-004 : elaborate module sirv_pwm16_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwm16_core.v(20)
VLG-004 : elaborate module sirv_qspi_1cs_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs_top.v(35)
VLG-004 : elaborate module sirv_qspi_1cs in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_1cs.v(20)
VLG-004 : elaborate module sirv_qspi_media_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_media_2.v(20)
VLG-004 : elaborate module sirv_qspi_physical_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_qspi_physical_2.v(20)
VLG-004 : elaborate module sirv_uartgpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_uartgpioport.v(19)
VLG-004 : elaborate module sirv_pwmgpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_pwmgpioport.v(19)
VLG-004 : elaborate module sirv_spigpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport.v(19)
VLG-004 : elaborate module sirv_spigpioport_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_1.v(19)
VLG-004 : elaborate module sirv_spigpioport_2 in /mnt/xel/work/fpga/e203mini_new/src/sirv_spigpioport_2.v(20)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=33) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1014)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1475)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=50) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=37) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_expl_axi_slv in /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_axi_slv.v(34)
VLG-004 : elaborate module sirv_gnrl_icb2apb(DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1392)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_expl_apb_slv in /mnt/xel/work/fpga/e203mini_new/src/sirv_expl_apb_slv.v(34)
VLG-004 : elaborate module sirv_gnrl_icb32towishb8 in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1307)
VLG-004 : elaborate module i2c_master_top in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(97)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(180)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(182)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(188)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(189)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(190)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(191)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(192)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(193)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(194)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(195)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(203)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(204)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(205)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(209)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(210)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(211)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(216)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(217)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(218)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(219)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(226)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(232)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(237)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(239)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(240)
VLG-004 : elaborate module i2c_master_byte_ctrl in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(93)
VLG-004 : elaborate module i2c_master_bit_ctrl in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(147)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(208)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(217)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(218)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(222)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(223)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(229)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(233)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(234)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(238)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(239)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(253)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(254)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(256)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(257)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(261)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(262)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(264)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(265)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(269)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(270)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(272)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(273)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(281)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(282)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(291)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(292)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(298)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(300)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(311)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(313)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(315)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(319)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(321)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(323)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(329)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(356)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(357)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(358)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(359)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(360)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(364)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(365)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(366)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(367)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(368)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(372)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(381)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(384)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(387)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(390)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(393)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(396)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(397)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(398)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(404)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(405)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(406)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(407)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(412)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(413)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(414)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(415)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(420)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(421)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(422)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(423)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(428)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(429)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(430)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(431)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(436)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(437)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(438)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(439)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(440)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(446)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(447)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(448)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(449)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(454)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(455)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(456)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(457)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(462)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(463)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(464)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(465)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(470)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(471)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(472)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(473)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(474)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(480)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(481)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(482)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(483)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(488)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(489)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(490)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(491)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(496)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(497)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(498)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(499)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(504)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(505)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(506)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(507)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(508)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(514)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(515)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(516)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(517)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(522)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(523)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(524)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(525)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(530)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(531)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(532)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(533)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(538)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(539)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(540)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(541)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(542)
VLG-185 WARNING: full_case directive is effective : might cause synthesis - simulation differences in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_bit_ctrl.v(375)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(193)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(195)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(197)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(199)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(204)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(206)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(208)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(210)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(222)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(223)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(224)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(225)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(226)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(227)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(228)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(232)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(233)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(234)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(235)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(236)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(237)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(238)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(243)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(244)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(245)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(246)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(254)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(255)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(259)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(260)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(264)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(265)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(269)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(270)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(273)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(281)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(282)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(290)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(297)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(298)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(303)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(304)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(312)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(313)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(317)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(318)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(321)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(322)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(330)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(331)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(335)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(336)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(339)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(343)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(345)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(348)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(353)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(354)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(357)
VLG-185 WARNING: full_case directive is effective : might cause synthesis - simulation differences in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_byte_ctrl.v(248)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(286)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(287)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(288)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(289)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(293)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(294)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(295)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(296)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(300)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(301)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(302)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(303)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(309)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(311)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/i2c_master_top.v(313)
VLG-004 : elaborate module sirv_hclkgen_regs in /mnt/xel/work/fpga/e203mini_new/src/sirv_hclkgen_regs.v(35)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328)
VLG-004 : elaborate module e203_subsys_mems in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(39)
VLG-004 : elaborate module sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to8_bus.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=9) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_gnrl_dffl(DW=9) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(140)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(156)
VLG-004 : elaborate module sirv_mrom_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom_top.v(35)
VLG-004 : elaborate module sirv_mrom in /mnt/xel/work/fpga/e203mini_new/src/sirv_mrom.v(35)
VLG-004 : elaborate module sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(1014)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VIN-1013 WARNING: input port i_icb_cmd_size[1] is not connected on this instance in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490)
VLG-004 : elaborate module sirv_debug_module in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_module.v(37)
VLG-004 : elaborate module sirv_ResetCatchAndSync in /mnt/xel/work/fpga/e203mini_new/src/sirv_ResetCatchAndSync.v(19)
VLG-004 : elaborate module sirv_AsyncResetRegVec_36 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_36.v(19)
VLG-004 : elaborate module sirv_jtaggpioport in /mnt/xel/work/fpga/e203mini_new/src/sirv_jtaggpioport.v(20)
VLG-004 : elaborate module sirv_debug_csr in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_csr.v(36)
VLG-004 : elaborate module sirv_jtag_dtm in /mnt/xel/work/fpga/e203mini_new/src/sirv_jtag_dtm.v(21)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_gnrl_dfflr(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(94)
VLG-345 WARNING: delay control is not yet supported for synthesis in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_dffs.v(113)
VLG-004 : elaborate module sirv_gnrl_cdc_tx(DW=36) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=41) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_debug_rom in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_rom.v(35)
VLG-004 : elaborate module sirv_debug_ram in /mnt/xel/work/fpga/e203mini_new/src/sirv_debug_ram.v(35)
VLG-004 : elaborate module sirv_aon_top in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_top.v(34)
VLG-004 : elaborate module sirv_gnrl_cdc_tx in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(230)
VLG-004 : elaborate module sirv_gnrl_cdc_rx(DW=65) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(149)
VLG-004 : elaborate module sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8) in /mnt/xel/work/fpga/e203mini_new/src/sirv_icb1to2_bus.v(36)
VLG-004 : elaborate module sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(358)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(388)
VLG-004 : elaborate module sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_icbs.v(655)
VLG-004 : elaborate module sirv_gnrl_pipe_stage(CUT_READY=1,DW=2) in /mnt/xel/work/fpga/e203mini_new/src/sirv_gnrl_bufs.v(35)
VLG-004 : elaborate module sirv_aon_lclkgen_regs in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_lclkgen_regs.v(35)
VLG-004 : elaborate module sirv_aon_wrapper in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_wrapper.v(20)
VLG-004 : elaborate module sirv_aon in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon.v(20)
VLG-004 : elaborate module sirv_rtc in /mnt/xel/work/fpga/e203mini_new/src/sirv_rtc.v(20)
VLG-004 : elaborate module sirv_AsyncResetRegVec in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec.v(19)
VLG-004 : elaborate module sirv_pmu in /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu.v(20)
VLG-004 : elaborate module sirv_pmu_core in /mnt/xel/work/fpga/e203mini_new/src/sirv_pmu_core.v(20)
VLG-004 : elaborate module sirv_AsyncResetRegVec_1 in /mnt/xel/work/fpga/e203mini_new/src/sirv_AsyncResetRegVec_1.v(19)
VLG-004 : elaborate module sirv_wdog in /mnt/xel/work/fpga/e203mini_new/src/sirv_wdog.v(20)
VLG-004 : elaborate module sirv_queue in /mnt/xel/work/fpga/e203mini_new/src/sirv_queue.v(20)
VLG-004 : elaborate module sirv_DeglitchShiftRegister in /mnt/xel/work/fpga/e203mini_new/src/sirv_DeglitchShiftRegister.v(19)
VLG-004 : elaborate module sirv_aon_porrst in /mnt/xel/work/fpga/e203mini_new/src/sirv_aon_porrst.v(35)
VIN-1002 WARNING: net dut_io_pads_bootrom_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(288)
VIN-1002 WARNING: net dut_io_pads_dbgmode0_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(289)
VIN-1002 WARNING: net dut_io_pads_dbgmode1_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(290)
VIN-1002 WARNING: net dut_io_pads_dbgmode2_n_i_ival does not have a driver in /mnt/xel/work/fpga/e203mini_new/src/system.v(291)
RTL-100 : Current top model is system
RAM-300 : Inferred 1 RAMs.
CMD-005 : finish command "elaborate -top system" in  3.688176s wall, 4.100000s user + 0.070000s system = 4.170000s CPU (113.1%)

CMD-006 : used memory is 707 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
SNT-300 : SanityCheck: Model "system"
SNT-300 : SanityCheck: Model "IOBUF"
SNT-300 : SanityCheck: Model "e203_soc_top"
SNT-300 : SanityCheck: Model "e203_subsys_top"
SNT-300 : SanityCheck: Model "e203_subsys_main"
SNT-300 : SanityCheck: Model "e203_cpu_top"
SNT-300 : SanityCheck: Model "e203_cpu"
SNT-300 : SanityCheck: Model "e203_clk_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=1)"
SNT-300 : SanityCheck: Model "e203_clkgate"
SNT-300 : SanityCheck: Model "e203_core"
SNT-300 : SanityCheck: Model "e203_biu"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=78)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflrs(DW=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=35)"
SNT-300 : SanityCheck: Model "e203_exu"
SNT-300 : SanityCheck: Model "e203_exu_alu"
SNT-300 : SanityCheck: Model "e203_exu_alu_bjp"
SNT-300 : SanityCheck: Model "e203_exu_alu_csrctrl"
SNT-300 : SanityCheck: Model "e203_exu_alu_dpath"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=33)"
SNT-300 : SanityCheck: Model "e203_exu_alu_lsuagu"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=4)"
SNT-300 : SanityCheck: Model "e203_exu_alu_muldiv"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=3)"
SNT-300 : SanityCheck: Model "e203_exu_alu_rglr"
SNT-300 : SanityCheck: Model "e203_exu_commit"
SNT-300 : SanityCheck: Model "e203_exu_branchslv"
SNT-300 : SanityCheck: Model "e203_exu_excp"
SNT-300 : SanityCheck: Model "e203_exu_csr"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr"
SNT-300 : SanityCheck: Model "e203_exu_decode"
SNT-300 : SanityCheck: Model "e203_exu_disp"
SNT-300 : SanityCheck: Model "e203_exu_longpwbck"
SNT-300 : SanityCheck: Model "e203_exu_oitf"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=5)"
SNT-300 : SanityCheck: Model "e203_exu_regfile"
SNT-300 : SanityCheck: Model "e203_exu_wbck"
SNT-300 : SanityCheck: Model "e203_ifu"
SNT-300 : SanityCheck: Model "e203_ifu_ifetch"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=16)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=5)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffrs(DW=1)"
SNT-300 : SanityCheck: Model "e203_ifu_litebpu"
SNT-300 : SanityCheck: Model "e203_ifu_minidec"
SNT-300 : SanityCheck: Model "e203_ifu_ift2icb"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=16)"
SNT-300 : SanityCheck: Model "sirv_gnrl_bypbuf(DP=1,DW=33)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33)"
SNT-300 : SanityCheck: Model "e203_lsu"
SNT-300 : SanityCheck: Model "e203_lsu_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(DW=44)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=44)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(DW=1)"
SNT-300 : SanityCheck: Model "e203_dtcm_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_bypbuf(DP=1,DW=54)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=54)"
SNT-300 : SanityCheck: Model "sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1)"
SNT-300 : SanityCheck: Model "e203_extend_csr"
SNT-300 : SanityCheck: Model "e203_irq_sync"
SNT-300 : SanityCheck: Model "sirv_gnrl_sync(DW=1)"
SNT-300 : SanityCheck: Model "e203_itcm_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)"
SNT-300 : SanityCheck: Model "sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_bypbuf(DP=1,DW=91)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=91)"
SNT-300 : SanityCheck: Model "sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(DW=2)"
SNT-300 : SanityCheck: Model "e203_reset_ctrl"
SNT-300 : SanityCheck: Model "e203_srams"
SNT-300 : SanityCheck: Model "e203_dtcm_ram"
SNT-300 : SanityCheck: Model "bram_32"
SNT-300 : SanityCheck: Model "e203_itcm_ram"
SNT-300 : SanityCheck: Model "bram"
SNT-300 : SanityCheck: Model "e203_subsys_clint"
SNT-300 : SanityCheck: Model "sirv_clint_top"
SNT-300 : SanityCheck: Model "sirv_clint"
SNT-300 : SanityCheck: Model "e203_subsys_hclkgen"
SNT-300 : SanityCheck: Model "e203_subsys_hclkgen_rstsync"
SNT-300 : SanityCheck: Model "e203_subsys_gfcm"
SNT-300 : SanityCheck: Model "e203_subsys_pll"
SNT-300 : SanityCheck: Model "e203_subsys_pllclkdiv"
SNT-300 : SanityCheck: Model "e203_subsys_mems"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32)"
SNT-300 : SanityCheck: Model "sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=50)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=37)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1)"
SNT-300 : SanityCheck: Model "sirv_expl_axi_slv"
SNT-300 : SanityCheck: Model "sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=9)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=9)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78)"
SNT-300 : SanityCheck: Model "sirv_mrom_top"
SNT-300 : SanityCheck: Model "sirv_mrom"
SNT-300 : SanityCheck: Model "e203_subsys_perips"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=33)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=33)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx(DW=65)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=65)"
SNT-300 : SanityCheck: Model "sirv_spigpioport_2"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb2apb(DW=32)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1)"
SNT-300 : SanityCheck: Model "i2c_master_top"
SNT-300 : SanityCheck: Model "i2c_master_byte_ctrl"
SNT-300 : SanityCheck: Model "i2c_master_bit_ctrl"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb32towishb8"
SNT-300 : SanityCheck: Model "sirv_expl_apb_slv"
SNT-300 : SanityCheck: Model "sirv_pwmgpioport"
SNT-300 : SanityCheck: Model "sirv_spigpioport"
SNT-300 : SanityCheck: Model "sirv_spigpioport_1"
SNT-300 : SanityCheck: Model "sirv_gpio_top"
SNT-300 : SanityCheck: Model "sirv_gpio"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_67"
SNT-300 : SanityCheck: Model "sirv_AsyncResetReg"
SNT-300 : SanityCheck: Model "sirv_hclkgen_regs"
SNT-300 : SanityCheck: Model "sirv_otp_top"
SNT-300 : SanityCheck: Model "sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=17)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffl(DW=17)"
SNT-300 : SanityCheck: Model "sirv_pwm8_top"
SNT-300 : SanityCheck: Model "sirv_pwm8"
SNT-300 : SanityCheck: Model "sirv_pwm8_core"
SNT-300 : SanityCheck: Model "sirv_pwm16_top"
SNT-300 : SanityCheck: Model "sirv_pwm16"
SNT-300 : SanityCheck: Model "sirv_pwm16_core"
SNT-300 : SanityCheck: Model "sirv_flash_qspi_top"
SNT-300 : SanityCheck: Model "sirv_tlfragmenter_qspi_1"
SNT-300 : SanityCheck: Model "sirv_repeater_6"
SNT-300 : SanityCheck: Model "sirv_tlwidthwidget_qspi"
SNT-300 : SanityCheck: Model "sirv_tl_repeater_5"
SNT-300 : SanityCheck: Model "sirv_flash_qspi"
SNT-300 : SanityCheck: Model "sirv_qspi_arbiter"
SNT-300 : SanityCheck: Model "sirv_qspi_fifo"
SNT-300 : SanityCheck: Model "sirv_queue_1"
SNT-300 : SanityCheck: Model "sirv_qspi_flashmap"
SNT-300 : SanityCheck: Model "sirv_qspi_media"
SNT-300 : SanityCheck: Model "sirv_qspi_physical"
SNT-300 : SanityCheck: Model "sirv_qspi_4cs_top"
SNT-300 : SanityCheck: Model "sirv_qspi_4cs"
SNT-300 : SanityCheck: Model "sirv_qspi_media_1"
SNT-300 : SanityCheck: Model "sirv_qspi_physical_1"
SNT-300 : SanityCheck: Model "sirv_qspi_1cs_top"
SNT-300 : SanityCheck: Model "sirv_qspi_1cs"
SNT-300 : SanityCheck: Model "sirv_qspi_media_2"
SNT-300 : SanityCheck: Model "sirv_qspi_physical_2"
SNT-300 : SanityCheck: Model "sirv_uart_top"
SNT-300 : SanityCheck: Model "sirv_uart"
SNT-300 : SanityCheck: Model "sirv_uartrx"
SNT-300 : SanityCheck: Model "sirv_uarttx"
SNT-300 : SanityCheck: Model "sirv_uartgpioport"
SNT-300 : SanityCheck: Model "e203_subsys_plic"
SNT-300 : SanityCheck: Model "sirv_plic_top"
SNT-300 : SanityCheck: Model "sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=53)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=6)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dffr(DW=3)"
SNT-300 : SanityCheck: Model "sirv_LevelGateway"
SNT-300 : SanityCheck: Model "sirv_ResetCatchAndSync_2"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_129"
SNT-300 : SanityCheck: Model "sirv_aon_top"
SNT-300 : SanityCheck: Model "sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_pipe_stage(CUT_READY=1,DW=2)"
SNT-300 : SanityCheck: Model "sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61)"
SNT-300 : SanityCheck: Model "sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=65)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx"
SNT-300 : SanityCheck: Model "sirv_aon_lclkgen_regs"
SNT-300 : SanityCheck: Model "sirv_aon_wrapper"
SNT-300 : SanityCheck: Model "sirv_ResetCatchAndSync"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_36"
SNT-300 : SanityCheck: Model "sirv_DeglitchShiftRegister"
SNT-300 : SanityCheck: Model "sirv_aon_porrst"
SNT-300 : SanityCheck: Model "sirv_aon"
SNT-300 : SanityCheck: Model "sirv_rtc"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec"
SNT-300 : SanityCheck: Model "sirv_queue"
SNT-300 : SanityCheck: Model "sirv_pmu"
SNT-300 : SanityCheck: Model "sirv_AsyncResetRegVec_1"
SNT-300 : SanityCheck: Model "sirv_pmu_core"
SNT-300 : SanityCheck: Model "sirv_wdog"
SNT-300 : SanityCheck: Model "sirv_debug_module"
SNT-300 : SanityCheck: Model "sirv_jtag_dtm"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=36)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=36)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx(DW=41)"
SNT-300 : SanityCheck: Model "sirv_gnrl_dfflr(DW=41)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_rx(DW=41)"
SNT-300 : SanityCheck: Model "sirv_gnrl_cdc_tx(DW=36)"
SNT-300 : SanityCheck: Model "sirv_jtaggpioport"
SNT-300 : SanityCheck: Model "sirv_debug_csr"
SNT-300 : SanityCheck: Model "sirv_debug_ram"
SNT-300 : SanityCheck: Model "sirv_debug_rom"
SNT-300 : SanityCheck: Model "pll"
SNT-300 : SanityCheck: Model "reset_sys"
SNT-300 : SanityCheck: Model "clkdivider"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
RTL-100 : Mark IOBUF as IO macro for instance u1
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_bootrom_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(288)
UDR-203 WARNING: the net's pin: pin "io_pads_bootrom_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_dbgmode0_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(289)
UDR-203 WARNING: the net's pin: pin "io_pads_dbgmode0_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_dbgmode1_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(290)
UDR-203 WARNING: the net's pin: pin "io_pads_dbgmode1_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
UDR-202 WARNING: Undriven net: model "system" / net "dut_io_pads_dbgmode2_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(291)
UDR-203 WARNING: the net's pin: pin "io_pads_dbgmode2_n_i_ival" in /mnt/xel/work/fpga/e203mini_new/src/system.v(1324)
RTL-200 WARNING: Using 0 for all undriven pins and nets
MRG-300 : Merged 31 instances.
MRG-300 : Merged 31 instances.
MRG-300 : Merged 11 instances.
MRG-300 : Merged 78 instances.
MRG-300 : Merged 33 instances.
MRG-300 : Merged 209 instances.
MRG-300 : Merged 815 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 5 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 33 instances.
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[3]"
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[2]"
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[1]"
UDR-200 WARNING: Undriven pin: model "bram_32" / inst "inst" in /mnt/xel/work/fpga/e203mini_new/project/al_ip/bram_32.v(63) / pin "beb[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
MRG-300 : Merged 1 instances.
MRG-300 : Merged 87 instances.
UDR-200 WARNING: Undriven pin: model "e203_subsys_mems" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490) / pin "i_icb_cmd_size[1]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_mems" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_mems.v(490) / pin "i_icb_cmd_size[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
RUN-001 : Inferred 1 ROM(s)
MRG-300 : Merged 28 instances.
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_apb_icb2apb" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328) / pin "i_icb_cmd_size[1]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_apb_icb2apb" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3328) / pin "i_icb_cmd_size[0]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247) / pin "i_icb_cmd_size[1]"
UDR-200 WARNING: Undriven pin: model "e203_subsys_perips" / inst "u_expl_axi_icb2axi" in /mnt/xel/work/fpga/e203mini_new/src/e203_subsys_perips.v(3247) / pin "i_icb_cmd_size[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
MRG-300 : Merged 1 instances.
MRG-300 : Merged 36 instances.
MRG-300 : Merged 12 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 221 instances.
MRG-300 : Merged 93 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 139 instances.
MRG-300 : Merged 18 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 147 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 16 instances.
MRG-300 : Merged 728 instances.
DRM-100 : Infer Logic DRAM(al_ram_ram) read 8x8, write 8x8
RAM-300 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
MRG-300 : Merged 37 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 722 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 701 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 296 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 10667 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 30 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 696 instances.
MRG-300 : Merged 15 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 5 instances.
MRG-300 : Merged 2 instances.
MRG-300 : Merged 62 instances.
MRG-300 : Merged 4 instances.
UDR-202 WARNING: Undriven net: model "reset_sys" / net "bus_struct_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(8)
UDR-203 WARNING: the net's pin: pin "bus_struct_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(8)
UDR-202 WARNING: Undriven net: model "reset_sys" / net "interconnect_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(10)
UDR-203 WARNING: the net's pin: pin "interconnect_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(10)
UDR-202 WARNING: Undriven net: model "reset_sys" / net "mb_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(7)
UDR-203 WARNING: the net's pin: pin "mb_reset" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(7)
UDR-202 WARNING: Undriven net: model "reset_sys" / net "peripheral_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(11)
UDR-203 WARNING: the net's pin: pin "peripheral_aresetn" in /mnt/xel/work/fpga/e203mini_new/src/reset_sys.v(11)
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model system
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model e203_soc_top
FLT-300 : Flatten model e203_subsys_top
FLT-300 : Flatten model e203_subsys_main
FLT-300 : Flatten model e203_cpu_top
FLT-300 : Flatten model e203_cpu
FLT-300 : Flatten model e203_clk_ctrl
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model e203_core
FLT-300 : Flatten model e203_biu
FLT-300 : Flatten model sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 1 instances.
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=6)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=78)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=35)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 9 instances.
MRG-300 : Merged 45 instances.
FLT-300 : Flatten model e203_exu
FLT-300 : Flatten model e203_exu_alu
FLT-300 : Flatten model e203_exu_alu_bjp
FLT-300 : Flatten model e203_exu_alu_csrctrl
FLT-300 : Flatten model e203_exu_alu_dpath
FLT-300 : Flatten model sirv_gnrl_dffl(DW=33)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=33)
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model e203_exu_alu_lsuagu
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=4)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model e203_exu_alu_muldiv
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 11 instances.
FLT-300 : Flatten model e203_exu_alu_rglr
MRG-300 : Merged 13 instances.
FLT-300 : Flatten model e203_exu_commit
FLT-300 : Flatten model e203_exu_branchslv
FLT-300 : Flatten model e203_exu_excp
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 5 instances.
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model e203_exu_csr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 51 instances.
FLT-300 : Flatten model e203_exu_decode
FLT-300 : Flatten model e203_exu_disp
FLT-300 : Flatten model e203_exu_longpwbck
FLT-300 : Flatten model e203_exu_oitf
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=5)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=5)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 23 instances.
FLT-300 : Flatten model e203_exu_regfile
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dffl
MRG-300 : Merged 62 instances.
FLT-300 : Flatten model e203_exu_wbck
MRG-300 : Merged 42 instances.
FLT-300 : Flatten model e203_ifu
FLT-300 : Flatten model e203_ifu_ifetch
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=16)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=16)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=5)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=5)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model e203_ifu_litebpu
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model e203_ifu_minidec
FLT-300 : Flatten model e203_exu_decode
MRG-300 : Merged 4 instances.
MRG-300 : Merged 68 instances.
FLT-300 : Flatten model e203_ifu_ift2icb
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=16)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_bypbuf(DP=1,DW=33)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=33)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 3 instances.
MRG-300 : Merged 23 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model e203_lsu
FLT-300 : Flatten model e203_lsu_ctrl
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=44)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=44)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 1 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 97 instances.
MRG-300 : Merged 113 instances.
MRG-300 : Merged 68 instances.
FLT-300 : Flatten model e203_dtcm_ctrl
FLT-300 : Flatten model sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1)
FLT-300 : Flatten model sirv_gnrl_bypbuf(DP=1,DW=54)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=54)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
MRG-300 : Merged 29 instances.
FLT-300 : Flatten model e203_extend_csr
FLT-300 : Flatten model e203_irq_sync
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model e203_itcm_ctrl
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)
FLT-300 : Flatten model sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2)
FLT-300 : Flatten model sirv_gnrl_bypbuf(DP=1,DW=91)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=91)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 3 instances.
MRG-300 : Merged 3 instances.
MRG-300 : Merged 163 instances.
FLT-300 : Flatten model e203_reset_ctrl
MRG-300 : Merged 123 instances.
FLT-300 : Flatten model e203_srams
FLT-300 : Flatten model e203_dtcm_ram
FLT-300 : Flatten model bram_32
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model e203_itcm_ram
FLT-300 : Flatten model bram
MRG-300 : Merged 1 instances.
MRG-300 : Merged 1 instances.
MRG-300 : Merged 13 instances.
FLT-300 : Flatten model e203_subsys_clint
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_clint_top
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_clint
MRG-300 : Merged 7 instances.
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model e203_subsys_hclkgen
FLT-300 : Flatten model e203_subsys_hclkgen_rstsync
FLT-300 : Flatten model e203_subsys_hclkgen_rstsync
FLT-300 : Flatten model e203_subsys_gfcm
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_clkgate
FLT-300 : Flatten model e203_subsys_pll
FLT-300 : Flatten model e203_subsys_pllclkdiv
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model e203_clkgate
MRG-300 : Merged 4 instances.
MRG-300 : Merged 12 instances.
FLT-300 : Flatten model e203_subsys_mems
FLT-300 : Flatten model sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32)
FLT-300 : Flatten model sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=50)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=50)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=35)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=35)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=37)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=37)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
MRG-300 : Merged 12 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=4)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 18 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_expl_axi_slv
FLT-300 : Flatten model sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b0,O2_BASE_ADDR=32'b0100000000000000000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'b0100000000000000000000000000000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'b10000000000000000000000000000000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'b01000000000000000000000000000000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'b0,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'b0,O7_BASE_REGION_LSB=0)
FLT-300 : Flatten model sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=9)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=9)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=78)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=78)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 16 instances.
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 40 instances.
FLT-300 : Flatten model sirv_mrom_top
FLT-300 : Flatten model sirv_mrom
MRG-300 : Merged 270 instances.
FLT-300 : Flatten model e203_subsys_perips
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=33)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=33)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx(DW=65)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=65)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_spigpioport_2
FLT-300 : Flatten model sirv_gnrl_icb2apb(DW=32)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32)
FLT-300 : Flatten model sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 8 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model i2c_master_top
FLT-300 : Flatten model i2c_master_byte_ctrl
FLT-300 : Flatten model i2c_master_bit_ctrl
MRG-300 : Merged 4 instances.
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model sirv_gnrl_icb32towishb8
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=1)
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_expl_apb_slv
FLT-300 : Flatten model sirv_expl_axi_slv
FLT-300 : Flatten model sirv_pwmgpioport
FLT-300 : Flatten model sirv_pwmgpioport
FLT-300 : Flatten model sirv_pwmgpioport
FLT-300 : Flatten model sirv_spigpioport
FLT-300 : Flatten model sirv_spigpioport_1
FLT-300 : Flatten model sirv_gpio_top
FLT-300 : Flatten model sirv_gpio
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 31 instances.
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
FLT-300 : Flatten model sirv_AsyncResetRegVec_67
MRG-300 : Merged 4 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_hclkgen_regs
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 39 instances.
FLT-300 : Flatten model sirv_otp_top
FLT-300 : Flatten model sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'b010000000000000000000000000000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'b010000000000001000000000000000,O2_BASE_ADDR=32'b010000000000010000000000000000,O3_BASE_ADDR=32'b010000000000010010000000000000,O4_BASE_ADDR=32'b010000000000010011000000000000,O5_BASE_ADDR=32'b010000000000010100000000000000,O6_BASE_ADDR=32'b010000000000010101000000000000,O7_BASE_ADDR=32'b010000000000100011000000000000,O8_BASE_ADDR=32'b010000000000100100000000000000,O9_BASE_ADDR=32'b010000000000100101000000000000,O10_BASE_ADDR=32'b010000000000110100000000000000,O11_BASE_ADDR=32'b010000000000110101000000000000,O12_BASE_ADDR=32'b010001000000000000000000000000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'b010000000001000000000000000000,O14_BASE_ADDR=32'b010000000001000001000000000000,O15_BASE_ADDR=32'b010000000001000010000000000000,O15_BASE_REGION_LSB=3)
FLT-300 : Flatten model sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=17)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=17)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)
MRG-300 : Merged 40 instances.
FLT-300 : Flatten model sirv_pwm8_top
FLT-300 : Flatten model sirv_pwm8
FLT-300 : Flatten model sirv_pwm8_core
MRG-300 : Merged 12 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_pwm16_top
FLT-300 : Flatten model sirv_pwm16
FLT-300 : Flatten model sirv_pwm16_core
MRG-300 : Merged 12 instances.
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_pwm16_top
FLT-300 : Flatten model sirv_flash_qspi_top
FLT-300 : Flatten model sirv_tlfragmenter_qspi_1
FLT-300 : Flatten model sirv_repeater_6
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_tlwidthwidget_qspi
FLT-300 : Flatten model sirv_tl_repeater_5
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_flash_qspi
FLT-300 : Flatten model sirv_qspi_arbiter
FLT-300 : Flatten model sirv_qspi_fifo
FLT-300 : Flatten model sirv_queue_1
FLT-300 : Flatten model sirv_queue_1
MRG-300 : Merged 5 instances.
FLT-300 : Flatten model sirv_qspi_flashmap
FLT-300 : Flatten model sirv_qspi_media
FLT-300 : Flatten model sirv_qspi_physical
MRG-300 : Merged 2 instances.
MRG-300 : Merged 23 instances.
MRG-300 : Merged 21 instances.
FLT-300 : Flatten model sirv_qspi_4cs_top
FLT-300 : Flatten model sirv_qspi_4cs
FLT-300 : Flatten model sirv_qspi_fifo
FLT-300 : Flatten model sirv_qspi_media_1
FLT-300 : Flatten model sirv_qspi_physical_1
MRG-300 : Merged 2 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 8 instances.
FLT-300 : Flatten model sirv_qspi_1cs_top
FLT-300 : Flatten model sirv_qspi_1cs
FLT-300 : Flatten model sirv_qspi_fifo
FLT-300 : Flatten model sirv_qspi_media_2
FLT-300 : Flatten model sirv_qspi_physical_2
MRG-300 : Merged 2 instances.
MRG-300 : Merged 4 instances.
MRG-300 : Merged 8 instances.
FLT-300 : Flatten model sirv_uart_top
FLT-300 : Flatten model sirv_uart
FLT-300 : Flatten model sirv_uartrx
FLT-300 : Flatten model sirv_queue_1
FLT-300 : Flatten model sirv_uarttx
FLT-300 : Flatten model sirv_queue_1
MRG-300 : Merged 9 instances.
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model sirv_uart_top
FLT-300 : Flatten model sirv_uartgpioport
FLT-300 : Flatten model sirv_uartgpioport
MRG-300 : Merged 264 instances.
FLT-300 : Flatten model e203_subsys_plic
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_plic_top
FLT-300 : Flatten model sirv_plic_man(PLIC_IRQ_NUM=53,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=53)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_dffl
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_dffr(DW=6)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_LevelGateway
MRG-300 : Merged 388 instances.
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 6 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync_2
FLT-300 : Flatten model sirv_AsyncResetRegVec_129
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 19 instances.
MRG-300 : Merged 60 instances.
FLT-300 : Flatten model sirv_aon_top
FLT-300 : Flatten model sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'b01000000000,O0_BASE_REGION_LSB=8)
FLT-300 : Flatten model sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)
FLT-300 : Flatten model sirv_gnrl_pipe_stage(CUT_READY=1,DW=2)
FLT-300 : Flatten model sirv_gnrl_dffl(DW=2)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 2 instances.
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61)
FLT-300 : Flatten model sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35)
MRG-300 : Merged 1 instances.
MRG-300 : Merged 7 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=65)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=65)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_aon_lclkgen_regs
FLT-300 : Flatten model sirv_gnrl_dfflrs(DW=1)
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_aon_wrapper
FLT-300 : Flatten model sirv_ResetCatchAndSync
FLT-300 : Flatten model sirv_AsyncResetRegVec_36
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_DeglitchShiftRegister
FLT-300 : Flatten model sirv_DeglitchShiftRegister
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_DeglitchShiftRegister
FLT-300 : Flatten model sirv_aon_porrst
FLT-300 : Flatten model sirv_aon
FLT-300 : Flatten model sirv_rtc
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_queue
FLT-300 : Flatten model sirv_pmu
FLT-300 : Flatten model sirv_AsyncResetRegVec_1
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
FLT-300 : Flatten model sirv_AsyncResetReg
MRG-300 : Merged 4 instances.
FLT-300 : Flatten model sirv_pmu_core
MRG-300 : Merged 3 instances.
FLT-300 : Flatten model sirv_wdog
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
FLT-300 : Flatten model sirv_AsyncResetRegVec
MRG-300 : Merged 5 instances.
MRG-300 : Merged 31 instances.
MRG-300 : Merged 12 instances.
MRG-300 : Merged 73 instances.
FLT-300 : Flatten model sirv_debug_module
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_jtag_dtm
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=36)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=36)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx(DW=41)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=41)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
MRG-300 : Merged 7 instances.
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_cdc_rx(DW=41)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=41)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_gnrl_cdc_tx(DW=36)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=36)
FLT-300 : Flatten model sirv_gnrl_dffr(DW=1)
FLT-300 : Flatten model sirv_gnrl_sync(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 9 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync_2
MRG-300 : Merged 1 instances.
FLT-300 : Flatten model sirv_ResetCatchAndSync
FLT-300 : Flatten model sirv_jtaggpioport
FLT-300 : Flatten model sirv_debug_csr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=3)
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
FLT-300 : Flatten model sirv_gnrl_dfflr(DW=1)
MRG-300 : Merged 18 instances.
FLT-300 : Flatten model sirv_debug_ram
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
FLT-300 : Flatten model sirv_gnrl_dfflr
MRG-300 : Merged 20 instances.
FLT-300 : Flatten model sirv_debug_rom
MRG-300 : Merged 37 instances.
MRG-300 : Merged 34 instances.
MRG-300 : Merged 221 instances.
FLT-300 : Flatten model pll
FLT-300 : Flatten model reset_sys
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model IOBUF
FLT-300 : Flatten model clkdivider
MRG-300 : Merged 18 instances.
OPT-300 : Optimize round 1
RTL-100 : Optimized 64 inv instances.
RTL-100 : 51151/15249 useful/useless nets, 50166/7227 useful/useless insts
SEQ-300 : Remove 22 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_8_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_8_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/T_9_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_9_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_r_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/sync_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/sync_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b8
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch/last_reg
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/last_reg
MUX-300 : Transformed 82 mux instances.
MUX-301 : Optimized 1324 mux instances.
RTL-100 : Optimized 122 onehot mux instances.
MUX-302 : Optimized 4688 distributor mux.
MRG-300 : Merged 14161 instances.
OPT-301 : Optimize round 1, 42766 better
OPT-300 : Optimize round 2
RTL-100 : Optimized 3 inv instances.
RTL-100 : 37071/7462 useful/useless nets, 36088/7944 useful/useless insts
SEQ-300 : Remove 33 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/reg0_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/cause_dfflr/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/counterstop_dfflr/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/reg0_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mdvnob2b_dfflr/reg0_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/reg0_b32
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_apb_icb2apb/u_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_apb_icb2apb/u_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_wishb_icb32towishb8/u_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_wishb_icb32towishb8/u_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs/qout_r_reg$0$
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1/full_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i$0$_irq_enab_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i$1$_irq_enab_dfflr/reg0_b21
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/reg0_b0
MUX-301 : Optimized 221 mux instances.
MUX-302 : Optimized 36 distributor mux.
MRG-300 : Merged 442 instances.
OPT-301 : Optimize round 2, 9225 better
OPT-300 : Optimize round 3
RTL-100 : 35078/623 useful/useless nets, 34110/495 useful/useless insts
SEQ-300 : Remove 119 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg15_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/reg2_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg0_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg1_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b10
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b11
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b12
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b13
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b14
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b15
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg1_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b16
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b17
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b18
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b19
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b20
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b21
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b22
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b23
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg1_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b24
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b25
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b26
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b27
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b28
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b29
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b30
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/reg4_b9
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg1_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg1_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg1_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg1_b2
MUX-301 : Optimized 6 mux instances.
MUX-302 : Optimized 4 distributor mux.
MRG-300 : Merged 131 instances.
OPT-301 : Optimize round 3, 1833 better
OPT-300 : Optimize round 4
RTL-100 : 34444/101 useful/useless nets, 33476/128 useful/useless insts
SEQ-300 : Remove 16 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b7
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b6
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b5
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b4
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b3
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b2
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b1
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/reg4_b0
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/reg4_b0
MUX-301 : Optimized 19 mux instances.
MUX-302 : Optimized 2 distributor mux.
MRG-300 : Merged 34 instances.
OPT-301 : Optimize round 4, 547 better
OPT-300 : Optimize round 5
RTL-100 : Optimized 1 inv instances.
RTL-100 : 34360/21 useful/useless nets, 33394/7 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/reg0_b0
SEQ-301 :     dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/stickyNonzeroRespReg_reg
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 5, 17 better
OPT-300 : Optimize round 6
RTL-100 : 34348/1 useful/useless nets, 33382/2 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 6, 11 better
OPT-300 : Optimize round 7
RTL-100 : 34348/0 useful/useless nets, 33382/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 7, 0 better
CMD-005 : finish command "optimize_rtl" in  81.186658s wall, 82.580000s user + 1.630000s system = 84.210000s CPU (103.7%)

CMD-006 : used memory is 1313 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "report_area -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_rtl.area"
standard
IO Statistics
#IO                    45
  #input                4
  #output               6
  #inout               35

Gate Statistics
#Basic gates        25342
  #and              10039
  #nand                 0
  #or                4620
  #nor                  0
  #xor                150
  #xnor                 0
  #buf                  0
  #not               1408
  #bufif1              33
  #MX21              2670
  #FADD                 0
  #DFF               6422
  #LATCH                0
#MACRO_ADD            174
#MACRO_EQ             946
#MACRO_MUX           6905

CMD-004 : start command "read_sdc e203egmini_new.sdc"
CMD-004 : start command "get_nets clk_8388"
CMD-004 : start command "create_clock -name clk_8388 -period 119.218 "
RUN-001 : create_clock: clock name: clk_8388, type: 0, period: 119218, rise: 0, fall 59609.
CMD-004 : start command "get_nets clk_16M"
CMD-004 : start command "create_clock -name clk_16M -period 62.5 "
RUN-001 : create_clock: clock name: clk_16M, type: 0, period: 62500, rise: 0, fall 31250.
CMD-004 : start command "get_nets clk_8388"
CMD-004 : start command "get_nets slowclk"
CMD-004 : start command "create_generated_clock -name slowclk -source  -master_clock clk_8388 -divide_by 256 "
CMD-004 : start command "get_clocks clk_16M"
CMD-004 : start command "get_clocks slowclk"
CMD-004 : start command "set_false_path -from  -to "
CMD-004 : start command "get_clocks slowclk"
CMD-004 : start command "get_clocks clk_16M"
CMD-004 : start command "set_false_path -from  -to "
RUN-001 : Import SDC file e203egmini_new.sdc finished, there are 12 nets kept by constraints.
CMD-004 : start command "read_adc ../constraint/io_cst.adc"
CMD-004 : start command "set_pin_assignment CLKIN  LOCATION = K14;  "
CMD-004 : start command "set_pin_assignment ck_rst  LOCATION = N3;  "
CMD-004 : start command "set_pin_assignment led0_r  LOCATION = R3;  "
CMD-004 : start command "set_pin_assignment led0_g  LOCATION = J14;  "
CMD-004 : start command "set_pin_assignment led0_b  LOCATION = P13;  "
CMD-004 : start command "set_pin_assignment qspi_cs  LOCATION = D3; "
CMD-004 : start command "set_pin_assignment qspi_sck  LOCATION = H4; "
CMD-004 : start command "set_pin_assignment qspi_dq[0]  LOCATION = B3; "
CMD-004 : start command "set_pin_assignment qspi_dq[1]  LOCATION = F4; "
CMD-004 : start command "set_pin_assignment qspi_dq[2]  LOCATION = F5; "
CMD-004 : start command "set_pin_assignment qspi_dq[3]  LOCATION = B1; "
CMD-004 : start command "set_pin_assignment uart0_rxd  LOCATION = A9; "
CMD-004 : start command "set_pin_assignment uart0_txd  LOCATION = A10; "
CMD-004 : start command "set_pin_assignment uart1_rxd  LOCATION = B14; "
CMD-004 : start command "set_pin_assignment uart1_txd  LOCATION = A14; "
CMD-004 : start command "set_pin_assignment ck_io[0]  LOCATION = R16; "
CMD-004 : start command "set_pin_assignment ck_io[1]  LOCATION = N12; "
CMD-004 : start command "set_pin_assignment ck_io[2]  LOCATION = P12; "
CMD-004 : start command "set_pin_assignment ck_io[3]  LOCATION = N11; "
CMD-004 : start command "set_pin_assignment ck_io[4]  LOCATION = L10; "
CMD-004 : start command "set_pin_assignment ck_io[5]  LOCATION = P11; "
CMD-004 : start command "set_pin_assignment ck_io[6]  LOCATION = M10; "
CMD-004 : start command "set_pin_assignment ck_io[7]  LOCATION = N9; "
CMD-004 : start command "set_pin_assignment ck_io[8]  LOCATION = T9; "
CMD-004 : start command "set_pin_assignment ck_io[9]  LOCATION = R7; "
CMD-004 : start command "set_pin_assignment ck_io[10]  LOCATION = T7; "
CMD-004 : start command "set_pin_assignment ck_io[11]  LOCATION = P5; "
CMD-004 : start command "set_pin_assignment ck_io[12]  LOCATION = N5; "
CMD-004 : start command "set_pin_assignment ck_io[13]  LOCATION = R2; "
CMD-004 : start command "set_pin_assignment ck_io[14]  LOCATION = P2; "
CMD-004 : start command "set_pin_assignment ck_io[15]  LOCATION = F16; "
CMD-004 : start command "set_pin_assignment ck_io[16]  LOCATION = E16; "
CMD-004 : start command "set_pin_assignment ck_io[17]  LOCATION = C15; "
CMD-004 : start command "set_pin_assignment ck_io[18]  LOCATION = C16; "
CMD-004 : start command "set_pin_assignment ck_io[19]  LOCATION = B16; "
CMD-004 : start command "set_pin_assignment ck_miso  LOCATION = B15; "
CMD-004 : start command "set_pin_assignment ck_mosi  LOCATION = M4; "
CMD-004 : start command "set_pin_assignment ck_ss  LOCATION = P4; "
CMD-004 : start command "set_pin_assignment ck_sck  LOCATION = N4; "
CMD-004 : start command "set_pin_assignment jd_0  LOCATION = A4; "
CMD-004 : start command "set_pin_assignment jd_1  LOCATION = A3; "
CMD-004 : start command "set_pin_assignment jd_2  LOCATION = C5; "
CMD-004 : start command "set_pin_assignment jd_4  LOCATION = B6; "
CMD-004 : start command "set_pin_assignment jd_5  LOCATION = C9; "
CMD-004 : start command "set_pin_assignment jd_6  LOCATION = B10; "
CMD-004 : start command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-005 : finish command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_rtl.db" in  13.913229s wall, 12.930000s user + 0.570000s system = 13.500000s CPU (97.0%)

CMD-006 : used memory is 1309 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "map_macro"
MRG-300 : Merged 2 instances.
RTL-100 : Map 45 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/inst_u0"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/inst_u1"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/inst_u2"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/inst_u3"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u0"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u1"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u2"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u3"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u4"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u5"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u6"
GAT-100 : LOGIC BRAM "dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/inst_u7"
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/txq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/txq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/txq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/txq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/al_ram_ram has no init file
GAT-100 : Dram(dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/al_ram_ram) write 8x8, read 8x8
GAT-100 : DRAM dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/al_ram_ram has no init file
RTL-100 : Optimize round 1
RTL-100 : 43856/138 useful/useless nets, 42910/73 useful/useless insts
MRG-300 : Merged 6355 instances.
RTL-100 : Optimize round 1, 14324 better
RTL-100 : Optimize round 2
RTL-100 : 37495/0 useful/useless nets, 36555/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 173 macro adder
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
GAT-100 : Inferred 24 ROM instances
RTL-100 : 42730/429 useful/useless nets, 41403/207 useful/useless insts
CMD-005 : finish command "map_macro" in  9.276738s wall, 9.460000s user + 0.160000s system = 9.620000s CPU (103.7%)

CMD-006 : used memory is 1325 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "map"
GAT-100 : X or Z is treated as constant in optimizing instance _al_const_x.
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model system
TMR-601 : Build timing graph completely. Port num: 23, tpin num: 142027, tnet num: 42275, tinst num: 41322, tnode num: 206995, tedge num: 255551.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 346 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "start_timer -prepack" in  17.421442s wall, 17.630000s user + 0.300000s system = 17.930000s CPU (102.9%)

CMD-006 : used memory is 1551 MB, reserved memory is 2407 MB, peak memory is 2407 MB
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 42275 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 3 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 2 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=5, #lut = 12936 (3.82), #lev = 43 (12.36)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=5, #lut = 12790 (3.75), #lev = 42 (12.22)
GAT-100 : Mapping with K=5, #lut = 12759 (3.75), #lev = 42 (12.22)
GAT-100 : Mapping with K=5, #lut = 12759 (3.75), #lev = 42 (12.22)
GAT-100 : Logic optimization runtime opt =   1.94 sec, map =   0.00 sec
GAT-100 : Mapper mapped 33252 instances into 12836 LUTs, name keeping = 44%.
GAT-100 : Mapper removed 38 lut buffers
CMD-005 : finish command "map" in  38.870618s wall, 38.930000s user + 1.080000s system = 40.010000s CPU (102.9%)

CMD-006 : used memory is 1305 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "pack"
GAT-100 : Packing top model "system" ...
PAK-301 : Pack lib has 30 rtl pack models with 9 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 21757/0 useful/useless nets, 20862/7 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/bit_controller/sta_condition_reg
SEQ-301 :     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/reg0_b1
OPT-301 : Optimize round 1, 8 better
OPT-300 : Optimize round 2
RTL-100 : 21753/0 useful/useless nets, 20858/2 useful/useless insts
OPT-301 : Optimize round 2, 0 better
PAK-SEQ-305 : Packing 6423 DFF/LATCH to SEQ ...
PAK-BLE-301 : Packing 1466 adder to BLE ...
PAK-BLE-302 : Packed 1466 adder and 15 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 12822 LUT to BLE ...
PAK-BLE-302 : Packed 12822 LUT and 2638 SEQ to BLE.
PAK-302 : Packed 14 DRAM and 0 SEQ.
PAK-SEQ-301 : Packing 3770 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (3770 nodes)...
PAK-SEQ-302 : #1: Packed 3245 SEQ (177195 nodes)...
PAK-SEQ-303 : Packed 3245 SEQ with LUT/SLICE
PAK-SEQ-304 : 6941 single LUT's are left
PAK-SEQ-304 : 3770 single SEQ's are left
PAK-303 : Packing model "system" (AL_USER_NORMAL) with 13347/14299 primitive instances ...
GAT-200 WARNING: Rename 'KEEP' net from 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/gfcm_clk' to 'clk_16M'.
CLK-302 : Net clk_16M driven by BUFG (3894 clock/control pins, 2 other pins).
CLK-304 : Net CLKIN_pad is refclk of pll ip_pll/pll_inst.
CLK-305 : Net CLKIN_pad is fbclk of pll ip_pll/pll_inst.
CLK-308 : Net "clk_16M" drive clk pins.
CLK-308 : Net "slowclk" drive clk pins.
CLK-308 : Net "iobuf_jtag_TCK_o" drive clk pins.
CLK-308 : Net "clk_8388" drive clk pins.
CLK-309 : Tag rtl::Net CLKIN_pad as clock net
CLK-309 : Tag rtl::Net clk_16M as clock net
CLK-309 : Tag rtl::Net clk_8388 as clock net
CLK-309 : Tag rtl::Net iobuf_jtag_TCK_o as clock net
CLK-309 : Tag rtl::Net slowclk as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CLK-301 : Create BUFG instance for clk Net slowclk to drive 613 clock pins.
CMD-005 : finish command "pack" in  10.343127s wall, 10.530000s user + 0.160000s system = 10.690000s CPU (103.4%)

CMD-006 : used memory is 1326 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "report_area -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.area"
standard
IO Statistics
#IO                    45
  #input                4
  #output               6
  #inout               35

Utilization Statistics
#le                 16122   out of  19600   82.26%
  #lut              15616   out of  19600   79.67%
  #reg               6423   out of  19600   32.77%
#dsp                    0   out of     29    0.00%
#bram                  64   out of     64  100.00%
  #bram9k              64
  #fifo9k               0
#bram32k               16   out of     16  100.00%
#pad                   45   out of    243   18.52%
  #ireg                 1
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%
#bufg                   5   out of     16   31.25%

CMD-004 : start command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-005 : finish command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.db" in  13.806079s wall, 12.910000s user + 0.470000s system = 13.380000s CPU (96.9%)

CMD-006 : used memory is 1330 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "start_timer"
RUN-001 : There are total 8216 instances
RUN-001 : 4049 mslices, 4036 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
TMR-601 : Start building timing graph for model system
TMR-601 : Build timing graph completely. Port num: 23, tpin num: 91054, tnet num: 19117, tinst num: 8213, tnode num: 108919, tedge num: 150803.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 124 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "start_timer" in  9.336398s wall, 9.550000s user + 0.040000s system = 9.590000s CPU (102.7%)

CMD-006 : used memory is 1445 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "place"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
PLC-001 : Placer runs in 16 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 8214 instances, 8085 slices, 147 macros(819 instances)
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 3 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 2 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : Global placement ...
PLC-001 : Initial: Len = 5.98966e+06
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 82%, beta_incr = 0.505000
PLC-004 : Step(141): len = 4.75972e+06, overlap = 472.25
PLC-004 : Step(142): len = 4.08003e+06, overlap = 645
PLC-004 : Step(143): len = 3.71425e+06, overlap = 739.5
PLC-004 : Step(144): len = 3.44417e+06, overlap = 817.75
PLC-004 : Step(145): len = 3.18271e+06, overlap = 893.25
PLC-004 : Step(146): len = 2.92864e+06, overlap = 973.5
PLC-004 : Step(147): len = 2.71478e+06, overlap = 1038.25
PLC-004 : Step(148): len = 2.57218e+06, overlap = 1086
PLC-004 : Step(149): len = 2.32789e+06, overlap = 1187.5
PLC-004 : Step(150): len = 2.05713e+06, overlap = 1283.25
PLC-004 : Step(151): len = 1.93548e+06, overlap = 1325.5
PLC-004 : Step(152): len = 1.79632e+06, overlap = 1369.25
PLC-004 : Step(153): len = 1.67704e+06, overlap = 1410.5
PLC-004 : Step(154): len = 1.43726e+06, overlap = 1492.75
PLC-004 : Step(155): len = 1.30349e+06, overlap = 1522
PLC-004 : Step(156): len = 1.21006e+06, overlap = 1562.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.822831
PLC-004 : Step(157): len = 1.27376e+06, overlap = 1533.25
PLC-004 : Step(158): len = 1.31417e+06, overlap = 1461.25
PLC-004 : Step(159): len = 1.2769e+06, overlap = 1450.75
PLC-004 : Step(160): len = 1.26614e+06, overlap = 1473.25
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 0.965254
PLC-004 : Step(161): len = 1.63421e+06, overlap = 1303.75
PLC-004 : Step(162): len = 1.72337e+06, overlap = 1230.5
PLC-004 : Step(163): len = 1.69926e+06, overlap = 1166
PLC-004 : Step(164): len = 1.69318e+06, overlap = 1134.75
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 0.971243
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 82%, beta_incr = 0.505000
PLC-004 : Step(165): len = 1.69656e+06, overlap = 1211.5
PLC-004 : Step(166): len = 1.69425e+06, overlap = 1178.5
PLC-004 : Step(167): len = 1.6937e+06, overlap = 1180.75
PLC-004 : Step(168): len = 1.69395e+06, overlap = 1168.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 1.00816
PLC-004 : Step(169): len = 1.7009e+06, overlap = 1156.75
PLC-004 : Step(170): len = 1.70406e+06, overlap = 1145.5
PLC-004 : Step(171): len = 1.70853e+06, overlap = 1138.5
PLC-004 : Step(172): len = 1.71702e+06, overlap = 1133
PLC-004 : Step(173): len = 1.72113e+06, overlap = 1123
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 1.01813
PLC-004 : Step(174): len = 1.72634e+06, overlap = 1115.75
PLC-004 : Step(175): len = 1.73135e+06, overlap = 1109.75
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 1.0205
PLC-001 : Legalization ...
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(176): len = 1.47744e+06, overlap = 1089.75
PLC-004 : Step(177): len = 1.32441e+06, overlap = 1148.25
PLC-004 : Step(178): len = 1.23727e+06, overlap = 1176.25
PLC-004 : Step(179): len = 1.15187e+06, overlap = 1202
PLC-004 : Step(180): len = 1.07334e+06, overlap = 1231
PLC-004 : Step(181): len = 988783, overlap = 1264
PLC-004 : Step(182): len = 917915, overlap = 1296.5
PLC-004 : Step(183): len = 769248, overlap = 1364.75
PLC-004 : Step(184): len = 726597, overlap = 1376.25
PLC-004 : Step(185): len = 668067, overlap = 1402.25
PLC-004 : Step(186): len = 542855, overlap = 1514.75
PLC-004 : Step(187): len = 502918, overlap = 1522.75
PLC-004 : Step(188): len = 453204, overlap = 1528.75
PLC-004 : Step(189): len = 429264, overlap = 1540
PLC-004 : Step(190): len = 398999, overlap = 1545.75
PLC-004 : Step(191): len = 394642, overlap = 1550.75
PLC-004 : Step(192): len = 372687, overlap = 1552.5
PLC-004 : Step(193): len = 372096, overlap = 1553.25
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 1.54075
PLC-004 : Step(194): len = 1.24757e+06, overlap = 859.25
PLC-004 : Step(195): len = 1.19748e+06, overlap = 830.5
PLC-004 : Step(196): len = 1.17291e+06, overlap = 799.5
PLC-004 : Step(197): len = 1.15358e+06, overlap = 772.75
PLC-004 : Step(198): len = 1.13678e+06, overlap = 746.5
PLC-004 : Step(199): len = 1.12235e+06, overlap = 727.5
PLC-004 : Step(200): len = 1.1131e+06, overlap = 707
PLC-004 : Step(201): len = 1.10026e+06, overlap = 681
PLC-004 : Step(202): len = 1.09284e+06, overlap = 675
PLC-004 : Step(203): len = 1.08011e+06, overlap = 648
PLC-004 : Step(204): len = 1.07254e+06, overlap = 636.5
PLC-004 : Step(205): len = 1.06501e+06, overlap = 633.75
PLC-004 : Step(206): len = 1.04495e+06, overlap = 628.75
PLC-004 : Step(207): len = 1.03416e+06, overlap = 627.5
PLC-004 : Step(208): len = 1.02836e+06, overlap = 628.25
PLC-004 : Step(209): len = 1.01907e+06, overlap = 619
PLC-004 : Step(210): len = 1.0105e+06, overlap = 619.25
PLC-004 : Step(211): len = 1.00112e+06, overlap = 615
PLC-004 : Step(212): len = 994488, overlap = 605
PLC-004 : Step(213): len = 988336, overlap = 597.75
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 1.30644
PLC-004 : Step(214): len = 1.26949e+06, overlap = 447.25
PLC-004 : Step(215): len = 1.35559e+06, overlap = 397.5
PLC-004 : Step(216): len = 1.32833e+06, overlap = 306
PLC-004 : Step(217): len = 1.31892e+06, overlap = 292.25
PLC-004 : Step(218): len = 1.37017e+06, overlap = 284
PLC-004 : Step(219): len = 1.35579e+06, overlap = 271.5
PLC-004 : Step(220): len = 1.35084e+06, overlap = 270.5
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 1.00866
PLC-004 : Step(221): len = 1.4338e+06, overlap = 254
PLC-004 : Step(222): len = 1.41475e+06, overlap = 247.25
PLC-004 : Step(223): len = 1.41985e+06, overlap = 252.75
PLC-001 : :::3::: Try harder cell spreading, beta_incr = 0.837548
PLC-004 : Step(224): len = 1.42835e+06, overlap = 261.5
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(225): len = 1.44222e+06, overlap = 376
PLC-004 : Step(226): len = 1.43904e+06, overlap = 359.75
PLC-004 : Step(227): len = 1.4323e+06, overlap = 328.75
PLC-004 : Step(228): len = 1.42267e+06, overlap = 315.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.740383
PLC-004 : Step(229): len = 1.42189e+06, overlap = 304.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(230): len = 1.39461e+06, overlap = 78.5
PLC-004 : Step(231): len = 1.32172e+06, overlap = 176.25
PLC-004 : Step(232): len = 1.28794e+06, overlap = 209.25
PLC-004 : Step(233): len = 1.24923e+06, overlap = 285
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.763166
PLC-004 : Step(234): len = 1.30264e+06, overlap = 163.5
PLC-004 : Step(235): len = 1.33147e+06, overlap = 168.25
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 0.75316
PLC-004 : Step(236): len = 1.34022e+06, overlap = 167
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(237): len = 1.35402e+06, overlap = 277.25
PLC-004 : Step(238): len = 1.34457e+06, overlap = 257.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.69806
PLC-004 : Step(239): len = 1.34931e+06, overlap = 251
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 1.37118e+06, Over = 4
PLC-001 : Spreading special nets. 167 overflows in 2952 tiles.
PLC-001 : 265 instances has been re-located, deltaX = 254, deltaY = 174.
PLC-001 : Final: Len = 1.37422e+06, Over = 4
CMD-005 : finish command "place" in  73.365973s wall, 190.300000s user + 2.140000s system = 192.440000s CPU (262.3%)

CMD-006 : used memory is 1521 MB, reserved memory is 2407 MB, peak memory is 2407 MB
CMD-004 : start command "report_area -io_info -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.area"
standard
IO Statistics
#IO                    45
  #input                4
  #output               6
  #inout               35

Utilization Statistics
#le                 16122   out of  19600   82.26%
  #lut              15616   out of  19600   79.67%
  #reg               6423   out of  19600   32.77%
#dsp                    0   out of     29    0.00%
#bram                  64   out of     64  100.00%
  #bram9k              64
  #fifo9k               0
#bram32k               16   out of     16  100.00%
#pad                   45   out of    243   18.52%
  #ireg                 1
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%
#bufg                   5   out of     16   31.25%

CMD-004 : start command "route"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 9595 to 7016
RUN-001 : Pin misalignment score is improved from 7016 to 6821
RUN-001 : Pin misalignment score is improved from 6821 to 6812
RUN-001 : Pin misalignment score is improved from 6812 to 6814
RUN-001 : Pin local connectivity score is improved from 2308 to 21
RUN-001 : Pin misalignment score is improved from 7066 to 6856
RUN-001 : Pin misalignment score is improved from 6856 to 6845
RUN-001 : Pin misalignment score is improved from 6845 to 6845
RUN-001 : Pin local connectivity score is improved from 335 to 21
RTE-301 : End pin swap;  7.548977s wall, 7.700000s user + 0.070000s system = 7.770000s CPU (102.9%)

RTE-301 : Route runs in 16 thread(s)
RUN-001 : There are total 8216 instances
RUN-001 : 4049 mslices, 4036 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1.77552e+06, over cnt = 5750(17%), over = 10208, worst = 11
RTE-302 : len = 1.80802e+06, over cnt = 3718(11%), over = 5164, worst = 6
RTE-302 : len = 1.82529e+06, over cnt = 3262(9%), over = 3916, worst = 4
RTE-302 : len = 1.88313e+06, over cnt = 1412(4%), over = 1449, worst = 2
RTE-302 : len = 1.91867e+06, over cnt = 709(2%), over = 712, worst = 2
RTE-302 : len = 1.9565e+06, over cnt = 421(1%), over = 421, worst = 1
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : 444 out of 19273 nets being processed.
RTE-301 : End global routing;  10.937469s wall, 11.160000s user + 0.100000s system = 11.260000s CPU (102.9%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 50% nets. 
RTE-301 : Routed 62% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 : Routed 72% nets. 
RTE-301 : Routed 75% nets. 
RTE-301 : Routed 76% nets. 
RTE-301 : Routed 78% nets. 
RTE-301 : Routed 80% nets. 
RTE-301 :  37.987635s wall, 73.660000s user + 0.460000s system = 74.120000s CPU (195.1%)

RTE-302 : len = 3.9073e+06, over cnt = 21044(3%), over = 22132, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  13.990847s wall, 43.480000s user + 0.140000s system = 43.620000s CPU (311.8%)

RTE-302 : len = 3.64478e+06, over cnt = 14701(2%), over = 15212, worst = 3
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  15.943499s wall, 42.340000s user + 0.200000s system = 42.540000s CPU (266.8%)

RTE-302 : len = 3.47094e+06, over cnt = 9948(1%), over = 10136, worst = 3
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  18.657330s wall, 38.140000s user + 0.220000s system = 38.360000s CPU (205.6%)

RTE-302 : len = 3.36162e+06, over cnt = 5832(0%), over = 5907, worst = 2
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  19.595705s wall, 29.210000s user + 0.220000s system = 29.430000s CPU (150.2%)

RTE-302 : len = 3.32639e+06, over cnt = 3227(0%), over = 3248, worst = 2
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  17.328215s wall, 21.970000s user + 0.210000s system = 22.180000s CPU (128.0%)

RTE-302 : len = 3.31736e+06, over cnt = 1307(0%), over = 1308, worst = 2
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  5.688865s wall, 7.520000s user + 0.080000s system = 7.600000s CPU (133.6%)

RTE-302 : len = 3.34018e+06, over cnt = 599(0%), over = 599, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  3.175225s wall, 3.960000s user + 0.030000s system = 3.990000s CPU (125.7%)

RTE-302 : len = 3.37208e+06, over cnt = 225(0%), over = 225, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  1.597319s wall, 1.900000s user + 0.020000s system = 1.920000s CPU (120.2%)

RTE-302 : len = 3.39486e+06, over cnt = 75(0%), over = 75, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  1.541503s wall, 1.570000s user + 0.020000s system = 1.590000s CPU (103.1%)

RTE-302 : len = 3.40714e+06, over cnt = 14(0%), over = 14, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  1.294130s wall, 1.330000s user + 0.010000s system = 1.340000s CPU (103.5%)

RTE-302 : len = 3.40716e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-301 :  4.021608s wall, 4.090000s user + 0.040000s system = 4.130000s CPU (102.7%)

RTE-302 : len = 3.40716e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 12 =====
RTE-301 :  4.130550s wall, 4.220000s user + 0.030000s system = 4.250000s CPU (102.9%)

RTE-302 : len = 3.40716e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 13 =====
RTE-301 :  4.236642s wall, 4.330000s user + 0.040000s system = 4.370000s CPU (103.1%)

RTE-302 : len = 3.40716e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : LB ...
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  1.139274s wall, 1.160000s user + 0.010000s system = 1.170000s CPU (102.7%)

RTE-302 : len = 3.40716e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== LB Iter 2 =====
RTE-301 :  1.483050s wall, 1.510000s user + 0.020000s system = 1.530000s CPU (103.2%)

RTE-302 : len = 3.40716e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== LB Iter 3 =====
RTE-301 :  4.151262s wall, 4.220000s user + 0.050000s system = 4.270000s CPU (102.9%)

RTE-302 : len = 3.40716e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== LB Iter 4 =====
RTE-301 :  4.281238s wall, 4.380000s user + 0.040000s system = 4.420000s CPU (103.2%)

RTE-302 : len = 3.40716e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== LB Iter 5 =====
RTE-301 :  4.413122s wall, 4.510000s user + 0.030000s system = 4.540000s CPU (102.9%)

RTE-302 : len = 3.40716e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : Disturbance ...
RTE-301 : ===== Disturbing Iter 1 =====
RTE-301 :  0.190517s wall, 0.180000s user + 0.000000s system = 0.180000s CPU (94.5%)

RTE-302 : len = 3.40735e+06, over cnt = 14(0%), over = 14, worst = 1
RTE-301 : ===== Disturbing Iter 2 =====
RTE-301 :  0.238249s wall, 0.240000s user + 0.000000s system = 0.240000s CPU (100.7%)

RTE-302 : len = 3.40762e+06, over cnt = 11(0%), over = 11, worst = 1
RTE-301 : ===== Disturbing Iter 3 =====
RTE-301 :  0.244723s wall, 0.260000s user + 0.010000s system = 0.270000s CPU (110.3%)

RTE-302 : len = 3.40787e+06, over cnt = 7(0%), over = 7, worst = 1
RTE-301 : ===== Disturbing Iter 4 =====
RTE-301 :  0.301795s wall, 0.310000s user + 0.000000s system = 0.310000s CPU (102.7%)

RTE-302 : len = 3.40777e+06, over cnt = 7(0%), over = 7, worst = 1
RTE-301 : ===== Cleanup Iter 1 =====
RTE-301 :  0.160726s wall, 0.150000s user + 0.010000s system = 0.160000s CPU (99.5%)

RTE-302 : len = 3.40763e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== Cleanup Iter 2 =====
RTE-301 :  0.261257s wall, 0.280000s user + 0.000000s system = 0.280000s CPU (107.2%)

RTE-302 : len = 3.4076e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== Cleanup Iter 3 =====
RTE-301 :  0.323137s wall, 0.340000s user + 0.010000s system = 0.350000s CPU (108.3%)

RTE-302 : len = 3.4076e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== Cleanup Iter 4 =====
RTE-301 :  0.738605s wall, 0.740000s user + 0.000000s system = 0.740000s CPU (100.2%)

RTE-302 : len = 3.4076e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== Cleanup Iter 5 =====
RTE-301 :  0.704064s wall, 0.710000s user + 0.010000s system = 0.720000s CPU (102.3%)

RTE-302 : len = 3.4076e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== Cleanup Iter 6 =====
RTE-301 :  2.026562s wall, 2.090000s user + 0.010000s system = 2.100000s CPU (103.6%)

RTE-302 : len = 3.4076e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== Cleanup Iter 7 =====
RTE-301 :  2.049084s wall, 2.090000s user + 0.020000s system = 2.110000s CPU (103.0%)

RTE-302 : len = 3.4076e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== Cleanup Iter 8 =====
RTE-301 :  2.042746s wall, 2.090000s user + 0.010000s system = 2.100000s CPU (102.8%)

RTE-302 : len = 3.4076e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : 20 feed throughs used by 13 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  195.815372s wall, 325.390000s user + 2.110000s system = 327.500000s CPU (167.2%)

ECO-001 : Fixing routing violation through ECO...
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RTE-301 : Route runs in 16 thread(s)
RUN-001 : There are total 8235 instances
RUN-001 : 4058 mslices, 4046 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1.77552e+06, over cnt = 5750(17%), over = 10208, worst = 11
RTE-302 : len = 1.80802e+06, over cnt = 3718(11%), over = 5164, worst = 6
RTE-302 : len = 1.82529e+06, over cnt = 3262(9%), over = 3916, worst = 4
RTE-302 : len = 1.88313e+06, over cnt = 1412(4%), over = 1449, worst = 2
RTE-302 : len = 1.91867e+06, over cnt = 709(2%), over = 712, worst = 2
RTE-302 : len = 1.9565e+06, over cnt = 421(1%), over = 421, worst = 1
RTE-301 : End global routing;  9.698262s wall, 9.900000s user + 0.100000s system = 10.000000s CPU (103.1%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-302 : len = 3.4076e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-302 : len = 3.4076e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-302 : len = 3.40757e+06, over cnt = 7(0%), over = 7, worst = 1
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  0.531356s wall, 0.540000s user + 0.010000s system = 0.550000s CPU (103.5%)

RTE-302 : len = 3.40762e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== LB Iter 2 =====
RTE-301 :  0.685620s wall, 0.700000s user + 0.000000s system = 0.700000s CPU (102.1%)

RTE-302 : len = 3.40758e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== LB Iter 3 =====
RTE-301 :  1.662531s wall, 1.700000s user + 0.000000s system = 1.700000s CPU (102.3%)

RTE-302 : len = 3.40758e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== LB Iter 4 =====
RTE-301 :  1.728053s wall, 1.780000s user + 0.010000s system = 1.790000s CPU (103.6%)

RTE-302 : len = 3.40758e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== LB Iter 5 =====
RTE-301 :  1.850528s wall, 1.880000s user + 0.030000s system = 1.910000s CPU (103.2%)

RTE-302 : len = 3.40758e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : Disturbance ...
RTE-301 : ===== Disturbing Iter 1 =====
RTE-301 :  0.142501s wall, 0.150000s user + 0.000000s system = 0.150000s CPU (105.3%)

RTE-302 : len = 3.40763e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== Disturbing Iter 2 =====
RTE-301 :  0.101547s wall, 0.100000s user + 0.010000s system = 0.110000s CPU (108.3%)

RTE-302 : len = 3.40757e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== Disturbing Iter 3 =====
RTE-301 :  0.147509s wall, 0.140000s user + 0.010000s system = 0.150000s CPU (101.7%)

RTE-302 : len = 3.40784e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Disturbing Iter 4 =====
RTE-301 :  0.179184s wall, 0.180000s user + 0.010000s system = 0.190000s CPU (106.0%)

RTE-302 : len = 3.40789e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 1 =====
RTE-301 :  0.108590s wall, 0.100000s user + 0.000000s system = 0.100000s CPU (92.1%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 2 =====
RTE-301 :  0.129273s wall, 0.130000s user + 0.010000s system = 0.140000s CPU (108.3%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 3 =====
RTE-301 :  0.154816s wall, 0.160000s user + 0.000000s system = 0.160000s CPU (103.3%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 4 =====
RTE-301 :  0.330774s wall, 0.340000s user + 0.000000s system = 0.340000s CPU (102.8%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 5 =====
RTE-301 :  0.367113s wall, 0.360000s user + 0.010000s system = 0.370000s CPU (100.8%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 6 =====
RTE-301 :  1.143092s wall, 1.180000s user + 0.010000s system = 1.190000s CPU (104.1%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 7 =====
RTE-301 :  1.047784s wall, 1.070000s user + 0.010000s system = 1.080000s CPU (103.1%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 8 =====
RTE-301 :  1.107852s wall, 1.130000s user + 0.010000s system = 1.140000s CPU (102.9%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : End detail incremental routing;  24.181142s wall, 24.660000s user + 0.260000s system = 24.920000s CPU (103.1%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RTE-301 : Route runs in 16 thread(s)
RUN-001 : There are total 8235 instances
RUN-001 : 4058 mslices, 4046 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1.77552e+06, over cnt = 5750(17%), over = 10208, worst = 11
RTE-302 : len = 1.80802e+06, over cnt = 3718(11%), over = 5164, worst = 6
RTE-302 : len = 1.82529e+06, over cnt = 3262(9%), over = 3916, worst = 4
RTE-302 : len = 1.88313e+06, over cnt = 1412(4%), over = 1449, worst = 2
RTE-302 : len = 1.91867e+06, over cnt = 709(2%), over = 712, worst = 2
RTE-302 : len = 1.9565e+06, over cnt = 421(1%), over = 421, worst = 1
RTE-301 : End global routing;  9.623039s wall, 9.830000s user + 0.080000s system = 9.910000s CPU (103.0%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 12 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 13 =====
RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  0.314673s wall, 0.310000s user + 0.020000s system = 0.330000s CPU (104.9%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== LB Iter 2 =====
RTE-301 :  0.300760s wall, 0.310000s user + 0.000000s system = 0.310000s CPU (103.1%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== LB Iter 3 =====
RTE-301 :  1.112954s wall, 1.130000s user + 0.010000s system = 1.140000s CPU (102.4%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== LB Iter 4 =====
RTE-301 :  1.015668s wall, 1.040000s user + 0.000000s system = 1.040000s CPU (102.4%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== LB Iter 5 =====
RTE-301 :  1.009131s wall, 1.020000s user + 0.020000s system = 1.040000s CPU (103.1%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : Disturbance ...
RTE-301 : ===== Disturbing Iter 1 =====
RTE-301 :  0.123360s wall, 0.110000s user + 0.020000s system = 0.130000s CPU (105.4%)

RTE-302 : len = 3.40754e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Disturbing Iter 2 =====
RTE-301 :  0.114234s wall, 0.120000s user + 0.000000s system = 0.120000s CPU (105.0%)

RTE-302 : len = 3.40757e+06, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== Disturbing Iter 3 =====
RTE-301 :  0.166946s wall, 0.170000s user + 0.000000s system = 0.170000s CPU (101.8%)

RTE-302 : len = 3.40784e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Disturbing Iter 4 =====
RTE-301 :  0.174982s wall, 0.170000s user + 0.010000s system = 0.180000s CPU (102.9%)

RTE-302 : len = 3.40789e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 1 =====
RTE-301 :  0.105717s wall, 0.110000s user + 0.000000s system = 0.110000s CPU (104.1%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 2 =====
RTE-301 :  0.145528s wall, 0.160000s user + 0.000000s system = 0.160000s CPU (109.9%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 3 =====
RTE-301 :  0.167748s wall, 0.170000s user + 0.000000s system = 0.170000s CPU (101.3%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 4 =====
RTE-301 :  0.325258s wall, 0.330000s user + 0.000000s system = 0.330000s CPU (101.5%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 5 =====
RTE-301 :  0.367895s wall, 0.370000s user + 0.010000s system = 0.380000s CPU (103.3%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 6 =====
RTE-301 :  1.104888s wall, 1.130000s user + 0.010000s system = 1.140000s CPU (103.2%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 7 =====
RTE-301 :  1.164038s wall, 1.200000s user + 0.000000s system = 1.200000s CPU (103.1%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== Cleanup Iter 8 =====
RTE-301 :  1.046922s wall, 1.080000s user + 0.010000s system = 1.090000s CPU (104.1%)

RTE-302 : len = 3.40751e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : End detail incremental routing;  26.649900s wall, 27.210000s user + 0.280000s system = 27.490000s CPU (103.2%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
RTE-301 : Routing violations:
RTE-101 ERROR: Location: (x12y40_n2beg5), nets: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/rf_wbck_wdat[22] dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/rf_r$14$[20]
RTE-101 ERROR: Location: (x21y46_w2beg4), nets: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/rf_wen[8] _al_u15740_o
RTE-101 ERROR: Location: (x28y43_s2beg4), nets: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/rf_wen[3] _al_u15775_o
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  370.398382s wall, 503.890000s user + 3.880000s system = 507.770000s CPU (137.1%)

CMD-006 : used memory is 1627 MB, reserved memory is 2519 MB, peak memory is 2519 MB
CMD-004 : start command "set_param route opt_timing high"
CMD-004 : start command "import_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.033.
RUN-001 : Import timing constraints
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-005 : finish command "import_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.db" in  17.803915s wall, 17.770000s user + 0.040000s system = 17.810000s CPU (100.0%)

CMD-006 : used memory is 1507 MB, reserved memory is 2519 MB, peak memory is 2519 MB
CMD-004 : start command "start_timer"
RUN-001 : There are total 8216 instances
RUN-001 : 4049 mslices, 4036 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
TMR-601 : Start building timing graph for model system
TMR-601 : Build timing graph completely. Port num: 23, tpin num: 91054, tnet num: 19117, tinst num: 8213, tnode num: 108919, tedge num: 150803.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 124 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "start_timer" in  9.205327s wall, 9.310000s user + 0.160000s system = 9.470000s CPU (102.9%)

CMD-006 : used memory is 1621 MB, reserved memory is 2519 MB, peak memory is 2519 MB
CMD-004 : start command "place"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
PLC-001 : Placer runs in 16 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 8214 instances, 8085 slices, 147 macros(819 instances)
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 3 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 2 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : Global placement ...
PLC-001 : Initial: Len = 5.98966e+06
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 82%, beta_incr = 0.505000
PLC-004 : Step(264): len = 4.75972e+06, overlap = 472.25
PLC-004 : Step(265): len = 4.08003e+06, overlap = 645
PLC-004 : Step(266): len = 3.71425e+06, overlap = 739.5
PLC-004 : Step(267): len = 3.44417e+06, overlap = 817.75
PLC-004 : Step(268): len = 3.18271e+06, overlap = 893.25
PLC-004 : Step(269): len = 2.92864e+06, overlap = 973.5
PLC-004 : Step(270): len = 2.71478e+06, overlap = 1038.25
PLC-004 : Step(271): len = 2.57218e+06, overlap = 1086
PLC-004 : Step(272): len = 2.32789e+06, overlap = 1187.5
PLC-004 : Step(273): len = 2.05713e+06, overlap = 1283.25
PLC-004 : Step(274): len = 1.93548e+06, overlap = 1325.5
PLC-004 : Step(275): len = 1.79632e+06, overlap = 1369.25
PLC-004 : Step(276): len = 1.67704e+06, overlap = 1410.5
PLC-004 : Step(277): len = 1.43726e+06, overlap = 1492.75
PLC-004 : Step(278): len = 1.30349e+06, overlap = 1522
PLC-004 : Step(279): len = 1.21006e+06, overlap = 1562.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.822831
PLC-004 : Step(280): len = 1.27376e+06, overlap = 1533.25
PLC-004 : Step(281): len = 1.31417e+06, overlap = 1461.25
PLC-004 : Step(282): len = 1.2769e+06, overlap = 1450.75
PLC-004 : Step(283): len = 1.26614e+06, overlap = 1473.25
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 0.965254
PLC-004 : Step(284): len = 1.63421e+06, overlap = 1303.75
PLC-004 : Step(285): len = 1.72337e+06, overlap = 1230.5
PLC-004 : Step(286): len = 1.69926e+06, overlap = 1166
PLC-004 : Step(287): len = 1.69318e+06, overlap = 1134.75
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 0.971243
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 82%, beta_incr = 0.505000
PLC-004 : Step(288): len = 1.69656e+06, overlap = 1211.5
PLC-004 : Step(289): len = 1.69425e+06, overlap = 1178.5
PLC-004 : Step(290): len = 1.6937e+06, overlap = 1180.75
PLC-004 : Step(291): len = 1.69395e+06, overlap = 1168.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 1.00816
PLC-004 : Step(292): len = 1.7009e+06, overlap = 1156.75
PLC-004 : Step(293): len = 1.70406e+06, overlap = 1145.5
PLC-004 : Step(294): len = 1.70853e+06, overlap = 1138.5
PLC-004 : Step(295): len = 1.71702e+06, overlap = 1133
PLC-004 : Step(296): len = 1.72113e+06, overlap = 1123
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 1.01813
PLC-004 : Step(297): len = 1.72634e+06, overlap = 1115.75
PLC-004 : Step(298): len = 1.73135e+06, overlap = 1109.75
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 1.0205
PLC-001 : Legalization ...
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(299): len = 1.47744e+06, overlap = 1089.75
PLC-004 : Step(300): len = 1.32441e+06, overlap = 1148.25
PLC-004 : Step(301): len = 1.23727e+06, overlap = 1176.25
PLC-004 : Step(302): len = 1.15187e+06, overlap = 1202
PLC-004 : Step(303): len = 1.07334e+06, overlap = 1231
PLC-004 : Step(304): len = 988783, overlap = 1264
PLC-004 : Step(305): len = 917915, overlap = 1296.5
PLC-004 : Step(306): len = 769248, overlap = 1364.75
PLC-004 : Step(307): len = 726597, overlap = 1376.25
PLC-004 : Step(308): len = 668067, overlap = 1402.25
PLC-004 : Step(309): len = 542855, overlap = 1514.75
PLC-004 : Step(310): len = 502918, overlap = 1522.75
PLC-004 : Step(311): len = 453204, overlap = 1528.75
PLC-004 : Step(312): len = 429264, overlap = 1540
PLC-004 : Step(313): len = 398999, overlap = 1545.75
PLC-004 : Step(314): len = 394642, overlap = 1550.75
PLC-004 : Step(315): len = 372687, overlap = 1552.5
PLC-004 : Step(316): len = 372096, overlap = 1553.25
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 1.54075
PLC-004 : Step(317): len = 1.24757e+06, overlap = 859.25
PLC-004 : Step(318): len = 1.19748e+06, overlap = 830.5
PLC-004 : Step(319): len = 1.17291e+06, overlap = 799.5
PLC-004 : Step(320): len = 1.15358e+06, overlap = 772.75
PLC-004 : Step(321): len = 1.13678e+06, overlap = 746.5
PLC-004 : Step(322): len = 1.12235e+06, overlap = 727.5
PLC-004 : Step(323): len = 1.1131e+06, overlap = 707
PLC-004 : Step(324): len = 1.10026e+06, overlap = 681
PLC-004 : Step(325): len = 1.09284e+06, overlap = 675
PLC-004 : Step(326): len = 1.08011e+06, overlap = 648
PLC-004 : Step(327): len = 1.07254e+06, overlap = 636.5
PLC-004 : Step(328): len = 1.06501e+06, overlap = 633.75
PLC-004 : Step(329): len = 1.04495e+06, overlap = 628.75
PLC-004 : Step(330): len = 1.03416e+06, overlap = 627.5
PLC-004 : Step(331): len = 1.02836e+06, overlap = 628.25
PLC-004 : Step(332): len = 1.01907e+06, overlap = 619
PLC-004 : Step(333): len = 1.0105e+06, overlap = 619.25
PLC-004 : Step(334): len = 1.00112e+06, overlap = 615
PLC-004 : Step(335): len = 994488, overlap = 605
PLC-004 : Step(336): len = 988336, overlap = 597.75
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 1.30644
PLC-004 : Step(337): len = 1.26949e+06, overlap = 447.25
PLC-004 : Step(338): len = 1.35559e+06, overlap = 397.5
PLC-004 : Step(339): len = 1.32833e+06, overlap = 306
PLC-004 : Step(340): len = 1.31892e+06, overlap = 292.25
PLC-004 : Step(341): len = 1.37017e+06, overlap = 284
PLC-004 : Step(342): len = 1.35579e+06, overlap = 271.5
PLC-004 : Step(343): len = 1.35084e+06, overlap = 270.5
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 1.00866
PLC-004 : Step(344): len = 1.4338e+06, overlap = 254
PLC-004 : Step(345): len = 1.41475e+06, overlap = 247.25
PLC-004 : Step(346): len = 1.41985e+06, overlap = 252.75
PLC-001 : :::3::: Try harder cell spreading, beta_incr = 0.837548
PLC-004 : Step(347): len = 1.42835e+06, overlap = 261.5
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(348): len = 1.44222e+06, overlap = 376
PLC-004 : Step(349): len = 1.43904e+06, overlap = 359.75
PLC-004 : Step(350): len = 1.4323e+06, overlap = 328.75
PLC-004 : Step(351): len = 1.42267e+06, overlap = 315.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.740383
PLC-004 : Step(352): len = 1.42189e+06, overlap = 304.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(353): len = 1.39461e+06, overlap = 78.5
PLC-004 : Step(354): len = 1.32172e+06, overlap = 176.25
PLC-004 : Step(355): len = 1.28794e+06, overlap = 209.25
PLC-004 : Step(356): len = 1.24923e+06, overlap = 285
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.763166
PLC-004 : Step(357): len = 1.30264e+06, overlap = 163.5
PLC-004 : Step(358): len = 1.33147e+06, overlap = 168.25
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 0.75316
PLC-004 : Step(359): len = 1.34022e+06, overlap = 167
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(360): len = 1.35402e+06, overlap = 277.25
PLC-004 : Step(361): len = 1.34457e+06, overlap = 257.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.69806
PLC-004 : Step(362): len = 1.34931e+06, overlap = 251
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 1.37118e+06, Over = 4
PLC-001 : Spreading special nets. 167 overflows in 2952 tiles.
PLC-001 : 265 instances has been re-located, deltaX = 254, deltaY = 174.
PLC-001 : Final: Len = 1.37422e+06, Over = 4
CMD-005 : finish command "place" in  72.988388s wall, 191.160000s user + 2.890000s system = 194.050000s CPU (265.9%)

CMD-006 : used memory is 1690 MB, reserved memory is 2519 MB, peak memory is 2519 MB
CMD-004 : start command "report_area -io_info -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.area"
standard
IO Statistics
#IO                    45
  #input                4
  #output               6
  #inout               35

Utilization Statistics
#le                 16122   out of  19600   82.26%
  #lut              15616   out of  19600   79.67%
  #reg               6423   out of  19600   32.77%
#dsp                    0   out of     29    0.00%
#bram                  64   out of     64  100.00%
  #bram9k              64
  #fifo9k               0
#bram32k               16   out of     16  100.00%
#pad                   45   out of    243   18.52%
  #ireg                 1
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%
#bufg                   5   out of     16   31.25%

GUI-001 : set_param route opt_timing high
CMD-004 : start command "route"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 9595 to 7016
RUN-001 : Pin misalignment score is improved from 7016 to 6821
RUN-001 : Pin misalignment score is improved from 6821 to 6812
RUN-001 : Pin misalignment score is improved from 6812 to 6814
RUN-001 : Pin local connectivity score is improved from 2308 to 21
RUN-001 : Pin misalignment score is improved from 7066 to 6856
RUN-001 : Pin misalignment score is improved from 6856 to 6845
RUN-001 : Pin misalignment score is improved from 6845 to 6845
RUN-001 : Pin local connectivity score is improved from 335 to 21
RTE-301 : End pin swap;  6.165134s wall, 6.220000s user + 0.120000s system = 6.340000s CPU (102.8%)

RTE-301 : Route runs in 16 thread(s)
RUN-001 : There are total 8216 instances
RUN-001 : 4049 mslices, 4036 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1.77552e+06, over cnt = 5750(17%), over = 10208, worst = 11
RTE-302 : len = 1.80802e+06, over cnt = 3718(11%), over = 5164, worst = 6
RTE-302 : len = 1.82529e+06, over cnt = 3262(9%), over = 3916, worst = 4
RTE-302 : len = 1.88313e+06, over cnt = 1412(4%), over = 1449, worst = 2
RTE-302 : len = 1.91867e+06, over cnt = 709(2%), over = 712, worst = 2
RTE-302 : len = 1.9565e+06, over cnt = 421(1%), over = 421, worst = 1
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : 444 out of 19273 nets being processed.
RTE-301 : End global routing;  11.366643s wall, 11.470000s user + 0.230000s system = 11.700000s CPU (102.9%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 50% nets. 
RTE-301 : Routed 62% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 : Routed 72% nets. 
RTE-301 : Routed 75% nets. 
RTE-301 : Routed 76% nets. 
RTE-301 : Routed 78% nets. 
RTE-301 : Routed 80% nets. 
RTE-301 :  37.945471s wall, 70.740000s user + 0.760000s system = 71.500000s CPU (188.4%)

RTE-302 : len = 3.9133e+06, over cnt = 21568(3%), over = 22811, worst = 4
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  12.838570s wall, 40.030000s user + 0.280000s system = 40.310000s CPU (314.0%)

RTE-302 : len = 3.65217e+06, over cnt = 15839(2%), over = 16527, worst = 3
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  14.666031s wall, 40.420000s user + 0.320000s system = 40.740000s CPU (277.8%)

RTE-302 : len = 3.46236e+06, over cnt = 11401(1%), over = 11724, worst = 3
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  18.480147s wall, 40.120000s user + 0.370000s system = 40.490000s CPU (219.1%)

RTE-302 : len = 3.3336e+06, over cnt = 7649(1%), over = 7790, worst = 3
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  18.803589s wall, 33.210000s user + 0.370000s system = 33.580000s CPU (178.6%)

RTE-302 : len = 3.28475e+06, over cnt = 4970(0%), over = 5028, worst = 2
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  21.718427s wall, 27.120000s user + 0.380000s system = 27.500000s CPU (126.6%)

RTE-302 : len = 3.25626e+06, over cnt = 2746(0%), over = 2767, worst = 3
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  15.098364s wall, 18.450000s user + 0.270000s system = 18.720000s CPU (124.0%)

RTE-302 : len = 3.2862e+06, over cnt = 1707(0%), over = 1714, worst = 2
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  11.527673s wall, 13.180000s user + 0.180000s system = 13.360000s CPU (115.9%)

RTE-302 : len = 3.31487e+06, over cnt = 1073(0%), over = 1074, worst = 2
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  7.724147s wall, 9.500000s user + 0.210000s system = 9.710000s CPU (125.7%)

RTE-302 : len = 3.34406e+06, over cnt = 733(0%), over = 734, worst = 2
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  11.032533s wall, 11.130000s user + 0.180000s system = 11.310000s CPU (102.5%)

RTE-302 : len = 3.36187e+06, over cnt = 545(0%), over = 545, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  10.232893s wall, 10.360000s user + 0.160000s system = 10.520000s CPU (102.8%)

RTE-302 : len = 3.37008e+06, over cnt = 401(0%), over = 401, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-301 :  14.567317s wall, 14.690000s user + 0.310000s system = 15.000000s CPU (103.0%)

RTE-302 : len = 3.38146e+06, over cnt = 275(0%), over = 275, worst = 1
RTE-301 : ===== DR Iter 12 =====
RTE-301 :  11.472156s wall, 11.580000s user + 0.230000s system = 11.810000s CPU (102.9%)

RTE-302 : len = 3.38504e+06, over cnt = 208(0%), over = 208, worst = 1
RTE-301 : ===== DR Iter 13 =====
RTE-301 :  10.320264s wall, 10.460000s user + 0.170000s system = 10.630000s CPU (103.0%)

RTE-302 : len = 3.38503e+06, over cnt = 197(0%), over = 197, worst = 1
RTE-301 : ===== DR Iter 14 =====
RTE-301 :  9.959982s wall, 10.090000s user + 0.170000s system = 10.260000s CPU (103.0%)

RTE-302 : len = 3.38506e+06, over cnt = 198(0%), over = 198, worst = 1
RTE-301 : LB ...
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  3.563883s wall, 3.580000s user + 0.070000s system = 3.650000s CPU (102.4%)

RTE-302 : len = 3.3849e+06, over cnt = 181(0%), over = 181, worst = 1
RTE-301 : ===== LB Iter 2 =====
RTE-301 :  4.029510s wall, 4.080000s user + 0.060000s system = 4.140000s CPU (102.7%)

RTE-302 : len = 3.38494e+06, over cnt = 169(0%), over = 169, worst = 1
RTE-301 : ===== LB Iter 3 =====
RTE-301 :  7.229451s wall, 7.330000s user + 0.120000s system = 7.450000s CPU (103.1%)

RTE-302 : len = 3.38558e+06, over cnt = 134(0%), over = 134, worst = 1
RTE-301 : ===== LB Iter 4 =====
RTE-301 :  6.905118s wall, 6.990000s user + 0.160000s system = 7.150000s CPU (103.5%)

RTE-302 : len = 3.38654e+06, over cnt = 115(0%), over = 115, worst = 1
RTE-301 : ===== LB Iter 5 =====
RTE-301 :  6.371206s wall, 6.470000s user + 0.100000s system = 6.570000s CPU (103.1%)

RTE-302 : len = 3.38654e+06, over cnt = 113(0%), over = 113, worst = 1
RTE-301 : ===== LB Iter 6 =====
RTE-301 :  6.462111s wall, 6.490000s user + 0.150000s system = 6.640000s CPU (102.8%)

RTE-302 : len = 3.38655e+06, over cnt = 112(0%), over = 112, worst = 1
RTE-301 : ===== LB Iter 7 =====
RTE-301 :  6.345970s wall, 6.410000s user + 0.110000s system = 6.520000s CPU (102.7%)

RTE-302 : len = 3.38654e+06, over cnt = 113(0%), over = 113, worst = 1
RTE-301 : Disturbance ...
RTE-301 : ===== Disturbing Iter 1 =====
RTE-301 :  0.601451s wall, 0.640000s user + 0.020000s system = 0.660000s CPU (109.7%)

RTE-302 : len = 3.38717e+06, over cnt = 127(0%), over = 127, worst = 1
RTE-301 : ===== Disturbing Iter 2 =====
RTE-301 :  0.800472s wall, 0.850000s user + 0.020000s system = 0.870000s CPU (108.7%)

RTE-302 : len = 3.38809e+06, over cnt = 88(0%), over = 88, worst = 1
RTE-301 : ===== Disturbing Iter 3 =====
RTE-301 :  0.648629s wall, 0.750000s user + 0.020000s system = 0.770000s CPU (118.7%)

RTE-302 : len = 3.3904e+06, over cnt = 58(0%), over = 58, worst = 1
RTE-301 : ===== Disturbing Iter 4 =====
RTE-301 :  0.460952s wall, 0.550000s user + 0.010000s system = 0.560000s CPU (121.5%)

RTE-302 : len = 3.39242e+06, over cnt = 25(0%), over = 25, worst = 1
RTE-301 : ===== Cleanup Iter 1 =====
RTE-301 :  0.221055s wall, 0.220000s user + 0.010000s system = 0.230000s CPU (104.0%)

RTE-302 : len = 3.3923e+06, over cnt = 18(0%), over = 18, worst = 1
RTE-301 : ===== Cleanup Iter 2 =====
RTE-301 :  0.386776s wall, 0.420000s user + 0.000000s system = 0.420000s CPU (108.6%)

RTE-302 : len = 3.39273e+06, over cnt = 10(0%), over = 10, worst = 1
RTE-301 : ===== Cleanup Iter 3 =====
RTE-301 :  0.402578s wall, 0.430000s user + 0.010000s system = 0.440000s CPU (109.3%)

RTE-302 : len = 3.39308e+06, over cnt = 9(0%), over = 9, worst = 1
RTE-301 : ===== Cleanup Iter 4 =====
RTE-301 :  0.568868s wall, 0.570000s user + 0.010000s system = 0.580000s CPU (102.0%)

RTE-302 : len = 3.39358e+06, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== Cleanup Iter 5 =====
RTE-301 :  0.604767s wall, 0.600000s user + 0.020000s system = 0.620000s CPU (102.5%)

RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== Cleanup Iter 6 =====
RTE-301 :  1.134483s wall, 1.160000s user + 0.000000s system = 1.160000s CPU (102.2%)

RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== Cleanup Iter 7 =====
RTE-301 :  1.031585s wall, 1.060000s user + 0.010000s system = 1.070000s CPU (103.7%)

RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== Cleanup Iter 8 =====
RTE-301 :  1.026081s wall, 1.040000s user + 0.020000s system = 1.060000s CPU (103.3%)

RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : 314 feed throughs used by 202 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  295.751203s wall, 431.590000s user + 5.670000s system = 437.260000s CPU (147.8%)

ECO-001 : Fixing routing violation through ECO...
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RTE-301 : Route runs in 16 thread(s)
RUN-001 : There are total 8448 instances
RUN-001 : 4170 mslices, 4147 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1.77552e+06, over cnt = 5750(17%), over = 10208, worst = 11
RTE-302 : len = 1.80802e+06, over cnt = 3718(11%), over = 5164, worst = 6
RTE-302 : len = 1.82529e+06, over cnt = 3262(9%), over = 3916, worst = 4
RTE-302 : len = 1.88313e+06, over cnt = 1412(4%), over = 1449, worst = 2
RTE-302 : len = 1.91867e+06, over cnt = 709(2%), over = 712, worst = 2
RTE-302 : len = 1.9565e+06, over cnt = 421(1%), over = 421, worst = 1
RTE-301 : End global routing;  9.720569s wall, 9.850000s user + 0.150000s system = 10.000000s CPU (102.9%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 12 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 13 =====
RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  0.242150s wall, 0.240000s user + 0.010000s system = 0.250000s CPU (103.2%)

RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== LB Iter 2 =====
RTE-301 :  0.300727s wall, 0.300000s user + 0.010000s system = 0.310000s CPU (103.1%)

RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== LB Iter 3 =====
RTE-301 :  0.865679s wall, 0.880000s user + 0.020000s system = 0.900000s CPU (104.0%)

RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== LB Iter 4 =====
RTE-301 :  0.825450s wall, 0.830000s user + 0.020000s system = 0.850000s CPU (103.0%)

RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== LB Iter 5 =====
RTE-301 :  0.887140s wall, 0.890000s user + 0.020000s system = 0.910000s CPU (102.6%)

RTE-302 : len = 3.39398e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : Disturbance ...
RTE-301 : ===== Disturbing Iter 1 =====
RTE-301 :  0.114135s wall, 0.110000s user + 0.020000s system = 0.130000s CPU (113.9%)

RTE-302 : len = 3.39399e+06, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== Disturbing Iter 2 =====
RTE-301 :  0.134969s wall, 0.120000s user + 0.010000s system = 0.130000s CPU (96.3%)

RTE-302 : len = 3.39406e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Disturbing Iter 3 =====
RTE-301 :  0.127750s wall, 0.130000s user + 0.000000s system = 0.130000s CPU (101.8%)

RTE-302 : len = 3.3941e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Disturbing Iter 4 =====
RTE-301 :  0.142647s wall, 0.130000s user + 0.020000s system = 0.150000s CPU (105.2%)

RTE-302 : len = 3.3941e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 1 =====
RTE-301 :  0.105578s wall, 0.090000s user + 0.010000s system = 0.100000s CPU (94.7%)

RTE-302 : len = 3.394e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 2 =====
RTE-301 :  0.116868s wall, 0.120000s user + 0.000000s system = 0.120000s CPU (102.7%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 3 =====
RTE-301 :  0.154910s wall, 0.150000s user + 0.010000s system = 0.160000s CPU (103.3%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 4 =====
RTE-301 :  0.204218s wall, 0.200000s user + 0.000000s system = 0.200000s CPU (97.9%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 5 =====
RTE-301 :  0.222541s wall, 0.210000s user + 0.020000s system = 0.230000s CPU (103.4%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 6 =====
RTE-301 :  0.527213s wall, 0.530000s user + 0.010000s system = 0.540000s CPU (102.4%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 7 =====
RTE-301 :  0.451332s wall, 0.450000s user + 0.010000s system = 0.460000s CPU (101.9%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 8 =====
RTE-301 :  0.507318s wall, 0.520000s user + 0.000000s system = 0.520000s CPU (102.5%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : End detail incremental routing;  22.809725s wall, 22.950000s user + 0.550000s system = 23.500000s CPU (103.0%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RTE-301 : Route runs in 16 thread(s)
RUN-001 : There are total 8448 instances
RUN-001 : 4170 mslices, 4147 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1.77552e+06, over cnt = 5750(17%), over = 10208, worst = 11
RTE-302 : len = 1.80802e+06, over cnt = 3718(11%), over = 5164, worst = 6
RTE-302 : len = 1.82529e+06, over cnt = 3262(9%), over = 3916, worst = 4
RTE-302 : len = 1.88313e+06, over cnt = 1412(4%), over = 1449, worst = 2
RTE-302 : len = 1.91867e+06, over cnt = 709(2%), over = 712, worst = 2
RTE-302 : len = 1.9565e+06, over cnt = 421(1%), over = 421, worst = 1
RTE-301 : End global routing;  9.548045s wall, 9.690000s user + 0.150000s system = 9.840000s CPU (103.1%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-301 : Routed 0% nets. 
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 12 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 13 =====
RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  0.196096s wall, 0.200000s user + 0.000000s system = 0.200000s CPU (102.0%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== LB Iter 2 =====
RTE-301 :  0.216025s wall, 0.220000s user + 0.000000s system = 0.220000s CPU (101.8%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== LB Iter 3 =====
RTE-301 :  0.515862s wall, 0.530000s user + 0.010000s system = 0.540000s CPU (104.7%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== LB Iter 4 =====
RTE-301 :  0.471414s wall, 0.480000s user + 0.010000s system = 0.490000s CPU (103.9%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== LB Iter 5 =====
RTE-301 :  0.492935s wall, 0.500000s user + 0.020000s system = 0.520000s CPU (105.5%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : Disturbance ...
RTE-301 : ===== Disturbing Iter 1 =====
RTE-301 :  0.107257s wall, 0.100000s user + 0.000000s system = 0.100000s CPU (93.2%)

RTE-302 : len = 3.394e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Disturbing Iter 2 =====
RTE-301 :  0.115823s wall, 0.110000s user + 0.010000s system = 0.120000s CPU (103.6%)

RTE-302 : len = 3.39406e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Disturbing Iter 3 =====
RTE-301 :  0.125063s wall, 0.120000s user + 0.010000s system = 0.130000s CPU (103.9%)

RTE-302 : len = 3.3941e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Disturbing Iter 4 =====
RTE-301 :  0.149967s wall, 0.140000s user + 0.000000s system = 0.140000s CPU (93.4%)

RTE-302 : len = 3.3941e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 1 =====
RTE-301 :  0.111492s wall, 0.110000s user + 0.000000s system = 0.110000s CPU (98.7%)

RTE-302 : len = 3.394e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 2 =====
RTE-301 :  0.120763s wall, 0.120000s user + 0.010000s system = 0.130000s CPU (107.6%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 3 =====
RTE-301 :  0.149256s wall, 0.150000s user + 0.000000s system = 0.150000s CPU (100.5%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 4 =====
RTE-301 :  0.204524s wall, 0.200000s user + 0.010000s system = 0.210000s CPU (102.7%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 5 =====
RTE-301 :  0.224100s wall, 0.220000s user + 0.000000s system = 0.220000s CPU (98.2%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 6 =====
RTE-301 :  0.521597s wall, 0.520000s user + 0.010000s system = 0.530000s CPU (101.6%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 7 =====
RTE-301 :  0.517051s wall, 0.530000s user + 0.010000s system = 0.540000s CPU (104.4%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== Cleanup Iter 8 =====
RTE-301 :  0.520245s wall, 0.520000s user + 0.010000s system = 0.530000s CPU (101.9%)

RTE-302 : len = 3.39399e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : End detail incremental routing;  20.347653s wall, 20.460000s user + 0.520000s system = 20.980000s CPU (103.1%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
RTE-301 : Routing violations:
RTE-101 ERROR: Location: (x27y41_e1beg2), nets: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/ifu_o_rs2idx[1] dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/rf_wbck_wdat[3]
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  460.913566s wall, 598.540000s user + 9.150000s system = 607.690000s CPU (131.8%)

CMD-006 : used memory is 1779 MB, reserved memory is 2671 MB, peak memory is 2671 MB
CMD-004 : start command "set_param route effort high"
CMD-004 : start command "set_param route opt_timing medium"
CMD-004 : start command "import_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.033.
RUN-001 : Import timing constraints
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-005 : finish command "import_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_gate.db" in  18.207838s wall, 18.110000s user + 0.100000s system = 18.210000s CPU (100.0%)

CMD-006 : used memory is 1687 MB, reserved memory is 2671 MB, peak memory is 2671 MB
CMD-004 : start command "start_timer"
RUN-001 : There are total 8216 instances
RUN-001 : 4049 mslices, 4036 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
TMR-601 : Start building timing graph for model system
TMR-601 : Build timing graph completely. Port num: 23, tpin num: 91054, tnet num: 19117, tinst num: 8213, tnode num: 108919, tedge num: 150803.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 124 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "start_timer" in  10.087319s wall, 10.190000s user + 0.180000s system = 10.370000s CPU (102.8%)

CMD-006 : used memory is 1801 MB, reserved memory is 2671 MB, peak memory is 2671 MB
CMD-004 : start command "place"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
PLC-001 : Placer runs in 16 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 8214 instances, 8085 slices, 147 macros(819 instances)
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 3 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 2 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : Global placement ...
PLC-001 : Initial: Len = 5.98966e+06
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 82%, beta_incr = 0.505000
PLC-004 : Step(387): len = 4.75972e+06, overlap = 472.25
PLC-004 : Step(388): len = 4.08003e+06, overlap = 645
PLC-004 : Step(389): len = 3.71425e+06, overlap = 739.5
PLC-004 : Step(390): len = 3.44417e+06, overlap = 817.75
PLC-004 : Step(391): len = 3.18271e+06, overlap = 893.25
PLC-004 : Step(392): len = 2.92864e+06, overlap = 973.5
PLC-004 : Step(393): len = 2.71478e+06, overlap = 1038.25
PLC-004 : Step(394): len = 2.57218e+06, overlap = 1086
PLC-004 : Step(395): len = 2.32789e+06, overlap = 1187.5
PLC-004 : Step(396): len = 2.05713e+06, overlap = 1283.25
PLC-004 : Step(397): len = 1.93548e+06, overlap = 1325.5
PLC-004 : Step(398): len = 1.79632e+06, overlap = 1369.25
PLC-004 : Step(399): len = 1.67704e+06, overlap = 1410.5
PLC-004 : Step(400): len = 1.43726e+06, overlap = 1492.75
PLC-004 : Step(401): len = 1.30349e+06, overlap = 1522
PLC-004 : Step(402): len = 1.21006e+06, overlap = 1562.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.822831
PLC-004 : Step(403): len = 1.27376e+06, overlap = 1533.25
PLC-004 : Step(404): len = 1.31417e+06, overlap = 1461.25
PLC-004 : Step(405): len = 1.2769e+06, overlap = 1450.75
PLC-004 : Step(406): len = 1.26614e+06, overlap = 1473.25
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 0.965254
PLC-004 : Step(407): len = 1.63421e+06, overlap = 1303.75
PLC-004 : Step(408): len = 1.72337e+06, overlap = 1230.5
PLC-004 : Step(409): len = 1.69926e+06, overlap = 1166
PLC-004 : Step(410): len = 1.69318e+06, overlap = 1134.75
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 0.971243
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 82%, beta_incr = 0.505000
PLC-004 : Step(411): len = 1.69656e+06, overlap = 1211.5
PLC-004 : Step(412): len = 1.69425e+06, overlap = 1178.5
PLC-004 : Step(413): len = 1.6937e+06, overlap = 1180.75
PLC-004 : Step(414): len = 1.69395e+06, overlap = 1168.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 1.00816
PLC-004 : Step(415): len = 1.7009e+06, overlap = 1156.75
PLC-004 : Step(416): len = 1.70406e+06, overlap = 1145.5
PLC-004 : Step(417): len = 1.70853e+06, overlap = 1138.5
PLC-004 : Step(418): len = 1.71702e+06, overlap = 1133
PLC-004 : Step(419): len = 1.72113e+06, overlap = 1123
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 1.01813
PLC-004 : Step(420): len = 1.72634e+06, overlap = 1115.75
PLC-004 : Step(421): len = 1.73135e+06, overlap = 1109.75
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 1.0205
PLC-001 : Legalization ...
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(422): len = 1.47744e+06, overlap = 1089.75
PLC-004 : Step(423): len = 1.32441e+06, overlap = 1148.25
PLC-004 : Step(424): len = 1.23727e+06, overlap = 1176.25
PLC-004 : Step(425): len = 1.15187e+06, overlap = 1202
PLC-004 : Step(426): len = 1.07334e+06, overlap = 1231
PLC-004 : Step(427): len = 988783, overlap = 1264
PLC-004 : Step(428): len = 917915, overlap = 1296.5
PLC-004 : Step(429): len = 769248, overlap = 1364.75
PLC-004 : Step(430): len = 726597, overlap = 1376.25
PLC-004 : Step(431): len = 668067, overlap = 1402.25
PLC-004 : Step(432): len = 542855, overlap = 1514.75
PLC-004 : Step(433): len = 502918, overlap = 1522.75
PLC-004 : Step(434): len = 453204, overlap = 1528.75
PLC-004 : Step(435): len = 429264, overlap = 1540
PLC-004 : Step(436): len = 398999, overlap = 1545.75
PLC-004 : Step(437): len = 394642, overlap = 1550.75
PLC-004 : Step(438): len = 372687, overlap = 1552.5
PLC-004 : Step(439): len = 372096, overlap = 1553.25
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 1.54075
PLC-004 : Step(440): len = 1.24757e+06, overlap = 859.25
PLC-004 : Step(441): len = 1.19748e+06, overlap = 830.5
PLC-004 : Step(442): len = 1.17291e+06, overlap = 799.5
PLC-004 : Step(443): len = 1.15358e+06, overlap = 772.75
PLC-004 : Step(444): len = 1.13678e+06, overlap = 746.5
PLC-004 : Step(445): len = 1.12235e+06, overlap = 727.5
PLC-004 : Step(446): len = 1.1131e+06, overlap = 707
PLC-004 : Step(447): len = 1.10026e+06, overlap = 681
PLC-004 : Step(448): len = 1.09284e+06, overlap = 675
PLC-004 : Step(449): len = 1.08011e+06, overlap = 648
PLC-004 : Step(450): len = 1.07254e+06, overlap = 636.5
PLC-004 : Step(451): len = 1.06501e+06, overlap = 633.75
PLC-004 : Step(452): len = 1.04495e+06, overlap = 628.75
PLC-004 : Step(453): len = 1.03416e+06, overlap = 627.5
PLC-004 : Step(454): len = 1.02836e+06, overlap = 628.25
PLC-004 : Step(455): len = 1.01907e+06, overlap = 619
PLC-004 : Step(456): len = 1.0105e+06, overlap = 619.25
PLC-004 : Step(457): len = 1.00112e+06, overlap = 615
PLC-004 : Step(458): len = 994488, overlap = 605
PLC-004 : Step(459): len = 988336, overlap = 597.75
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 1.30644
PLC-004 : Step(460): len = 1.26949e+06, overlap = 447.25
PLC-004 : Step(461): len = 1.35559e+06, overlap = 397.5
PLC-004 : Step(462): len = 1.32833e+06, overlap = 306
PLC-004 : Step(463): len = 1.31892e+06, overlap = 292.25
PLC-004 : Step(464): len = 1.37017e+06, overlap = 284
PLC-004 : Step(465): len = 1.35579e+06, overlap = 271.5
PLC-004 : Step(466): len = 1.35084e+06, overlap = 270.5
PLC-001 : :::2::: Try harder cell spreading, beta_incr = 1.00866
PLC-004 : Step(467): len = 1.4338e+06, overlap = 254
PLC-004 : Step(468): len = 1.41475e+06, overlap = 247.25
PLC-004 : Step(469): len = 1.41985e+06, overlap = 252.75
PLC-001 : :::3::: Try harder cell spreading, beta_incr = 0.837548
PLC-004 : Step(470): len = 1.42835e+06, overlap = 261.5
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(471): len = 1.44222e+06, overlap = 376
PLC-004 : Step(472): len = 1.43904e+06, overlap = 359.75
PLC-004 : Step(473): len = 1.4323e+06, overlap = 328.75
PLC-004 : Step(474): len = 1.42267e+06, overlap = 315.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.740383
PLC-004 : Step(475): len = 1.42189e+06, overlap = 304.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 4
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(476): len = 1.39461e+06, overlap = 78.5
PLC-004 : Step(477): len = 1.32172e+06, overlap = 176.25
PLC-004 : Step(478): len = 1.28794e+06, overlap = 209.25
PLC-004 : Step(479): len = 1.24923e+06, overlap = 285
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.763166
PLC-004 : Step(480): len = 1.30264e+06, overlap = 163.5
PLC-004 : Step(481): len = 1.33147e+06, overlap = 168.25
PLC-001 : :::1::: Try harder cell spreading, beta_incr = 0.75316
PLC-004 : Step(482): len = 1.34022e+06, overlap = 167
PLC-001 : Run with size of 2
PLC-001 : Cell area utilization is 86%, beta_incr = 0.505000
PLC-001 : Analyzing congestion ...
PLC-001 : Update density targets...
PLC-001 : Update congestion history...
PLC-001 : Update timing in global mode ...
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-004 : Step(483): len = 1.35402e+06, overlap = 277.25
PLC-004 : Step(484): len = 1.34457e+06, overlap = 257.75
PLC-001 : :::0::: Try harder cell spreading, beta_incr = 0.69806
PLC-004 : Step(485): len = 1.34931e+06, overlap = 251
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 1.37118e+06, Over = 4
PLC-001 : Spreading special nets. 167 overflows in 2952 tiles.
PLC-001 : 265 instances has been re-located, deltaX = 254, deltaY = 174.
PLC-001 : Final: Len = 1.37422e+06, Over = 4
CMD-005 : finish command "place" in  74.254140s wall, 189.530000s user + 2.990000s system = 192.520000s CPU (259.3%)

CMD-006 : used memory is 1874 MB, reserved memory is 2671 MB, peak memory is 2671 MB
CMD-004 : start command "report_area -io_info -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.area"
standard
IO Statistics
#IO                    45
  #input                4
  #output               6
  #inout               35

Utilization Statistics
#le                 16122   out of  19600   82.26%
  #lut              15616   out of  19600   79.67%
  #reg               6423   out of  19600   32.77%
#dsp                    0   out of     29    0.00%
#bram                  64   out of     64  100.00%
  #bram9k              64
  #fifo9k               0
#bram32k               16   out of     16  100.00%
#pad                   45   out of    243   18.52%
  #ireg                 1
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%
#bufg                   5   out of     16   31.25%

GUI-001 : set_param route effort high
CMD-004 : start command "route"
RUN-001 : Open license file /mnt/xel/work/fpga/rel180112_r4.1.033_RHEL/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 9595 to 7016
RUN-001 : Pin misalignment score is improved from 7016 to 6821
RUN-001 : Pin misalignment score is improved from 6821 to 6812
RUN-001 : Pin misalignment score is improved from 6812 to 6814
RUN-001 : Pin local connectivity score is improved from 2308 to 21
RUN-001 : Pin misalignment score is improved from 7066 to 6856
RUN-001 : Pin misalignment score is improved from 6856 to 6845
RUN-001 : Pin misalignment score is improved from 6845 to 6845
RUN-001 : Pin local connectivity score is improved from 335 to 21
RTE-301 : End pin swap;  5.813630s wall, 5.890000s user + 0.100000s system = 5.990000s CPU (103.0%)

RTE-301 : Route runs in 16 thread(s)
RUN-001 : There are total 8216 instances
RUN-001 : 4049 mslices, 4036 lslices, 45 pads, 80 brams, 0 dsps
RUN-001 : There are total 19273 nets
RUN-001 : 9899 nets have 2 pins
RUN-001 : 7038 nets have [3 - 5] pins
RUN-001 : 1268 nets have [6 - 10] pins
RUN-001 : 574 nets have [11 - 20] pins
RUN-001 : 465 nets have [21 - 99] pins
RUN-001 : 29 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1.77552e+06, over cnt = 5750(17%), over = 10208, worst = 11
RTE-302 : len = 1.80802e+06, over cnt = 3718(11%), over = 5164, worst = 6
RTE-302 : len = 1.82529e+06, over cnt = 3262(9%), over = 3916, worst = 4
RTE-302 : len = 1.88313e+06, over cnt = 1412(4%), over = 1449, worst = 2
RTE-302 : len = 1.91867e+06, over cnt = 709(2%), over = 712, worst = 2
RTE-302 : len = 1.9565e+06, over cnt = 421(1%), over = 421, worst = 1
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : 444 out of 19273 nets being processed.
RTE-301 : End global routing;  11.018331s wall, 11.150000s user + 0.200000s system = 11.350000s CPU (103.0%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : Detail Route in high effort ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 80% nets. 
RTE-301 :  155.068553s wall, 156.930000s user + 2.630000s system = 159.560000s CPU (102.9%)

RTE-302 : len = 2.7707e+06, over cnt = 10399(1%), over = 10745, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  10.919738s wall, 28.120000s user + 0.200000s system = 28.320000s CPU (259.3%)

RTE-302 : len = 2.74334e+06, over cnt = 7329(1%), over = 7412, worst = 3
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  9.858642s wall, 22.810000s user + 0.180000s system = 22.990000s CPU (233.2%)

RTE-302 : len = 2.7305e+06, over cnt = 4577(0%), over = 4600, worst = 2
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  8.104687s wall, 16.240000s user + 0.150000s system = 16.390000s CPU (202.2%)

RTE-302 : len = 2.73699e+06, over cnt = 2397(0%), over = 2403, worst = 2
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  9.427700s wall, 13.480000s user + 0.180000s system = 13.660000s CPU (144.9%)

RTE-302 : len = 2.75151e+06, over cnt = 1026(0%), over = 1026, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  5.564718s wall, 6.660000s user + 0.100000s system = 6.760000s CPU (121.5%)

RTE-302 : len = 2.76954e+06, over cnt = 340(0%), over = 340, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  1.501217s wall, 1.750000s user + 0.020000s system = 1.770000s CPU (117.9%)

RTE-302 : len = 2.785e+06, over cnt = 104(0%), over = 104, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.802821s wall, 0.860000s user + 0.010000s system = 0.870000s CPU (108.4%)

RTE-302 : len = 2.78979e+06, over cnt = 43(0%), over = 43, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.652675s wall, 0.660000s user + 0.010000s system = 0.670000s CPU (102.7%)

RTE-302 : len = 2.79406e+06, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.440550s wall, 0.440000s user + 0.010000s system = 0.450000s CPU (102.1%)

RTE-302 : len = 2.79494e+06, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.446896s wall, 0.460000s user + 0.010000s system = 0.470000s CPU (105.2%)

RTE-302 : len = 2.79495e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-301 :  0.893511s wall, 0.900000s user + 0.010000s system = 0.910000s CPU (101.8%)

RTE-302 : len = 2.79495e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 12 =====
RTE-301 :  0.863470s wall, 0.860000s user + 0.020000s system = 0.880000s CPU (101.9%)

RTE-302 : len = 2.79495e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 13 =====
RTE-301 :  0.359502s wall, 0.360000s user + 0.010000s system = 0.370000s CPU (102.9%)

RTE-302 : len = 2.79502e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 14 =====
RTE-301 :  0.597948s wall, 0.610000s user + 0.010000s system = 0.620000s CPU (103.7%)

RTE-302 : len = 2.79511e+06, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : LB ...
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  0.435009s wall, 0.440000s user + 0.010000s system = 0.450000s CPU (103.4%)

RTE-302 : len = 2.79513e+06, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== LB Iter 2 =====
RTE-301 :  0.224541s wall, 0.230000s user + 0.010000s system = 0.240000s CPU (106.9%)

RTE-302 : len = 2.79521e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== LB Iter 3 =====
RTE-301 :  0.368956s wall, 0.370000s user + 0.000000s system = 0.370000s CPU (100.3%)

RTE-302 : len = 2.79521e+06, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== LB Iter 4 =====
RTE-301 :  0.134201s wall, 0.130000s user + 0.010000s system = 0.140000s CPU (104.3%)

RTE-302 : len = 2.7953e+06, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2.7953e+06
RTE-301 : 4 feed throughs used by 3 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  225.216469s wall, 271.120000s user + 3.880000s system = 275.000000s CPU (122.1%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  242.151334s wall, 288.270000s user + 4.180000s system = 292.450000s CPU (120.8%)

CMD-006 : used memory is 1965 MB, reserved memory is 2849 MB, peak memory is 2849 MB
CMD-004 : start command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-005 : finish command "export_db /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_pr.db" in  13.813132s wall, 11.830000s user + 0.460000s system = 12.290000s CPU (89.0%)

CMD-006 : used memory is 2112 MB, reserved memory is 2849 MB, peak memory is 2849 MB
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model system
TMR-601 : Build timing graph completely. Port num: 23, tpin num: 91054, tnet num: 19117, tinst num: 8217, tnode num: 108919, tedge num: 150803.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 124 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "start_timer" in  10.496132s wall, 10.540000s user + 0.100000s system = 10.640000s CPU (101.4%)

CMD-006 : used memory is 2039 MB, reserved memory is 2849 MB, peak memory is 2849 MB
CMD-004 : start command "report_timing -mode FINAL -ep_num 3 -path_num 3 -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net CLKIN_pad will be routed on clock mesh
RTE-301 : clock net clk_16M will be merged with clock ip_pll/clk0_buf
RTE-301 : net clk_8388 will be routed on clock mesh
RTE-301 : net iobuf_jtag_TCK_o will be routed on clock mesh
RTE-301 : clock net slowclk_gclk_net will be merged with clock slowclk
RTE-301 : eco open net = 0
TMR-601 : Update delay of 19117 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 3 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 2 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-601 : Start to generate timing report: 
TMR-601 : clock_nets size = 5, clk_num = 3.
TMR-611 WARNING: There is 1 clock net without clock constraint.
TMR-601 : Export timing summary!
TMR-601 : Timing report generated successfully in /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.timing, timing summay in /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.tsm. 
CMD-005 : finish command "report_timing -mode FINAL -ep_num 3 -path_num 3 -file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new_phy.timing" in  15.862263s wall, 15.950000s user + 0.150000s system = 16.100000s CPU (101.5%)

CMD-006 : used memory is 2110 MB, reserved memory is 2866 MB, peak memory is 2866 MB
CMD-004 : start command "bitgen -bit /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new.bit -version 0X0000 -g ucode:00000000000000000011110010000111"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 16 threads.
BIT-701 : Init instances completely, inst num: 8220
BIT-701 : Init pips with 16 threads.
BIT-701 : Init pips completely, net num: 19273, pip num: 211966
BIT-701 : Multithreading accelaration with 16 threads.
BIT-701 : Generate bitstream completely, there are 3259 valid insts, and 574455 bits set as '1'.
BIT-701 : Generate bits file /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new.bit.
CMD-005 : finish command "bitgen -bit /mnt/xel/work/fpga/e203mini_new/project/e203egmini_new.bit -version 0X0000 -g ucode:00000000000000000011110010000111" in  4.333117s wall, 54.770000s user + 0.110000s system = 54.880000s CPU (1266.5%)

CMD-006 : used memory is 2110 MB, reserved memory is 2866 MB, peak memory is 2866 MB
