
---------- Begin Simulation Statistics ----------
simSeconds                                   0.247463                       # Number of seconds simulated (Second)
simTicks                                 247463493795                       # Number of ticks simulated (Tick)
finalTick                                247463493795                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5907.24                       # Real time elapsed on the host (Second)
hostTickRate                                 41891579                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     760220                       # Number of bytes of host memory used (Byte)
simInsts                                   1150780887                       # Number of instructions simulated (Count)
simOps                                     1773383562                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   194809                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     300205                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       607569152                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     1116171560                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   33852                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    1103595544                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 95863                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            44270459                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         75697982                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              11985                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          607230327                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.817425                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.416450                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                325835826     53.66%     53.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 40984174      6.75%     60.41% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 41776953      6.88%     67.29% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 54262913      8.94%     76.22% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 33849849      5.57%     81.80% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 35462307      5.84%     87.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 38372691      6.32%     93.96% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                 20163264      3.32%     97.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                 16522350      2.72%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            607230327                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                6075932     83.68%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     83.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                  6808      0.09%     83.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     83.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                 20475      0.28%     84.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                 1819      0.03%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd               71      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                5      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult          203882      2.81%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     86.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                529195      7.29%     94.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               134221      1.85%     96.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           216992      2.99%     99.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           71108      0.98%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      3743698      0.34%      0.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    586187171     53.12%     53.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      2030928      0.18%     53.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv       356097      0.03%     53.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     84271258      7.64%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       592318      0.05%     61.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     61.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt       254792      0.02%     61.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       608765      0.06%     61.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     61.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     61.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     61.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     61.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd    103087232      9.34%     70.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            2      0.00%     70.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt       300411      0.03%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv       143450      0.01%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult    101467027      9.19%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt         6471      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     71508479      6.48%     86.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite     28653907      2.60%     89.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     92747593      8.40%     97.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     27635945      2.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    1103595544                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.816411                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            7260508                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.006579                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              1805479690                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              650906359                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      592926196                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads               1016298096                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               509590699                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       506239516                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  598195056                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   508917298                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                       1101485605                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                    163761676                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                  2109939                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                         219950816                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                      67105128                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    56189140                       # Number of stores executed (Count)
system.cpu0.numRate                          1.812939                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1905                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         338825                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                   135564464                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  679737021                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                   1071934947                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.893830                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.893830                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.118781                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.118781                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 909969531                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                433633173                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  837548036                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                 478375142                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                  328372288                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                 266512306                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                368385462                       # number of misc regfile reads (Count)
system.cpu0.MemDepUnit__0.insertedLoads     166620775                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     58107735                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     28687226                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     20710498                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               72810714                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         67707081                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect           903022                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups            48258407                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits               48243040                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999682                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                1655165                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect               129                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          46614                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             43839                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            2775                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          381                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       44266930                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          21867                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           882586                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    601152637                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.783133                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.867144                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      380394960     63.28%     63.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       29034003      4.83%     68.11% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       34514655      5.74%     73.85% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       32242122      5.36%     79.21% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4       11494314      1.91%     81.12% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5       10057623      1.67%     82.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6       19302057      3.21%     86.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        7835669      1.30%     87.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       76277234     12.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    601152637                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           679737021                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted            1071934947                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                  213690818                       # Number of memory references committed (Count)
system.cpu0.commit.loads                    158383614                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      14578                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                  64613331                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                 505432937                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  682685804                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls              1551520                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      3486926      0.33%      0.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    562361592     52.46%     52.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      2010913      0.19%     52.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv       354631      0.03%     53.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     83656354      7.80%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       569152      0.05%     60.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     60.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt       251286      0.02%     60.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       604883      0.06%     60.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd    103067914      9.62%     70.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            2      0.00%     70.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt       296506      0.03%     70.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv       141399      0.01%     70.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult    101436204      9.46%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt         6367      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     66622962      6.22%     86.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite     27712784      2.59%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     91760652      8.56%     97.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite     27594420      2.57%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   1071934947                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     76277234                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data    201158743                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total        201158743                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data    201158743                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total       201158743                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data     10839979                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total       10839979                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data     10839979                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total      10839979                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 505665735181                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 505665735181                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 505665735181                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 505665735181                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data    211998722                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total    211998722                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data    211998722                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total    211998722                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.051132                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.051132                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.051132                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.051132                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 46648.220922                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 46648.220922                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 46648.220922                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 46648.220922                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      2018909                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          586                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       112754                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            6                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     17.905431                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    97.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      3799812                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          3799812                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      5983733                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      5983733                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      5983733                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      5983733                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      4856246                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      4856246                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      4856246                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      4856246                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 167868647407                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 167868647407                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 167868647407                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 167868647407                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.022907                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.022907                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.022907                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.022907                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 34567.574914                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 34567.574914                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 34567.574914                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 34567.574914                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               4797063                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data         6963                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total         6963                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data          326                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total          326                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      9434556                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      9434556                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data         7289                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total         7289                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.044725                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.044725                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 28940.355828                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 28940.355828                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data          326                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total          326                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data     36812151                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total     36812151                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.044725                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.044725                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 112920.708589                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 112920.708589                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data         7289                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total         7289                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data         7289                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total         7289                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data    146813716                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total      146813716                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      9864065                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      9864065                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 439235831493                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 439235831493                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data    156677781                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total    156677781                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.062958                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.062958                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 44528.886569                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 44528.886569                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      5983336                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      5983336                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      3880729                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      3880729                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data 102094089381                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 102094089381                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.024769                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.024769                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 26307.966720                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 26307.966720                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     54345027                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      54345027                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       975914                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       975914                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  66429903688                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  66429903688                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     55320941                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     55320941                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.017641                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.017641                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 68069.423830                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 68069.423830                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data          397                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total          397                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       975517                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       975517                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  65774558026                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  65774558026                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.017634                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.017634                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 67425.332440                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 67425.332440                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.831097                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs           206085522                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           4798319                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             42.949525                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             187146                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.831097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           31                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          475                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses        1700904719                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses       1700904719                       # Number of data accesses (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::samples    226823560                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::mean    34.062009                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::gmean            0                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::stdev    18.296107                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::0      2984251      1.32%      1.32% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::1      3029063      1.34%      2.65% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::2      3119694      1.38%      4.03% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::3      2923324      1.29%      5.32% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::4      2909149      1.28%      6.60% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::5      2931577      1.29%      7.89% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::6      3080097      1.36%      9.25% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::7      3027252      1.33%     10.58% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::8      3019527      1.33%     11.91% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::9      3013241      1.33%     13.24% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::10      2990587      1.32%     14.56% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::11      2946772      1.30%     15.86% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::12      2913176      1.28%     17.14% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::13      2925600      1.29%     18.43% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::14      2887412      1.27%     19.71% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::15      2858184      1.26%     20.97% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::16      2867262      1.26%     22.23% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::17      2864580      1.26%     23.49% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::18      2858023      1.26%     24.75% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::19      2840791      1.25%     26.01% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::20      2799853      1.23%     27.24% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::21      2813584      1.24%     28.48% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::22      2798499      1.23%     29.72% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::23      2810224      1.24%     30.95% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::24      2781113      1.23%     32.18% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::25      2824164      1.25%     33.43% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::26      3015351      1.33%     34.75% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::27      2816532      1.24%     36.00% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::28      2812372      1.24%     37.24% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::29      3355197      1.48%     38.72% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::30      2803916      1.24%     39.95% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::31      2684700      1.18%     41.14% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::32      3082390      1.36%     42.49% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::33      2723894      1.20%     43.70% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::34      2927387      1.29%     44.99% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::35      2737982      1.21%     46.19% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::36      8342816      3.68%     49.87% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::37      4069592      1.79%     51.67% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::38      8953809      3.95%     55.61% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::39      5170619      2.28%     57.89% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::40      9264022      4.08%     61.98% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::41      5084840      2.24%     64.22% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::42      3333696      1.47%     65.69% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::43      3638751      1.60%     67.29% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::44      3984821      1.76%     69.05% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::45      3076444      1.36%     70.41% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::46      3790298      1.67%     72.08% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::47      2828808      1.25%     73.32% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::48      2953057      1.30%     74.63% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::49      2958327      1.30%     75.93% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::50      3044426      1.34%     77.27% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::51      3144319      1.39%     78.66% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::52      3183344      1.40%     80.06% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::53      3176377      1.40%     81.46% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::54      3130265      1.38%     82.84% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::55      3057541      1.35%     84.19% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::56      3653490      1.61%     85.80% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::57      2984618      1.32%     87.12% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::58      3170343      1.40%     88.51% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::59      3199218      1.41%     89.92% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::60      2982678      1.31%     91.24% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::61     11412437      5.03%     96.27% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::62      3272844      1.44%     97.71% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::63      5185040      2.29%    100.00% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::total    226823560                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                85105427                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            350785371                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                150581969                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             19846766                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                910794                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            47099560                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                20956                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            1128133714                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                65928                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::samples        44049                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.503439                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291792                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::0         5496     12.48%     12.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::1         5495     12.47%     24.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::2         5512     12.51%     37.47% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::3         5497     12.48%     49.94% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::4         5498     12.48%     62.43% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::5         5500     12.49%     74.91% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::6         5536     12.57%     87.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::7         5515     12.52%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::total        44049                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          78004067                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     720805637                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   72810714                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches          49942044                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    528292596                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                1862958                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 354                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         1618                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          213                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 77549559                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes               242095                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         607230327                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.882956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.144346                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               422072249     69.51%     69.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                15857262      2.61%     72.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 9835025      1.62%     73.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 9343336      1.54%     75.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                12126120      2.00%     77.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 6271119      1.03%     78.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                21778464      3.59%     81.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                10274505      1.69%     83.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                99672247     16.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           607230327                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.119839                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.186376                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     77546052                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         77546052                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     77546052                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        77546052                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3506                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3506                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3506                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3506                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    297584784                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    297584784                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    297584784                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    297584784                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     77549558                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     77549558                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     77549558                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     77549558                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 84878.717627                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 84878.717627                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 84878.717627                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 84878.717627                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2567                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           20                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    128.350000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2165                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2165                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          827                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          827                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          827                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          827                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2679                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2679                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2679                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2679                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    238719042                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    238719042                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    238719042                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    238719042                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 89107.518477                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 89107.518477                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 89107.518477                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 89107.518477                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2165                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     77546052                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       77546052                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3506                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3506                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    297584784                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    297584784                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     77549558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     77549558                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 84878.717627                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 84878.717627                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          827                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          827                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2679                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2679                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    238719042                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    238719042                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 89107.518477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 89107.518477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.315156                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            77548731                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2679                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          28946.894737                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.315156                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.998662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          101                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          256                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          145                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         620399143                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        620399143                       # Number of data accesses (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::samples     77606089                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::mean    36.742424                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::stdev    14.077728                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::0      2044938      2.64%      2.64% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::1      2391438      3.08%      5.72% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::2       404807      0.52%      6.24% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::3       241452      0.31%      6.55% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::4       182991      0.24%      6.79% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::5        60007      0.08%      6.86% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::6        69489      0.09%      6.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::7        25128      0.03%      6.98% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::8        81188      0.10%      7.09% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::9      1182054      1.52%      8.61% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::10      1155119      1.49%     10.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::11       131977      0.17%     10.27% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::12       659947      0.85%     11.12% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::13       584930      0.75%     11.87% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::14       303068      0.39%     12.27% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::15        67088      0.09%     12.35% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::16        79765      0.10%     12.45% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::17       131460      0.17%     12.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::18       148779      0.19%     12.82% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::19       456220      0.59%     13.40% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::20       488158      0.63%     14.03% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::21       112846      0.15%     14.18% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::22       435472      0.56%     14.74% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::23       146353      0.19%     14.93% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::24      1597732      2.06%     16.99% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::25      2244622      2.89%     19.88% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::26       366879      0.47%     20.35% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::27      1071464      1.38%     21.73% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::28       131489      0.17%     21.90% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::29       426141      0.55%     22.45% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::30       368028      0.47%     22.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::31      1009751      1.30%     24.23% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::32       781059      1.01%     25.23% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::33      1571403      2.02%     27.26% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::34      1324710      1.71%     28.96% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::35      1238434      1.60%     30.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::36      1212561      1.56%     32.12% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::37      1188457      1.53%     33.65% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::38      2527348      3.26%     36.91% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::39      3238083      4.17%     41.08% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::40      2094419      2.70%     43.78% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::41      1801936      2.32%     46.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::42      2109654      2.72%     48.82% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::43      3328278      4.29%     53.11% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::44      3485219      4.49%     57.60% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::45      8223584     10.60%     68.20% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::46      7094753      9.14%     77.34% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::47      7132717      9.19%     86.53% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::48      6809284      8.77%     95.31% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::49       189158      0.24%     95.55% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::50       548795      0.71%     96.26% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::51        75012      0.10%     96.35% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::52       796638      1.03%     97.38% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::53       882680      1.14%     98.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::54       700878      0.90%     99.42% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::55        22275      0.03%     99.45% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::56        18756      0.02%     99.47% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::57        37796      0.05%     99.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::58       143822      0.19%     99.71% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::59        68643      0.09%     99.80% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::60        50799      0.07%     99.86% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::61        47142      0.06%     99.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::62        20478      0.03%     99.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::63        40538      0.05%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::total     77606089                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   910794                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  33211913                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 9905179                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            1116205412                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts              282045                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts               166620775                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               58107735                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                11515                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   473469                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 9321846                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         21334                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        638977                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       399635                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts             1038612                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              1099713327                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             1099165712                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                783069773                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               1268429915                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.809120                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.617354                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::samples        44049                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.503439                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291792                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::0         5496     12.48%     12.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::1         5495     12.47%     24.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::2         5512     12.51%     37.47% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::3         5497     12.48%     49.94% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::4         5498     12.48%     62.43% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::5         5500     12.49%     74.91% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::6         5536     12.57%     87.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::7         5515     12.52%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::total        44049                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst          160                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data      2952979                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total         2953139                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst          160                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data      2952979                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total        2953139                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst         2519                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data      1845340                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total       1847859                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst         2519                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data      1845340                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total      1847859                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst    234845586                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data 141748402374                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total 141983247960                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst    234845586                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data 141748402374                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total 141983247960                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst         2679                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data      4798319                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      4800998                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst         2679                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data      4798319                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      4800998                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.940276                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.384581                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.384891                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.940276                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.384581                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.384891                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 93229.688765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 76814.246900                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 76836.624418                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 93229.688765                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 76814.246900                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 76836.624418                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks      1040334                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total         1040334                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst         2519                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data      1845340                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total      1847859                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst         2519                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data      1845340                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total      1847859                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst    218069046                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data 129458437974                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total 129676507020                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst    218069046                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data 129458437974                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total 129676507020                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.940276                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.384581                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.384891                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.940276                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.384581                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.384891                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 86569.688765                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 70154.246900                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 70176.624418                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 86569.688765                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 70154.246900                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 70176.624418                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements              1814550                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks          129                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total          129                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst          160                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total          160                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst         2519                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         2519                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst    234845586                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total    234845586                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst         2679                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         2679                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.940276                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.940276                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 93229.688765                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 93229.688765                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst         2519                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         2519                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst    218069046                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total    218069046                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.940276                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.940276                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 86569.688765                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 86569.688765                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data       110080                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       110080                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data       807542                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total       807542                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data  63578008350                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total  63578008350                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data       917622                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       917622                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.880038                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.880038                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 78730.280716                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 78730.280716                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data       807542                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total       807542                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data  58199778630                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total  58199778630                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.880038                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.880038                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 72070.280716                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 72070.280716                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data      2842899                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total      2842899                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data      1037798                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total      1037798                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data  78170394024                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total  78170394024                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data      3880697                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total      3880697                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.267426                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.267426                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 75323.323059                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 75323.323059                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data      1037798                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total      1037798                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  71258659344                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total  71258659344                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.267426                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.267426                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 68663.323059                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 68663.323059                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data        56445                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total        56445                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         1831                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         1831                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     57501108                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     57501108                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data        58276                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total        58276                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.031419                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.031419                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 31404.209721                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 31404.209721                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         1831                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         1831                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     45306648                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     45306648                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.031419                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.031419                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 24744.209721                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 24744.209721                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks         2165                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total         2165                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks         2165                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total         2165                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks      3799812                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total      3799812                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks      3799812                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total      3799812                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       32579.370536                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs            9658366                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs          1849621                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             5.221808                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks    46.096918                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst    49.620439                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 32483.653178                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.001407                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.001514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.991322                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.994243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        32767                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          211                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         1649                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         3351                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        10927                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4        16629                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.999969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses        156385541                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses       156385541                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::samples     15479174                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::mean  1008.317393                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::stdev   603.351840                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::0-31       288399      1.86%      1.86% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::32-63       287391      1.86%      3.72% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::64-95       287789      1.86%      5.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::96-127       278484      1.80%      7.38% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::128-159       227910      1.47%      8.85% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::160-191       222487      1.44%     10.29% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::192-223       292123      1.89%     12.17% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::224-255       283307      1.83%     14.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::256-287       223529      1.44%     15.45% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::288-319       217350      1.40%     16.85% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::320-351       285165      1.84%     18.70% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::352-383       275358      1.78%     20.47% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::384-415       226435      1.46%     21.94% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::416-447       220431      1.42%     23.36% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::448-479       281168      1.82%     25.18% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::480-511       265946      1.72%     26.90% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::512-543       220593      1.43%     28.32% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::544-575       209815      1.36%     29.68% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::576-607       221304      1.43%     31.11% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::608-639       215519      1.39%     32.50% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::640-671       269271      1.74%     34.24% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::672-703       263797      1.70%     35.94% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::704-735       215809      1.39%     37.34% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::736-767       204915      1.32%     38.66% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::768-799       264483      1.71%     40.37% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::800-831       263169      1.70%     42.07% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::832-863       224724      1.45%     43.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::864-895       205076      1.32%     44.85% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::896-927       268319      1.73%     46.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::928-959       259521      1.68%     48.26% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::960-991       211890      1.37%     49.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::992-1023       206290      1.33%     50.96% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1024-1055       266509      1.72%     52.68% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1056-1087       261993      1.69%     54.37% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1088-1119       214125      1.38%     55.75% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1120-1151       209801      1.36%     57.11% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1152-1183       263708      1.70%     58.81% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1184-1215       254446      1.64%     60.46% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1216-1247       207945      1.34%     61.80% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1248-1279       211480      1.37%     63.17% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1280-1311       259473      1.68%     64.84% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1312-1343       252543      1.63%     66.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1344-1375       240847      1.56%     68.03% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1376-1407       235089      1.52%     69.55% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1408-1439       221096      1.43%     70.98% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1440-1471       214026      1.38%     72.36% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1472-1503       238227      1.54%     73.90% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1504-1535       228565      1.48%     75.38% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1536-1567       221626      1.43%     76.81% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1568-1599       217606      1.41%     78.21% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1600-1631       246307      1.59%     79.81% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1632-1663       233082      1.51%     81.31% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1664-1695       216317      1.40%     82.71% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1696-1727       205855      1.33%     84.04% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1728-1759       229037      1.48%     85.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1760-1791       224983      1.45%     86.97% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1792-1823       207243      1.34%     88.31% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1824-1855       202339      1.31%     89.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1856-1887       220568      1.42%     91.04% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1888-1919       215620      1.39%     92.44% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1920-1951       288541      1.86%     94.30% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1952-1983       282643      1.83%     96.13% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1984-2015       306686      1.98%     98.11% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::2016-2047       293081      1.89%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::total     15479174                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    6468717                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                8237161                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                6958                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              21334                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               2800531                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                 124                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                101447                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples         158383614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            10.668607                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           45.501763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9             149265940     94.24%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              559679      0.35%     94.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             3433622      2.17%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              161086      0.10%     96.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              148087      0.09%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              193207      0.12%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              394989      0.25%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               57862      0.04%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               19092      0.01%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               25377      0.02%     97.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             14957      0.01%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             15037      0.01%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             20405      0.01%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             39173      0.02%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             54787      0.03%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             44331      0.03%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             28959      0.02%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             42319      0.03%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             42022      0.03%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             73079      0.05%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            146489      0.09%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            424863      0.27%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            714976      0.45%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239           1565967      0.99%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            261940      0.17%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             43993      0.03%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             56538      0.04%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             87567      0.06%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             61667      0.04%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             15461      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          370143      0.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total           158383614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses              163158002                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               56210170                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    53689                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   130223                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               77549834                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      430                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions            136                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           68                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 663867487.588235                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 1978302363.853340                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        28971                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value  12267121599                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           68                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 202320504639                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED  45142989156                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                910794                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                91084495                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               72300606                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles           371                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                163499157                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            279434904                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            1123068333                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents             22767105                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              13600984                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents             117965461                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             141396347                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands         1684000826                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 3327849603                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               943726397                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                840037956                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           1593724350                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                90276467                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      5                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  6                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 88408890                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                      1640952129                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     2238497360                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               679737021                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                1071934947                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp       3885495                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      4849891                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean         2165                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict      1927035                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq        60526                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp        58808                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       917676                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       917650                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         2679                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq      3914475                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         7523                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     14512932                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total          14520455                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       310016                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    550417792                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total          550727808                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                    2018624                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic             67342464                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples      6875219                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.001716                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.041389                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0            6863421     99.83%     99.83% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1              11798      0.17%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total        6875219                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy    5748397848                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      2677981                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy   4812926589                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      2322009                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests      9658502                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      4857508                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops        11784                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops        11784                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                  450                       # Number of system calls (Count)
system.cpu1.numCycles                       358607358                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      707835730                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                   42776                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     707053905                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                 17474                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             6429891                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          8632724                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              14264                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          358522710                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.972131                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.537574                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                183510066     51.19%     51.19% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 25762395      7.19%     58.37% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 27870321      7.77%     66.14% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 29852499      8.33%     74.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 16695915      4.66%     79.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                 22658895      6.32%     85.45% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                 23223492      6.48%     91.93% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                 15018732      4.19%     96.11% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                 13930395      3.89%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            358522710                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                4180728     89.15%     89.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     89.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     89.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                  178      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd               89      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                2      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     89.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult          136963      2.92%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                162521      3.47%     95.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                35815      0.76%     96.31% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           172844      3.69%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             228      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       409352      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    289899774     41.00%     41.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       101201      0.01%     41.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        21455      0.00%     41.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     82567745     11.68%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        14913      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc          138      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     52.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd    103143114     14.59%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt        14990      0.00%     67.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv        19828      0.00%     67.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult    102139455     14.45%     81.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt         7774      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      6129402      0.87%     82.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      7629207      1.08%     83.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     90535137     12.80%     96.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     24420420      3.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     707053905                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.971666                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            4689368                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.006632                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               777529264                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              213494014                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      207200164                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                999808098                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               500834831                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       498003320                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  210666559                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   500667362                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        706328990                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     96522892                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   724915                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                         128558631                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                      19398139                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    32035739                       # Number of stores executed (Count)
system.cpu1.numRate                          1.969644                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            518                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          84648                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                   384429488                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  471043866                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    701448615                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.761304                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.761304                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              1.313537                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         1.313537                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 411559240                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                160888878                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  832903714                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                 473583655                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   96257940                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                 136292106                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                167928106                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      96320960                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     32196652                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     18983854                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores     11598126                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups               19894881                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted         19498794                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect           267709                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups            18888897                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits               18886640                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999881                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                 128921                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            159                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             159                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        6424858                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          28512                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           253055                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    357587834                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.961612                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.943515                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      217147665     60.73%     60.73% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       10535933      2.95%     63.67% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       29829579      8.34%     72.01% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       15075839      4.22%     76.23% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        8463599      2.37%     78.60% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        6831565      1.91%     80.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6       17832893      4.99%     85.49% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        3949660      1.10%     86.60% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8       47921101     13.40%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    357587834                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           471043866                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             701448615                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                  127094385                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     95335368                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      19008                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                  19117921                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                 497332819                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                  317618865                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls               101260                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       375696      0.05%      0.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    286559567     40.85%     40.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult        99820      0.01%     40.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        20195      0.00%     40.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     82023934     11.69%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        14406      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          134      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     52.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd    103116535     14.70%     67.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt        14816      0.00%     67.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv        19615      0.00%     67.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult    102101884     14.56%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt         7628      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      5758872      0.82%     82.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      7358175      1.05%     83.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     89576496     12.77%     96.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite     24400842      3.48%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    701448615                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples     47921101                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data    122825137                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total        122825137                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data    122825137                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total       122825137                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      4138197                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        4138197                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      4138197                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       4138197                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 102187023690                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 102187023690                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 102187023690                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 102187023690                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data    126963334                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total    126963334                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data    126963334                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total    126963334                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.032594                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.032594                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.032594                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.032594                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 24693.610210                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 24693.610210                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 24693.610210                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 24693.610210                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      1536606                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         1778                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       102456                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     14.997716                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   197.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks      2978086                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total          2978086                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       919424                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       919424                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       919424                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       919424                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      3218773                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      3218773                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      3218773                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      3218773                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  81684359877                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  81684359877                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  81684359877                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  81684359877                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.025352                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.025352                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.025352                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.025352                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 25377.483866                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 25377.483866                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 25377.483866                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 25377.483866                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               3204018                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data         8854                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total         8854                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data          650                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total          650                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data     15923727                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total     15923727                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data         9504                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total         9504                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.068392                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.068392                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 24498.041538                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 24498.041538                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data          650                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total          650                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data     55106172                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total     55106172                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.068392                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.068392                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 84778.726154                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 84778.726154                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data         9504                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total         9504                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data         9504                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total         9504                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     91622344                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       91622344                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      3591477                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      3591477                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  56843328105                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  56843328105                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     95213821                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     95213821                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.037720                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.037720                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 15827.284458                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 15827.284458                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       919324                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       919324                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data      2672153                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total      2672153                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  36705725865                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  36705725865                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.028065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.028065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 13736.386302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 13736.386302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data     31202793                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      31202793                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       546720                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       546720                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  45343695585                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  45343695585                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     31749513                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     31749513                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.017220                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.017220                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 82937.693124                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 82937.693124                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data          100                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total          100                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       546620                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       546620                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  44978634012                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  44978634012                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.017217                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.017217                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 82285.013377                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 82285.013377                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          247.486320                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs           126074257                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           3205234                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             39.333870                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       127808075322                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   247.486320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.483372                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.483372                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           29                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          472                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses        1019063970                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses       1019063970                       # Number of data accesses (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::samples    136908643                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::mean    32.696414                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::gmean            0                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::stdev    18.083555                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::0      1993436      1.46%      1.46% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::1      2008423      1.47%      2.92% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::2      2020467      1.48%      4.40% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::3      1996435      1.46%      5.86% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::4      1990781      1.45%      7.31% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::5      1980252      1.45%      8.76% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::6      1974166      1.44%     10.20% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::7      1975345      1.44%     11.64% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::8      1949665      1.42%     13.07% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::9      1947298      1.42%     14.49% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::10      1950923      1.42%     15.91% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::11      1944874      1.42%     17.33% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::12      1928755      1.41%     18.74% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::13      1934184      1.41%     20.16% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::14      1918868      1.40%     21.56% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::15      1934465      1.41%     22.97% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::16      1912233      1.40%     24.37% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::17      1915414      1.40%     25.77% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::18      1915490      1.40%     27.17% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::19      1910350      1.40%     28.56% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::20      1913955      1.40%     29.96% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::21      1924301      1.41%     31.36% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::22      1919402      1.40%     32.77% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::23      1911651      1.40%     34.16% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::24      1911553      1.40%     35.56% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::25      1948565      1.42%     36.98% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::26      1931650      1.41%     38.39% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::27      1922622      1.40%     39.80% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::28      1923325      1.40%     41.20% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::29      1900575      1.39%     42.59% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::30      1902635      1.39%     43.98% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::31      1831352      1.34%     45.32% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::32      1866994      1.36%     46.68% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::33      1858729      1.36%     48.04% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::34      1880856      1.37%     49.41% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::35      1846374      1.35%     50.76% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::36      1834939      1.34%     52.10% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::37      1819955      1.33%     53.43% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::38      1820332      1.33%     54.76% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::39      1818619      1.33%     56.09% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::40      1817600      1.33%     57.42% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::41      1836979      1.34%     58.76% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::42      3340477      2.44%     61.20% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::43      6744782      4.93%     66.12% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::44      2285456      1.67%     67.79% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::45      2279735      1.67%     69.46% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::46      6710589      4.90%     74.36% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::47      3422874      2.50%     76.86% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::48      2948980      2.15%     79.01% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::49      2190750      1.60%     80.61% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::50      2038047      1.49%     82.10% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::51      1947519      1.42%     83.53% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::52      1861906      1.36%     84.89% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::53      1835660      1.34%     86.23% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::54      1814746      1.33%     87.55% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::55      1819944      1.33%     88.88% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::56      1816498      1.33%     90.21% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::57      1803083      1.32%     91.53% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::58      1804657      1.32%     92.84% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::59      1819661      1.33%     94.17% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::60      1834518      1.34%     95.51% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::61      2019591      1.48%     96.99% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::62      1876434      1.37%     98.36% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::63      2247949      1.64%    100.00% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::total    136908643                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                61392090                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            190041624                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 98767493                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              8043626                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                277877                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            18669498                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                14884                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             711883129                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                52106                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::samples        44049                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.503439                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291792                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::0         5496     12.48%     12.48% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::1         5495     12.47%     24.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::2         5512     12.51%     37.47% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::3         5497     12.48%     49.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::4         5498     12.48%     62.43% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::5         5500     12.49%     74.91% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::6         5536     12.57%     87.48% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::7         5515     12.52%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::total        44049                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          49570065                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     479686501                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                   19894881                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches          19015561                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    308659156                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 585220                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 318                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          517                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                 49450257                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                95874                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         358522710                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.996745                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.279185                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               247815824     69.12%     69.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                10867937      3.03%     72.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 5780572      1.61%     73.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 2313382      0.65%     74.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2938873      0.82%     75.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 1037805      0.29%     75.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                14209467      3.96%     79.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 4162955      1.16%     80.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                69395895     19.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           358522710                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.055478                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.337637                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     49449492                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         49449492                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     49449492                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        49449492                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          762                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            762                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          762                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           762                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     68104827                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     68104827                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     68104827                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     68104827                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     49450254                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     49450254                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     49450254                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     49450254                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 89376.413386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 89376.413386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 89376.413386                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 89376.413386                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs         1075                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs    134.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          105                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              105                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          151                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          151                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          151                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          151                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          611                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          611                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          611                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          611                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     56260350                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     56260350                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     56260350                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     56260350                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 92079.132570                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 92079.132570                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 92079.132570                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 92079.132570                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   105                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     49449492                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       49449492                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          762                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          762                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     68104827                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     68104827                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     49450254                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     49450254                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 89376.413386                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 89376.413386                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          151                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          151                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          611                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          611                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     56260350                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     56260350                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 92079.132570                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 92079.132570                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          165.667036                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            49450103                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               611                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          80933.065466                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       127808050347                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   165.667036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.323568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.323568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           58                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           19                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          423                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         395602643                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        395602643                       # Number of data accesses (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::samples     49497173                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::mean    42.044434                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::stdev     8.025982                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::0        37303      0.08%      0.08% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::1        29689      0.06%      0.14% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::2         9403      0.02%      0.15% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::3        16048      0.03%      0.19% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::4        11913      0.02%      0.21% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::5         4598      0.01%      0.22% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::6         8170      0.02%      0.24% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::7        11434      0.02%      0.26% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::8        82663      0.17%      0.43% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::9        84827      0.17%      0.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::10        31890      0.06%      0.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::11       125513      0.25%      0.92% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::12       366225      0.74%      1.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::13       262464      0.53%      2.19% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::14       264911      0.54%      2.72% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::15        41364      0.08%      2.81% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::16        43043      0.09%      2.89% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::17        85307      0.17%      3.06% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::18        91205      0.18%      3.25% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::19        26034      0.05%      3.30% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::20        60322      0.12%      3.42% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::21        58464      0.12%      3.54% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::22        73979      0.15%      3.69% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::23        70697      0.14%      3.83% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::24        28525      0.06%      3.89% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::25        27975      0.06%      3.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::26        28033      0.06%      4.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::27        46753      0.09%      4.10% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::28        51555      0.10%      4.20% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::29       416386      0.84%      5.04% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::30       362083      0.73%      5.78% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::31       308041      0.62%      6.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::32        43866      0.09%      6.49% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::33      1392386      2.81%      9.30% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::34      1461785      2.95%     12.25% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::35      1476341      2.98%     15.24% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::36      1389562      2.81%     18.04% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::37      1388262      2.80%     20.85% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::38      2796045      5.65%     26.50% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::39      2863582      5.79%     32.28% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::40      1477860      2.99%     35.27% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::41      1478416      2.99%     38.25% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::42      1478391      2.99%     41.24% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::43      1518882      3.07%     44.31% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::44       115937      0.23%     44.54% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::45      6053758     12.23%     56.77% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::46      6051062     12.23%     69.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::47      6079459     12.28%     81.28% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::48      6100206     12.32%     93.61% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::49       124114      0.25%     93.86% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::50       134021      0.27%     94.13% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::51        37217      0.08%     94.20% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::52       886414      1.79%     95.99% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::53       890861      1.80%     97.79% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::54       737070      1.49%     99.28% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::55         7385      0.01%     99.30% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::56         6379      0.01%     99.31% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::57        35410      0.07%     99.38% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::58       143537      0.29%     99.67% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::59        65326      0.13%     99.80% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::60        40631      0.08%     99.89% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::61        30392      0.06%     99.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::62         6348      0.01%     99.96% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::63        19451      0.04%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::total     49497173                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   277877                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2669297                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  739958                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             707878506                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts              341648                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                96320960                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               32196652                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                14472                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    60399                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  646037                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents         20633                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect        229845                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        28048                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              257893                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               705421157                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              705203484                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                485466142                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                823193321                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.966506                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.589735                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::samples        44049                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.503439                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291792                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::0         5496     12.48%     12.48% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::1         5495     12.47%     24.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::2         5512     12.51%     37.47% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::3         5497     12.48%     49.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::4         5498     12.48%     62.43% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::5         5500     12.49%     74.91% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::6         5536     12.57%     87.48% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::7         5515     12.52%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::total        44049                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.inst            2                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::cpu1.data      2527275                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total         2527277                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.inst            2                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data      2527275                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total        2527277                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          609                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data       677958                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total        678567                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          609                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data       677958                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total       678567                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     55627983                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data  60486896223                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total  60542524206                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     55627983                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data  60486896223                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total  60542524206                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          611                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data      3205233                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      3205844                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          611                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data      3205233                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      3205844                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst     0.996727                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.211516                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.211666                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst     0.996727                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.211516                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.211666                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 91343.157635                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 89219.238099                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 89221.144273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 91343.157635                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 89219.238099                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 89221.144273                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks       597772                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total          597772                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          609                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data       677958                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total       678567                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          609                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data       677958                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total       678567                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     51572043                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data  55971689283                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total  56023261326                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     51572043                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data  55971689283                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total  56023261326                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst     0.996727                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.211516                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.211666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst     0.996727                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.211516                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.211666                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 84683.157635                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 82559.228275                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 82561.134458                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 84683.157635                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 82559.228275                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 82561.134458                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements               643926                       # number of replacements (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.hits::cpu1.inst            2                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total            2                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          609                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          609                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     55627983                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     55627983                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          611                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          611                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst     0.996727                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.996727                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 91343.157635                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 91343.157635                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          609                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          609                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     51572043                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     51572043                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst     0.996727                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.996727                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 84683.157635                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 84683.157635                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data        53555                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total        53555                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data       479526                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total       479526                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data  43927172856                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total  43927172856                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data       533081                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total       533081                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.899537                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.899537                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 91605.403786                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 91605.403786                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data       479526                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total       479526                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data  40733523036                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total  40733523036                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.899537                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.899537                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 84945.389898                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 84945.389898                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data      2473720                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total      2473720                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data       198432                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total       198432                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data  16559723367                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total  16559723367                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data      2672152                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total      2672152                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.074259                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.074259                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 83452.887473                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 83452.887473                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data       198432                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total       198432                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data  15238166247                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total  15238166247                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.074259                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.074259                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 76792.887473                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 76792.887473                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data        12035                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total        12035                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data         2221                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total         2221                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data     58670271                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total     58670271                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data        14256                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total        14256                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.155794                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.155794                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 26416.150833                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 26416.150833                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data         2221                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total         2221                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data     43885071                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total     43885071                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.155794                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.155794                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 19759.149482                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 19759.149482                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackClean.hits::writebacks          105                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total          105                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks          105                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total          105                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks      2978086                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total      2978086                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks      2978086                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total      2978086                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       15637.658756                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            6424221                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs           678644                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             9.466261                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick      127808043354                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     2.206998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    12.893262                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data 15622.558496                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.000393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.476763                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.477223                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        32753                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          131                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2         1686                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3        12837                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4        18099                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.999542                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses        103466180                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses       103466180                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::samples      8658698                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::mean   975.023281                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::stdev   590.712364                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::0-31       139341      1.61%      1.61% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::32-63       133680      1.54%      3.15% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::64-95       125087      1.44%      4.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::96-127       120228      1.39%      5.99% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::128-159       191551      2.21%      8.20% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::160-191       183951      2.12%     10.32% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::192-223       124760      1.44%     11.76% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::224-255       120729      1.39%     13.16% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::256-287       196585      2.27%     15.43% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::288-319       186843      2.16%     17.59% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::320-351       128998      1.49%     19.08% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::352-383       117663      1.36%     20.44% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::384-415       184803      2.13%     22.57% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::416-447       188330      2.18%     24.74% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::448-479       118131      1.36%     26.11% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::480-511       113575      1.31%     27.42% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::512-543       181112      2.09%     29.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::544-575       167772      1.94%     31.45% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::576-607       174164      2.01%     33.46% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::608-639       168497      1.95%     35.41% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::640-671       120637      1.39%     36.80% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::672-703       113056      1.31%     38.11% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::704-735       167312      1.93%     40.04% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::736-767       158793      1.83%     41.87% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::768-799       116632      1.35%     43.22% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::800-831       112835      1.30%     44.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::832-863       167175      1.93%     46.45% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::864-895       151631      1.75%     48.20% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::896-927       115786      1.34%     49.54% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::928-959       109073      1.26%     50.80% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::960-991       153539      1.77%     52.57% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::992-1023       146146      1.69%     54.26% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1024-1055       116082      1.34%     55.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1056-1087       111753      1.29%     56.89% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1088-1119       152485      1.76%     58.65% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1120-1151       148156      1.71%     60.37% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1152-1183       111700      1.29%     61.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1184-1215       105717      1.22%     62.88% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1216-1247       145648      1.68%     64.56% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1248-1279       137741      1.59%     66.15% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1280-1311       110182      1.27%     67.42% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1312-1343       107131      1.24%     68.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1344-1375       114660      1.32%     69.98% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1376-1407       112311      1.30%     71.28% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1408-1439       137664      1.59%     72.87% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1440-1471       130713      1.51%     74.38% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1472-1503       111103      1.28%     75.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1504-1535       104676      1.21%     76.87% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1536-1567       138469      1.60%     78.47% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1568-1599       136484      1.58%     80.05% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1600-1631       118278      1.37%     81.41% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1632-1663       115623      1.34%     82.75% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1664-1695       137914      1.59%     84.34% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1696-1727       132343      1.53%     85.87% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1728-1759       119601      1.38%     87.25% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1760-1791       116630      1.35%     88.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1792-1823       135095      1.56%     90.16% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1824-1855       128938      1.49%     91.65% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1856-1887       111091      1.28%     92.93% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1888-1919       108809      1.26%     94.19% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1920-1951       136476      1.58%     95.76% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1952-1983       137837      1.59%     97.36% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1984-2015       117851      1.36%     98.72% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::2016-2047       111122      1.28%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::total      8658698                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     637420                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 985592                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 673                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation              20633                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                437635                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 95342                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          95335368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             4.990343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           20.218983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              91691137     96.18%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              331418      0.35%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             2692354      2.82%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              137549      0.14%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               40634      0.04%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               61535      0.06%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               42341      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               28279      0.03%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               10411      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                3149      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               714      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119              1269      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              1395      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              8557      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              6655      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159               695      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              1534      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              1275      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              2682      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              2898      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              4027      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              9163      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             17409      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239            122466      0.13%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             23563      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             13507      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              5678      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279              6672      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289              9562      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299              3885      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows           52955      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            3158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            95335368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               95863661                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               32035739                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    52688                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                   174270                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               49450343                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      133                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              8                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean     51750198                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 103188500.567028                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        99234                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    206532927                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 247256493003                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    207000792                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                277877                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                64190395                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               21602928                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                103506827                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            168944683                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             710039555                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents             23328416                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1666280                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents              27666924                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             134170524                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands         1003098178                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                 1929797090                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               415134942                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                835162301                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            987246906                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                15851272                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 44057862                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                      1017446034                       # The number of ROB reads (Count)
system.cpu1.rob.writes                     1416682947                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               471043866                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 701448615                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp       2678723                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty      3575885                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean          105                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict       376867                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq        16116                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp        14681                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq       533186                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp       533182                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          611                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq      2700903                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1327                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      9649482                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           9650809                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        45824                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    396120320                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          396166144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                     785936                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic             38646976                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      3999550                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.002145                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.046264                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            3990971     99.79%     99.79% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1               8579      0.21%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        3999550                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    4122741465                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       611385                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   3206775681                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      6195798                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      6424223                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      3218394                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         8577                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         8577                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    63                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                305906                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   125                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 21601                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                    327695                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   63                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data               305906                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  125                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                21601                       # number of overall hits (Count)
system.l3.overallHits::total                   327695                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                2456                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data             1511342                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 484                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data              633582                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 2147864                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               2456                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data            1511342                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                484                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data             633582                       # number of overall misses (Count)
system.l3.overallMisses::total                2147864                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      198829305                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data   113584809492                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       45312642                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data    50660350605                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       164489302044                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     198829305                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data  113584809492                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      45312642                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data   50660350605                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      164489302044                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              2519                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data           1817248                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               609                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data            655183                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               2475559                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             2519                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data          1817248                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              609                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data           655183                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              2475559                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.974990                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.831665                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.794745                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.967031                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.867628                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.974990                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.831665                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.794745                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.967031                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.867628                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 80956.557410                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 75154.934814                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 93621.161157                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 79958.632987                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    76582.736171                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 80956.557410                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 75154.934814                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 93621.161157                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 79958.632987                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   76582.736171                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks              1358851                       # number of writebacks (Count)
system.l3.writebacks::total                   1358851                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.data               169                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                 4                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.data              1503                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                  1676                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.data              169                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst                4                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.data             1503                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                 1676                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            2456                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data         1511173                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             480                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data          632079                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             2146188                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           2456                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data        1511173                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            480                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data         632079                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            2146188                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    182064156                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data 103258285016                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst     41794130                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data  46229887481                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   149712030783                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    182064156                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data 103258285016                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst     41794130                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data  46229887481                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  149712030783                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.974990                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.831572                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.788177                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.964737                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.866951                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.974990                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.831572                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.788177                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.964737                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.866951                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 74130.356678                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 68329.890103                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 87071.104167                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 73139.413714                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 69757.183799                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 74130.356678                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 68329.890103                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 87071.104167                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 73139.413714                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 69757.183799                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                        2266116                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks        30334                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total          30334                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data             90514                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              1955                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                 92469                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          716886                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data          477486                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total             1194372                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  51648999966                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data  37205556867                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    88854556833                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        807400                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data        479441                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total           1286841                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.887894                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.995922                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.928143                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72046.322520                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 77919.681136                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 74394.373640                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       716886                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data       477486                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total         1194372                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  46755785765                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data  33946415952                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  80702201717                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.887894                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.995922                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.928143                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 65220.670741                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 71094.055013                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 67568.732118                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            63                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data        215392                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           125                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         19646                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total            235226                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         2456                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data       794456                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          484                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data       156096                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          953492                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    198829305                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data  61935809526                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     45312642                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data  13454793738                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  75634745211                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         2519                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data      1009848                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          609                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data       175742                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total       1188718                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.974990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.786708                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.794745                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.888211                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.802118                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 80956.557410                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 77960.024880                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 93621.161157                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 86195.634340                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 79323.943159                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.data          169                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst            4                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.data         1503                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total          1676                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         2456                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data       794287                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          480                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data       154593                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       951816                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    182064156                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data  56502499251                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst     41794130                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data  12283471529                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  69009829066                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.974990                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.786541                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.788177                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.879659                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.800708                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 74130.356678                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 71136.124916                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 87071.104167                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 79456.841700                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 72503.329494                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              264                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data             1085                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                 1349                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data            755                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu1.data            195                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                950                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.missLatency::cpu0.data       549117                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::cpu1.data      2269728                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::total       2818845                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.accesses::cpu0.data         1019                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data         1280                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total             2299                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.740922                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu1.data     0.152344                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.413223                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMissLatency::cpu0.data   727.307285                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::cpu1.data 11639.630769                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::total  2967.205263                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.mshrMisses::cpu0.data          755                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu1.data          195                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total            950                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data     17166017                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu1.data      4477623                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total     21643640                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.740922                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu1.data     0.152344                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.413223                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data 22736.446358                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu1.data 22962.169231                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 22782.778947                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks      1638106                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total          1638106                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks      1638106                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total      1638106                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 94113.753723                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      4886008                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    2364420                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.066472                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    8355.592157                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      101.941525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    55767.248093                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       17.035434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    29871.936516                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.084997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.001037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.567294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000173                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.303873                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.957375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          98304                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  206                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1621                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 2666                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 4088                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                89723                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                  120417348                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 120417348                       # Number of data accesses (Count)
system.l3.tags.indexing_policy.tagAccessHist::samples     11673573                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::mean  2029.830180                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::stdev  1186.296248                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::0-63       190010      1.63%      1.63% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::64-127       185151      1.59%      3.21% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::128-191       190742      1.63%      4.85% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::192-255       187221      1.60%      6.45% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::256-319       191320      1.64%      8.09% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::320-383       187892      1.61%      9.70% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::384-447       188726      1.62%     11.32% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::448-511       184985      1.58%     12.90% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::512-575       187276      1.60%     14.51% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::576-639       186142      1.59%     16.10% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::640-703       188302      1.61%     17.71% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::704-767       183070      1.57%     19.28% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::768-831       185607      1.59%     20.87% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::832-895       182440      1.56%     22.43% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::896-959       186912      1.60%     24.04% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::960-1023       182464      1.56%     25.60% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1024-1087       186590      1.60%     27.20% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1088-1151       184303      1.58%     28.78% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1152-1215       184607      1.58%     30.36% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1216-1279       180927      1.55%     31.91% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1280-1343       184274      1.58%     33.49% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1344-1407       181815      1.56%     35.04% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1408-1471       182934      1.57%     36.61% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1472-1535       177584      1.52%     38.13% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1536-1599       182008      1.56%     39.69% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1600-1663       194961      1.67%     41.36% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1664-1727       183540      1.57%     42.93% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1728-1791       193964      1.66%     44.59% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1792-1855       178013      1.52%     46.12% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1856-1919       177030      1.52%     47.64% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1920-1983       179232      1.54%     49.17% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1984-2047       179678      1.54%     50.71% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2048-2111       179540      1.54%     52.25% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2112-2175       180369      1.55%     53.79% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2176-2239       180553      1.55%     55.34% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2240-2303       179986      1.54%     56.88% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2304-2367       179361      1.54%     58.42% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2368-2431       180798      1.55%     59.97% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2432-2495       179918      1.54%     61.51% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2496-2559       178093      1.53%     63.03% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2560-2623       177325      1.52%     64.55% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2624-2687       180368      1.55%     66.10% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2688-2751       179036      1.53%     67.63% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2752-2815       179837      1.54%     69.17% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2816-2879       180291      1.54%     70.72% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2880-2943       182277      1.56%     72.28% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2944-3007       180573      1.55%     73.83% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3008-3071       180200      1.54%     75.37% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3072-3135       180686      1.55%     76.92% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3136-3199       179832      1.54%     78.46% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3200-3263       178413      1.53%     79.99% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3264-3327       175904      1.51%     81.49% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3328-3391       177923      1.52%     83.02% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3392-3455       177294      1.52%     84.54% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3456-3519       179800      1.54%     86.08% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3520-3583       177156      1.52%     87.59% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3584-3647       181790      1.56%     89.15% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3648-3711       175670      1.50%     90.66% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3712-3775       179625      1.54%     92.19% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3776-3839       176443      1.51%     93.71% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3840-3903       183806      1.57%     95.28% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3904-3967       179881      1.54%     96.82% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3968-4031       186289      1.60%     98.42% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::4032-4095       184816      1.58%    100.00% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::total     11673573                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1358851.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      2456.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples   1510803.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       480.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    632079.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.008524972360                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        84437                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        84438                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             5557476                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1277269                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2146188                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1358851                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2146188                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1358851                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    370                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2146188                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1358851                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1786257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  326559                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   27700                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    4819                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     437                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  66708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  80470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  83478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  84290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  84689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  84999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  85405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  85536                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  86072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  86641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  86734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  88227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  88731                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  87303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  89374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  84626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        84438                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.412942                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    350.120429                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        84426     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-8191            9      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-24575            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         84438                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        84437                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.092684                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.083954                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.592768                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            81474     96.49%     96.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              327      0.39%     96.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1532      1.81%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              694      0.82%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              188      0.22%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               82      0.10%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               54      0.06%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               24      0.03%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               23      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                8      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               10      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                3      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                3      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         84437                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   23680                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               137356032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             86966464                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              555055737.28699732                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              351431488.60592526                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  247463463159                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      70602.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       157184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     96691392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        30720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     40453056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     86964672                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 635180.557703642640                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 390729923.501765608788                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 124139.522678236346                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 163470802.822785317898                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 351424247.133769035339                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         2456                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data      1511173                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          480                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       632079                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1358851                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     88394816                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  45930157417                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst     21413824                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  22150626524                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 5568663085353                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     35991.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     30393.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     44612.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     35044.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4098067.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       157184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     96715072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        30720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     40453056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      137356032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       157184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        30720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       187904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     86966464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     86966464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2456                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data      1511173                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       632079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2146188                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1358851                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1358851                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst        635181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     390825614                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        124140                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     163470803                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         555055737                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       635181                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       124140                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        759320                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    351431489                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        351431489                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    351431489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       635181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    390825614                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       124140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    163470803                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        906487226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2145818                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1358823                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       135355                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       135449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       136139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       134551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       135126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       135086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       134737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       134682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       134536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       132647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       132916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       132149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       132756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       132868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       132383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       134438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        85458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        86345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        86439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        85571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        85840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        85596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        84808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        84916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        85292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        83573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        84045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        83431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        84414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        83845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        84075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        85175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             27956505081                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           10729090000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        68190592581                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13028.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31778.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1881211                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1064430                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           78.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       558994                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   401.250303                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   242.430329                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   363.397652                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       159498     28.53%     28.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       109077     19.51%     48.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        60934     10.90%     58.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        42274      7.56%     66.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        31472      5.63%     72.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        21588      3.86%     76.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        18756      3.36%     79.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        19705      3.53%     82.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        95690     17.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       558994                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             137332352                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           86964672                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              554.960046                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              351.424247                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2016050400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1071544815                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     7719232500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    3575548620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 19534488480.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  60102008400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  44413764480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  138432637695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   559.406301                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 114231976893                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8263320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 124968196902                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1975202460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1049833620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     7601908020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3517486560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 19534488480.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  59922366630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  44565041760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  138166327530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   558.330142                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 114614318810                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8263320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 124585854985                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              951816                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1358851                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            682701                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              2771                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1194490                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1194372                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         951816                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      6336817                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      6336817                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6336817                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    224322496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    224322496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                224322496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             1939                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2149077                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2149077    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2149077                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy         11359661171                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        11348599607                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4190629                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2050797                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.monitor.readBurstLengthHist::samples      2475677                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::0-3             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::4-7             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::64-67      2475677    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::total      2475677                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::samples      1638106                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::0-3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::4-7            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::64-67      1638106    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::total      1638106                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBandwidthHist::samples          247                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::mean   640406283.400810                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::gmean             0                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::stdev  346792515.870755                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::0-1.34218e+08           19      7.69%      7.69% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.34218e+08-2.68435e+08           29     11.74%     19.43% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.68435e+08-4.02653e+08           17      6.88%     26.32% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.02653e+08-5.36871e+08           15      6.07%     32.39% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.36871e+08-6.71089e+08           52     21.05%     53.44% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::6.71089e+08-8.05306e+08           55     22.27%     75.71% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::8.05306e+08-9.39524e+08           16      6.48%     82.19% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::9.39524e+08-1.07374e+09            8      3.24%     85.43% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.07374e+09-1.20796e+09           25     10.12%     95.55% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.20796e+09-1.34218e+09            7      2.83%     98.38% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.34218e+09-1.4764e+09            2      0.81%     99.19% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.19% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.19% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.74483e+09-1.87905e+09            1      0.40%     99.60% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.87905e+09-2.01327e+09            1      0.40%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::total           247                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.totalReadBytes               158435776                       # Number of bytes read (Byte)
system.monitor.averageReadBandwidth      640238984.628775      0.00%      0.00% # Average read bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::samples          247                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::mean  423863708.502024                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::stdev 290911103.304877                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::0-1.34218e+08           48     19.43%     19.43% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.34218e+08-2.68435e+08           36     14.57%     34.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.68435e+08-4.02653e+08           22      8.91%     42.91% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::4.02653e+08-5.36871e+08           63     25.51%     68.42% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::5.36871e+08-6.71089e+08           40     16.19%     84.62% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::6.71089e+08-8.05306e+08           25     10.12%     94.74% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::8.05306e+08-9.39524e+08            5      2.02%     96.76% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::9.39524e+08-1.07374e+09            3      1.21%     97.98% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.07374e+09-1.20796e+09            3      1.21%     99.19% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.19% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.19% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.19% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.19% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.74483e+09-1.87905e+09            1      0.40%     99.60% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.87905e+09-2.01327e+09            1      0.40%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::total          247                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.totalWrittenBytes            104838784                       # Number of bytes written ((Byte/Second))
system.monitor.averageWriteBandwidth     423653535.284073      0.00%      0.00% # Average write bandwidth ((Byte/Second))
system.monitor.readLatencyHist::samples       2475559                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::mean     67383.521670                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::gmean    52078.750837                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::stdev    50294.898594                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::0-65535       2107567     85.13%     85.13% # Read request-response latency (Tick)
system.monitor.readLatencyHist::65536-131071       226288      9.14%     94.28% # Read request-response latency (Tick)
system.monitor.readLatencyHist::131072-196607        63773      2.58%     96.85% # Read request-response latency (Tick)
system.monitor.readLatencyHist::196608-262143        31373      1.27%     98.12% # Read request-response latency (Tick)
system.monitor.readLatencyHist::262144-327679        29654      1.20%     99.32% # Read request-response latency (Tick)
system.monitor.readLatencyHist::327680-393215        11351      0.46%     99.78% # Read request-response latency (Tick)
system.monitor.readLatencyHist::393216-458751         2306      0.09%     99.87% # Read request-response latency (Tick)
system.monitor.readLatencyHist::458752-524287         1646      0.07%     99.94% # Read request-response latency (Tick)
system.monitor.readLatencyHist::524288-589823          839      0.03%     99.97% # Read request-response latency (Tick)
system.monitor.readLatencyHist::589824-655359          431      0.02%     99.99% # Read request-response latency (Tick)
system.monitor.readLatencyHist::655360-720895          171      0.01%     99.99% # Read request-response latency (Tick)
system.monitor.readLatencyHist::720896-786431           87      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::786432-851967           41      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::851968-917503           21      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::917504-983039            8      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::983040-1.04858e+06            3      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::total         2475559                       # Read request-response latency (Tick)
system.monitor.writeLatencyHist::samples            0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::mean             nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::gmean            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::stdev            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::0                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::1                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::2                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::3                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::4                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::5                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::6                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::7                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::8                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::9                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::10                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::11                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::12                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::13                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::14                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::15                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::16                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::17                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::18                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::19                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::total              0                       # Write request-response latency (Tick)
system.monitor.ittReadRead::samples           2475676                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::mean         99957.913400                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::stdev        2035666.367851                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::underflows              0      0.00%      0.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::1-5000             172295      6.96%      6.96% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::5001-10000         174770      7.06%     14.02% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::10001-15000         50979      2.06%     16.08% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::15001-20000         32878      1.33%     17.41% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::20001-25000         48753      1.97%     19.38% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::25001-30000         72890      2.94%     22.32% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::30001-35000         30793      1.24%     23.56% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::35001-40000         61658      2.49%     26.05% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::40001-45000         26112      1.05%     27.11% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::45001-50000         31977      1.29%     28.40% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::50001-55000         24760      1.00%     29.40% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::55001-60000         18165      0.73%     30.13% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::60001-65000         21687      0.88%     31.01% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::65001-70000         19508      0.79%     31.80% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::70001-75000         24174      0.98%     32.77% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::75001-80000         35884      1.45%     34.22% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::80001-85000        919418     37.14%     71.36% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::85001-90000        191517      7.74%     79.10% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::90001-95000        130151      5.26%     84.36% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::95001-100000        89131      3.60%     87.96% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::overflows          298176     12.04%    100.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::min_value             333                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::max_value      1760271966                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::total             2475676                       # Read-to-read inter transaction time (Tick)
system.monitor.ittWriteWrite::samples         1638105                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::mean       149417.158037                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::stdev      2691067.011850                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::1-5000            52245      3.19%      3.19% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::5001-10000        80974      4.94%      8.13% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::10001-15000        19163      1.17%      9.30% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::15001-20000        17132      1.05%     10.35% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::20001-25000        25291      1.54%     11.89% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::25001-30000        42360      2.59%     14.48% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::30001-35000        21812      1.33%     15.81% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::35001-40000        48722      2.97%     18.78% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::40001-45000        15784      0.96%     19.75% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::45001-50000        21859      1.33%     21.08% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::50001-55000        14016      0.86%     21.94% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::55001-60000         8090      0.49%     22.43% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::60001-65000        12894      0.79%     23.22% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::65001-70000        10192      0.62%     23.84% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::70001-75000        10420      0.64%     24.48% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::75001-80000        18205      1.11%     25.59% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::80001-85000       659628     40.27%     65.86% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::85001-90000       111928      6.83%     72.69% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::90001-95000       125025      7.63%     80.32% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::95001-100000        43139      2.63%     82.95% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::overflows        279226     17.05%    100.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::min_value           999                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::max_value    1760295276                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::total           1638105                       # Write-to-write inter transaction time (Tick)
system.monitor.ittReqReq::samples             4113782                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::mean           60154.723287                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::stdev          1534218.870788                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::underflows                0      0.00%      0.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::1-5000               267232      6.50%      6.50% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::5001-10000           323944      7.87%     14.37% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::10001-15000         1116792     27.15%     41.52% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::15001-20000          182529      4.44%     45.96% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::20001-25000          199289      4.84%     50.80% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::25001-30000          121853      2.96%     53.76% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::30001-35000           56641      1.38%     55.14% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::35001-40000           35099      0.85%     55.99% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::40001-45000           27098      0.66%     56.65% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::45001-50000           31102      0.76%     57.41% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::50001-55000           31788      0.77%     58.18% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::55001-60000           35860      0.87%     59.05% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::60001-65000           73539      1.79%     60.84% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::65001-70000          184710      4.49%     65.33% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::70001-75000          752839     18.30%     83.63% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::75001-80000           20356      0.49%     84.12% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::80001-85000          263273      6.40%     90.52% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::85001-90000           81416      1.98%     92.50% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::90001-95000           35365      0.86%     93.36% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::95001-100000          45564      1.11%     94.47% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::overflows            227493      5.53%    100.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::min_value               333                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::max_value        1760210694                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::total               4113782                       # Request-to-request inter transaction time (Tick)
system.monitor.outstandingReadsHist::samples          247                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::mean     0.663968                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::gmean            0                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::stdev     0.684050                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::0            111     44.94%     44.94% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::1            110     44.53%     89.47% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::2             24      9.72%     99.19% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::3              2      0.81%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::4              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::5              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::6              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::7              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::8              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::9              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::10             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::11             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::12             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::13             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::14             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::15             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::16             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::17             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::18             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::19             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::total          247                       # Outstanding read transactions (Count)
system.monitor.outstandingWritesHist::samples          247                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::mean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::gmean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::stdev            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::0           247    100.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::1             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::2             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::3             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::4             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::5             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::6             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::7             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::8             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::9             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::total          247                       # Outstanding write transactions (Count)
system.monitor.readTransHist::samples             247                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::mean       10006.744939                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::gmean                 0                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::stdev       5418.315640                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::0-2047               19      7.69%      7.69% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::2048-4095            25     10.12%     17.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::4096-6143            20      8.10%     25.91% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::6144-8191            15      6.07%     31.98% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::8192-10239           22      8.91%     40.89% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::10240-12287           82     33.20%     74.09% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::12288-14335           18      7.29%     81.38% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::14336-16383            9      3.64%     85.02% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::16384-18431           24      9.72%     94.74% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::18432-20479            9      3.64%     98.38% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::20480-22527            0      0.00%     98.38% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::22528-24575            2      0.81%     99.19% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::24576-26623            0      0.00%     99.19% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::26624-28671            1      0.40%     99.60% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::28672-30719            0      0.00%     99.60% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::30720-32767            1      0.40%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::32768-34815            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::34816-36863            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::36864-38911            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::38912-40959            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::total               247                       # Histogram of read transactions per sample period (Count)
system.monitor.writeTransHist::samples            247                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::mean       6622.870445                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::gmean                0                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::stdev      4545.485989                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::0-2047              46     18.62%     18.62% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::2048-4095           33     13.36%     31.98% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::4096-6143           26     10.53%     42.51% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::6144-8191           63     25.51%     68.02% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::8192-10239           23      9.31%     77.33% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::10240-12287           41     16.60%     93.93% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::12288-14335            6      2.43%     96.36% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::14336-16383            4      1.62%     97.98% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::16384-18431            3      1.21%     99.19% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::18432-20479            0      0.00%     99.19% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::20480-22527            0      0.00%     99.19% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::22528-24575            0      0.00%     99.19% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::24576-26623            0      0.00%     99.19% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::26624-28671            1      0.40%     99.60% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::28672-30719            1      0.40%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::30720-32767            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::32768-34815            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::34816-36863            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::36864-38911            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::38912-40959            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::total              247                       # Histogram of write transactions per sample period (Count)
system.tollcbus.transDist::ReadResp           1239358                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty      2996957                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict         1725162                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq            4120                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp           4120                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq          1287000                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp         1287000                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq      1239358                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port      5483089                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port      1981250                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total               7464339                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port    183046464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port     80228096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total              263274560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                        2318736                       # Total snoops (Count)
system.tollcbus.snoopTraffic                 90217600                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples          4796594                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.070241                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.259963                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                4465127     93.09%     93.09% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                 326015      6.80%     99.89% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                   5452      0.11%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              2                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total            4796594                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 247463493795                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy        2751476769                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy       1846656646                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy        679116336                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests      4986481                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests      2485601                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests        37224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops         264669                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops       259217                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops         5452                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
