vendor_name = ModelSim
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/Mips.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_PC_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_PC_Add.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_PC_Reg.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_Instruction_Memory.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_ID_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_EX_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Registers.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Sign_Extension.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_Dest_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_PC_Add.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_Shift_Left_2.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_MEM_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Branch_AND.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_WB_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/WB_MemtoReg_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/ID_Control.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_ID_EX_MEM_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/IF_ID_EX_MEM_WB_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.cbx.xml
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/data_memory.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/register_file.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/instruction_memory.list
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/altsyncram_v5h1.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/altsyncram_2fh1.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif
design_name = Mips
instance = comp, \ID_Registers|register_rtl_0|auto_generated|ram_block1a0\, ID_Registers|register_rtl_0|auto_generated|ram_block1a0, Mips, 1
instance = comp, \ID_Registers|register_rtl_1|auto_generated|ram_block1a0\, ID_Registers|register_rtl_1|auto_generated|ram_block1a0, Mips, 1
instance = comp, \EX_ALU|Add0~7\, EX_ALU|Add0~7, Mips, 1
instance = comp, \EX_ALU|Add0~82\, EX_ALU|Add0~82, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~4\, IF_Instruction_Memory|memory~4, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~11\, IF_Instruction_Memory|memory~11, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[5]\, ID_Registers|register_rtl_0_bypass[5], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[27]\, ID_Registers|register_rtl_0_bypass[27], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[39]\, ID_Registers|register_rtl_0_bypass[39], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[57]\, ID_Registers|register_rtl_0_bypass[57], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[10]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[10], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[12]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[12], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[13], Mips, 1
instance = comp, \EX_ALU|Add0~1\, EX_ALU|Add0~1, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~6\, EX_ALU_Control|ALU_Control_EX[2]~6, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[29]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[29], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[18]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[18], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[3]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[3], Mips, 1
instance = comp, \EX_ALU|Add0~6\, EX_ALU|Add0~6, Mips, 1
instance = comp, \EX_ALU|Mux28~0\, EX_ALU|Mux28~0, Mips, 1
instance = comp, \EX_ALU|Add0~18\, EX_ALU|Add0~18, Mips, 1
instance = comp, \EX_ALU|Mux22~0\, EX_ALU|Mux22~0, Mips, 1
instance = comp, \EX_ALU|Add0~30\, EX_ALU|Add0~30, Mips, 1
instance = comp, \EX_ALU|Add0~39\, EX_ALU|Add0~39, Mips, 1
instance = comp, \EX_ALU|Add0~42\, EX_ALU|Add0~42, Mips, 1
instance = comp, \EX_ALU|Add0~45\, EX_ALU|Add0~45, Mips, 1
instance = comp, \EX_ALU|Add0~48\, EX_ALU|Add0~48, Mips, 1
instance = comp, \EX_ALU|Add0~51\, EX_ALU|Add0~51, Mips, 1
instance = comp, \EX_ALU|Add0~54\, EX_ALU|Add0~54, Mips, 1
instance = comp, \EX_ALU|Mux13~0\, EX_ALU|Mux13~0, Mips, 1
instance = comp, \EX_ALU|Add0~60\, EX_ALU|Add0~60, Mips, 1
instance = comp, \EX_ALU|Add0~63\, EX_ALU|Add0~63, Mips, 1
instance = comp, \EX_ALU|Mux10~0\, EX_ALU|Mux10~0, Mips, 1
instance = comp, \EX_ALU|Add0~66\, EX_ALU|Add0~66, Mips, 1
instance = comp, \EX_ALU|Add0~72\, EX_ALU|Add0~72, Mips, 1
instance = comp, \EX_ALU|Add0~75\, EX_ALU|Add0~75, Mips, 1
instance = comp, \EX_ALU|Add0~81\, EX_ALU|Add0~81, Mips, 1
instance = comp, \EX_ALU|Mux4~0\, EX_ALU|Mux4~0, Mips, 1
instance = comp, \EX_ALU|Mux1~0\, EX_ALU|Mux1~0, Mips, 1
instance = comp, \EX_ALU|Add0~93\, EX_ALU|Add0~93, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[13], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[14], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[19], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[20], Mips, 1
instance = comp, \EX_ALU|Equal0~1\, EX_ALU|Equal0~1, Mips, 1
instance = comp, \EX_ALU|Equal0~2\, EX_ALU|Equal0~2, Mips, 1
instance = comp, \EX_ALU|Equal0~10\, EX_ALU|Equal0~10, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[13], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[14], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[19], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[20], Mips, 1
instance = comp, \MEM_Data_Memory|memory~3\, MEM_Data_Memory|memory~3, Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0_bypass[0]\, MEM_Data_Memory|memory_rtl_0_bypass[0], Mips, 1
instance = comp, \MEM_Data_Memory|memory\, MEM_Data_Memory|memory, Mips, 1
instance = comp, \MEM_Data_Memory|always1~0\, MEM_Data_Memory|always1~0, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~feeder\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[29]~feeder\, ID_EX_Pipeline_Stage|Read_Data_1_EX[29]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[39]~feeder\, ID_Registers|register_rtl_0_bypass[39]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[57]~feeder\, ID_Registers|register_rtl_0_bypass[57]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0_bypass[0]~feeder\, MEM_Data_Memory|memory_rtl_0_bypass[0]~feeder, Mips, 1
instance = comp, \Clk~I\, Clk, Mips, 1
instance = comp, \Clk~clkctrl\, Clk~clkctrl, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[2]~0\, IF_PC_Add|PC_Plus_4_IF[2]~0, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[2], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[2], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[2]~61\, IF_PC_Mux|Next_PC_IF[2]~61, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[2]~feeder\, IF_PC_Reg|PC_IF[2]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[2]\, IF_PC_Reg|PC_IF[2], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[3]~2\, IF_PC_Add|PC_Plus_4_IF[3]~2, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[4]~4\, IF_PC_Add|PC_Plus_4_IF[4]~4, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[4]~63\, IF_PC_Mux|Next_PC_IF[4]~63, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[4]~feeder\, IF_PC_Reg|PC_IF[4]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[4]\, IF_PC_Reg|PC_IF[4], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~13\, IF_Instruction_Memory|memory~13, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder\, IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[22]\, IF_ID_Pipeline_Stage|Instruction_ID[22], Mips, 1
instance = comp, \ID_Control|Decoder0~1\, ID_Control|Decoder0~1, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[0]\, ID_EX_Pipeline_Stage|ALUOp_EX[0], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_MEM~feeder\, EX_MEM_Pipeline_Stage|Branch_MEM~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_MEM\, EX_MEM_Pipeline_Stage|Branch_MEM, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[3]~62\, IF_PC_Mux|Next_PC_IF[3]~62, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[3]~feeder\, IF_PC_Reg|PC_IF[3]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[3]\, IF_PC_Reg|PC_IF[3], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~14\, IF_Instruction_Memory|memory~14, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[25]\, IF_ID_Pipeline_Stage|Instruction_ID[25], Mips, 1
instance = comp, \ID_Control|Decoder0~0\, ID_Control|Decoder0~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[1]\, ID_EX_Pipeline_Stage|ALUOp_EX[1], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~2\, IF_Instruction_Memory|memory~2, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[1]\, IF_ID_Pipeline_Stage|Instruction_ID[1], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[14]\, ID_EX_Pipeline_Stage|Instruction_EX[14], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[5]~6\, IF_PC_Add|PC_Plus_4_IF[5]~6, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[5]~64\, IF_PC_Mux|Next_PC_IF[5]~64, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[5]\, IF_PC_Reg|PC_IF[5], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[6]~8\, IF_PC_Add|PC_Plus_4_IF[6]~8, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[6]~65\, IF_PC_Mux|Next_PC_IF[6]~65, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[6]~feeder\, IF_PC_Reg|PC_IF[6]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[6]\, IF_PC_Reg|PC_IF[6], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[7]~10\, IF_PC_Add|PC_Plus_4_IF[7]~10, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[8]~12\, IF_PC_Add|PC_Plus_4_IF[8]~12, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[8], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[8], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~6\, IF_Instruction_Memory|memory~6, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[5]\, IF_ID_Pipeline_Stage|Instruction_ID[5], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]\, ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[6], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[6], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~0\, IF_Instruction_Memory|memory~0, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~5\, IF_Instruction_Memory|memory~5, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[3]\, IF_ID_Pipeline_Stage|Instruction_ID[3], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[16]\, ID_EX_Pipeline_Stage|Instruction_EX[16], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[4], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[4], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[3], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[3], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[3]~0\, EX_PC_Add|Branch_Dest_EX[3]~0, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[4]~2\, EX_PC_Add|Branch_Dest_EX[4]~2, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[5]~4\, EX_PC_Add|Branch_Dest_EX[5]~4, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[6]~6\, EX_PC_Add|Branch_Dest_EX[6]~6, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[7]~8\, EX_PC_Add|Branch_Dest_EX[7]~8, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[8]~10\, EX_PC_Add|Branch_Dest_EX[8]~10, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[8]~67\, IF_PC_Mux|Next_PC_IF[8]~67, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[8]\, IF_PC_Reg|PC_IF[8], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[9]~14\, IF_PC_Add|PC_Plus_4_IF[9]~14, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[9], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[9], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[9]~12\, EX_PC_Add|Branch_Dest_EX[9]~12, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[9]~68\, IF_PC_Mux|Next_PC_IF[9]~68, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[9]\, IF_PC_Reg|PC_IF[9], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[10]~16\, IF_PC_Add|PC_Plus_4_IF[10]~16, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[10]~69\, IF_PC_Mux|Next_PC_IF[10]~69, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[10]\, IF_PC_Reg|PC_IF[10], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~1\, IF_Instruction_Memory|memory~1, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~3\, IF_Instruction_Memory|memory~3, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[2]\, IF_ID_Pipeline_Stage|Instruction_ID[2], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]\, ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2], Mips, 1
instance = comp, \EX_ALU_Control|WideOr0~0\, EX_ALU_Control|WideOr0~0, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[0]~0\, EX_ALU_Control|ALU_Control_EX[0]~0, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[24], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[24], Mips, 1
instance = comp, \ID_Control|Decoder0~2\, ID_Control|Decoder0~2, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|MemRead_EX~feeder\, ID_EX_Pipeline_Stage|MemRead_EX~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|MemRead_EX\, ID_EX_Pipeline_Stage|MemRead_EX, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder\, EX_MEM_Pipeline_Stage|MemRead_MEM~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemRead_MEM\, EX_MEM_Pipeline_Stage|MemRead_MEM, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder\, MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|MemtoReg_WB\, MEM_WB_Pipeline_Stage|MemtoReg_WB, Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[24]~24\, WB_MemtoReg_Mux|Write_Data_WB[24]~24, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[59]\, ID_Registers|register_rtl_0_bypass[59], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[11]\, ID_Registers|register_rtl_0_bypass[11], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~10\, IF_Instruction_Memory|memory~10, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[18]\, IF_ID_Pipeline_Stage|Instruction_ID[18], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder\, EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]\, EX_MEM_Pipeline_Stage|Write_Register_MEM[3], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder\, MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[3]\, MEM_WB_Pipeline_Stage|Write_Register_WB[3], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[7]\, ID_Registers|register_rtl_0_bypass[7], Mips, 1
instance = comp, \ID_Registers|register~0\, ID_Registers|register~0, Mips, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[0]~0\, EX_Dest_Mux|Write_Register_EX[0]~0, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder\, EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]\, EX_MEM_Pipeline_Stage|Write_Register_MEM[0], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder\, MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[0]\, MEM_WB_Pipeline_Stage|Write_Register_WB[0], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[18]\, ID_EX_Pipeline_Stage|Instruction_EX[18], Mips, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[2]~2\, EX_Dest_Mux|Write_Register_EX[2]~2, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[2]\, EX_MEM_Pipeline_Stage|Write_Register_MEM[2], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder\, MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[2]\, MEM_WB_Pipeline_Stage|Write_Register_WB[2], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~7\, IF_Instruction_Memory|memory~7, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[11]\, IF_ID_Pipeline_Stage|Instruction_ID[11], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[11]\, ID_EX_Pipeline_Stage|Instruction_EX[11], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~8\, IF_Instruction_Memory|memory~8, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~9\, IF_Instruction_Memory|memory~9, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[17]\, IF_ID_Pipeline_Stage|Instruction_ID[17], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[17]\, ID_EX_Pipeline_Stage|Instruction_EX[17], Mips, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[1]~1\, EX_Dest_Mux|Write_Register_EX[1]~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]\, EX_MEM_Pipeline_Stage|Write_Register_MEM[1], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[1]\, MEM_WB_Pipeline_Stage|Write_Register_WB[1], Mips, 1
instance = comp, \ID_Registers|always2~0\, ID_Registers|always2~0, Mips, 1
instance = comp, \ID_Control|Decoder0~4\, ID_Control|Decoder0~4, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|RegWrite_EX~feeder\, ID_EX_Pipeline_Stage|RegWrite_EX~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|RegWrite_EX\, ID_EX_Pipeline_Stage|RegWrite_EX, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder\, EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|RegWrite_MEM\, EX_MEM_Pipeline_Stage|RegWrite_MEM, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|RegWrite_WB~feeder\, MEM_WB_Pipeline_Stage|RegWrite_WB~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|RegWrite_WB\, MEM_WB_Pipeline_Stage|RegWrite_WB, Mips, 1
instance = comp, \ID_Registers|always2~1\, ID_Registers|always2~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[0]~feeder\, ID_Registers|register_rtl_0_bypass[0]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[0]\, ID_Registers|register_rtl_0_bypass[0], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~12\, IF_Instruction_Memory|memory~12, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[21]\, IF_ID_Pipeline_Stage|Instruction_ID[21], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[1]\, ID_Registers|register_rtl_0_bypass[1], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[3]\, ID_Registers|register_rtl_0_bypass[3], Mips, 1
instance = comp, \ID_Registers|register~1\, ID_Registers|register~1, Mips, 1
instance = comp, \ID_Registers|register~2\, ID_Registers|register~2, Mips, 1
instance = comp, \ID_Registers|register\, ID_Registers|register, Mips, 1
instance = comp, \~GND\, ~GND, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[1]~1\, EX_ALU_Control|ALU_Control_EX[1]~1, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[1]~2\, EX_ALU_Control|ALU_Control_EX[1]~2, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[13]\, ID_Registers|register_rtl_0_bypass[13], Mips, 1
instance = comp, \ID_Control|Decoder0~3\, ID_Control|Decoder0~3, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|MemWrite_EX~feeder\, ID_EX_Pipeline_Stage|MemWrite_EX~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|MemWrite_EX\, ID_EX_Pipeline_Stage|MemWrite_EX, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder\, EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemWrite_MEM\, EX_MEM_Pipeline_Stage|MemWrite_MEM, Mips, 1
instance = comp, \MEM_Data_Memory|always0~0\, MEM_Data_Memory|always0~0, Mips, 1
instance = comp, \MEM_Data_Memory|always0~0clkctrl\, MEM_Data_Memory|always0~0clkctrl, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[19]\, ID_Registers|register_rtl_0_bypass[19], Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~5\, EX_ALU_Control|ALU_Control_EX[2]~5, Mips, 1
instance = comp, \ID_Control|ALUSrc_ID~0\, ID_Control|ALUSrc_ID~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUSrc_EX\, ID_EX_Pipeline_Stage|ALUSrc_EX, Mips, 1
instance = comp, \ID_Registers|register~35\, ID_Registers|register~35, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[12]~feeder\, ID_Registers|register_rtl_0_bypass[12]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[12]\, ID_Registers|register_rtl_0_bypass[12], Mips, 1
instance = comp, \ID_Registers|register~68\, ID_Registers|register~68, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[15]\, ID_Registers|register_rtl_0_bypass[15], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[33]\, ID_Registers|register_rtl_0_bypass[33], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[35]~feeder\, ID_Registers|register_rtl_0_bypass[35]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[35]\, ID_Registers|register_rtl_0_bypass[35], Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12\, MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12, Mips, 1
instance = comp, \MEM_Data_Memory|memory~21\, MEM_Data_Memory|memory~21, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[14]\, MEM_Data_Memory|Read_Data_MEM[14], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[14]\, MEM_WB_Pipeline_Stage|Read_Data_WB[14], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[14]~14\, WB_MemtoReg_Mux|Write_Data_WB[14]~14, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[43]\, ID_Registers|register_rtl_0_bypass[43], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[45]\, ID_Registers|register_rtl_0_bypass[45], Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16\, MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16, Mips, 1
instance = comp, \MEM_Data_Memory|memory~25\, MEM_Data_Memory|memory~25, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[18]\, MEM_Data_Memory|Read_Data_MEM[18], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[18]\, MEM_WB_Pipeline_Stage|Read_Data_WB[18], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[47]\, ID_Registers|register_rtl_0_bypass[47], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[49]~feeder\, ID_Registers|register_rtl_0_bypass[49]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[49]\, ID_Registers|register_rtl_0_bypass[49], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[51]\, ID_Registers|register_rtl_0_bypass[51], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[61]\, ID_Registers|register_rtl_0_bypass[61], Mips, 1
instance = comp, \ID_Registers|register~28\, ID_Registers|register~28, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[25]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[25], Mips, 1
instance = comp, \EX_ALU|Mux6~0\, EX_ALU|Mux6~0, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~3\, EX_ALU_Control|ALU_Control_EX[2]~3, Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24\, MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24, Mips, 1
instance = comp, \MEM_Data_Memory|memory~33\, MEM_Data_Memory|memory~33, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[26]\, MEM_Data_Memory|Read_Data_MEM[26], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[26]\, MEM_WB_Pipeline_Stage|Read_Data_WB[26], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[63]~feeder\, ID_Registers|register_rtl_0_bypass[63]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[63]\, ID_Registers|register_rtl_0_bypass[63], Mips, 1
instance = comp, \EX_ALU|Add0~84\, EX_ALU|Add0~84, Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28\, MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28, Mips, 1
instance = comp, \MEM_Data_Memory|memory~36\, MEM_Data_Memory|memory~36, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[29]\, MEM_Data_Memory|Read_Data_MEM[29], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[29]\, MEM_WB_Pipeline_Stage|Read_Data_WB[29], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[29]~29\, WB_MemtoReg_Mux|Write_Data_WB[29]~29, Mips, 1
instance = comp, \ID_Registers|register~34\, ID_Registers|register~34, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[31]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[31], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[73]\, ID_Registers|register_rtl_0_bypass[73], Mips, 1
instance = comp, \ID_Registers|register~67\, ID_Registers|register~67, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder\, ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[31], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[31]~31\, EX_ALU_Mux|ALU_Data_2_EX[31]~31, Mips, 1
instance = comp, \EX_ALU|Mux0~0\, EX_ALU|Mux0~0, Mips, 1
instance = comp, \EX_ALU|Add0~96\, EX_ALU|Add0~96, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[69]\, ID_Registers|register_rtl_0_bypass[69], Mips, 1
instance = comp, \ID_Registers|register~65\, ID_Registers|register~65, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[29], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[29]~29\, EX_ALU_Mux|ALU_Data_2_EX[29]~29, Mips, 1
instance = comp, \EX_ALU|Add0~90\, EX_ALU|Add0~90, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[67]~feeder\, ID_Registers|register_rtl_0_bypass[67]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[67]\, ID_Registers|register_rtl_0_bypass[67], Mips, 1
instance = comp, \ID_Registers|register~64\, ID_Registers|register~64, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[28], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[28]~28\, EX_ALU_Mux|ALU_Data_2_EX[28]~28, Mips, 1
instance = comp, \EX_ALU|Add0~87\, EX_ALU|Add0~87, Mips, 1
instance = comp, \EX_ALU|Add0~85\, EX_ALU|Add0~85, Mips, 1
instance = comp, \EX_ALU|Add0~88\, EX_ALU|Add0~88, Mips, 1
instance = comp, \EX_ALU|Add0~91\, EX_ALU|Add0~91, Mips, 1
instance = comp, \EX_ALU|Add0~94\, EX_ALU|Add0~94, Mips, 1
instance = comp, \EX_ALU|Add0~97\, EX_ALU|Add0~97, Mips, 1
instance = comp, \EX_ALU|Mux0~1\, EX_ALU|Mux0~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[31], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[31], Mips, 1
instance = comp, \MEM_Data_Memory|memory~38\, MEM_Data_Memory|memory~38, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[31]\, MEM_Data_Memory|Read_Data_MEM[31], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[31]\, MEM_WB_Pipeline_Stage|Read_Data_WB[31], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[31]~31\, WB_MemtoReg_Mux|Write_Data_WB[31]~31, Mips, 1
instance = comp, \ID_Registers|register~33\, ID_Registers|register~33, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[30]~feeder\, ID_EX_Pipeline_Stage|Read_Data_1_EX[30]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[30]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[30], Mips, 1
instance = comp, \EX_ALU|Mux1~1\, EX_ALU|Mux1~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[30], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[30], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[30]~30\, WB_MemtoReg_Mux|Write_Data_WB[30]~30, Mips, 1
instance = comp, \ID_Registers|register~31\, ID_Registers|register~31, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder\, ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[28], Mips, 1
instance = comp, \EX_ALU|Mux3~0\, EX_ALU|Mux3~0, Mips, 1
instance = comp, \EX_ALU|Mux3~1\, EX_ALU|Mux3~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[28], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[28], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[28]~28\, WB_MemtoReg_Mux|Write_Data_WB[28]~28, Mips, 1
instance = comp, \ID_Registers|register~26\, ID_Registers|register~26, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[23]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[23], Mips, 1
instance = comp, \EX_ALU|Add0~69\, EX_ALU|Add0~69, Mips, 1
instance = comp, \ID_Registers|register~22\, ID_Registers|register~22, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[19]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[19], Mips, 1
instance = comp, \ID_Registers|register~17\, ID_Registers|register~17, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[14]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[14], Mips, 1
instance = comp, \EX_ALU|Add0~36\, EX_ALU|Add0~36, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[10]~10\, EX_ALU_Mux|ALU_Data_2_EX[10]~10, Mips, 1
instance = comp, \EX_ALU|Add0~33\, EX_ALU|Add0~33, Mips, 1
instance = comp, \ID_Registers|register~44\, ID_Registers|register~44, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[8], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[8]~8\, EX_ALU_Mux|ALU_Data_2_EX[8]~8, Mips, 1
instance = comp, \EX_ALU|Add0~27\, EX_ALU|Add0~27, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[25]\, ID_Registers|register_rtl_0_bypass[25], Mips, 1
instance = comp, \ID_Registers|register~43\, ID_Registers|register~43, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[7]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[7], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[7]~7\, EX_ALU_Mux|ALU_Data_2_EX[7]~7, Mips, 1
instance = comp, \EX_ALU|Add0~24\, EX_ALU|Add0~24, Mips, 1
instance = comp, \ID_Registers|register~40\, ID_Registers|register~40, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[4]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[4], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[4]~4\, EX_ALU_Mux|ALU_Data_2_EX[4]~4, Mips, 1
instance = comp, \EX_ALU|Add0~15\, EX_ALU|Add0~15, Mips, 1
instance = comp, \ID_Registers|register~38\, ID_Registers|register~38, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[2]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[2], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[2]~2\, EX_ALU_Mux|ALU_Data_2_EX[2]~2, Mips, 1
instance = comp, \EX_ALU|Add0~9\, EX_ALU|Add0~9, Mips, 1
instance = comp, \EX_ALU|Add0~3\, EX_ALU|Add0~3, Mips, 1
instance = comp, \EX_ALU|Add0~4\, EX_ALU|Add0~4, Mips, 1
instance = comp, \EX_ALU|Add0~10\, EX_ALU|Add0~10, Mips, 1
instance = comp, \EX_ALU|Add0~13\, EX_ALU|Add0~13, Mips, 1
instance = comp, \EX_ALU|Add0~16\, EX_ALU|Add0~16, Mips, 1
instance = comp, \EX_ALU|Add0~19\, EX_ALU|Add0~19, Mips, 1
instance = comp, \EX_ALU|Add0~22\, EX_ALU|Add0~22, Mips, 1
instance = comp, \EX_ALU|Add0~25\, EX_ALU|Add0~25, Mips, 1
instance = comp, \EX_ALU|Add0~28\, EX_ALU|Add0~28, Mips, 1
instance = comp, \EX_ALU|Add0~31\, EX_ALU|Add0~31, Mips, 1
instance = comp, \EX_ALU|Add0~34\, EX_ALU|Add0~34, Mips, 1
instance = comp, \EX_ALU|Add0~37\, EX_ALU|Add0~37, Mips, 1
instance = comp, \EX_ALU|Add0~40\, EX_ALU|Add0~40, Mips, 1
instance = comp, \EX_ALU|Add0~43\, EX_ALU|Add0~43, Mips, 1
instance = comp, \EX_ALU|Add0~46\, EX_ALU|Add0~46, Mips, 1
instance = comp, \EX_ALU|Add0~49\, EX_ALU|Add0~49, Mips, 1
instance = comp, \EX_ALU|Add0~52\, EX_ALU|Add0~52, Mips, 1
instance = comp, \EX_ALU|Add0~55\, EX_ALU|Add0~55, Mips, 1
instance = comp, \EX_ALU|Add0~58\, EX_ALU|Add0~58, Mips, 1
instance = comp, \EX_ALU|Add0~61\, EX_ALU|Add0~61, Mips, 1
instance = comp, \EX_ALU|Add0~64\, EX_ALU|Add0~64, Mips, 1
instance = comp, \EX_ALU|Add0~67\, EX_ALU|Add0~67, Mips, 1
instance = comp, \EX_ALU|Add0~70\, EX_ALU|Add0~70, Mips, 1
instance = comp, \EX_ALU|Add0~73\, EX_ALU|Add0~73, Mips, 1
instance = comp, \EX_ALU|Add0~76\, EX_ALU|Add0~76, Mips, 1
instance = comp, \EX_ALU|Add0~79\, EX_ALU|Add0~79, Mips, 1
instance = comp, \EX_ALU|Mux4~1\, EX_ALU|Mux4~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[27], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[27], Mips, 1
instance = comp, \MEM_Data_Memory|memory~34\, MEM_Data_Memory|memory~34, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[27]\, MEM_Data_Memory|Read_Data_MEM[27], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[27]\, MEM_WB_Pipeline_Stage|Read_Data_WB[27], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[27]~27\, WB_MemtoReg_Mux|Write_Data_WB[27]~27, Mips, 1
instance = comp, \ID_Registers|register~29\, ID_Registers|register~29, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[26]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[26], Mips, 1
instance = comp, \EX_ALU|Mux5~0\, EX_ALU|Mux5~0, Mips, 1
instance = comp, \EX_ALU|Mux5~1\, EX_ALU|Mux5~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[26], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[26], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[26]~26\, WB_MemtoReg_Mux|Write_Data_WB[26]~26, Mips, 1
instance = comp, \ID_Registers|register~61\, ID_Registers|register~61, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[25], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[25]~25\, EX_ALU_Mux|ALU_Data_2_EX[25]~25, Mips, 1
instance = comp, \EX_ALU|Add0~78\, EX_ALU|Add0~78, Mips, 1
instance = comp, \EX_ALU|Mux6~1\, EX_ALU|Mux6~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[25], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[25], Mips, 1
instance = comp, \MEM_Data_Memory|memory~32\, MEM_Data_Memory|memory~32, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[25]\, MEM_Data_Memory|Read_Data_MEM[25], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[25]\, MEM_WB_Pipeline_Stage|Read_Data_WB[25], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[25]~25\, WB_MemtoReg_Mux|Write_Data_WB[25]~25, Mips, 1
instance = comp, \ID_Registers|register~59\, ID_Registers|register~59, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[23], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[23]~23\, EX_ALU_Mux|ALU_Data_2_EX[23]~23, Mips, 1
instance = comp, \EX_ALU|Mux8~0\, EX_ALU|Mux8~0, Mips, 1
instance = comp, \EX_ALU|Mux8~1\, EX_ALU|Mux8~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[23], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[23], Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20\, MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20, Mips, 1
instance = comp, \MEM_Data_Memory|memory~30\, MEM_Data_Memory|memory~30, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[23]\, MEM_Data_Memory|Read_Data_MEM[23], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[23]\, MEM_WB_Pipeline_Stage|Read_Data_WB[23], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[23]~23\, WB_MemtoReg_Mux|Write_Data_WB[23]~23, Mips, 1
instance = comp, \ID_Registers|register~58\, ID_Registers|register~58, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[22]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[22], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[22]~22\, EX_ALU_Mux|ALU_Data_2_EX[22]~22, Mips, 1
instance = comp, \EX_ALU|Mux9~0\, EX_ALU|Mux9~0, Mips, 1
instance = comp, \EX_ALU|Mux9~1\, EX_ALU|Mux9~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[22], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[22], Mips, 1
instance = comp, \MEM_Data_Memory|memory~29\, MEM_Data_Memory|memory~29, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[22]\, MEM_Data_Memory|Read_Data_MEM[22], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[22]\, MEM_WB_Pipeline_Stage|Read_Data_WB[22], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[22]~22\, WB_MemtoReg_Mux|Write_Data_WB[22]~22, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[53]\, ID_Registers|register_rtl_0_bypass[53], Mips, 1
instance = comp, \ID_Registers|register~24\, ID_Registers|register~24, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder\, ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[21], Mips, 1
instance = comp, \EX_ALU|Mux10~1\, EX_ALU|Mux10~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[21], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[21], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[21]~21\, WB_MemtoReg_Mux|Write_Data_WB[21]~21, Mips, 1
instance = comp, \ID_Registers|register~23\, ID_Registers|register~23, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[20]~feeder\, ID_EX_Pipeline_Stage|Read_Data_1_EX[20]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[20]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[20], Mips, 1
instance = comp, \ID_Registers|register~56\, ID_Registers|register~56, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[20]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[20], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[20]~20\, EX_ALU_Mux|ALU_Data_2_EX[20]~20, Mips, 1
instance = comp, \EX_ALU|Mux11~0\, EX_ALU|Mux11~0, Mips, 1
instance = comp, \EX_ALU|Mux11~1\, EX_ALU|Mux11~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[20], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[20], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[20]~20\, WB_MemtoReg_Mux|Write_Data_WB[20]~20, Mips, 1
instance = comp, \ID_Registers|register~55\, ID_Registers|register~55, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~feeder\, ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[19], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[19]~19\, EX_ALU_Mux|ALU_Data_2_EX[19]~19, Mips, 1
instance = comp, \EX_ALU|Mux12~0\, EX_ALU|Mux12~0, Mips, 1
instance = comp, \EX_ALU|Mux12~1\, EX_ALU|Mux12~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[19], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[19], Mips, 1
instance = comp, \MEM_Data_Memory|memory~26\, MEM_Data_Memory|memory~26, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[19]\, MEM_Data_Memory|Read_Data_MEM[19], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[19]\, MEM_WB_Pipeline_Stage|Read_Data_WB[19], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[19]~19\, WB_MemtoReg_Mux|Write_Data_WB[19]~19, Mips, 1
instance = comp, \ID_Registers|register~54\, ID_Registers|register~54, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[18], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[18]~18\, EX_ALU_Mux|ALU_Data_2_EX[18]~18, Mips, 1
instance = comp, \EX_ALU|Add0~57\, EX_ALU|Add0~57, Mips, 1
instance = comp, \EX_ALU|Mux13~1\, EX_ALU|Mux13~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[18], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[18], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[18]~18\, WB_MemtoReg_Mux|Write_Data_WB[18]~18, Mips, 1
instance = comp, \ID_Registers|register~20\, ID_Registers|register~20, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[17]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[17], Mips, 1
instance = comp, \ID_Registers|register~53\, ID_Registers|register~53, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[17]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[17], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[17]~17\, EX_ALU_Mux|ALU_Data_2_EX[17]~17, Mips, 1
instance = comp, \EX_ALU|Mux14~0\, EX_ALU|Mux14~0, Mips, 1
instance = comp, \EX_ALU|Mux14~1\, EX_ALU|Mux14~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[17], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[17], Mips, 1
instance = comp, \MEM_Data_Memory|memory~24\, MEM_Data_Memory|memory~24, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[17]\, MEM_Data_Memory|Read_Data_MEM[17], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[17]\, MEM_WB_Pipeline_Stage|Read_Data_WB[17], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[17]~17\, WB_MemtoReg_Mux|Write_Data_WB[17]~17, Mips, 1
instance = comp, \ID_Registers|register~19\, ID_Registers|register~19, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[16]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[16], Mips, 1
instance = comp, \EX_ALU|Mux15~0\, EX_ALU|Mux15~0, Mips, 1
instance = comp, \EX_ALU|Mux15~1\, EX_ALU|Mux15~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[16], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[16], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[16]~16\, WB_MemtoReg_Mux|Write_Data_WB[16]~16, Mips, 1
instance = comp, \ID_Registers|register~18\, ID_Registers|register~18, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[15]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[15], Mips, 1
instance = comp, \EX_ALU|Mux16~0\, EX_ALU|Mux16~0, Mips, 1
instance = comp, \EX_ALU|Mux16~1\, EX_ALU|Mux16~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[15], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[15], Mips, 1
instance = comp, \MEM_Data_Memory|memory~22\, MEM_Data_Memory|memory~22, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[15]\, MEM_Data_Memory|Read_Data_MEM[15], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[15]\, MEM_WB_Pipeline_Stage|Read_Data_WB[15], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[15]~15\, WB_MemtoReg_Mux|Write_Data_WB[15]~15, Mips, 1
instance = comp, \ID_Registers|register~16\, ID_Registers|register~16, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[13]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[13], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[13]~13\, EX_ALU_Mux|ALU_Data_2_EX[13]~13, Mips, 1
instance = comp, \EX_ALU|Mux18~0\, EX_ALU|Mux18~0, Mips, 1
instance = comp, \EX_ALU|Mux18~1\, EX_ALU|Mux18~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[13], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[13], Mips, 1
instance = comp, \MEM_Data_Memory|memory~20\, MEM_Data_Memory|memory~20, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[13]\, MEM_Data_Memory|Read_Data_MEM[13], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[13]\, MEM_WB_Pipeline_Stage|Read_Data_WB[13], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[13]~13\, WB_MemtoReg_Mux|Write_Data_WB[13]~13, Mips, 1
instance = comp, \ID_Registers|register~15\, ID_Registers|register~15, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[12]~feeder\, ID_EX_Pipeline_Stage|Read_Data_1_EX[12]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[12]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[12], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[12]~12\, EX_ALU_Mux|ALU_Data_2_EX[12]~12, Mips, 1
instance = comp, \EX_ALU|Mux19~0\, EX_ALU|Mux19~0, Mips, 1
instance = comp, \EX_ALU|Mux19~1\, EX_ALU|Mux19~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[12], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[12], Mips, 1
instance = comp, \MEM_Data_Memory|memory~19\, MEM_Data_Memory|memory~19, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[12]\, MEM_Data_Memory|Read_Data_MEM[12], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[12]\, MEM_WB_Pipeline_Stage|Read_Data_WB[12], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[12]~12\, WB_MemtoReg_Mux|Write_Data_WB[12]~12, Mips, 1
instance = comp, \ID_Registers|register~47\, ID_Registers|register~47, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[11]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[11], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[11]~11\, EX_ALU_Mux|ALU_Data_2_EX[11]~11, Mips, 1
instance = comp, \EX_ALU|Mux20~0\, EX_ALU|Mux20~0, Mips, 1
instance = comp, \EX_ALU|Mux20~1\, EX_ALU|Mux20~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[11], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[11], Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8\, MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8, Mips, 1
instance = comp, \MEM_Data_Memory|memory~18\, MEM_Data_Memory|memory~18, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[11]\, MEM_Data_Memory|Read_Data_MEM[11], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[11]\, MEM_WB_Pipeline_Stage|Read_Data_WB[11], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[11]~11\, WB_MemtoReg_Mux|Write_Data_WB[11]~11, Mips, 1
instance = comp, \ID_Registers|register~11\, ID_Registers|register~11, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[8]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[8], Mips, 1
instance = comp, \EX_ALU|Mux23~0\, EX_ALU|Mux23~0, Mips, 1
instance = comp, \EX_ALU|Mux23~1\, EX_ALU|Mux23~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[8], Mips, 1
instance = comp, \MEM_Data_Memory|memory~17\, MEM_Data_Memory|memory~17, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[10]\, MEM_Data_Memory|Read_Data_MEM[10], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[10]\, MEM_WB_Pipeline_Stage|Read_Data_WB[10], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[10]~10\, WB_MemtoReg_Mux|Write_Data_WB[10]~10, Mips, 1
instance = comp, \ID_Registers|register~10\, ID_Registers|register~10, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[7]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[7], Mips, 1
instance = comp, \EX_ALU|Mux24~0\, EX_ALU|Mux24~0, Mips, 1
instance = comp, \EX_ALU|Mux24~1\, EX_ALU|Mux24~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[7], Mips, 1
instance = comp, \MEM_Data_Memory|memory~16\, MEM_Data_Memory|memory~16, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[9]\, MEM_Data_Memory|Read_Data_MEM[9], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[9]\, MEM_WB_Pipeline_Stage|Read_Data_WB[9], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[9]~9\, WB_MemtoReg_Mux|Write_Data_WB[9]~9, Mips, 1
instance = comp, \ID_Registers|register~39\, ID_Registers|register~39, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[3]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[3], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[3]~3\, EX_ALU_Mux|ALU_Data_2_EX[3]~3, Mips, 1
instance = comp, \EX_ALU|Add0~12\, EX_ALU|Add0~12, Mips, 1
instance = comp, \EX_ALU|Mux28~1\, EX_ALU|Mux28~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[3], Mips, 1
instance = comp, \MEM_Data_Memory|memory~15\, MEM_Data_Memory|memory~15, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[8]\, MEM_Data_Memory|Read_Data_MEM[8], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[8]\, MEM_WB_Pipeline_Stage|Read_Data_WB[8], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[8]~8\, WB_MemtoReg_Mux|Write_Data_WB[8]~8, Mips, 1
instance = comp, \ID_Registers|register~5\, ID_Registers|register~5, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[2]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[2], Mips, 1
instance = comp, \EX_ALU|Mux29~0\, EX_ALU|Mux29~0, Mips, 1
instance = comp, \EX_ALU|Mux29~1\, EX_ALU|Mux29~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[2], Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4\, MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4, Mips, 1
instance = comp, \MEM_Data_Memory|memory~14\, MEM_Data_Memory|memory~14, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[7]\, MEM_Data_Memory|Read_Data_MEM[7], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[7]\, MEM_WB_Pipeline_Stage|Read_Data_WB[7], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[7], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[7]~7\, WB_MemtoReg_Mux|Write_Data_WB[7]~7, Mips, 1
instance = comp, \ID_Registers|register~42\, ID_Registers|register~42, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[6], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[6]~6\, EX_ALU_Mux|ALU_Data_2_EX[6]~6, Mips, 1
instance = comp, \EX_ALU|Add0~21\, EX_ALU|Add0~21, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[23]\, ID_Registers|register_rtl_0_bypass[23], Mips, 1
instance = comp, \ID_Registers|register~9\, ID_Registers|register~9, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[6]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[6], Mips, 1
instance = comp, \EX_ALU|Mux25~0\, EX_ALU|Mux25~0, Mips, 1
instance = comp, \EX_ALU|Mux25~1\, EX_ALU|Mux25~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[6], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[6], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[6]~6\, WB_MemtoReg_Mux|Write_Data_WB[6]~6, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[21]\, ID_Registers|register_rtl_0_bypass[21], Mips, 1
instance = comp, \ID_Registers|register~8\, ID_Registers|register~8, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[5]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[5], Mips, 1
instance = comp, \ID_Registers|register~41\, ID_Registers|register~41, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[5]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[5], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[5]~5\, EX_ALU_Mux|ALU_Data_2_EX[5]~5, Mips, 1
instance = comp, \EX_ALU|Mux26~0\, EX_ALU|Mux26~0, Mips, 1
instance = comp, \EX_ALU|Mux26~1\, EX_ALU|Mux26~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[5], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[5], Mips, 1
instance = comp, \MEM_Data_Memory|memory~2\, MEM_Data_Memory|memory~2, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[2], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[3], Mips, 1
instance = comp, \MEM_Data_Memory|memory~1\, MEM_Data_Memory|memory~1, Mips, 1
instance = comp, \MEM_Data_Memory|memory~0\, MEM_Data_Memory|memory~0, Mips, 1
instance = comp, \MEM_Data_Memory|memory~4\, MEM_Data_Memory|memory~4, Mips, 1
instance = comp, \MEM_Data_Memory|memory~12\, MEM_Data_Memory|memory~12, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[5]\, MEM_Data_Memory|Read_Data_MEM[5], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[5]\, MEM_WB_Pipeline_Stage|Read_Data_WB[5], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[5]~5\, WB_MemtoReg_Mux|Write_Data_WB[5]~5, Mips, 1
instance = comp, \ID_Registers|register~7\, ID_Registers|register~7, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[4]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[4], Mips, 1
instance = comp, \EX_ALU|Mux27~0\, EX_ALU|Mux27~0, Mips, 1
instance = comp, \EX_ALU|Mux27~1\, EX_ALU|Mux27~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[4], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[4], Mips, 1
instance = comp, \MEM_Data_Memory|memory~11\, MEM_Data_Memory|memory~11, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[4]\, MEM_Data_Memory|Read_Data_MEM[4], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[4]\, MEM_WB_Pipeline_Stage|Read_Data_WB[4], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[4]~4\, WB_MemtoReg_Mux|Write_Data_WB[4]~4, Mips, 1
instance = comp, \ID_Registers|register~36\, ID_Registers|register~36, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[0]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[0], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder\, EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM\, EX_MEM_Pipeline_Stage|Write_Data_MEM, Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0\, MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0, Mips, 1
instance = comp, \MEM_Data_Memory|memory~10\, MEM_Data_Memory|memory~10, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[3]\, MEM_Data_Memory|Read_Data_MEM[3], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[3]\, MEM_WB_Pipeline_Stage|Read_Data_WB[3], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[3]~3\, WB_MemtoReg_Mux|Write_Data_WB[3]~3, Mips, 1
instance = comp, \ID_Registers|register~12\, ID_Registers|register~12, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[9]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[9], Mips, 1
instance = comp, \EX_ALU|Mux22~1\, EX_ALU|Mux22~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]~feeder\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[9], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[8], Mips, 1
instance = comp, \MEM_Data_Memory|memory~5\, MEM_Data_Memory|memory~5, Mips, 1
instance = comp, \MEM_Data_Memory|memory~7\, MEM_Data_Memory|memory~7, Mips, 1
instance = comp, \MEM_Data_Memory|memory~9\, MEM_Data_Memory|memory~9, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[2]\, MEM_Data_Memory|Read_Data_MEM[2], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[2]\, MEM_WB_Pipeline_Stage|Read_Data_WB[2], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[2]~2\, WB_MemtoReg_Mux|Write_Data_WB[2]~2, Mips, 1
instance = comp, \ID_Registers|register~4\, ID_Registers|register~4, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[1]~feeder\, ID_EX_Pipeline_Stage|Read_Data_1_EX[1]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[1]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[1], Mips, 1
instance = comp, \EX_ALU|Mux30~0\, EX_ALU|Mux30~0, Mips, 1
instance = comp, \EX_ALU|Mux30~1\, EX_ALU|Mux30~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[1], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[1], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[1]~1\, WB_MemtoReg_Mux|Write_Data_WB[1]~1, Mips, 1
instance = comp, \ID_Registers|register~3\, ID_Registers|register~3, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[0]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[0], Mips, 1
instance = comp, \EX_ALU|Mux31~0\, EX_ALU|Mux31~0, Mips, 1
instance = comp, \ID_Registers|register~30\, ID_Registers|register~30, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[27]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[27], Mips, 1
instance = comp, \ID_Registers|register~62\, ID_Registers|register~62, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[26], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[26]~26\, EX_ALU_Mux|ALU_Data_2_EX[26]~26, Mips, 1
instance = comp, \ID_Registers|register~60\, ID_Registers|register~60, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[24]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[24], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[24]~24\, EX_ALU_Mux|ALU_Data_2_EX[24]~24, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[55]\, ID_Registers|register_rtl_0_bypass[55], Mips, 1
instance = comp, \ID_Registers|register~25\, ID_Registers|register~25, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[22]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[22], Mips, 1
instance = comp, \ID_Registers|register~52\, ID_Registers|register~52, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[16]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[16], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[16]~16\, EX_ALU_Mux|ALU_Data_2_EX[16]~16, Mips, 1
instance = comp, \ID_Registers|register~50\, ID_Registers|register~50, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[14], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[14]~14\, EX_ALU_Mux|ALU_Data_2_EX[14]~14, Mips, 1
instance = comp, \ID_Registers|register~14\, ID_Registers|register~14, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[11]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[11], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[31]\, ID_Registers|register_rtl_0_bypass[31], Mips, 1
instance = comp, \ID_Registers|register~13\, ID_Registers|register~13, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[10]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[10], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[29]\, ID_Registers|register_rtl_0_bypass[29], Mips, 1
instance = comp, \ID_Registers|register~45\, ID_Registers|register~45, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[9]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[9], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[9]~9\, EX_ALU_Mux|ALU_Data_2_EX[9]~9, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[0]~0\, EX_ALU_Mux|ALU_Data_2_EX[0]~0, Mips, 1
instance = comp, \EX_ALU|LessThan0~1\, EX_ALU|LessThan0~1, Mips, 1
instance = comp, \EX_ALU|LessThan0~3\, EX_ALU|LessThan0~3, Mips, 1
instance = comp, \EX_ALU|LessThan0~5\, EX_ALU|LessThan0~5, Mips, 1
instance = comp, \EX_ALU|LessThan0~7\, EX_ALU|LessThan0~7, Mips, 1
instance = comp, \EX_ALU|LessThan0~9\, EX_ALU|LessThan0~9, Mips, 1
instance = comp, \EX_ALU|LessThan0~11\, EX_ALU|LessThan0~11, Mips, 1
instance = comp, \EX_ALU|LessThan0~13\, EX_ALU|LessThan0~13, Mips, 1
instance = comp, \EX_ALU|LessThan0~15\, EX_ALU|LessThan0~15, Mips, 1
instance = comp, \EX_ALU|LessThan0~17\, EX_ALU|LessThan0~17, Mips, 1
instance = comp, \EX_ALU|LessThan0~19\, EX_ALU|LessThan0~19, Mips, 1
instance = comp, \EX_ALU|LessThan0~21\, EX_ALU|LessThan0~21, Mips, 1
instance = comp, \EX_ALU|LessThan0~23\, EX_ALU|LessThan0~23, Mips, 1
instance = comp, \EX_ALU|LessThan0~25\, EX_ALU|LessThan0~25, Mips, 1
instance = comp, \EX_ALU|LessThan0~27\, EX_ALU|LessThan0~27, Mips, 1
instance = comp, \EX_ALU|LessThan0~29\, EX_ALU|LessThan0~29, Mips, 1
instance = comp, \EX_ALU|LessThan0~31\, EX_ALU|LessThan0~31, Mips, 1
instance = comp, \EX_ALU|LessThan0~33\, EX_ALU|LessThan0~33, Mips, 1
instance = comp, \EX_ALU|LessThan0~35\, EX_ALU|LessThan0~35, Mips, 1
instance = comp, \EX_ALU|LessThan0~37\, EX_ALU|LessThan0~37, Mips, 1
instance = comp, \EX_ALU|LessThan0~39\, EX_ALU|LessThan0~39, Mips, 1
instance = comp, \EX_ALU|LessThan0~41\, EX_ALU|LessThan0~41, Mips, 1
instance = comp, \EX_ALU|LessThan0~43\, EX_ALU|LessThan0~43, Mips, 1
instance = comp, \EX_ALU|LessThan0~45\, EX_ALU|LessThan0~45, Mips, 1
instance = comp, \EX_ALU|LessThan0~47\, EX_ALU|LessThan0~47, Mips, 1
instance = comp, \EX_ALU|LessThan0~49\, EX_ALU|LessThan0~49, Mips, 1
instance = comp, \EX_ALU|LessThan0~51\, EX_ALU|LessThan0~51, Mips, 1
instance = comp, \EX_ALU|LessThan0~53\, EX_ALU|LessThan0~53, Mips, 1
instance = comp, \EX_ALU|LessThan0~55\, EX_ALU|LessThan0~55, Mips, 1
instance = comp, \EX_ALU|LessThan0~57\, EX_ALU|LessThan0~57, Mips, 1
instance = comp, \EX_ALU|LessThan0~59\, EX_ALU|LessThan0~59, Mips, 1
instance = comp, \EX_ALU|LessThan0~61\, EX_ALU|LessThan0~61, Mips, 1
instance = comp, \EX_ALU|LessThan0~62\, EX_ALU|LessThan0~62, Mips, 1
instance = comp, \EX_ALU|ALU_Result_EX~2\, EX_ALU|ALU_Result_EX~2, Mips, 1
instance = comp, \EX_ALU|Mux31~1\, EX_ALU|Mux31~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[0], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[0], Mips, 1
instance = comp, \MEM_Data_Memory|memory_rtl_0_bypass[21]\, MEM_Data_Memory|memory_rtl_0_bypass[21], Mips, 1
instance = comp, \MEM_Data_Memory|memory~6\, MEM_Data_Memory|memory~6, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[0]\, MEM_Data_Memory|Read_Data_MEM[0], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[0]\, MEM_WB_Pipeline_Stage|Read_Data_WB[0], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[0]~0\, WB_MemtoReg_Mux|Write_Data_WB[0]~0, Mips, 1
instance = comp, \ID_Registers|register~27\, ID_Registers|register~27, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[24]\, ID_EX_Pipeline_Stage|Read_Data_1_EX[24], Mips, 1
instance = comp, \EX_ALU|Mux7~0\, EX_ALU|Mux7~0, Mips, 1
instance = comp, \EX_ALU|Mux7~1\, EX_ALU|Mux7~1, Mips, 1
instance = comp, \EX_ALU|Equal0~7\, EX_ALU|Equal0~7, Mips, 1
instance = comp, \EX_ALU|Equal0~8\, EX_ALU|Equal0~8, Mips, 1
instance = comp, \EX_ALU|Equal0~6\, EX_ALU|Equal0~6, Mips, 1
instance = comp, \EX_ALU|Equal0~9\, EX_ALU|Equal0~9, Mips, 1
instance = comp, \EX_ALU|Mux2~0\, EX_ALU|Mux2~0, Mips, 1
instance = comp, \EX_ALU|Mux2~1\, EX_ALU|Mux2~1, Mips, 1
instance = comp, \EX_ALU|Equal0~11\, EX_ALU|Equal0~11, Mips, 1
instance = comp, \EX_ALU|Equal0~0\, EX_ALU|Equal0~0, Mips, 1
instance = comp, \EX_ALU|Equal0~3\, EX_ALU|Equal0~3, Mips, 1
instance = comp, \EX_ALU|Equal0~4\, EX_ALU|Equal0~4, Mips, 1
instance = comp, \EX_ALU|Equal0~5\, EX_ALU|Equal0~5, Mips, 1
instance = comp, \EX_ALU|Equal0~12\, EX_ALU|Equal0~12, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Zero_MEM\, EX_MEM_Pipeline_Stage|Zero_MEM, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[0], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[0], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[0]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[0], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[0]~60\, IF_PC_Mux|Next_PC_IF[0]~60, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[0]~feeder\, IF_PC_Reg|PC_IF[0]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[0]\, IF_PC_Reg|PC_IF[0], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[7]~66\, IF_PC_Mux|Next_PC_IF[7]~66, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[7]\, IF_PC_Reg|PC_IF[7], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[11], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[11], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[10]~14\, EX_PC_Add|Branch_Dest_EX[10]~14, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[11]~16\, EX_PC_Add|Branch_Dest_EX[11]~16, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[11]~70\, IF_PC_Mux|Next_PC_IF[11]~70, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[11]~feeder\, IF_PC_Reg|PC_IF[11]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[11]\, IF_PC_Reg|PC_IF[11], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[11]~18\, IF_PC_Add|PC_Plus_4_IF[11]~18, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[12], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[12], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[12]~18\, EX_PC_Add|Branch_Dest_EX[12]~18, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[12]~71\, IF_PC_Mux|Next_PC_IF[12]~71, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[12]\, IF_PC_Reg|PC_IF[12], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[12]~20\, IF_PC_Add|PC_Plus_4_IF[12]~20, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[13]~20\, EX_PC_Add|Branch_Dest_EX[13]~20, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[13]~72\, IF_PC_Mux|Next_PC_IF[13]~72, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[13]~feeder\, IF_PC_Reg|PC_IF[13]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[13]\, IF_PC_Reg|PC_IF[13], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[13]~22\, IF_PC_Add|PC_Plus_4_IF[13]~22, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[14]~22\, EX_PC_Add|Branch_Dest_EX[14]~22, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[14]~73\, IF_PC_Mux|Next_PC_IF[14]~73, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[14]~feeder\, IF_PC_Reg|PC_IF[14]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[14]\, IF_PC_Reg|PC_IF[14], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[14]~24\, IF_PC_Add|PC_Plus_4_IF[14]~24, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[15]~74\, IF_PC_Mux|Next_PC_IF[15]~74, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[15]\, IF_PC_Reg|PC_IF[15], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[15]~26\, IF_PC_Add|PC_Plus_4_IF[15]~26, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[16], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[16], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[15]~24\, EX_PC_Add|Branch_Dest_EX[15]~24, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[16]~26\, EX_PC_Add|Branch_Dest_EX[16]~26, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[16]~75\, IF_PC_Mux|Next_PC_IF[16]~75, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[16]~feeder\, IF_PC_Reg|PC_IF[16]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[16]\, IF_PC_Reg|PC_IF[16], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[16]~28\, IF_PC_Add|PC_Plus_4_IF[16]~28, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[17]~76\, IF_PC_Mux|Next_PC_IF[17]~76, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[17]~feeder\, IF_PC_Reg|PC_IF[17]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[17]\, IF_PC_Reg|PC_IF[17], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[17]~30\, IF_PC_Add|PC_Plus_4_IF[17]~30, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[18]~77\, IF_PC_Mux|Next_PC_IF[18]~77, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[18]\, IF_PC_Reg|PC_IF[18], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[18]~32\, IF_PC_Add|PC_Plus_4_IF[18]~32, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[18], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[18], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[17], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[17], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[17]~28\, EX_PC_Add|Branch_Dest_EX[17]~28, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[18]~30\, EX_PC_Add|Branch_Dest_EX[18]~30, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[19]~32\, EX_PC_Add|Branch_Dest_EX[19]~32, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[19]~78\, IF_PC_Mux|Next_PC_IF[19]~78, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[19]\, IF_PC_Reg|PC_IF[19], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[19]~34\, IF_PC_Add|PC_Plus_4_IF[19]~34, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[20]~34\, EX_PC_Add|Branch_Dest_EX[20]~34, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[20]~79\, IF_PC_Mux|Next_PC_IF[20]~79, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[20]\, IF_PC_Reg|PC_IF[20], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[20]~36\, IF_PC_Add|PC_Plus_4_IF[20]~36, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[21]~80\, IF_PC_Mux|Next_PC_IF[21]~80, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[21]~feeder\, IF_PC_Reg|PC_IF[21]~feeder, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[21]\, IF_PC_Reg|PC_IF[21], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[21]~38\, IF_PC_Add|PC_Plus_4_IF[21]~38, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[22]~81\, IF_PC_Mux|Next_PC_IF[22]~81, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[22]\, IF_PC_Reg|PC_IF[22], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[22]~40\, IF_PC_Add|PC_Plus_4_IF[22]~40, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[23]~82\, IF_PC_Mux|Next_PC_IF[23]~82, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[23]\, IF_PC_Reg|PC_IF[23], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[23]~42\, IF_PC_Add|PC_Plus_4_IF[23]~42, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[24]~83\, IF_PC_Mux|Next_PC_IF[24]~83, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[24]\, IF_PC_Reg|PC_IF[24], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[24]~44\, IF_PC_Add|PC_Plus_4_IF[24]~44, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[25], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[25], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[23], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[23], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[21]~36\, EX_PC_Add|Branch_Dest_EX[21]~36, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[22]~38\, EX_PC_Add|Branch_Dest_EX[22]~38, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[23]~40\, EX_PC_Add|Branch_Dest_EX[23]~40, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[24]~42\, EX_PC_Add|Branch_Dest_EX[24]~42, Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[25]~44\, EX_PC_Add|Branch_Dest_EX[25]~44, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[25]~84\, IF_PC_Mux|Next_PC_IF[25]~84, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[25]\, IF_PC_Reg|PC_IF[25], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[25]~46\, IF_PC_Add|PC_Plus_4_IF[25]~46, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[26], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[26], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[26]~46\, EX_PC_Add|Branch_Dest_EX[26]~46, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[26]~85\, IF_PC_Mux|Next_PC_IF[26]~85, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[26]\, IF_PC_Reg|PC_IF[26], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[26]~48\, IF_PC_Add|PC_Plus_4_IF[26]~48, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[27], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[27], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[27]~48\, EX_PC_Add|Branch_Dest_EX[27]~48, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[27]~86\, IF_PC_Mux|Next_PC_IF[27]~86, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[27]\, IF_PC_Reg|PC_IF[27], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[27]~50\, IF_PC_Add|PC_Plus_4_IF[27]~50, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[28], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[28], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[28]~50\, EX_PC_Add|Branch_Dest_EX[28]~50, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[28]~87\, IF_PC_Mux|Next_PC_IF[28]~87, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[28]\, IF_PC_Reg|PC_IF[28], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[28]~52\, IF_PC_Add|PC_Plus_4_IF[28]~52, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[29], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[29], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[29]~52\, EX_PC_Add|Branch_Dest_EX[29]~52, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[29]~88\, IF_PC_Mux|Next_PC_IF[29]~88, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[29]\, IF_PC_Reg|PC_IF[29], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[29]~54\, IF_PC_Add|PC_Plus_4_IF[29]~54, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[30], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[30], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[30]~54\, EX_PC_Add|Branch_Dest_EX[30]~54, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]\, EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30], Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[30]~89\, IF_PC_Mux|Next_PC_IF[30]~89, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[30]\, IF_PC_Reg|PC_IF[30], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[30]~56\, IF_PC_Add|PC_Plus_4_IF[30]~56, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[31]~90\, IF_PC_Mux|Next_PC_IF[31]~90, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[31]\, IF_PC_Reg|PC_IF[31], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[31]~58\, IF_PC_Add|PC_Plus_4_IF[31]~58, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[17]\, ID_Registers|register_rtl_0_bypass[17], Mips, 1
instance = comp, \ID_Registers|register~6\, ID_Registers|register~6, Mips, 1
instance = comp, \ID_Registers|register~21\, ID_Registers|register~21, Mips, 1
instance = comp, \ID_Registers|register~32\, ID_Registers|register~32, Mips, 1
instance = comp, \ID_Registers|register~37\, ID_Registers|register~37, Mips, 1
instance = comp, \ID_Registers|register~46\, ID_Registers|register~46, Mips, 1
instance = comp, \ID_Registers|register~48\, ID_Registers|register~48, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[37]\, ID_Registers|register_rtl_0_bypass[37], Mips, 1
instance = comp, \ID_Registers|register~49\, ID_Registers|register~49, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[41]~feeder\, ID_Registers|register_rtl_0_bypass[41]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[41]\, ID_Registers|register_rtl_0_bypass[41], Mips, 1
instance = comp, \ID_Registers|register~51\, ID_Registers|register~51, Mips, 1
instance = comp, \ID_Registers|register~57\, ID_Registers|register~57, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[65]\, ID_Registers|register_rtl_0_bypass[65], Mips, 1
instance = comp, \ID_Registers|register~63\, ID_Registers|register~63, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[71]~feeder\, ID_Registers|register_rtl_0_bypass[71]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[71]\, ID_Registers|register_rtl_0_bypass[71], Mips, 1
instance = comp, \ID_Registers|register~66\, ID_Registers|register~66, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[1]\, ID_EX_Pipeline_Stage|Instruction_EX[1], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[2]\, ID_EX_Pipeline_Stage|Instruction_EX[2], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[3]\, ID_EX_Pipeline_Stage|Instruction_EX[3], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[5]\, ID_EX_Pipeline_Stage|Instruction_EX[5], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[21]\, ID_EX_Pipeline_Stage|Instruction_EX[21], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[22]\, ID_EX_Pipeline_Stage|Instruction_EX[22], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[23]\, ID_EX_Pipeline_Stage|Instruction_EX[23], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[24]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[24]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[24]\, ID_EX_Pipeline_Stage|Instruction_EX[24], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[25]\, ID_EX_Pipeline_Stage|Instruction_EX[25], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[26]\, ID_EX_Pipeline_Stage|Instruction_EX[26], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[27]\, ID_EX_Pipeline_Stage|Instruction_EX[27], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[28]\, ID_EX_Pipeline_Stage|Instruction_EX[28], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[29]\, ID_EX_Pipeline_Stage|Instruction_EX[29], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder\, ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[31]\, ID_EX_Pipeline_Stage|Instruction_EX[31], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[1], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[1]~1\, EX_ALU_Mux|ALU_Data_2_EX[1]~1, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[15], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[15]~15\, EX_ALU_Mux|ALU_Data_2_EX[15]~15, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[21]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[21], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[21]~21\, EX_ALU_Mux|ALU_Data_2_EX[21]~21, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[27], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[27]~27\, EX_ALU_Mux|ALU_Data_2_EX[27]~27, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[30]\, ID_EX_Pipeline_Stage|Read_Data_2_EX[30], Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[30]~30\, EX_ALU_Mux|ALU_Data_2_EX[30]~30, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~4\, EX_ALU_Control|ALU_Control_EX[2]~4, Mips, 1
instance = comp, \EX_ALU|Mux21~0\, EX_ALU|Mux21~0, Mips, 1
instance = comp, \EX_ALU|Mux21~1\, EX_ALU|Mux21~1, Mips, 1
instance = comp, \EX_ALU|Mux17~0\, EX_ALU|Mux17~0, Mips, 1
instance = comp, \EX_ALU|Mux17~1\, EX_ALU|Mux17~1, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[5], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[5], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[7], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[7], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[10], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[10], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[15], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[15], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[21], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[21], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[22], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[22], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[24], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[24], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]\, IF_ID_Pipeline_Stage|PC_Plus_4_ID[31], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]\, ID_EX_Pipeline_Stage|PC_Plus_4_EX[31], Mips, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[31]~56\, EX_PC_Add|Branch_Dest_EX[31]~56, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[10], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[14], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]\, EX_MEM_Pipeline_Stage|ALU_Result_MEM[29], Mips, 1
instance = comp, \MEM_Data_Memory|memory~8\, MEM_Data_Memory|memory~8, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[1]\, MEM_Data_Memory|Read_Data_MEM[1], Mips, 1
instance = comp, \MEM_Data_Memory|memory~13\, MEM_Data_Memory|memory~13, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[6]\, MEM_Data_Memory|Read_Data_MEM[6], Mips, 1
instance = comp, \MEM_Data_Memory|memory~23\, MEM_Data_Memory|memory~23, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[16]\, MEM_Data_Memory|Read_Data_MEM[16], Mips, 1
instance = comp, \MEM_Data_Memory|memory~27\, MEM_Data_Memory|memory~27, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[20]\, MEM_Data_Memory|Read_Data_MEM[20], Mips, 1
instance = comp, \MEM_Data_Memory|memory~28\, MEM_Data_Memory|memory~28, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[21]\, MEM_Data_Memory|Read_Data_MEM[21], Mips, 1
instance = comp, \MEM_Data_Memory|memory~31\, MEM_Data_Memory|memory~31, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[24]\, MEM_Data_Memory|Read_Data_MEM[24], Mips, 1
instance = comp, \MEM_Data_Memory|memory~35\, MEM_Data_Memory|memory~35, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[28]\, MEM_Data_Memory|Read_Data_MEM[28], Mips, 1
instance = comp, \MEM_Data_Memory|memory~37\, MEM_Data_Memory|memory~37, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[30]\, MEM_Data_Memory|Read_Data_MEM[30], Mips, 1
instance = comp, \MEM_Branch_AND|PCSrc_MEM\, MEM_Branch_AND|PCSrc_MEM, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[1]\, MEM_WB_Pipeline_Stage|Read_Data_WB[1], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[6]\, MEM_WB_Pipeline_Stage|Read_Data_WB[6], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[16]\, MEM_WB_Pipeline_Stage|Read_Data_WB[16], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[20]\, MEM_WB_Pipeline_Stage|Read_Data_WB[20], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[21]\, MEM_WB_Pipeline_Stage|Read_Data_WB[21], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[24]\, MEM_WB_Pipeline_Stage|Read_Data_WB[24], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[28]\, MEM_WB_Pipeline_Stage|Read_Data_WB[28], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[30]\, MEM_WB_Pipeline_Stage|Read_Data_WB[30], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[9], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[10], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder\, MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[14], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]\, MEM_WB_Pipeline_Stage|ALU_Result_WB[29], Mips, 1
instance = comp, \PC_Plus_4_IF[0]~I\, PC_Plus_4_IF[0], Mips, 1
instance = comp, \PC_Plus_4_IF[1]~I\, PC_Plus_4_IF[1], Mips, 1
instance = comp, \PC_Plus_4_IF[2]~I\, PC_Plus_4_IF[2], Mips, 1
instance = comp, \PC_Plus_4_IF[3]~I\, PC_Plus_4_IF[3], Mips, 1
instance = comp, \PC_Plus_4_IF[4]~I\, PC_Plus_4_IF[4], Mips, 1
instance = comp, \PC_Plus_4_IF[5]~I\, PC_Plus_4_IF[5], Mips, 1
instance = comp, \PC_Plus_4_IF[6]~I\, PC_Plus_4_IF[6], Mips, 1
instance = comp, \PC_Plus_4_IF[7]~I\, PC_Plus_4_IF[7], Mips, 1
instance = comp, \PC_Plus_4_IF[8]~I\, PC_Plus_4_IF[8], Mips, 1
instance = comp, \PC_Plus_4_IF[9]~I\, PC_Plus_4_IF[9], Mips, 1
instance = comp, \PC_Plus_4_IF[10]~I\, PC_Plus_4_IF[10], Mips, 1
instance = comp, \PC_Plus_4_IF[11]~I\, PC_Plus_4_IF[11], Mips, 1
instance = comp, \PC_Plus_4_IF[12]~I\, PC_Plus_4_IF[12], Mips, 1
instance = comp, \PC_Plus_4_IF[13]~I\, PC_Plus_4_IF[13], Mips, 1
instance = comp, \PC_Plus_4_IF[14]~I\, PC_Plus_4_IF[14], Mips, 1
instance = comp, \PC_Plus_4_IF[15]~I\, PC_Plus_4_IF[15], Mips, 1
instance = comp, \PC_Plus_4_IF[16]~I\, PC_Plus_4_IF[16], Mips, 1
instance = comp, \PC_Plus_4_IF[17]~I\, PC_Plus_4_IF[17], Mips, 1
instance = comp, \PC_Plus_4_IF[18]~I\, PC_Plus_4_IF[18], Mips, 1
instance = comp, \PC_Plus_4_IF[19]~I\, PC_Plus_4_IF[19], Mips, 1
instance = comp, \PC_Plus_4_IF[20]~I\, PC_Plus_4_IF[20], Mips, 1
instance = comp, \PC_Plus_4_IF[21]~I\, PC_Plus_4_IF[21], Mips, 1
instance = comp, \PC_Plus_4_IF[22]~I\, PC_Plus_4_IF[22], Mips, 1
instance = comp, \PC_Plus_4_IF[23]~I\, PC_Plus_4_IF[23], Mips, 1
instance = comp, \PC_Plus_4_IF[24]~I\, PC_Plus_4_IF[24], Mips, 1
instance = comp, \PC_Plus_4_IF[25]~I\, PC_Plus_4_IF[25], Mips, 1
instance = comp, \PC_Plus_4_IF[26]~I\, PC_Plus_4_IF[26], Mips, 1
instance = comp, \PC_Plus_4_IF[27]~I\, PC_Plus_4_IF[27], Mips, 1
instance = comp, \PC_Plus_4_IF[28]~I\, PC_Plus_4_IF[28], Mips, 1
instance = comp, \PC_Plus_4_IF[29]~I\, PC_Plus_4_IF[29], Mips, 1
instance = comp, \PC_Plus_4_IF[30]~I\, PC_Plus_4_IF[30], Mips, 1
instance = comp, \PC_Plus_4_IF[31]~I\, PC_Plus_4_IF[31], Mips, 1
instance = comp, \Instruction_IF[0]~I\, Instruction_IF[0], Mips, 1
instance = comp, \Instruction_IF[1]~I\, Instruction_IF[1], Mips, 1
instance = comp, \Instruction_IF[2]~I\, Instruction_IF[2], Mips, 1
instance = comp, \Instruction_IF[3]~I\, Instruction_IF[3], Mips, 1
instance = comp, \Instruction_IF[4]~I\, Instruction_IF[4], Mips, 1
instance = comp, \Instruction_IF[5]~I\, Instruction_IF[5], Mips, 1
instance = comp, \Instruction_IF[6]~I\, Instruction_IF[6], Mips, 1
instance = comp, \Instruction_IF[7]~I\, Instruction_IF[7], Mips, 1
instance = comp, \Instruction_IF[8]~I\, Instruction_IF[8], Mips, 1
instance = comp, \Instruction_IF[9]~I\, Instruction_IF[9], Mips, 1
instance = comp, \Instruction_IF[10]~I\, Instruction_IF[10], Mips, 1
instance = comp, \Instruction_IF[11]~I\, Instruction_IF[11], Mips, 1
instance = comp, \Instruction_IF[12]~I\, Instruction_IF[12], Mips, 1
instance = comp, \Instruction_IF[13]~I\, Instruction_IF[13], Mips, 1
instance = comp, \Instruction_IF[14]~I\, Instruction_IF[14], Mips, 1
instance = comp, \Instruction_IF[15]~I\, Instruction_IF[15], Mips, 1
instance = comp, \Instruction_IF[16]~I\, Instruction_IF[16], Mips, 1
instance = comp, \Instruction_IF[17]~I\, Instruction_IF[17], Mips, 1
instance = comp, \Instruction_IF[18]~I\, Instruction_IF[18], Mips, 1
instance = comp, \Instruction_IF[19]~I\, Instruction_IF[19], Mips, 1
instance = comp, \Instruction_IF[20]~I\, Instruction_IF[20], Mips, 1
instance = comp, \Instruction_IF[21]~I\, Instruction_IF[21], Mips, 1
instance = comp, \Instruction_IF[22]~I\, Instruction_IF[22], Mips, 1
instance = comp, \Instruction_IF[23]~I\, Instruction_IF[23], Mips, 1
instance = comp, \Instruction_IF[24]~I\, Instruction_IF[24], Mips, 1
instance = comp, \Instruction_IF[25]~I\, Instruction_IF[25], Mips, 1
instance = comp, \Instruction_IF[26]~I\, Instruction_IF[26], Mips, 1
instance = comp, \Instruction_IF[27]~I\, Instruction_IF[27], Mips, 1
instance = comp, \Instruction_IF[28]~I\, Instruction_IF[28], Mips, 1
instance = comp, \Instruction_IF[29]~I\, Instruction_IF[29], Mips, 1
instance = comp, \Instruction_IF[30]~I\, Instruction_IF[30], Mips, 1
instance = comp, \Instruction_IF[31]~I\, Instruction_IF[31], Mips, 1
instance = comp, \Next_PC_IF[0]~I\, Next_PC_IF[0], Mips, 1
instance = comp, \Next_PC_IF[1]~I\, Next_PC_IF[1], Mips, 1
instance = comp, \Next_PC_IF[2]~I\, Next_PC_IF[2], Mips, 1
instance = comp, \Next_PC_IF[3]~I\, Next_PC_IF[3], Mips, 1
instance = comp, \Next_PC_IF[4]~I\, Next_PC_IF[4], Mips, 1
instance = comp, \Next_PC_IF[5]~I\, Next_PC_IF[5], Mips, 1
instance = comp, \Next_PC_IF[6]~I\, Next_PC_IF[6], Mips, 1
instance = comp, \Next_PC_IF[7]~I\, Next_PC_IF[7], Mips, 1
instance = comp, \Next_PC_IF[8]~I\, Next_PC_IF[8], Mips, 1
instance = comp, \Next_PC_IF[9]~I\, Next_PC_IF[9], Mips, 1
instance = comp, \Next_PC_IF[10]~I\, Next_PC_IF[10], Mips, 1
instance = comp, \Next_PC_IF[11]~I\, Next_PC_IF[11], Mips, 1
instance = comp, \Next_PC_IF[12]~I\, Next_PC_IF[12], Mips, 1
instance = comp, \Next_PC_IF[13]~I\, Next_PC_IF[13], Mips, 1
instance = comp, \Next_PC_IF[14]~I\, Next_PC_IF[14], Mips, 1
instance = comp, \Next_PC_IF[15]~I\, Next_PC_IF[15], Mips, 1
instance = comp, \Next_PC_IF[16]~I\, Next_PC_IF[16], Mips, 1
instance = comp, \Next_PC_IF[17]~I\, Next_PC_IF[17], Mips, 1
instance = comp, \Next_PC_IF[18]~I\, Next_PC_IF[18], Mips, 1
instance = comp, \Next_PC_IF[19]~I\, Next_PC_IF[19], Mips, 1
instance = comp, \Next_PC_IF[20]~I\, Next_PC_IF[20], Mips, 1
instance = comp, \Next_PC_IF[21]~I\, Next_PC_IF[21], Mips, 1
instance = comp, \Next_PC_IF[22]~I\, Next_PC_IF[22], Mips, 1
instance = comp, \Next_PC_IF[23]~I\, Next_PC_IF[23], Mips, 1
instance = comp, \Next_PC_IF[24]~I\, Next_PC_IF[24], Mips, 1
instance = comp, \Next_PC_IF[25]~I\, Next_PC_IF[25], Mips, 1
instance = comp, \Next_PC_IF[26]~I\, Next_PC_IF[26], Mips, 1
instance = comp, \Next_PC_IF[27]~I\, Next_PC_IF[27], Mips, 1
instance = comp, \Next_PC_IF[28]~I\, Next_PC_IF[28], Mips, 1
instance = comp, \Next_PC_IF[29]~I\, Next_PC_IF[29], Mips, 1
instance = comp, \Next_PC_IF[30]~I\, Next_PC_IF[30], Mips, 1
instance = comp, \Next_PC_IF[31]~I\, Next_PC_IF[31], Mips, 1
instance = comp, \Instruction_ID[0]~I\, Instruction_ID[0], Mips, 1
instance = comp, \Instruction_ID[1]~I\, Instruction_ID[1], Mips, 1
instance = comp, \Instruction_ID[2]~I\, Instruction_ID[2], Mips, 1
instance = comp, \Instruction_ID[3]~I\, Instruction_ID[3], Mips, 1
instance = comp, \Instruction_ID[4]~I\, Instruction_ID[4], Mips, 1
instance = comp, \Instruction_ID[5]~I\, Instruction_ID[5], Mips, 1
instance = comp, \Instruction_ID[6]~I\, Instruction_ID[6], Mips, 1
instance = comp, \Instruction_ID[7]~I\, Instruction_ID[7], Mips, 1
instance = comp, \Instruction_ID[8]~I\, Instruction_ID[8], Mips, 1
instance = comp, \Instruction_ID[9]~I\, Instruction_ID[9], Mips, 1
instance = comp, \Instruction_ID[10]~I\, Instruction_ID[10], Mips, 1
instance = comp, \Instruction_ID[11]~I\, Instruction_ID[11], Mips, 1
instance = comp, \Instruction_ID[12]~I\, Instruction_ID[12], Mips, 1
instance = comp, \Instruction_ID[13]~I\, Instruction_ID[13], Mips, 1
instance = comp, \Instruction_ID[14]~I\, Instruction_ID[14], Mips, 1
instance = comp, \Instruction_ID[15]~I\, Instruction_ID[15], Mips, 1
instance = comp, \Instruction_ID[16]~I\, Instruction_ID[16], Mips, 1
instance = comp, \Instruction_ID[17]~I\, Instruction_ID[17], Mips, 1
instance = comp, \Instruction_ID[18]~I\, Instruction_ID[18], Mips, 1
instance = comp, \Instruction_ID[19]~I\, Instruction_ID[19], Mips, 1
instance = comp, \Instruction_ID[20]~I\, Instruction_ID[20], Mips, 1
instance = comp, \Instruction_ID[21]~I\, Instruction_ID[21], Mips, 1
instance = comp, \Instruction_ID[22]~I\, Instruction_ID[22], Mips, 1
instance = comp, \Instruction_ID[23]~I\, Instruction_ID[23], Mips, 1
instance = comp, \Instruction_ID[24]~I\, Instruction_ID[24], Mips, 1
instance = comp, \Instruction_ID[25]~I\, Instruction_ID[25], Mips, 1
instance = comp, \Instruction_ID[26]~I\, Instruction_ID[26], Mips, 1
instance = comp, \Instruction_ID[27]~I\, Instruction_ID[27], Mips, 1
instance = comp, \Instruction_ID[28]~I\, Instruction_ID[28], Mips, 1
instance = comp, \Instruction_ID[29]~I\, Instruction_ID[29], Mips, 1
instance = comp, \Instruction_ID[30]~I\, Instruction_ID[30], Mips, 1
instance = comp, \Instruction_ID[31]~I\, Instruction_ID[31], Mips, 1
instance = comp, \Read_Address_1_ID[0]~I\, Read_Address_1_ID[0], Mips, 1
instance = comp, \Read_Address_1_ID[1]~I\, Read_Address_1_ID[1], Mips, 1
instance = comp, \Read_Address_1_ID[2]~I\, Read_Address_1_ID[2], Mips, 1
instance = comp, \Read_Address_1_ID[3]~I\, Read_Address_1_ID[3], Mips, 1
instance = comp, \Read_Address_1_ID[4]~I\, Read_Address_1_ID[4], Mips, 1
instance = comp, \Read_Address_2_ID[0]~I\, Read_Address_2_ID[0], Mips, 1
instance = comp, \Read_Address_2_ID[1]~I\, Read_Address_2_ID[1], Mips, 1
instance = comp, \Read_Address_2_ID[2]~I\, Read_Address_2_ID[2], Mips, 1
instance = comp, \Read_Address_2_ID[3]~I\, Read_Address_2_ID[3], Mips, 1
instance = comp, \Read_Address_2_ID[4]~I\, Read_Address_2_ID[4], Mips, 1
instance = comp, \Read_Data_1_ID[0]~I\, Read_Data_1_ID[0], Mips, 1
instance = comp, \Read_Data_1_ID[1]~I\, Read_Data_1_ID[1], Mips, 1
instance = comp, \Read_Data_1_ID[2]~I\, Read_Data_1_ID[2], Mips, 1
instance = comp, \Read_Data_1_ID[3]~I\, Read_Data_1_ID[3], Mips, 1
instance = comp, \Read_Data_1_ID[4]~I\, Read_Data_1_ID[4], Mips, 1
instance = comp, \Read_Data_1_ID[5]~I\, Read_Data_1_ID[5], Mips, 1
instance = comp, \Read_Data_1_ID[6]~I\, Read_Data_1_ID[6], Mips, 1
instance = comp, \Read_Data_1_ID[7]~I\, Read_Data_1_ID[7], Mips, 1
instance = comp, \Read_Data_1_ID[8]~I\, Read_Data_1_ID[8], Mips, 1
instance = comp, \Read_Data_1_ID[9]~I\, Read_Data_1_ID[9], Mips, 1
instance = comp, \Read_Data_1_ID[10]~I\, Read_Data_1_ID[10], Mips, 1
instance = comp, \Read_Data_1_ID[11]~I\, Read_Data_1_ID[11], Mips, 1
instance = comp, \Read_Data_1_ID[12]~I\, Read_Data_1_ID[12], Mips, 1
instance = comp, \Read_Data_1_ID[13]~I\, Read_Data_1_ID[13], Mips, 1
instance = comp, \Read_Data_1_ID[14]~I\, Read_Data_1_ID[14], Mips, 1
instance = comp, \Read_Data_1_ID[15]~I\, Read_Data_1_ID[15], Mips, 1
instance = comp, \Read_Data_1_ID[16]~I\, Read_Data_1_ID[16], Mips, 1
instance = comp, \Read_Data_1_ID[17]~I\, Read_Data_1_ID[17], Mips, 1
instance = comp, \Read_Data_1_ID[18]~I\, Read_Data_1_ID[18], Mips, 1
instance = comp, \Read_Data_1_ID[19]~I\, Read_Data_1_ID[19], Mips, 1
instance = comp, \Read_Data_1_ID[20]~I\, Read_Data_1_ID[20], Mips, 1
instance = comp, \Read_Data_1_ID[21]~I\, Read_Data_1_ID[21], Mips, 1
instance = comp, \Read_Data_1_ID[22]~I\, Read_Data_1_ID[22], Mips, 1
instance = comp, \Read_Data_1_ID[23]~I\, Read_Data_1_ID[23], Mips, 1
instance = comp, \Read_Data_1_ID[24]~I\, Read_Data_1_ID[24], Mips, 1
instance = comp, \Read_Data_1_ID[25]~I\, Read_Data_1_ID[25], Mips, 1
instance = comp, \Read_Data_1_ID[26]~I\, Read_Data_1_ID[26], Mips, 1
instance = comp, \Read_Data_1_ID[27]~I\, Read_Data_1_ID[27], Mips, 1
instance = comp, \Read_Data_1_ID[28]~I\, Read_Data_1_ID[28], Mips, 1
instance = comp, \Read_Data_1_ID[29]~I\, Read_Data_1_ID[29], Mips, 1
instance = comp, \Read_Data_1_ID[30]~I\, Read_Data_1_ID[30], Mips, 1
instance = comp, \Read_Data_1_ID[31]~I\, Read_Data_1_ID[31], Mips, 1
instance = comp, \Read_Data_2_ID[0]~I\, Read_Data_2_ID[0], Mips, 1
instance = comp, \Read_Data_2_ID[1]~I\, Read_Data_2_ID[1], Mips, 1
instance = comp, \Read_Data_2_ID[2]~I\, Read_Data_2_ID[2], Mips, 1
instance = comp, \Read_Data_2_ID[3]~I\, Read_Data_2_ID[3], Mips, 1
instance = comp, \Read_Data_2_ID[4]~I\, Read_Data_2_ID[4], Mips, 1
instance = comp, \Read_Data_2_ID[5]~I\, Read_Data_2_ID[5], Mips, 1
instance = comp, \Read_Data_2_ID[6]~I\, Read_Data_2_ID[6], Mips, 1
instance = comp, \Read_Data_2_ID[7]~I\, Read_Data_2_ID[7], Mips, 1
instance = comp, \Read_Data_2_ID[8]~I\, Read_Data_2_ID[8], Mips, 1
instance = comp, \Read_Data_2_ID[9]~I\, Read_Data_2_ID[9], Mips, 1
instance = comp, \Read_Data_2_ID[10]~I\, Read_Data_2_ID[10], Mips, 1
instance = comp, \Read_Data_2_ID[11]~I\, Read_Data_2_ID[11], Mips, 1
instance = comp, \Read_Data_2_ID[12]~I\, Read_Data_2_ID[12], Mips, 1
instance = comp, \Read_Data_2_ID[13]~I\, Read_Data_2_ID[13], Mips, 1
instance = comp, \Read_Data_2_ID[14]~I\, Read_Data_2_ID[14], Mips, 1
instance = comp, \Read_Data_2_ID[15]~I\, Read_Data_2_ID[15], Mips, 1
instance = comp, \Read_Data_2_ID[16]~I\, Read_Data_2_ID[16], Mips, 1
instance = comp, \Read_Data_2_ID[17]~I\, Read_Data_2_ID[17], Mips, 1
instance = comp, \Read_Data_2_ID[18]~I\, Read_Data_2_ID[18], Mips, 1
instance = comp, \Read_Data_2_ID[19]~I\, Read_Data_2_ID[19], Mips, 1
instance = comp, \Read_Data_2_ID[20]~I\, Read_Data_2_ID[20], Mips, 1
instance = comp, \Read_Data_2_ID[21]~I\, Read_Data_2_ID[21], Mips, 1
instance = comp, \Read_Data_2_ID[22]~I\, Read_Data_2_ID[22], Mips, 1
instance = comp, \Read_Data_2_ID[23]~I\, Read_Data_2_ID[23], Mips, 1
instance = comp, \Read_Data_2_ID[24]~I\, Read_Data_2_ID[24], Mips, 1
instance = comp, \Read_Data_2_ID[25]~I\, Read_Data_2_ID[25], Mips, 1
instance = comp, \Read_Data_2_ID[26]~I\, Read_Data_2_ID[26], Mips, 1
instance = comp, \Read_Data_2_ID[27]~I\, Read_Data_2_ID[27], Mips, 1
instance = comp, \Read_Data_2_ID[28]~I\, Read_Data_2_ID[28], Mips, 1
instance = comp, \Read_Data_2_ID[29]~I\, Read_Data_2_ID[29], Mips, 1
instance = comp, \Read_Data_2_ID[30]~I\, Read_Data_2_ID[30], Mips, 1
instance = comp, \Read_Data_2_ID[31]~I\, Read_Data_2_ID[31], Mips, 1
instance = comp, \RegDst_ID~I\, RegDst_ID, Mips, 1
instance = comp, \ALUOp_ID[0]~I\, ALUOp_ID[0], Mips, 1
instance = comp, \ALUOp_ID[1]~I\, ALUOp_ID[1], Mips, 1
instance = comp, \ALUSrc_ID~I\, ALUSrc_ID, Mips, 1
instance = comp, \Branch_ID~I\, Branch_ID, Mips, 1
instance = comp, \MemRead_ID~I\, MemRead_ID, Mips, 1
instance = comp, \MemWrite_ID~I\, MemWrite_ID, Mips, 1
instance = comp, \RegWrite_ID~I\, RegWrite_ID, Mips, 1
instance = comp, \MemtoReg_ID~I\, MemtoReg_ID, Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[0]~I\, Sign_Extend_Instruction_ID[0], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[1]~I\, Sign_Extend_Instruction_ID[1], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[2]~I\, Sign_Extend_Instruction_ID[2], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[3]~I\, Sign_Extend_Instruction_ID[3], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[4]~I\, Sign_Extend_Instruction_ID[4], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[5]~I\, Sign_Extend_Instruction_ID[5], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[6]~I\, Sign_Extend_Instruction_ID[6], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[7]~I\, Sign_Extend_Instruction_ID[7], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[8]~I\, Sign_Extend_Instruction_ID[8], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[9]~I\, Sign_Extend_Instruction_ID[9], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[10]~I\, Sign_Extend_Instruction_ID[10], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[11]~I\, Sign_Extend_Instruction_ID[11], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[12]~I\, Sign_Extend_Instruction_ID[12], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[13]~I\, Sign_Extend_Instruction_ID[13], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[14]~I\, Sign_Extend_Instruction_ID[14], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[15]~I\, Sign_Extend_Instruction_ID[15], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[16]~I\, Sign_Extend_Instruction_ID[16], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[17]~I\, Sign_Extend_Instruction_ID[17], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[18]~I\, Sign_Extend_Instruction_ID[18], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[19]~I\, Sign_Extend_Instruction_ID[19], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[20]~I\, Sign_Extend_Instruction_ID[20], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[21]~I\, Sign_Extend_Instruction_ID[21], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[22]~I\, Sign_Extend_Instruction_ID[22], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[23]~I\, Sign_Extend_Instruction_ID[23], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[24]~I\, Sign_Extend_Instruction_ID[24], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[25]~I\, Sign_Extend_Instruction_ID[25], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[26]~I\, Sign_Extend_Instruction_ID[26], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[27]~I\, Sign_Extend_Instruction_ID[27], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[28]~I\, Sign_Extend_Instruction_ID[28], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[29]~I\, Sign_Extend_Instruction_ID[29], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[30]~I\, Sign_Extend_Instruction_ID[30], Mips, 1
instance = comp, \Sign_Extend_Instruction_ID[31]~I\, Sign_Extend_Instruction_ID[31], Mips, 1
instance = comp, \Instruction_EX[0]~I\, Instruction_EX[0], Mips, 1
instance = comp, \Instruction_EX[1]~I\, Instruction_EX[1], Mips, 1
instance = comp, \Instruction_EX[2]~I\, Instruction_EX[2], Mips, 1
instance = comp, \Instruction_EX[3]~I\, Instruction_EX[3], Mips, 1
instance = comp, \Instruction_EX[4]~I\, Instruction_EX[4], Mips, 1
instance = comp, \Instruction_EX[5]~I\, Instruction_EX[5], Mips, 1
instance = comp, \Instruction_EX[6]~I\, Instruction_EX[6], Mips, 1
instance = comp, \Instruction_EX[7]~I\, Instruction_EX[7], Mips, 1
instance = comp, \Instruction_EX[8]~I\, Instruction_EX[8], Mips, 1
instance = comp, \Instruction_EX[9]~I\, Instruction_EX[9], Mips, 1
instance = comp, \Instruction_EX[10]~I\, Instruction_EX[10], Mips, 1
instance = comp, \Instruction_EX[11]~I\, Instruction_EX[11], Mips, 1
instance = comp, \Instruction_EX[12]~I\, Instruction_EX[12], Mips, 1
instance = comp, \Instruction_EX[13]~I\, Instruction_EX[13], Mips, 1
instance = comp, \Instruction_EX[14]~I\, Instruction_EX[14], Mips, 1
instance = comp, \Instruction_EX[15]~I\, Instruction_EX[15], Mips, 1
instance = comp, \Instruction_EX[16]~I\, Instruction_EX[16], Mips, 1
instance = comp, \Instruction_EX[17]~I\, Instruction_EX[17], Mips, 1
instance = comp, \Instruction_EX[18]~I\, Instruction_EX[18], Mips, 1
instance = comp, \Instruction_EX[19]~I\, Instruction_EX[19], Mips, 1
instance = comp, \Instruction_EX[20]~I\, Instruction_EX[20], Mips, 1
instance = comp, \Instruction_EX[21]~I\, Instruction_EX[21], Mips, 1
instance = comp, \Instruction_EX[22]~I\, Instruction_EX[22], Mips, 1
instance = comp, \Instruction_EX[23]~I\, Instruction_EX[23], Mips, 1
instance = comp, \Instruction_EX[24]~I\, Instruction_EX[24], Mips, 1
instance = comp, \Instruction_EX[25]~I\, Instruction_EX[25], Mips, 1
instance = comp, \Instruction_EX[26]~I\, Instruction_EX[26], Mips, 1
instance = comp, \Instruction_EX[27]~I\, Instruction_EX[27], Mips, 1
instance = comp, \Instruction_EX[28]~I\, Instruction_EX[28], Mips, 1
instance = comp, \Instruction_EX[29]~I\, Instruction_EX[29], Mips, 1
instance = comp, \Instruction_EX[30]~I\, Instruction_EX[30], Mips, 1
instance = comp, \Instruction_EX[31]~I\, Instruction_EX[31], Mips, 1
instance = comp, \ALU_Data_2_EX[0]~I\, ALU_Data_2_EX[0], Mips, 1
instance = comp, \ALU_Data_2_EX[1]~I\, ALU_Data_2_EX[1], Mips, 1
instance = comp, \ALU_Data_2_EX[2]~I\, ALU_Data_2_EX[2], Mips, 1
instance = comp, \ALU_Data_2_EX[3]~I\, ALU_Data_2_EX[3], Mips, 1
instance = comp, \ALU_Data_2_EX[4]~I\, ALU_Data_2_EX[4], Mips, 1
instance = comp, \ALU_Data_2_EX[5]~I\, ALU_Data_2_EX[5], Mips, 1
instance = comp, \ALU_Data_2_EX[6]~I\, ALU_Data_2_EX[6], Mips, 1
instance = comp, \ALU_Data_2_EX[7]~I\, ALU_Data_2_EX[7], Mips, 1
instance = comp, \ALU_Data_2_EX[8]~I\, ALU_Data_2_EX[8], Mips, 1
instance = comp, \ALU_Data_2_EX[9]~I\, ALU_Data_2_EX[9], Mips, 1
instance = comp, \ALU_Data_2_EX[10]~I\, ALU_Data_2_EX[10], Mips, 1
instance = comp, \ALU_Data_2_EX[11]~I\, ALU_Data_2_EX[11], Mips, 1
instance = comp, \ALU_Data_2_EX[12]~I\, ALU_Data_2_EX[12], Mips, 1
instance = comp, \ALU_Data_2_EX[13]~I\, ALU_Data_2_EX[13], Mips, 1
instance = comp, \ALU_Data_2_EX[14]~I\, ALU_Data_2_EX[14], Mips, 1
instance = comp, \ALU_Data_2_EX[15]~I\, ALU_Data_2_EX[15], Mips, 1
instance = comp, \ALU_Data_2_EX[16]~I\, ALU_Data_2_EX[16], Mips, 1
instance = comp, \ALU_Data_2_EX[17]~I\, ALU_Data_2_EX[17], Mips, 1
instance = comp, \ALU_Data_2_EX[18]~I\, ALU_Data_2_EX[18], Mips, 1
instance = comp, \ALU_Data_2_EX[19]~I\, ALU_Data_2_EX[19], Mips, 1
instance = comp, \ALU_Data_2_EX[20]~I\, ALU_Data_2_EX[20], Mips, 1
instance = comp, \ALU_Data_2_EX[21]~I\, ALU_Data_2_EX[21], Mips, 1
instance = comp, \ALU_Data_2_EX[22]~I\, ALU_Data_2_EX[22], Mips, 1
instance = comp, \ALU_Data_2_EX[23]~I\, ALU_Data_2_EX[23], Mips, 1
instance = comp, \ALU_Data_2_EX[24]~I\, ALU_Data_2_EX[24], Mips, 1
instance = comp, \ALU_Data_2_EX[25]~I\, ALU_Data_2_EX[25], Mips, 1
instance = comp, \ALU_Data_2_EX[26]~I\, ALU_Data_2_EX[26], Mips, 1
instance = comp, \ALU_Data_2_EX[27]~I\, ALU_Data_2_EX[27], Mips, 1
instance = comp, \ALU_Data_2_EX[28]~I\, ALU_Data_2_EX[28], Mips, 1
instance = comp, \ALU_Data_2_EX[29]~I\, ALU_Data_2_EX[29], Mips, 1
instance = comp, \ALU_Data_2_EX[30]~I\, ALU_Data_2_EX[30], Mips, 1
instance = comp, \ALU_Data_2_EX[31]~I\, ALU_Data_2_EX[31], Mips, 1
instance = comp, \ALU_Control_EX[0]~I\, ALU_Control_EX[0], Mips, 1
instance = comp, \ALU_Control_EX[1]~I\, ALU_Control_EX[1], Mips, 1
instance = comp, \ALU_Control_EX[2]~I\, ALU_Control_EX[2], Mips, 1
instance = comp, \ALU_Control_EX[3]~I\, ALU_Control_EX[3], Mips, 1
instance = comp, \ALU_Result_EX[0]~I\, ALU_Result_EX[0], Mips, 1
instance = comp, \ALU_Result_EX[1]~I\, ALU_Result_EX[1], Mips, 1
instance = comp, \ALU_Result_EX[2]~I\, ALU_Result_EX[2], Mips, 1
instance = comp, \ALU_Result_EX[3]~I\, ALU_Result_EX[3], Mips, 1
instance = comp, \ALU_Result_EX[4]~I\, ALU_Result_EX[4], Mips, 1
instance = comp, \ALU_Result_EX[5]~I\, ALU_Result_EX[5], Mips, 1
instance = comp, \ALU_Result_EX[6]~I\, ALU_Result_EX[6], Mips, 1
instance = comp, \ALU_Result_EX[7]~I\, ALU_Result_EX[7], Mips, 1
instance = comp, \ALU_Result_EX[8]~I\, ALU_Result_EX[8], Mips, 1
instance = comp, \ALU_Result_EX[9]~I\, ALU_Result_EX[9], Mips, 1
instance = comp, \ALU_Result_EX[10]~I\, ALU_Result_EX[10], Mips, 1
instance = comp, \ALU_Result_EX[11]~I\, ALU_Result_EX[11], Mips, 1
instance = comp, \ALU_Result_EX[12]~I\, ALU_Result_EX[12], Mips, 1
instance = comp, \ALU_Result_EX[13]~I\, ALU_Result_EX[13], Mips, 1
instance = comp, \ALU_Result_EX[14]~I\, ALU_Result_EX[14], Mips, 1
instance = comp, \ALU_Result_EX[15]~I\, ALU_Result_EX[15], Mips, 1
instance = comp, \ALU_Result_EX[16]~I\, ALU_Result_EX[16], Mips, 1
instance = comp, \ALU_Result_EX[17]~I\, ALU_Result_EX[17], Mips, 1
instance = comp, \ALU_Result_EX[18]~I\, ALU_Result_EX[18], Mips, 1
instance = comp, \ALU_Result_EX[19]~I\, ALU_Result_EX[19], Mips, 1
instance = comp, \ALU_Result_EX[20]~I\, ALU_Result_EX[20], Mips, 1
instance = comp, \ALU_Result_EX[21]~I\, ALU_Result_EX[21], Mips, 1
instance = comp, \ALU_Result_EX[22]~I\, ALU_Result_EX[22], Mips, 1
instance = comp, \ALU_Result_EX[23]~I\, ALU_Result_EX[23], Mips, 1
instance = comp, \ALU_Result_EX[24]~I\, ALU_Result_EX[24], Mips, 1
instance = comp, \ALU_Result_EX[25]~I\, ALU_Result_EX[25], Mips, 1
instance = comp, \ALU_Result_EX[26]~I\, ALU_Result_EX[26], Mips, 1
instance = comp, \ALU_Result_EX[27]~I\, ALU_Result_EX[27], Mips, 1
instance = comp, \ALU_Result_EX[28]~I\, ALU_Result_EX[28], Mips, 1
instance = comp, \ALU_Result_EX[29]~I\, ALU_Result_EX[29], Mips, 1
instance = comp, \ALU_Result_EX[30]~I\, ALU_Result_EX[30], Mips, 1
instance = comp, \ALU_Result_EX[31]~I\, ALU_Result_EX[31], Mips, 1
instance = comp, \Branch_Dest_EX[0]~I\, Branch_Dest_EX[0], Mips, 1
instance = comp, \Branch_Dest_EX[1]~I\, Branch_Dest_EX[1], Mips, 1
instance = comp, \Branch_Dest_EX[2]~I\, Branch_Dest_EX[2], Mips, 1
instance = comp, \Branch_Dest_EX[3]~I\, Branch_Dest_EX[3], Mips, 1
instance = comp, \Branch_Dest_EX[4]~I\, Branch_Dest_EX[4], Mips, 1
instance = comp, \Branch_Dest_EX[5]~I\, Branch_Dest_EX[5], Mips, 1
instance = comp, \Branch_Dest_EX[6]~I\, Branch_Dest_EX[6], Mips, 1
instance = comp, \Branch_Dest_EX[7]~I\, Branch_Dest_EX[7], Mips, 1
instance = comp, \Branch_Dest_EX[8]~I\, Branch_Dest_EX[8], Mips, 1
instance = comp, \Branch_Dest_EX[9]~I\, Branch_Dest_EX[9], Mips, 1
instance = comp, \Branch_Dest_EX[10]~I\, Branch_Dest_EX[10], Mips, 1
instance = comp, \Branch_Dest_EX[11]~I\, Branch_Dest_EX[11], Mips, 1
instance = comp, \Branch_Dest_EX[12]~I\, Branch_Dest_EX[12], Mips, 1
instance = comp, \Branch_Dest_EX[13]~I\, Branch_Dest_EX[13], Mips, 1
instance = comp, \Branch_Dest_EX[14]~I\, Branch_Dest_EX[14], Mips, 1
instance = comp, \Branch_Dest_EX[15]~I\, Branch_Dest_EX[15], Mips, 1
instance = comp, \Branch_Dest_EX[16]~I\, Branch_Dest_EX[16], Mips, 1
instance = comp, \Branch_Dest_EX[17]~I\, Branch_Dest_EX[17], Mips, 1
instance = comp, \Branch_Dest_EX[18]~I\, Branch_Dest_EX[18], Mips, 1
instance = comp, \Branch_Dest_EX[19]~I\, Branch_Dest_EX[19], Mips, 1
instance = comp, \Branch_Dest_EX[20]~I\, Branch_Dest_EX[20], Mips, 1
instance = comp, \Branch_Dest_EX[21]~I\, Branch_Dest_EX[21], Mips, 1
instance = comp, \Branch_Dest_EX[22]~I\, Branch_Dest_EX[22], Mips, 1
instance = comp, \Branch_Dest_EX[23]~I\, Branch_Dest_EX[23], Mips, 1
instance = comp, \Branch_Dest_EX[24]~I\, Branch_Dest_EX[24], Mips, 1
instance = comp, \Branch_Dest_EX[25]~I\, Branch_Dest_EX[25], Mips, 1
instance = comp, \Branch_Dest_EX[26]~I\, Branch_Dest_EX[26], Mips, 1
instance = comp, \Branch_Dest_EX[27]~I\, Branch_Dest_EX[27], Mips, 1
instance = comp, \Branch_Dest_EX[28]~I\, Branch_Dest_EX[28], Mips, 1
instance = comp, \Branch_Dest_EX[29]~I\, Branch_Dest_EX[29], Mips, 1
instance = comp, \Branch_Dest_EX[30]~I\, Branch_Dest_EX[30], Mips, 1
instance = comp, \Branch_Dest_EX[31]~I\, Branch_Dest_EX[31], Mips, 1
instance = comp, \Write_Register_EX[0]~I\, Write_Register_EX[0], Mips, 1
instance = comp, \Write_Register_EX[1]~I\, Write_Register_EX[1], Mips, 1
instance = comp, \Write_Register_EX[2]~I\, Write_Register_EX[2], Mips, 1
instance = comp, \Write_Register_EX[3]~I\, Write_Register_EX[3], Mips, 1
instance = comp, \Write_Register_EX[4]~I\, Write_Register_EX[4], Mips, 1
instance = comp, \Zero_EX~I\, Zero_EX, Mips, 1
instance = comp, \ALU_Result_MEM[0]~I\, ALU_Result_MEM[0], Mips, 1
instance = comp, \ALU_Result_MEM[1]~I\, ALU_Result_MEM[1], Mips, 1
instance = comp, \ALU_Result_MEM[2]~I\, ALU_Result_MEM[2], Mips, 1
instance = comp, \ALU_Result_MEM[3]~I\, ALU_Result_MEM[3], Mips, 1
instance = comp, \ALU_Result_MEM[4]~I\, ALU_Result_MEM[4], Mips, 1
instance = comp, \ALU_Result_MEM[5]~I\, ALU_Result_MEM[5], Mips, 1
instance = comp, \ALU_Result_MEM[6]~I\, ALU_Result_MEM[6], Mips, 1
instance = comp, \ALU_Result_MEM[7]~I\, ALU_Result_MEM[7], Mips, 1
instance = comp, \ALU_Result_MEM[8]~I\, ALU_Result_MEM[8], Mips, 1
instance = comp, \ALU_Result_MEM[9]~I\, ALU_Result_MEM[9], Mips, 1
instance = comp, \ALU_Result_MEM[10]~I\, ALU_Result_MEM[10], Mips, 1
instance = comp, \ALU_Result_MEM[11]~I\, ALU_Result_MEM[11], Mips, 1
instance = comp, \ALU_Result_MEM[12]~I\, ALU_Result_MEM[12], Mips, 1
instance = comp, \ALU_Result_MEM[13]~I\, ALU_Result_MEM[13], Mips, 1
instance = comp, \ALU_Result_MEM[14]~I\, ALU_Result_MEM[14], Mips, 1
instance = comp, \ALU_Result_MEM[15]~I\, ALU_Result_MEM[15], Mips, 1
instance = comp, \ALU_Result_MEM[16]~I\, ALU_Result_MEM[16], Mips, 1
instance = comp, \ALU_Result_MEM[17]~I\, ALU_Result_MEM[17], Mips, 1
instance = comp, \ALU_Result_MEM[18]~I\, ALU_Result_MEM[18], Mips, 1
instance = comp, \ALU_Result_MEM[19]~I\, ALU_Result_MEM[19], Mips, 1
instance = comp, \ALU_Result_MEM[20]~I\, ALU_Result_MEM[20], Mips, 1
instance = comp, \ALU_Result_MEM[21]~I\, ALU_Result_MEM[21], Mips, 1
instance = comp, \ALU_Result_MEM[22]~I\, ALU_Result_MEM[22], Mips, 1
instance = comp, \ALU_Result_MEM[23]~I\, ALU_Result_MEM[23], Mips, 1
instance = comp, \ALU_Result_MEM[24]~I\, ALU_Result_MEM[24], Mips, 1
instance = comp, \ALU_Result_MEM[25]~I\, ALU_Result_MEM[25], Mips, 1
instance = comp, \ALU_Result_MEM[26]~I\, ALU_Result_MEM[26], Mips, 1
instance = comp, \ALU_Result_MEM[27]~I\, ALU_Result_MEM[27], Mips, 1
instance = comp, \ALU_Result_MEM[28]~I\, ALU_Result_MEM[28], Mips, 1
instance = comp, \ALU_Result_MEM[29]~I\, ALU_Result_MEM[29], Mips, 1
instance = comp, \ALU_Result_MEM[30]~I\, ALU_Result_MEM[30], Mips, 1
instance = comp, \ALU_Result_MEM[31]~I\, ALU_Result_MEM[31], Mips, 1
instance = comp, \Write_Data_MEM[0]~I\, Write_Data_MEM[0], Mips, 1
instance = comp, \Write_Data_MEM[1]~I\, Write_Data_MEM[1], Mips, 1
instance = comp, \Write_Data_MEM[2]~I\, Write_Data_MEM[2], Mips, 1
instance = comp, \Write_Data_MEM[3]~I\, Write_Data_MEM[3], Mips, 1
instance = comp, \Write_Data_MEM[4]~I\, Write_Data_MEM[4], Mips, 1
instance = comp, \Write_Data_MEM[5]~I\, Write_Data_MEM[5], Mips, 1
instance = comp, \Write_Data_MEM[6]~I\, Write_Data_MEM[6], Mips, 1
instance = comp, \Write_Data_MEM[7]~I\, Write_Data_MEM[7], Mips, 1
instance = comp, \Write_Data_MEM[8]~I\, Write_Data_MEM[8], Mips, 1
instance = comp, \Write_Data_MEM[9]~I\, Write_Data_MEM[9], Mips, 1
instance = comp, \Write_Data_MEM[10]~I\, Write_Data_MEM[10], Mips, 1
instance = comp, \Write_Data_MEM[11]~I\, Write_Data_MEM[11], Mips, 1
instance = comp, \Write_Data_MEM[12]~I\, Write_Data_MEM[12], Mips, 1
instance = comp, \Write_Data_MEM[13]~I\, Write_Data_MEM[13], Mips, 1
instance = comp, \Write_Data_MEM[14]~I\, Write_Data_MEM[14], Mips, 1
instance = comp, \Write_Data_MEM[15]~I\, Write_Data_MEM[15], Mips, 1
instance = comp, \Write_Data_MEM[16]~I\, Write_Data_MEM[16], Mips, 1
instance = comp, \Write_Data_MEM[17]~I\, Write_Data_MEM[17], Mips, 1
instance = comp, \Write_Data_MEM[18]~I\, Write_Data_MEM[18], Mips, 1
instance = comp, \Write_Data_MEM[19]~I\, Write_Data_MEM[19], Mips, 1
instance = comp, \Write_Data_MEM[20]~I\, Write_Data_MEM[20], Mips, 1
instance = comp, \Write_Data_MEM[21]~I\, Write_Data_MEM[21], Mips, 1
instance = comp, \Write_Data_MEM[22]~I\, Write_Data_MEM[22], Mips, 1
instance = comp, \Write_Data_MEM[23]~I\, Write_Data_MEM[23], Mips, 1
instance = comp, \Write_Data_MEM[24]~I\, Write_Data_MEM[24], Mips, 1
instance = comp, \Write_Data_MEM[25]~I\, Write_Data_MEM[25], Mips, 1
instance = comp, \Write_Data_MEM[26]~I\, Write_Data_MEM[26], Mips, 1
instance = comp, \Write_Data_MEM[27]~I\, Write_Data_MEM[27], Mips, 1
instance = comp, \Write_Data_MEM[28]~I\, Write_Data_MEM[28], Mips, 1
instance = comp, \Write_Data_MEM[29]~I\, Write_Data_MEM[29], Mips, 1
instance = comp, \Write_Data_MEM[30]~I\, Write_Data_MEM[30], Mips, 1
instance = comp, \Write_Data_MEM[31]~I\, Write_Data_MEM[31], Mips, 1
instance = comp, \Read_Data_MEM[0]~I\, Read_Data_MEM[0], Mips, 1
instance = comp, \Read_Data_MEM[1]~I\, Read_Data_MEM[1], Mips, 1
instance = comp, \Read_Data_MEM[2]~I\, Read_Data_MEM[2], Mips, 1
instance = comp, \Read_Data_MEM[3]~I\, Read_Data_MEM[3], Mips, 1
instance = comp, \Read_Data_MEM[4]~I\, Read_Data_MEM[4], Mips, 1
instance = comp, \Read_Data_MEM[5]~I\, Read_Data_MEM[5], Mips, 1
instance = comp, \Read_Data_MEM[6]~I\, Read_Data_MEM[6], Mips, 1
instance = comp, \Read_Data_MEM[7]~I\, Read_Data_MEM[7], Mips, 1
instance = comp, \Read_Data_MEM[8]~I\, Read_Data_MEM[8], Mips, 1
instance = comp, \Read_Data_MEM[9]~I\, Read_Data_MEM[9], Mips, 1
instance = comp, \Read_Data_MEM[10]~I\, Read_Data_MEM[10], Mips, 1
instance = comp, \Read_Data_MEM[11]~I\, Read_Data_MEM[11], Mips, 1
instance = comp, \Read_Data_MEM[12]~I\, Read_Data_MEM[12], Mips, 1
instance = comp, \Read_Data_MEM[13]~I\, Read_Data_MEM[13], Mips, 1
instance = comp, \Read_Data_MEM[14]~I\, Read_Data_MEM[14], Mips, 1
instance = comp, \Read_Data_MEM[15]~I\, Read_Data_MEM[15], Mips, 1
instance = comp, \Read_Data_MEM[16]~I\, Read_Data_MEM[16], Mips, 1
instance = comp, \Read_Data_MEM[17]~I\, Read_Data_MEM[17], Mips, 1
instance = comp, \Read_Data_MEM[18]~I\, Read_Data_MEM[18], Mips, 1
instance = comp, \Read_Data_MEM[19]~I\, Read_Data_MEM[19], Mips, 1
instance = comp, \Read_Data_MEM[20]~I\, Read_Data_MEM[20], Mips, 1
instance = comp, \Read_Data_MEM[21]~I\, Read_Data_MEM[21], Mips, 1
instance = comp, \Read_Data_MEM[22]~I\, Read_Data_MEM[22], Mips, 1
instance = comp, \Read_Data_MEM[23]~I\, Read_Data_MEM[23], Mips, 1
instance = comp, \Read_Data_MEM[24]~I\, Read_Data_MEM[24], Mips, 1
instance = comp, \Read_Data_MEM[25]~I\, Read_Data_MEM[25], Mips, 1
instance = comp, \Read_Data_MEM[26]~I\, Read_Data_MEM[26], Mips, 1
instance = comp, \Read_Data_MEM[27]~I\, Read_Data_MEM[27], Mips, 1
instance = comp, \Read_Data_MEM[28]~I\, Read_Data_MEM[28], Mips, 1
instance = comp, \Read_Data_MEM[29]~I\, Read_Data_MEM[29], Mips, 1
instance = comp, \Read_Data_MEM[30]~I\, Read_Data_MEM[30], Mips, 1
instance = comp, \Read_Data_MEM[31]~I\, Read_Data_MEM[31], Mips, 1
instance = comp, \PCSrc_MEM~I\, PCSrc_MEM, Mips, 1
instance = comp, \Read_Data_WB[0]~I\, Read_Data_WB[0], Mips, 1
instance = comp, \Read_Data_WB[1]~I\, Read_Data_WB[1], Mips, 1
instance = comp, \Read_Data_WB[2]~I\, Read_Data_WB[2], Mips, 1
instance = comp, \Read_Data_WB[3]~I\, Read_Data_WB[3], Mips, 1
instance = comp, \Read_Data_WB[4]~I\, Read_Data_WB[4], Mips, 1
instance = comp, \Read_Data_WB[5]~I\, Read_Data_WB[5], Mips, 1
instance = comp, \Read_Data_WB[6]~I\, Read_Data_WB[6], Mips, 1
instance = comp, \Read_Data_WB[7]~I\, Read_Data_WB[7], Mips, 1
instance = comp, \Read_Data_WB[8]~I\, Read_Data_WB[8], Mips, 1
instance = comp, \Read_Data_WB[9]~I\, Read_Data_WB[9], Mips, 1
instance = comp, \Read_Data_WB[10]~I\, Read_Data_WB[10], Mips, 1
instance = comp, \Read_Data_WB[11]~I\, Read_Data_WB[11], Mips, 1
instance = comp, \Read_Data_WB[12]~I\, Read_Data_WB[12], Mips, 1
instance = comp, \Read_Data_WB[13]~I\, Read_Data_WB[13], Mips, 1
instance = comp, \Read_Data_WB[14]~I\, Read_Data_WB[14], Mips, 1
instance = comp, \Read_Data_WB[15]~I\, Read_Data_WB[15], Mips, 1
instance = comp, \Read_Data_WB[16]~I\, Read_Data_WB[16], Mips, 1
instance = comp, \Read_Data_WB[17]~I\, Read_Data_WB[17], Mips, 1
instance = comp, \Read_Data_WB[18]~I\, Read_Data_WB[18], Mips, 1
instance = comp, \Read_Data_WB[19]~I\, Read_Data_WB[19], Mips, 1
instance = comp, \Read_Data_WB[20]~I\, Read_Data_WB[20], Mips, 1
instance = comp, \Read_Data_WB[21]~I\, Read_Data_WB[21], Mips, 1
instance = comp, \Read_Data_WB[22]~I\, Read_Data_WB[22], Mips, 1
instance = comp, \Read_Data_WB[23]~I\, Read_Data_WB[23], Mips, 1
instance = comp, \Read_Data_WB[24]~I\, Read_Data_WB[24], Mips, 1
instance = comp, \Read_Data_WB[25]~I\, Read_Data_WB[25], Mips, 1
instance = comp, \Read_Data_WB[26]~I\, Read_Data_WB[26], Mips, 1
instance = comp, \Read_Data_WB[27]~I\, Read_Data_WB[27], Mips, 1
instance = comp, \Read_Data_WB[28]~I\, Read_Data_WB[28], Mips, 1
instance = comp, \Read_Data_WB[29]~I\, Read_Data_WB[29], Mips, 1
instance = comp, \Read_Data_WB[30]~I\, Read_Data_WB[30], Mips, 1
instance = comp, \Read_Data_WB[31]~I\, Read_Data_WB[31], Mips, 1
instance = comp, \ALU_Result_WB[0]~I\, ALU_Result_WB[0], Mips, 1
instance = comp, \ALU_Result_WB[1]~I\, ALU_Result_WB[1], Mips, 1
instance = comp, \ALU_Result_WB[2]~I\, ALU_Result_WB[2], Mips, 1
instance = comp, \ALU_Result_WB[3]~I\, ALU_Result_WB[3], Mips, 1
instance = comp, \ALU_Result_WB[4]~I\, ALU_Result_WB[4], Mips, 1
instance = comp, \ALU_Result_WB[5]~I\, ALU_Result_WB[5], Mips, 1
instance = comp, \ALU_Result_WB[6]~I\, ALU_Result_WB[6], Mips, 1
instance = comp, \ALU_Result_WB[7]~I\, ALU_Result_WB[7], Mips, 1
instance = comp, \ALU_Result_WB[8]~I\, ALU_Result_WB[8], Mips, 1
instance = comp, \ALU_Result_WB[9]~I\, ALU_Result_WB[9], Mips, 1
instance = comp, \ALU_Result_WB[10]~I\, ALU_Result_WB[10], Mips, 1
instance = comp, \ALU_Result_WB[11]~I\, ALU_Result_WB[11], Mips, 1
instance = comp, \ALU_Result_WB[12]~I\, ALU_Result_WB[12], Mips, 1
instance = comp, \ALU_Result_WB[13]~I\, ALU_Result_WB[13], Mips, 1
instance = comp, \ALU_Result_WB[14]~I\, ALU_Result_WB[14], Mips, 1
instance = comp, \ALU_Result_WB[15]~I\, ALU_Result_WB[15], Mips, 1
instance = comp, \ALU_Result_WB[16]~I\, ALU_Result_WB[16], Mips, 1
instance = comp, \ALU_Result_WB[17]~I\, ALU_Result_WB[17], Mips, 1
instance = comp, \ALU_Result_WB[18]~I\, ALU_Result_WB[18], Mips, 1
instance = comp, \ALU_Result_WB[19]~I\, ALU_Result_WB[19], Mips, 1
instance = comp, \ALU_Result_WB[20]~I\, ALU_Result_WB[20], Mips, 1
instance = comp, \ALU_Result_WB[21]~I\, ALU_Result_WB[21], Mips, 1
instance = comp, \ALU_Result_WB[22]~I\, ALU_Result_WB[22], Mips, 1
instance = comp, \ALU_Result_WB[23]~I\, ALU_Result_WB[23], Mips, 1
instance = comp, \ALU_Result_WB[24]~I\, ALU_Result_WB[24], Mips, 1
instance = comp, \ALU_Result_WB[25]~I\, ALU_Result_WB[25], Mips, 1
instance = comp, \ALU_Result_WB[26]~I\, ALU_Result_WB[26], Mips, 1
instance = comp, \ALU_Result_WB[27]~I\, ALU_Result_WB[27], Mips, 1
instance = comp, \ALU_Result_WB[28]~I\, ALU_Result_WB[28], Mips, 1
instance = comp, \ALU_Result_WB[29]~I\, ALU_Result_WB[29], Mips, 1
instance = comp, \ALU_Result_WB[30]~I\, ALU_Result_WB[30], Mips, 1
instance = comp, \ALU_Result_WB[31]~I\, ALU_Result_WB[31], Mips, 1
instance = comp, \Write_Data_WB[0]~I\, Write_Data_WB[0], Mips, 1
instance = comp, \Write_Data_WB[1]~I\, Write_Data_WB[1], Mips, 1
instance = comp, \Write_Data_WB[2]~I\, Write_Data_WB[2], Mips, 1
instance = comp, \Write_Data_WB[3]~I\, Write_Data_WB[3], Mips, 1
instance = comp, \Write_Data_WB[4]~I\, Write_Data_WB[4], Mips, 1
instance = comp, \Write_Data_WB[5]~I\, Write_Data_WB[5], Mips, 1
instance = comp, \Write_Data_WB[6]~I\, Write_Data_WB[6], Mips, 1
instance = comp, \Write_Data_WB[7]~I\, Write_Data_WB[7], Mips, 1
instance = comp, \Write_Data_WB[8]~I\, Write_Data_WB[8], Mips, 1
instance = comp, \Write_Data_WB[9]~I\, Write_Data_WB[9], Mips, 1
instance = comp, \Write_Data_WB[10]~I\, Write_Data_WB[10], Mips, 1
instance = comp, \Write_Data_WB[11]~I\, Write_Data_WB[11], Mips, 1
instance = comp, \Write_Data_WB[12]~I\, Write_Data_WB[12], Mips, 1
instance = comp, \Write_Data_WB[13]~I\, Write_Data_WB[13], Mips, 1
instance = comp, \Write_Data_WB[14]~I\, Write_Data_WB[14], Mips, 1
instance = comp, \Write_Data_WB[15]~I\, Write_Data_WB[15], Mips, 1
instance = comp, \Write_Data_WB[16]~I\, Write_Data_WB[16], Mips, 1
instance = comp, \Write_Data_WB[17]~I\, Write_Data_WB[17], Mips, 1
instance = comp, \Write_Data_WB[18]~I\, Write_Data_WB[18], Mips, 1
instance = comp, \Write_Data_WB[19]~I\, Write_Data_WB[19], Mips, 1
instance = comp, \Write_Data_WB[20]~I\, Write_Data_WB[20], Mips, 1
instance = comp, \Write_Data_WB[21]~I\, Write_Data_WB[21], Mips, 1
instance = comp, \Write_Data_WB[22]~I\, Write_Data_WB[22], Mips, 1
instance = comp, \Write_Data_WB[23]~I\, Write_Data_WB[23], Mips, 1
instance = comp, \Write_Data_WB[24]~I\, Write_Data_WB[24], Mips, 1
instance = comp, \Write_Data_WB[25]~I\, Write_Data_WB[25], Mips, 1
instance = comp, \Write_Data_WB[26]~I\, Write_Data_WB[26], Mips, 1
instance = comp, \Write_Data_WB[27]~I\, Write_Data_WB[27], Mips, 1
instance = comp, \Write_Data_WB[28]~I\, Write_Data_WB[28], Mips, 1
instance = comp, \Write_Data_WB[29]~I\, Write_Data_WB[29], Mips, 1
instance = comp, \Write_Data_WB[30]~I\, Write_Data_WB[30], Mips, 1
instance = comp, \Write_Data_WB[31]~I\, Write_Data_WB[31], Mips, 1
