<dec f='linux/arch/x86/events/perf_event.h' l='124' type='u64'/>
<offset>128</offset>
<doc f='linux/arch/x86/events/perf_event.h' l='124'>/* extra MSR number */</doc>
<use f='linux/arch/x86/events/intel/core.c' l='2449' u='w' c='__intel_shared_reg_get_constraints'/>
