// Seed: 4012410539
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input tri id_2,
    output wire id_3
    , id_14,
    output supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply1 id_12
);
  assign id_14 = id_14;
  wire id_15;
  assign id_14 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1
);
  wire id_3;
  module_0(
      id_0, id_0, id_1, id_0, id_0, id_1, id_0, id_1, id_1, id_1, id_1, id_1, id_0
  );
endmodule
