m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/instruction_decoder_tests
valu
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1693331624
!i10b 1
!s100 RVi:<[GP?GkAC4S0b>aV_0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@PieDnA_e6;JQzE`;W@Aj2
S1
R0
w1693243717
8C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/alu.v
!i122 0
L0 1 122
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OT;L;2020.3;71
r1
!s85 0
31
Z6 !s108 1693331624.000000
!s107 C:/Users/Duncan/git/ForthCPU/scratch.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v|C:/Users/Duncan/git/ForthCPU/register_file_testbench.v|C:/Users/Duncan/git/ForthCPU/register_file.v|C:/Users/Duncan/git/ForthCPU/register_testbench.v|C:/Users/Duncan/git/ForthCPU/register.v|C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v|C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v|C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v|C:/Users/Duncan/git/ForthCPU/instruction_decode.v|
Z7 !s90 -reportprogress|300|-sv|-mfcu|+incdir+C:/Users/Duncan/git/ForthCPU|+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source|-work|work|C:/Users/Duncan/git/ForthCPU/instruction_decode.v|C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v|C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v|C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v|C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v|C:/Users/Duncan/git/ForthCPU/register.v|C:/Users/Duncan/git/ForthCPU/register_testbench.v|C:/Users/Duncan/git/ForthCPU/register_file.v|C:/Users/Duncan/git/ForthCPU/register_file_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v|C:/Users/Duncan/git/ForthCPU/scratch.v|
!s101 -O0
!i113 1
Z8 o-sv -mfcu -work work -O0
Z9 !s92 -sv -mfcu +incdir+C:/Users/Duncan/git/ForthCPU +incdir+C:/Users/Duncan/git/ForthCPU/impl1/source -work work -O0
Z10 tCvgOpt 0
vdata_sources
R1
R2
!i10b 1
!s100 0RBagcT2`VP@g[l`L1NV]0
R3
I@`bgd;M8<<2:J6PbQa<WB0
S1
R0
w1693242025
8C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v
!i122 0
L0 6 58
R4
R5
r1
!s85 0
31
R6
Z11 !s107 C:/Users/Duncan/git/ForthCPU/scratch.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v|C:/Users/Duncan/git/ForthCPU/register_file_testbench.v|C:/Users/Duncan/git/ForthCPU/register_file.v|C:/Users/Duncan/git/ForthCPU/register_testbench.v|C:/Users/Duncan/git/ForthCPU/register.v|C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v|C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v|C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v|C:/Users/Duncan/git/ForthCPU/instruction_decode.v|
R7
!s101 -O0
!i113 1
R8
R9
R10
vinstruction_decode
R1
R2
!i10b 1
!s100 <^2<@Xc1RK@>^Df=@BG[;2
R3
I:PHk3>1lW@SdPaQX=W63;3
S1
R0
w1693331140
8C:/Users/Duncan/git/ForthCPU/instruction_decode.v
FC:/Users/Duncan/git/ForthCPU/instruction_decode.v
!i122 0
L0 34 187
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vinstruction_decoder_testbench
R1
R2
!i10b 1
!s100 HC?^140U_VZU@L<AnhjBS0
R3
IYeRO1RBPfTmZ@E4Ba1RFm3
S1
R0
w1693331466
8C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v
FC:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v
!i122 0
L0 3 108
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vmultiplier
R1
R2
!i10b 1
!s100 UD9J`7OVA=l^h8`D`a29c0
R3
Ilnna2;NaobD?2L9cD0;Z;2
S1
R0
w1693151529
8C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v
!i122 0
L0 2 8
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregister
R1
R2
!i10b 1
!s100 _flEPHXEYTgeN1]W^F`4T0
R3
I_0?;Z2o@h9C64<YB@TcUY0
S1
R0
w1693327393
8C:/Users/Duncan/git/ForthCPU/register.v
FC:/Users/Duncan/git/ForthCPU/register.v
!i122 0
L0 5 36
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregister_file
R1
R2
!i10b 1
!s100 X5=ZM_hl?QARkLRgaTzKA3
R3
I^QA69EURhzA?gD95TH3Yo3
S1
R0
w1693329038
8C:/Users/Duncan/git/ForthCPU/register_file.v
FC:/Users/Duncan/git/ForthCPU/register_file.v
!i122 0
L0 7 60
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregister_file_testbench
R1
R2
!i10b 1
!s100 QH6^6ciT7_cgz]TjkSiYT3
R3
IJZ5Y6k]_eMJ2n@W>EBMXg0
S1
R0
w1693328965
8C:/Users/Duncan/git/ForthCPU/register_file_testbench.v
FC:/Users/Duncan/git/ForthCPU/register_file_testbench.v
!i122 0
L0 4 82
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregister_testbench
R1
R2
!i10b 1
!s100 z^WM8][<>z1g^ME0U]5I71
R3
IkZ>iE6<mZehkkeX5e;f460
S1
R0
w1693327273
8C:/Users/Duncan/git/ForthCPU/register_testbench.v
FC:/Users/Duncan/git/ForthCPU/register_testbench.v
!i122 0
L0 3 88
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregisters
R1
R2
!i10b 1
!s100 hVeJJnlg9mdKiFmkb]DW;3
R3
IQ^HM:?B`RU=T335OUEzOT3
S1
R0
w1693157134
8C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/registers.v
!i122 0
L0 1 30
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregs_testbench
R1
R2
!i10b 1
!s100 KLFJdm2aTk]ijH04TKlIA0
R3
I`SGJeIaI2_cPGdZ<T2`DU1
S1
R0
w1693159981
8C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v
!i122 0
L0 3 60
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vtestbench
R1
R2
!i10b 1
!s100 ZIf5kSWQnFLY^6>gcVZE52
R3
IeN@f3[TogeD8`Ez?B9K710
S1
R0
w1693242679
8C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v
!i122 0
L0 3 82
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
