# Multi-Bit-Comparator

**Author:** Soham Kapur
</br> </br>
**Description:** Variations of a multi-bit generalized comparator with trade-offs among timing and area.
</br></br>
**Tools Used:** Verilog HDL, Xilinx Vivado, Altera Quartus
</br> </br>
**Concepts Used:** Clock gating, Power gating, Area-Power-Timing trade-off, Comparator
</br> </br>
**Device Simulated:** Cyclone IV E: EP4CE115F29C7
</br> </br>
**Multi Bit Comparator with Power Gating:** 4-bit Comparator
</br>
![image](https://github.com/user-attachments/assets/83017971-f21f-4b3d-ba02-daf77f90432b)
</br> </br>
**Single Bit Comparator with Power Gating:** Fmax = 103.69 MHz
</br>
![image](https://github.com/user-attachments/assets/ba54a9f9-df3f-4b8d-9bd7-729253db7038)
</br> </br>
**Serialized Multi Bit Comparator:** Fmax = 118.88 MHz
</br>
![image](https://github.com/user-attachments/assets/fffdd3b8-c5a5-40d7-b859-9f90e69871de)
