{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543817776469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543817776484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 00:16:16 2018 " "Processing started: Mon Dec 03 00:16:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543817776484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543817776484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IRL_RCC_Combo_Test -c IRL_RCC_Combo_Test " "Command: quartus_sta IRL_RCC_Combo_Test -c IRL_RCC_Combo_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543817776484 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543817776594 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "Out1\[0\] 0 " "Incompatible bus dimensions on node name \"Out1\[0\]\", expecting <= 0 dimension(s) " {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out1" "" } } } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1543817776703 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "Out1\[1\] 0 " "Incompatible bus dimensions on node name \"Out1\[1\]\", expecting <= 0 dimension(s) " {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out1" "" } } } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1543817776703 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "Out1\[2\] 0 " "Incompatible bus dimensions on node name \"Out1\[2\]\", expecting <= 0 dimension(s) " {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out1" "" } } } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1543817776703 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "Out1\[3\] 0 " "Incompatible bus dimensions on node name \"Out1\[3\]\", expecting <= 0 dimension(s) " {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out1" "" } } } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1543817776703 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "Out1\[4\] 0 " "Incompatible bus dimensions on node name \"Out1\[4\]\", expecting <= 0 dimension(s) " {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out1" "" } } } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1543817776703 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "Out1\[5\] 0 " "Incompatible bus dimensions on node name \"Out1\[5\]\", expecting <= 0 dimension(s) " {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out1" "" } } } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1543817776703 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "Out1\[6\] 0 " "Incompatible bus dimensions on node name \"Out1\[6\]\", expecting <= 0 dimension(s) " {  } { { "IRL_RCC_Combo_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_RCC_Combo_Test/IRL_RCC_Combo_Test.bdf" { { 216 944 1120 232 "Out1" "" } } } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1543817776703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543817777063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543817777063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817777110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817777110 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543817777721 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IRL_RCC_Combo_Test.sdc " "Synopsys Design Constraints File file not found: 'IRL_RCC_Combo_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543817778050 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817778050 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543817778050 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name In\[0\] In\[0\] " "create_clock -period 1.000 -name In\[0\] In\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543817778050 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter_Control\[0\] Counter_Control\[0\] " "create_clock -period 1.000 -name Counter_Control\[0\] Counter_Control\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543817778050 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543817778050 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543817778050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543817778050 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543817778050 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543817778207 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543817778379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543817778379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.863 " "Worst-case setup slack is -4.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.863             -12.409 In\[0\]  " "   -4.863             -12.409 In\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.355            -112.001 Clock  " "   -4.355            -112.001 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.349             -44.703 Counter_Control\[0\]  " "   -4.349             -44.703 Counter_Control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817778457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.314 " "Worst-case hold slack is -1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314             -11.039 Counter_Control\[0\]  " "   -1.314             -11.039 Counter_Control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 Clock  " "   -0.051              -0.051 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 In\[0\]  " "    0.038               0.000 In\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817778535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543817778613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543817778691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.975 Clock  " "   -3.000             -47.975 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Counter_Control\[0\]  " "   -3.000              -3.000 Counter_Control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 In\[0\]  " "   -3.000              -3.000 In\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817778763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817778763 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543817779337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543817779368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543817779588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543817779838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543817779916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543817779916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.464 " "Worst-case setup slack is -4.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817779995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817779995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.464             -11.298 In\[0\]  " "   -4.464             -11.298 In\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817779995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.998             -40.864 Counter_Control\[0\]  " "   -3.998             -40.864 Counter_Control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817779995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.914             -98.854 Clock  " "   -3.914             -98.854 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817779995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817779995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.290 " "Worst-case hold slack is -1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290             -10.216 Counter_Control\[0\]  " "   -1.290             -10.216 Counter_Control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.052 Clock  " "   -0.052              -0.052 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 In\[0\]  " "    0.083               0.000 In\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817780073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543817780166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543817780232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.975 Clock  " "   -3.000             -47.975 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Counter_Control\[0\]  " "   -3.000              -3.000 Counter_Control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 In\[0\]  " "   -3.000              -3.000 In\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817780310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817780310 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543817780905 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543817781077 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543817781077 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543817781077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.366 " "Worst-case setup slack is -2.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366             -23.955 Counter_Control\[0\]  " "   -2.366             -23.955 Counter_Control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011              -5.409 In\[0\]  " "   -2.011              -5.409 In\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666             -38.143 Clock  " "   -1.666             -38.143 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817781155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.730 " "Worst-case hold slack is -0.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.730              -6.533 Counter_Control\[0\]  " "   -0.730              -6.533 Counter_Control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127              -0.127 In\[0\]  " "   -0.127              -0.127 In\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 Clock  " "   -0.029              -0.029 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817781233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543817781311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543817781389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.381 Clock  " "   -3.000             -43.381 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.852 Counter_Control\[0\]  " "   -3.000              -8.852 Counter_Control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.494 In\[0\]  " "   -3.000              -3.494 In\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543817781467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543817781467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543817783100 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543817783100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543817783803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 00:16:23 2018 " "Processing ended: Mon Dec 03 00:16:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543817783803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543817783803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543817783803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543817783803 ""}
