;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-21
	MOV -17, <-20
	DJN -1, @-20
	CMP #12, @10
	DJN -1, @-20
	SUB 0, @12
	CMP -700, -0
	CMP @127, 106
	SUB 2, @0
	SUB -7, <-120
	JMP <127, 106
	JMP <127, 106
	SUB 2, @0
	SUB #72, @250
	CMP -7, <-25
	SUB @127, @106
	ADD 210, 31
	SUB @121, 103
	SLT #12, @10
	JMN -1, @-20
	JMP -7, @-26
	CMP 207, <-121
	SUB @121, 103
	SUB @121, 103
	SUB #72, @250
	SUB #72, @200
	JMP <127, 106
	JMZ <127, 106
	ADD -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -7, <-120
	SUB #72, @250
	SLT 210, 60
	JMP @72, #201
	SLT <0, @2
	CMP @127, 106
	ADD 210, 30
	JMP @72, #201
	CMP 1, 5
	SUB #72, @250
	JMP <127, 100
	CMP @127, 106
	SUB -7, <-120
	DJN -1, @-20
	DJN -1, @-20
	SLT 270, 65
	CMP @127, 106
	SPL 0, <402
	MOV -7, <-26
