<stg><name>compute</name>


<trans_list>

<trans id="13" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="14" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="11">
<![CDATA[
entry:4 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="11">
<![CDATA[
entry:4 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
entry:5 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_132_1, i16 %reg_file_2_1, i16 %reg_file_2_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="8" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
entry:5 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_132_1, i16 %reg_file_2_1, i16 %reg_file_2_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0">
<![CDATA[
entry:6 %ret_ln140 = ret

]]></Node>
<StgValue><ssdm name="ret_ln140"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="15" name="reg_file_0_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="16" name="reg_file_2_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="17" name="reg_file_2_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="18" from="reg_file_0_0" to="reg_file_0_0_addr" fromId="15" toId="4">
</dataflow>
<dataflow id="20" from="StgValue_19" to="reg_file_0_0_addr" fromId="19" toId="4">
</dataflow>
<dataflow id="21" from="StgValue_19" to="reg_file_0_0_addr" fromId="19" toId="4">
</dataflow>
<dataflow id="22" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="4" toId="5">
</dataflow>
<dataflow id="23" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="4" toId="6">
</dataflow>
<dataflow id="25" from="compute_Pipeline_VITIS_LOOP_132_1" to="call_ln0" fromId="24" toId="7">
</dataflow>
<dataflow id="26" from="reg_file_2_1" to="call_ln0" fromId="17" toId="7">
</dataflow>
<dataflow id="27" from="reg_file_2_0" to="call_ln0" fromId="16" toId="7">
</dataflow>
<dataflow id="28" from="reg_file_0_0_load" to="call_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="30" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="29" toId="8">
</dataflow>
<dataflow id="31" from="reg_file_0_0" to="specmemcore_ln0" fromId="15" toId="8">
</dataflow>
<dataflow id="33" from="StgValue_32" to="specmemcore_ln0" fromId="32" toId="8">
</dataflow>
<dataflow id="35" from="StgValue_34" to="specmemcore_ln0" fromId="34" toId="8">
</dataflow>
<dataflow id="37" from="StgValue_36" to="specmemcore_ln0" fromId="36" toId="8">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="29" toId="9">
</dataflow>
<dataflow id="39" from="reg_file_2_0" to="specmemcore_ln0" fromId="16" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_32" to="specmemcore_ln0" fromId="32" toId="9">
</dataflow>
<dataflow id="41" from="StgValue_34" to="specmemcore_ln0" fromId="34" toId="9">
</dataflow>
<dataflow id="42" from="StgValue_36" to="specmemcore_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="29" toId="10">
</dataflow>
<dataflow id="44" from="reg_file_2_1" to="specmemcore_ln0" fromId="17" toId="10">
</dataflow>
<dataflow id="45" from="StgValue_32" to="specmemcore_ln0" fromId="32" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_34" to="specmemcore_ln0" fromId="34" toId="10">
</dataflow>
<dataflow id="47" from="StgValue_36" to="specmemcore_ln0" fromId="36" toId="10">
</dataflow>
<dataflow id="48" from="compute_Pipeline_VITIS_LOOP_132_1" to="call_ln0" fromId="24" toId="11">
</dataflow>
<dataflow id="49" from="reg_file_2_1" to="call_ln0" fromId="17" toId="11">
</dataflow>
<dataflow id="50" from="reg_file_2_0" to="call_ln0" fromId="16" toId="11">
</dataflow>
<dataflow id="51" from="reg_file_0_0_load" to="call_ln0" fromId="6" toId="11">
</dataflow>
</dataflows>


</stg>
