###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        77873   # Number of WRITE/WRITEP commands
num_reads_done                 =       722559   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       556196   # Number of read row buffer hits
num_read_cmds                  =       722562   # Number of READ/READP commands
num_writes_done                =        77895   # Number of read requests issued
num_write_row_hits             =        40180   # Number of write row buffer hits
num_act_cmds                   =       204877   # Number of ACT commands
num_pre_cmds                   =       204848   # Number of PRE commands
num_ondemand_pres              =       180594   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9399528   # Cyles of rank active rank.0
rank_active_cycles.1           =      9102486   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       600472   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       897514   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       750648   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9640   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4140   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4246   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1576   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1481   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2126   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3395   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1128   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          875   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21269   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           32   # Write cmd latency (cycles)
write_latency[40-59]           =           34   # Write cmd latency (cycles)
write_latency[60-79]           =          134   # Write cmd latency (cycles)
write_latency[80-99]           =          309   # Write cmd latency (cycles)
write_latency[100-119]         =          424   # Write cmd latency (cycles)
write_latency[120-139]         =          797   # Write cmd latency (cycles)
write_latency[140-159]         =         1044   # Write cmd latency (cycles)
write_latency[160-179]         =         1525   # Write cmd latency (cycles)
write_latency[180-199]         =         2094   # Write cmd latency (cycles)
write_latency[200-]            =        71477   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       270544   # Read request latency (cycles)
read_latency[40-59]            =        89367   # Read request latency (cycles)
read_latency[60-79]            =       103833   # Read request latency (cycles)
read_latency[80-99]            =        46639   # Read request latency (cycles)
read_latency[100-119]          =        35413   # Read request latency (cycles)
read_latency[120-139]          =        29808   # Read request latency (cycles)
read_latency[140-159]          =        19832   # Read request latency (cycles)
read_latency[160-179]          =        15369   # Read request latency (cycles)
read_latency[180-199]          =        12315   # Read request latency (cycles)
read_latency[200-]             =        99437   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.88742e+08   # Write energy
read_energy                    =  2.91337e+09   # Read energy
act_energy                     =  5.60543e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88227e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.30807e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86531e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67995e+09   # Active standby energy rank.1
average_read_latency           =      115.222   # Average read request latency (cycles)
average_interarrival           =      12.4918   # Average request interarrival latency (cycles)
total_energy                   =  1.68316e+10   # Total energy (pJ)
average_power                  =      1683.16   # Average power (mW)
average_bandwidth              =      6.83054   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        77299   # Number of WRITE/WRITEP commands
num_reads_done                 =       763544   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       579035   # Number of read row buffer hits
num_read_cmds                  =       763544   # Number of READ/READP commands
num_writes_done                =        77324   # Number of read requests issued
num_write_row_hits             =        41947   # Number of write row buffer hits
num_act_cmds                   =       220870   # Number of ACT commands
num_pre_cmds                   =       220838   # Number of PRE commands
num_ondemand_pres              =       196778   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9233135   # Cyles of rank active rank.0
rank_active_cycles.1           =      9213618   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       766865   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       786382   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       792151   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8980   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3996   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4184   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1538   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1429   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2061   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3465   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1101   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          853   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21171   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           18   # Write cmd latency (cycles)
write_latency[40-59]           =           31   # Write cmd latency (cycles)
write_latency[60-79]           =          101   # Write cmd latency (cycles)
write_latency[80-99]           =          253   # Write cmd latency (cycles)
write_latency[100-119]         =          401   # Write cmd latency (cycles)
write_latency[120-139]         =          686   # Write cmd latency (cycles)
write_latency[140-159]         =          926   # Write cmd latency (cycles)
write_latency[160-179]         =         1327   # Write cmd latency (cycles)
write_latency[180-199]         =         1852   # Write cmd latency (cycles)
write_latency[200-]            =        71702   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       265592   # Read request latency (cycles)
read_latency[40-59]            =        90350   # Read request latency (cycles)
read_latency[60-79]            =       108988   # Read request latency (cycles)
read_latency[80-99]            =        50034   # Read request latency (cycles)
read_latency[100-119]          =        37588   # Read request latency (cycles)
read_latency[120-139]          =        32551   # Read request latency (cycles)
read_latency[140-159]          =        21924   # Read request latency (cycles)
read_latency[160-179]          =        17641   # Read request latency (cycles)
read_latency[180-199]          =        14119   # Read request latency (cycles)
read_latency[200-]             =       124751   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.85877e+08   # Write energy
read_energy                    =  3.07861e+09   # Read energy
act_energy                     =    6.043e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.68095e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.77463e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76148e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7493e+09   # Active standby energy rank.1
average_read_latency           =      133.982   # Average read request latency (cycles)
average_interarrival           =      11.8916   # Average request interarrival latency (cycles)
total_energy                   =  1.70298e+10   # Total energy (pJ)
average_power                  =      1702.98   # Average power (mW)
average_bandwidth              =      7.17541   # Average bandwidth
