--- verilog_synth
+++ uhdm_synth
@@ -2,13 +2,13 @@
 (* top =  1  *)
 (* src = "dut.sv:8.1-71.10" *)
 module vector_index(Blk, Wht, Moves);
-(* src = "dut.sv:14.14-14.17" *)
+(* src = "dut.sv:9.5-9.8" *)
 input [8:0] Blk;
 wire [8:0] Blk;
-(* src = "dut.sv:15.14-15.17" *)
+(* src = "dut.sv:10.5-10.8" *)
 input [8:0] Wht;
 wire [8:0] Wht;
-(* src = "dut.sv:16.14-16.19" *)
+(* src = "dut.sv:11.5-11.10" *)
 output [8:0] Moves;
 wire [8:0] Moves;
 wire _00_;
@@ -119,12 +119,12 @@
 .Y(Moves[1])
 );
 \$_NOT_  _46_ (
-.A(Wht[3]),
+.A(Wht[5]),
 .Y(_09_)
 );
 \$_OR_  _47_ (
-.A(Wht[6]),
-.B(Blk[6]),
+.A(Wht[8]),
+.B(Blk[8]),
 .Y(_10_)
 );
 \$_OR_  _48_ (
@@ -133,7 +133,7 @@
 .Y(_11_)
 );
 \$_ANDNOT_  _49_ (
-.A(Blk[0]),
+.A(Blk[2]),
 .B(_11_),
 .Y(_12_)
 );
@@ -147,22 +147,22 @@
 .Y(_14_)
 );
 \$_ANDNOT_  _52_ (
-.A(Blk[8]),
+.A(Blk[6]),
 .B(_14_),
 .Y(_15_)
 );
 \$_OR_  _53_ (
 .A(_15_),
 .B(_12_),
-.Y(Moves[6])
+.Y(Moves[8])
 );
 \$_NOT_  _54_ (
-.A(Wht[5]),
+.A(Wht[3]),
 .Y(_16_)
 );
 \$_OR_  _55_ (
-.A(Wht[8]),
-.B(Blk[8]),
+.A(Wht[6]),
+.B(Blk[6]),
 .Y(_17_)
 );
 \$_OR_  _56_ (
@@ -171,7 +171,7 @@
 .Y(_18_)
 );
 \$_ANDNOT_  _57_ (
-.A(Blk[2]),
+.A(Blk[0]),
 .B(_18_),
 .Y(_19_)
 );
@@ -181,14 +181,14 @@
 .Y(_20_)
 );
 \$_ANDNOT_  _59_ (
-.A(Blk[6]),
+.A(Blk[8]),
 .B(_20_),
 .Y(_21_)
 );
 \$_OR_  _60_ (
 .A(_21_),
 .B(_19_),
-.Y(Moves[8])
+.Y(Moves[6])
 );
 \$_NOT_  _61_ (
 .A(Wht[1]),
@@ -211,7 +211,7 @@
 );
 \$_OR_  _65_ (
 .A(_23_),
-.B(_16_),
+.B(_09_),
 .Y(_26_)
 );
 \$_ANDNOT_  _66_ (
@@ -241,7 +241,7 @@
 );
 \$_OR_  _71_ (
 .A(_28_),
-.B(_09_),
+.B(_16_),
 .Y(_31_)
 );
 \$_ANDNOT_  _72_ (
