$date
	Tue May 18 17:16:51 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module modules_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " inA [7:0] $end
$var reg 8 # inB [7:0] $end
$var reg 4 $ sel [3:0] $end
$var reg 4 % sh [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 %
bx $
b1 #
b1 "
bx !
$end
#10
b100000 !
b0 $
#20
b1000000 !
b11 #
#30
b1 !
b1111 #
#40
b1 !
b10 "
#50
b1 !
b1111 "
#60
