# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name bestDistances_3_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_82 \
    op interface \
    ports { bestDistances_3_82 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name bestDistances_3_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_83 \
    op interface \
    ports { bestDistances_3_83 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name bestDistances_3_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_84 \
    op interface \
    ports { bestDistances_3_84 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name bestDistances_3_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_85 \
    op interface \
    ports { bestDistances_3_85 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name bestDistances_3_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_86 \
    op interface \
    ports { bestDistances_3_86 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name bestDistances_3_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_87 \
    op interface \
    ports { bestDistances_3_87 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name bestDistances_3_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_88 \
    op interface \
    ports { bestDistances_3_88 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name bestDistances_3_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_89 \
    op interface \
    ports { bestDistances_3_89 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name bestDistances_3_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_90 \
    op interface \
    ports { bestDistances_3_90 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name bestDistances_3_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_91 \
    op interface \
    ports { bestDistances_3_91 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name bestDistances_3_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_92 \
    op interface \
    ports { bestDistances_3_92 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name bestDistances_3_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_93 \
    op interface \
    ports { bestDistances_3_93 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name bestDistances_3_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_94 \
    op interface \
    ports { bestDistances_3_94 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name bestDistances_3_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_95 \
    op interface \
    ports { bestDistances_3_95 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name bestDistances_3_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_96 \
    op interface \
    ports { bestDistances_3_96 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name bestDistances_3_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_97 \
    op interface \
    ports { bestDistances_3_97 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name bestDistances_3_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_98 \
    op interface \
    ports { bestDistances_3_98 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name bestDistances_3_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_99 \
    op interface \
    ports { bestDistances_3_99 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name bestDistances_3_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_100 \
    op interface \
    ports { bestDistances_3_100 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name bestDistances_3_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_3_101 \
    op interface \
    ports { bestDistances_3_101 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name secondWorstOfBest_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_secondWorstOfBest_42_out \
    op interface \
    ports { secondWorstOfBest_42_out { O 64 vector } secondWorstOfBest_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name worstOfBestIdx_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBestIdx_28_out \
    op interface \
    ports { worstOfBestIdx_28_out { O 5 vector } worstOfBestIdx_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name worstOfBest_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBest_28_out \
    op interface \
    ports { worstOfBest_28_out { O 64 vector } worstOfBest_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName kNN_PredictAll_flow_control_loop_pipe_sequential_init_U
set CompName kNN_PredictAll_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix kNN_PredictAll_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


