{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685457572683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685457572699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 17:39:32 2023 " "Processing started: Tue May 30 17:39:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685457572699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457572699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PONG -c PONG " "Command: quartus_map --read_settings_files=on --write_settings_files=off PONG -c PONG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457572699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685457572965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685457572965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457579676 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457579676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457579676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685457579723 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_up main.vhd(1455) " "VHDL Process Statement warning at main.vhd(1455): signal \"p1_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580678 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_down main.vhd(1455) " "VHDL Process Statement warning at main.vhd(1455): signal \"p1_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580678 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_up main.vhd(1486) " "VHDL Process Statement warning at main.vhd(1486): signal \"p2_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_down main.vhd(1486) " "VHDL Process Statement warning at main.vhd(1486): signal \"p2_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_up main.vhd(1606) " "VHDL Process Statement warning at main.vhd(1606): signal \"p1_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_down main.vhd(1606) " "VHDL Process Statement warning at main.vhd(1606): signal \"p1_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_up main.vhd(1606) " "VHDL Process Statement warning at main.vhd(1606): signal \"p2_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_down main.vhd(1606) " "VHDL Process Statement warning at main.vhd(1606): signal \"p2_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_w main.vhd(1610) " "VHDL Process Statement warning at main.vhd(1610): signal \"p1_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_w main.vhd(1612) " "VHDL Process Statement warning at main.vhd(1612): signal \"p2_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "goal_flag main.vhd(1617) " "VHDL Process Statement warning at main.vhd(1617): signal \"goal_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_w main.vhd(1620) " "VHDL Process Statement warning at main.vhd(1620): signal \"p1_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_w main.vhd(1620) " "VHDL Process Statement warning at main.vhd(1620): signal \"p2_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_w main.vhd(1622) " "VHDL Process Statement warning at main.vhd(1622): signal \"p2_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_w main.vhd(1622) " "VHDL Process Statement warning at main.vhd(1622): signal \"p1_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state main.vhd(1596) " "VHDL Process Statement warning at main.vhd(1596): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685457580693 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.P2_WIN main.vhd(1596) " "Inferred latch for \"next_state.P2_WIN\" at main.vhd(1596)" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457581196 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.P1_WIN main.vhd(1596) " "Inferred latch for \"next_state.P1_WIN\" at main.vhd(1596)" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457581196 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GAME main.vhd(1596) " "Inferred latch for \"next_state.GAME\" at main.vhd(1596)" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457581196 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INITIAL main.vhd(1596) " "Inferred latch for \"next_state.INITIAL\" at main.vhd(1596)" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457581196 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MENU main.vhd(1596) " "Inferred latch for \"next_state.MENU\" at main.vhd(1596)" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457581196 "|main"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.INITIAL_264215 " "Latch next_state.INITIAL_264215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.GAME " "Ports D and ENA on the latch are fed by the same signal current_state.GAME" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1685457595464 ""}  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1685457595464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.GAME_264191 " "Latch next_state.GAME_264191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal current_state.INITIAL" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1685457595464 ""}  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1685457595464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.MENU_264239 " "Latch next_state.MENU_264239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.GAME " "Ports D and ENA on the latch are fed by the same signal current_state.GAME" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1685457595464 ""}  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1685457595464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.P1_WIN_264167 " "Latch next_state.P1_WIN_264167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.GAME " "Ports D and ENA on the latch are fed by the same signal current_state.GAME" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1685457595464 ""}  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1685457595464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.P2_WIN_264143 " "Latch next_state.P2_WIN_264143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal current_state.INITIAL" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1685457595464 ""}  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 1596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1685457595464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/FPGA_lab/Nihai_Sayilir/Nihai_Sayilir/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685457600064 "|main|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685457600064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685457600250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685457605380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685457605380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3972 " "Implemented 3972 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685457605541 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685457605541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3936 " "Implemented 3936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685457605541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685457605541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4983 " "Peak virtual memory: 4983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685457605557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 17:40:05 2023 " "Processing ended: Tue May 30 17:40:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685457605557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685457605557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685457605557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457605557 ""}
