#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb 18 23:00:50 2025
# Process ID         : 289146
# Current directory  : /home/richard/code/jarvis/software/blinky/blinky.runs/impl_1
# Command line       : vivado -log blinky_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source blinky_wrapper.tcl -notrace
# Log file           : /home/richard/code/jarvis/software/blinky/blinky.runs/impl_1/blinky_wrapper.vdi
# Journal file       : /home/richard/code/jarvis/software/blinky/blinky.runs/impl_1/vivado.jou
# Running On         : beep-box
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-10850H CPU @ 2.70GHz
# CPU Frequency      : 3500.388 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16352 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18499 MB
# Available Virtual  : 15843 MB
#-----------------------------------------------------------
source blinky_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/richard/embedded/Vivado/2024.2/data/ip'.
Command: link_design -top blinky_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_gpio_0_0/blinky_axi_gpio_0_0.dcp' for cell 'blinky_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_smc_0/blinky_axi_smc_0.dcp' for cell 'blinky_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_processing_system7_0_0/blinky_processing_system7_0_0.dcp' for cell 'blinky_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_rst_ps7_0_50M_0/blinky_rst_ps7_0_50M_0.dcp' for cell 'blinky_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1500.754 ; gain = 0.000 ; free physical = 9131 ; free virtual = 14650
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_processing_system7_0_0/blinky_processing_system7_0_0.xdc] for cell 'blinky_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_processing_system7_0_0/blinky_processing_system7_0_0.xdc] for cell 'blinky_i/processing_system7_0/inst'
Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_gpio_0_0/blinky_axi_gpio_0_0_board.xdc] for cell 'blinky_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_gpio_0_0/blinky_axi_gpio_0_0_board.xdc] for cell 'blinky_i/axi_gpio_0/U0'
Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_gpio_0_0/blinky_axi_gpio_0_0.xdc] for cell 'blinky_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_gpio_0_0/blinky_axi_gpio_0_0.xdc] for cell 'blinky_i/axi_gpio_0/U0'
Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_smc_0/bd_0/ip/ip_1/bd_706f_psr_aclk_0_board.xdc] for cell 'blinky_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_smc_0/bd_0/ip/ip_1/bd_706f_psr_aclk_0_board.xdc] for cell 'blinky_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_smc_0/bd_0/ip/ip_1/bd_706f_psr_aclk_0.xdc] for cell 'blinky_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_smc_0/bd_0/ip/ip_1/bd_706f_psr_aclk_0.xdc] for cell 'blinky_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_smc_0/smartconnect.xdc] for cell 'blinky_i/axi_smc/inst'
Finished Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_axi_smc_0/smartconnect.xdc] for cell 'blinky_i/axi_smc/inst'
Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_rst_ps7_0_50M_0/blinky_rst_ps7_0_50M_0_board.xdc] for cell 'blinky_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_rst_ps7_0_50M_0/blinky_rst_ps7_0_50M_0_board.xdc] for cell 'blinky_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_rst_ps7_0_50M_0/blinky_rst_ps7_0_50M_0.xdc] for cell 'blinky_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.gen/sources_1/bd/blinky/ip/blinky_rst_ps7_0_50M_0/blinky_rst_ps7_0_50M_0.xdc] for cell 'blinky_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/richard/code/jarvis/software/blinky/blinky.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.188 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14535
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.188 ; gain = 341.777 ; free physical = 9014 ; free virtual = 14535
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1844.203 ; gain = 98.016 ; free physical = 8949 ; free virtual = 14471

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ca1e5b96

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2246.125 ; gain = 401.922 ; free physical = 8540 ; free virtual = 14074

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ca1e5b96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8213 ; free virtual = 13746

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ca1e5b96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8213 ; free virtual = 13746
Phase 1 Initialization | Checksum: 1ca1e5b96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8213 ; free virtual = 13746

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ca1e5b96

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8213 ; free virtual = 13746

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ca1e5b96

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8213 ; free virtual = 13746
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ca1e5b96

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8213 ; free virtual = 13746

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 10 inverter(s) to 39 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 213d87ef1

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8213 ; free virtual = 13747
Retarget | Checksum: 213d87ef1
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 2add47047

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8213 ; free virtual = 13747
Constant propagation | Checksum: 2add47047
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8212 ; free virtual = 13746
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8212 ; free virtual = 13746
Phase 5 Sweep | Checksum: 2405fc35e

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2587.961 ; gain = 0.000 ; free physical = 8212 ; free virtual = 13746
Sweep | Checksum: 2405fc35e
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 135 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2405fc35e

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2619.977 ; gain = 32.016 ; free physical = 8212 ; free virtual = 13746
BUFG optimization | Checksum: 2405fc35e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2405fc35e

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2619.977 ; gain = 32.016 ; free physical = 8212 ; free virtual = 13746
Shift Register Optimization | Checksum: 2405fc35e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 25b846a7b

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2619.977 ; gain = 32.016 ; free physical = 8212 ; free virtual = 13746
Post Processing Netlist | Checksum: 25b846a7b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b0e9570f

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2619.977 ; gain = 32.016 ; free physical = 8212 ; free virtual = 13746

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.977 ; gain = 0.000 ; free physical = 8212 ; free virtual = 13746
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b0e9570f

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2619.977 ; gain = 32.016 ; free physical = 8212 ; free virtual = 13746
Phase 9 Finalization | Checksum: 1b0e9570f

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2619.977 ; gain = 32.016 ; free physical = 8212 ; free virtual = 13746
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              43  |                                             20  |
|  Constant propagation         |               8  |              18  |                                             20  |
|  Sweep                        |               4  |             135  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b0e9570f

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2619.977 ; gain = 32.016 ; free physical = 8212 ; free virtual = 13746

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b0e9570f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.977 ; gain = 0.000 ; free physical = 8212 ; free virtual = 13746

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b0e9570f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.977 ; gain = 0.000 ; free physical = 8212 ; free virtual = 13746

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.977 ; gain = 0.000 ; free physical = 8212 ; free virtual = 13746
Ending Netlist Obfuscation Task | Checksum: 1b0e9570f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.977 ; gain = 0.000 ; free physical = 8212 ; free virtual = 13746
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.977 ; gain = 873.789 ; free physical = 8212 ; free virtual = 13746
INFO: [Vivado 12-24828] Executing command : report_drc -file blinky_wrapper_drc_opted.rpt -pb blinky_wrapper_drc_opted.pb -rpx blinky_wrapper_drc_opted.rpx
Command: report_drc -file blinky_wrapper_drc_opted.rpt -pb blinky_wrapper_drc_opted.pb -rpx blinky_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/richard/code/jarvis/software/blinky/blinky.runs/impl_1/blinky_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.852 ; gain = 0.000 ; free physical = 8182 ; free virtual = 13716
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.852 ; gain = 0.000 ; free physical = 8182 ; free virtual = 13716
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.852 ; gain = 0.000 ; free physical = 8182 ; free virtual = 13716
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2633.852 ; gain = 0.000 ; free physical = 8182 ; free virtual = 13717
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.852 ; gain = 0.000 ; free physical = 8181 ; free virtual = 13716
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.852 ; gain = 0.000 ; free physical = 8177 ; free virtual = 13713
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2633.852 ; gain = 0.000 ; free physical = 8177 ; free virtual = 13713
INFO: [Common 17-1381] The checkpoint '/home/richard/code/jarvis/software/blinky/blinky.runs/impl_1/blinky_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.578 ; gain = 0.000 ; free physical = 8118 ; free virtual = 13655
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 168c83aad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.578 ; gain = 0.000 ; free physical = 8118 ; free virtual = 13655
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.578 ; gain = 0.000 ; free physical = 8117 ; free virtual = 13654

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: efbe2626

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2672.578 ; gain = 0.000 ; free physical = 8112 ; free virtual = 13652

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f44990db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8111 ; free virtual = 13653

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f44990db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8111 ; free virtual = 13653
Phase 1 Placer Initialization | Checksum: 1f44990db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8111 ; free virtual = 13653

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2033f6b1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8132 ; free virtual = 13674

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bcfbaebc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8147 ; free virtual = 13689

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bcfbaebc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8147 ; free virtual = 13689

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2811d6b32

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8181 ; free virtual = 13724

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2811d6b32

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8181 ; free virtual = 13724

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 66 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 0 LUT, combined 18 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8178 ; free virtual = 13724

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             18  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             18  |                    18  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1eb06b06a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8176 ; free virtual = 13722
Phase 2.5 Global Place Phase2 | Checksum: 25ba16d5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722
Phase 2 Global Placement | Checksum: 25ba16d5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 250ac7860

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e7814791

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2db6ef897

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25ae07d21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a545908e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c0d7b200

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 141692e6e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722
Phase 3 Detail Placement | Checksum: 141692e6e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8175 ; free virtual = 13722

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c4b289c6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.814 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 180e68b27

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8174 ; free virtual = 13722
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 129c8efc1

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8174 ; free virtual = 13722
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c4b289c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13722

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.814. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10ef185fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13722

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13722
Phase 4.1 Post Commit Optimization | Checksum: 10ef185fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13722

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10ef185fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13722

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10ef185fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13722
Phase 4.3 Placer Reporting | Checksum: 10ef185fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13721

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8174 ; free virtual = 13721

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13721
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18aa1cee0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13721
Ending Placer Task | Checksum: 15d581c42

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.621 ; gain = 39.043 ; free physical = 8174 ; free virtual = 13721
75 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file blinky_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8146 ; free virtual = 13693
INFO: [Vivado 12-24828] Executing command : report_utilization -file blinky_wrapper_utilization_placed.rpt -pb blinky_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file blinky_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8124 ; free virtual = 13672
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8124 ; free virtual = 13672
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8122 ; free virtual = 13671
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8122 ; free virtual = 13671
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8120 ; free virtual = 13669
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8120 ; free virtual = 13669
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8120 ; free virtual = 13670
Write Physdb Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8120 ; free virtual = 13670
INFO: [Common 17-1381] The checkpoint '/home/richard/code/jarvis/software/blinky/blinky.runs/impl_1/blinky_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8114 ; free virtual = 13662
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 13.814 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8113 ; free virtual = 13661
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8110 ; free virtual = 13660
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8110 ; free virtual = 13660
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8107 ; free virtual = 13657
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8107 ; free virtual = 13657
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8102 ; free virtual = 13652
Write Physdb Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2711.621 ; gain = 0.000 ; free physical = 8102 ; free virtual = 13652
INFO: [Common 17-1381] The checkpoint '/home/richard/code/jarvis/software/blinky/blinky.runs/impl_1/blinky_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2254c3d6 ConstDB: 0 ShapeSum: d16b0141 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 53ffc4b9 | NumContArr: 3e83184c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 217d4d23f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2745.605 ; gain = 33.984 ; free physical = 8020 ; free virtual = 13571

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 217d4d23f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2745.605 ; gain = 33.984 ; free physical = 8020 ; free virtual = 13571

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 217d4d23f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2745.605 ; gain = 33.984 ; free physical = 8020 ; free virtual = 13571
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 333b1409e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13556
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.808 | TNS=0.000  | WHS=-0.143 | THS=-12.641|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1062
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1062
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ead218e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13556

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2ead218e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13556

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 34dbeef5d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557
Phase 4 Initial Routing | Checksum: 34dbeef5d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.474 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 265eb4beb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.474 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 194cab6b7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557
Phase 5 Rip-up And Reroute | Checksum: 194cab6b7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 194cab6b7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 194cab6b7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557
Phase 6 Delay and Skew Optimization | Checksum: 194cab6b7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.589 | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 237b2e563

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557
Phase 7 Post Hold Fix | Checksum: 237b2e563

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.237753 %
  Global Horizontal Routing Utilization  = 0.358686 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 237b2e563

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 237b2e563

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 297bd23b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 297bd23b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.589 | TNS=0.000  | WHS=0.103  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 297bd23b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557
Total Elapsed time in route_design: 9.79 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 233393f04

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 233393f04

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.668 ; gain = 61.047 ; free physical = 8005 ; free virtual = 13557
INFO: [Vivado 12-24828] Executing command : report_drc -file blinky_wrapper_drc_routed.rpt -pb blinky_wrapper_drc_routed.pb -rpx blinky_wrapper_drc_routed.rpx
Command: report_drc -file blinky_wrapper_drc_routed.rpt -pb blinky_wrapper_drc_routed.pb -rpx blinky_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/richard/code/jarvis/software/blinky/blinky.runs/impl_1/blinky_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file blinky_wrapper_methodology_drc_routed.rpt -pb blinky_wrapper_methodology_drc_routed.pb -rpx blinky_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file blinky_wrapper_methodology_drc_routed.rpt -pb blinky_wrapper_methodology_drc_routed.pb -rpx blinky_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/richard/code/jarvis/software/blinky/blinky.runs/impl_1/blinky_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_wrapper_timing_summary_routed.rpt -pb blinky_wrapper_timing_summary_routed.pb -rpx blinky_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file blinky_wrapper_route_status.rpt -pb blinky_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file blinky_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file blinky_wrapper_bus_skew_routed.rpt -pb blinky_wrapper_bus_skew_routed.pb -rpx blinky_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file blinky_wrapper_power_routed.rpt -pb blinky_wrapper_power_summary_routed.pb -rpx blinky_wrapper_power_routed.rpx
Command: report_power -file blinky_wrapper_power_routed.rpt -pb blinky_wrapper_power_summary_routed.pb -rpx blinky_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file blinky_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.645 ; gain = 0.000 ; free physical = 7869 ; free virtual = 13422
Wrote PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2953.645 ; gain = 0.000 ; free physical = 7869 ; free virtual = 13423
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.645 ; gain = 0.000 ; free physical = 7869 ; free virtual = 13423
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2953.645 ; gain = 0.000 ; free physical = 7869 ; free virtual = 13424
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.645 ; gain = 0.000 ; free physical = 7869 ; free virtual = 13424
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.645 ; gain = 0.000 ; free physical = 7869 ; free virtual = 13424
Write Physdb Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2953.645 ; gain = 0.000 ; free physical = 7869 ; free virtual = 13424
INFO: [Common 17-1381] The checkpoint '/home/richard/code/jarvis/software/blinky/blinky.runs/impl_1/blinky_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force blinky_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./blinky_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3200.613 ; gain = 210.938 ; free physical = 7575 ; free virtual = 13135
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 23:01:43 2025...
