

================================================================
== Vitis HLS Report for 'xfycrcb2rgb_1080_1920_s'
================================================================
* Date:           Thu Nov  5 11:53:29 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        contrastadj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.165 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073605|  2073605| 20.736 ms | 20.736 ms |  2073605|  2073605|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_124_1_VITIS_LOOP_126_2  |  2073603|  2073603|         5|          1|          1|  2073600|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     4|       -|       -|    -|
|Expression       |        -|     -|       0|     238|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      84|    -|
|Register         |        -|     -|     168|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     168|     386|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_15ns_8s_23_4_1_U55  |mul_mul_15ns_8s_23_4_1  |  i0 * i1  |
    |mul_mul_16ns_8s_24_4_1_U54  |mul_mul_16ns_8s_24_4_1  |  i0 * i1  |
    |mul_mul_17ns_8s_25_4_1_U53  |mul_mul_17ns_8s_25_4_1  |  i0 * i1  |
    |mul_mul_17ns_8s_25_4_1_U56  |mul_mul_17ns_8s_25_4_1  |  i0 * i1  |
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Value_int_1_fu_349_p2             |     +    |   0|  0|  18|          11|          11|
    |Value_int_fu_197_p2               |     +    |   0|  0|  18|          11|          11|
    |Value_uchar_2_fu_379_p2           |     +    |   0|  0|  15|           8|           8|
    |Value_uchar_fu_227_p2             |     +    |   0|  0|  15|           8|           8|
    |add_ln124_fu_114_p2               |     +    |   0|  0|  28|          21|           1|
    |res_fu_293_p2                     |     -    |   0|  0|  18|          11|          11|
    |sub_ln989_fu_283_p2               |     -    |   0|  0|  17|          10|          10|
    |ap_block_state3_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln124_fu_108_p2              |   icmp   |   0|  0|  20|          21|          16|
    |icmp_ln740_1_fu_365_p2            |   icmp   |   0|  0|   9|           3|           1|
    |icmp_ln740_fu_213_p2              |   icmp   |   0|  0|   9|           3|           1|
    |icmp_ln990_fu_309_p2              |   icmp   |   0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |or_ln740_1_fu_392_p2              |    or    |   0|  0|   2|           1|           1|
    |or_ln740_fu_240_p2                |    or    |   0|  0|   2|           1|           1|
    |Value_uchar_4_fu_246_p3           |  select  |   0|  0|   8|           1|           8|
    |Value_uchar_5_fu_398_p3           |  select  |   0|  0|   8|           1|           8|
    |select_ln740_2_fu_384_p3          |  select  |   0|  0|   2|           1|           2|
    |select_ln740_fu_232_p3            |  select  |   0|  0|   2|           1|           2|
    |select_ln995_fu_319_p3            |  select  |   0|  0|   8|           1|           2|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    |xor_ln974_fu_144_p2               |    xor   |   0|  0|   9|           8|           9|
    |xor_ln984_fu_158_p2               |    xor   |   0|  0|   9|           8|           9|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 238|         140|         128|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |img3_4200_blk_n          |   9|          2|    1|          2|
    |img4_4201_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_reg_97    |   9|          2|   21|         42|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   28|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln124_reg_447       |   1|   0|    1|          0|
    |indvar_flatten_reg_97    |  21|   0|   21|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |trunc_ln674_reg_456      |   8|   0|    8|          0|
    |icmp_ln124_reg_447       |  64|  32|    1|          0|
    |trunc_ln674_reg_456      |  64|  32|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 168|  64|   49|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|ap_done            | out |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|start_out          | out |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|start_write        | out |    1| ap_ctrl_hs | xfycrcb2rgb<1080, 1920> | return value |
|img3_4200_dout     |  in |   24|   ap_fifo  |        img3_4200        |    pointer   |
|img3_4200_empty_n  |  in |    1|   ap_fifo  |        img3_4200        |    pointer   |
|img3_4200_read     | out |    1|   ap_fifo  |        img3_4200        |    pointer   |
|img4_4201_din      | out |   24|   ap_fifo  |        img4_4201        |    pointer   |
|img4_4201_full_n   |  in |    1|   ap_fifo  |        img4_4201        |    pointer   |
|img4_4201_write    | out |    1|   ap_fifo  |        img4_4201        |    pointer   |
+-------------------+-----+-----+------------+-------------------------+--------------+

