

================================================================
== Vitis HLS Report for 'resize_1_0_128_128_64_64_1_false_2_2_2_s'
================================================================
* Date:           Mon Jul 15 19:05:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      171|    20427|  1.710 us|  0.204 ms|  171|  20427|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s  |      170|    20426|  1.700 us|  0.204 ms|  170|  20426|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|   10|    3877|   4468|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|   10|    3946|   4556|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    4|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s  |        3|  10|  3877|  4468|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                    |        3|  10|  3877|  4468|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done                      |   9|          2|    1|          2|
    |in_mat_data_read             |   9|          2|    1|          2|
    |out_resize_mat_cols_c_blk_n  |   9|          2|    1|          2|
    |out_resize_mat_data_write    |   9|          2|    1|          2|
    |out_resize_mat_rows_c_blk_n  |   9|          2|    1|          2|
    |p_src_cols_blk_n             |   9|          2|    1|          2|
    |p_src_rows_blk_n             |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  86|         19|    9|         19|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   2|   0|    2|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |p_src_cols_read_reg_110                                                    |  32|   0|   32|          0|
    |p_src_rows_read_reg_115                                                    |  32|   0|   32|          0|
    |start_once_reg                                                             |   1|   0|    1|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  69|   0|   69|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|start_full_n                          |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|start_out                             |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|start_write                           |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|p_src_rows_dout                       |   in|   32|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_rows_num_data_valid             |   in|    3|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_rows_fifo_cap                   |   in|    3|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_rows_empty_n                    |   in|    1|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_rows_read                       |  out|    1|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_cols_dout                       |   in|   32|     ap_fifo|                                         p_src_cols|       pointer|
|p_src_cols_num_data_valid             |   in|    3|     ap_fifo|                                         p_src_cols|       pointer|
|p_src_cols_fifo_cap                   |   in|    3|     ap_fifo|                                         p_src_cols|       pointer|
|p_src_cols_empty_n                    |   in|    1|     ap_fifo|                                         p_src_cols|       pointer|
|p_src_cols_read                       |  out|    1|     ap_fifo|                                         p_src_cols|       pointer|
|in_mat_data_dout                      |   in|    8|     ap_fifo|                                        in_mat_data|       pointer|
|in_mat_data_num_data_valid            |   in|    3|     ap_fifo|                                        in_mat_data|       pointer|
|in_mat_data_fifo_cap                  |   in|    3|     ap_fifo|                                        in_mat_data|       pointer|
|in_mat_data_empty_n                   |   in|    1|     ap_fifo|                                        in_mat_data|       pointer|
|in_mat_data_read                      |  out|    1|     ap_fifo|                                        in_mat_data|       pointer|
|p_read                                |   in|   32|     ap_none|                                             p_read|        scalar|
|p_read1                               |   in|   32|     ap_none|                                            p_read1|        scalar|
|out_resize_mat_data_din               |  out|    8|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_data_num_data_valid    |   in|    3|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_data_fifo_cap          |   in|    3|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_data_full_n            |   in|    1|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_data_write             |  out|    1|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_rows_c_din             |  out|   32|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_rows_c_num_data_valid  |   in|    3|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_rows_c_fifo_cap        |   in|    3|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_rows_c_full_n          |   in|    1|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_rows_c_write           |  out|    1|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_cols_c_din             |  out|   32|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
|out_resize_mat_cols_c_num_data_valid  |   in|    3|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
|out_resize_mat_cols_c_fifo_cap        |   in|    3|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
|out_resize_mat_cols_c_full_n          |   in|    1|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
|out_resize_mat_cols_c_write           |  out|    1|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
+--------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 3 [1/1] (3.63ns)   --->   "%p_read13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 3 'read' 'p_read13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 4 'read' 'p_read_5' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %out_resize_mat_cols_c, i32 %p_read13"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %out_resize_mat_rows_c, i32 %p_read_5"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%p_src_cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_cols"   --->   Operation 7 'read' 'p_src_cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%p_src_rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_rows"   --->   Operation 8 'read' 'p_src_rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln72 = call void @resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>, i32 %p_src_rows_read, i32 %p_src_cols_read, i8 %in_mat_data, i32 %p_read_5, i32 %p_read13, i8 %out_resize_mat_data" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:72]   --->   Operation 9 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_resize_mat_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_resize_mat_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_resize_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln72 = call void @resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>, i32 %p_src_rows_read, i32 %p_src_cols_read, i8 %in_mat_data, i32 %p_read_5, i32 %p_read13, i8 %out_resize_mat_data" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:72]   --->   Operation 16 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:75]   --->   Operation 17 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_resize_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_resize_mat_rows_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_resize_mat_cols_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read13          (read         ) [ 001]
p_read_5          (read         ) [ 001]
write_ln0         (write        ) [ 000]
write_ln0         (write        ) [ 000]
p_src_cols_read   (read         ) [ 001]
p_src_rows_read   (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln72         (call         ) [ 000]
ret_ln75          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_mat_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_resize_mat_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_resize_mat_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_resize_mat_rows_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_resize_mat_rows_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_resize_mat_cols_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_resize_mat_cols_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_read13_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_5_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_src_cols_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_src_rows_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="8" slack="0"/>
<pin id="89" dir="0" index="4" bw="32" slack="0"/>
<pin id="90" dir="0" index="5" bw="32" slack="0"/>
<pin id="91" dir="0" index="6" bw="8" slack="0"/>
<pin id="92" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="p_read13_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read13 "/>
</bind>
</comp>

<comp id="105" class="1005" name="p_read_5_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="110" class="1005" name="p_src_cols_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_read "/>
</bind>
</comp>

<comp id="115" class="1005" name="p_src_rows_read_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="44" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="50" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="78" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="72" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="97"><net_src comp="50" pin="2"/><net_sink comp="84" pin=4"/></net>

<net id="98"><net_src comp="44" pin="2"/><net_sink comp="84" pin=5"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="103"><net_src comp="44" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="84" pin=5"/></net>

<net id="108"><net_src comp="50" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="113"><net_src comp="72" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_resize_mat_data | {1 2 }
	Port: out_resize_mat_rows_c | {1 }
	Port: out_resize_mat_cols_c | {1 }
 - Input state : 
	Port: resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> : p_src_rows | {1 }
	Port: resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> : p_src_cols | {1 }
	Port: resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> : in_mat_data | {1 2 }
	Port: resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> : p_read | {1 }
	Port: resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> : p_read1 | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84 |    3    |    16   | 35.6147 |   4274  |   3414  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                      p_read13_read_fu_44                     |    0    |    0    |    0    |    0    |    0    |
|   read   |                      p_read_5_read_fu_50                     |    0    |    0    |    0    |    0    |    0    |
|          |                  p_src_cols_read_read_fu_72                  |    0    |    0    |    0    |    0    |    0    |
|          |                  p_src_rows_read_read_fu_78                  |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                     write_ln0_write_fu_56                    |    0    |    0    |    0    |    0    |    0    |
|          |                     write_ln0_write_fu_64                    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                              |    3    |    16   | 35.6147 |   4274  |   3414  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    p_read13_reg_100   |   32   |
|    p_read_5_reg_105   |   32   |
|p_src_cols_read_reg_110|   32   |
|p_src_rows_read_reg_115|   32   |
+-----------------------+--------+
|         Total         |   128  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84 |  p1  |   2  |  32  |   64   ||    9    |
| grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84 |  p2  |   2  |  32  |   64   ||    9    |
| grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84 |  p4  |   2  |  32  |   64   ||    9    |
| grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84 |  p5  |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   256  ||  6.352  ||    36   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |   16   |   35   |  4274  |  3414  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   16   |   41   |  4402  |  3450  |
+-----------+--------+--------+--------+--------+--------+
