	component nios_system is
		port (
			adc_sclk      : out std_logic;                           -- sclk
			adc_cs_n      : out std_logic;                           -- cs_n
			adc_dout      : in  std_logic                    := 'X'; -- dout
			adc_din       : out std_logic;                           -- din
			clk_clk       : in  std_logic                    := 'X'; -- clk
			leds_export   : out std_logic_vector(7 downto 0);        -- export
			reset_reset_n : in  std_logic                    := 'X'  -- reset_n
		);
	end component nios_system;

