Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 24 20:46:35 2025
| Host         : BEN-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     8           
SYNTH-16   Warning           Address collision               16          
TIMING-18  Warning           Missing input or output delay   16          
TIMING-20  Warning           Non-clocked latch               48          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: processor/stage_IFID/IFID_reg_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: processor/stage_IFID/IFID_reg_reg[33]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     70.673        0.000                      0                 1318        0.054        0.000                      0                 1318       40.410        0.000                       0                   386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            70.673        0.000                      0                 1318        0.054        0.000                      0                 1318       40.410        0.000                       0                   386  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       70.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.673ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.551ns  (logic 3.925ns (33.979%)  route 7.626ns (66.021%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.780     5.323    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.195 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.261    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.686 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.575    10.261    processor/stage_EX/ALU/comp_inst/dmem_dout[1]
    SLICE_X17Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.385 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.497    11.882    processor/stage_IFID/wr_data[1]
    SLICE_X19Y101        LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  processor/stage_IFID/op2_reg[1]_i_1__1/O
                         net (fo=5, routed)           1.082    13.116    processor/stage_EX/op2_din_EX[1]
    SLICE_X26Y103        LUT2 (Prop_lut2_I1_O)        0.352    13.468 r  processor/stage_EX/memory_file_reg_0_0_i_15/O
                         net (fo=16, routed)          3.407    16.875    processor/data_mem/data_rd_addr0[1]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.470    88.165    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                         clock pessimism              0.186    88.351    
                         clock uncertainty           -0.035    88.315    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.768    87.547    processor/data_mem/memory_file_reg_0_3
  -------------------------------------------------------------------
                         required time                         87.547    
                         arrival time                         -16.875    
  -------------------------------------------------------------------
                         slack                                 70.673    

Slack (MET) :             70.820ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.601ns  (logic 3.698ns (31.878%)  route 7.903ns (68.122%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.582     5.126    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.452    10.940    processor/stage_EX/ALU/comp_inst/dmem_dout[4]
    SLICE_X17Y104        LUT5 (Prop_lut5_I2_O)        0.124    11.064 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=19, routed)          1.207    12.271    processor/stage_IFID/wr_data[4]
    SLICE_X19Y102        LUT3 (Prop_lut3_I2_O)        0.124    12.395 r  processor/stage_IFID/op2_reg[4]_i_1__1/O
                         net (fo=5, routed)           1.019    13.414    processor/stage_EX/op2_din_EX[4]
    SLICE_X26Y102        LUT2 (Prop_lut2_I1_O)        0.153    13.567 r  processor/stage_EX/memory_file_reg_0_0_i_12/O
                         net (fo=16, routed)          3.160    16.727    processor/data_mem/data_rd_addr0[4]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.470    88.165    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                         clock pessimism              0.186    88.351    
                         clock uncertainty           -0.035    88.315    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.769    87.546    processor/data_mem/memory_file_reg_0_3
  -------------------------------------------------------------------
                         required time                         87.546    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                 70.820    

Slack (MET) :             70.844ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 3.927ns (33.957%)  route 7.638ns (66.043%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.595     5.139    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.011 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.076    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.501 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.989    10.491    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X16Y103        LUT5 (Prop_lut5_I2_O)        0.124    10.615 r  processor/stage_EX/ALU/comp_inst/memory_file_reg_0_7_i_1/O
                         net (fo=22, routed)          1.162    11.777    processor/stage_IFID/wr_data[7]
    SLICE_X21Y102        LUT3 (Prop_lut3_I2_O)        0.152    11.929 r  processor/stage_IFID/op2_reg[7]_i_1__1/O
                         net (fo=5, routed)           0.984    12.913    processor/stage_EX/op2_din_EX[7]
    SLICE_X21Y104        LUT2 (Prop_lut2_I1_O)        0.354    13.267 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          3.437    16.704    processor/data_mem/data_rd_addr0[7]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.470    88.165    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                         clock pessimism              0.186    88.351    
                         clock uncertainty           -0.035    88.315    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.768    87.547    processor/data_mem/memory_file_reg_0_3
  -------------------------------------------------------------------
                         required time                         87.547    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                 70.844    

Slack (MET) :             71.008ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_3/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.213ns  (logic 3.925ns (35.004%)  route 7.288ns (64.996%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 88.162 - 83.330 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.780     5.323    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.195 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.261    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.686 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.575    10.261    processor/stage_EX/ALU/comp_inst/dmem_dout[1]
    SLICE_X17Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.385 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.497    11.882    processor/stage_IFID/wr_data[1]
    SLICE_X19Y101        LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  processor/stage_IFID/op2_reg[1]_i_1__1/O
                         net (fo=5, routed)           1.082    13.116    processor/stage_EX/op2_din_EX[1]
    SLICE_X26Y103        LUT2 (Prop_lut2_I1_O)        0.352    13.468 r  processor/stage_EX/memory_file_reg_0_0_i_15/O
                         net (fo=16, routed)          3.069    16.537    processor/data_mem/data_rd_addr0[1]
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_3/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.467    88.162    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_3/CLKBWRCLK
                         clock pessimism              0.186    88.348    
                         clock uncertainty           -0.035    88.312    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.768    87.544    processor/data_mem/memory_file_reg_1_3
  -------------------------------------------------------------------
                         required time                         87.544    
                         arrival time                         -16.537    
  -------------------------------------------------------------------
                         slack                                 71.008    

Slack (MET) :             71.077ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.546ns  (logic 3.545ns (30.703%)  route 8.001ns (69.297%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.582     5.126    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.452    10.940    processor/stage_EX/ALU/comp_inst/dmem_dout[4]
    SLICE_X17Y104        LUT5 (Prop_lut5_I2_O)        0.124    11.064 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=19, routed)          1.885    12.949    processor/stage_IFID/wr_data[4]
    SLICE_X26Y103        LUT4 (Prop_lut4_I2_O)        0.124    13.073 r  processor/stage_IFID/memory_file_reg_0_0_i_4/O
                         net (fo=16, routed)          3.599    16.672    processor/data_mem/data_rd_addr0[12]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.470    88.165    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                         clock pessimism              0.186    88.351    
                         clock uncertainty           -0.035    88.315    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    87.749    processor/data_mem/memory_file_reg_0_3
  -------------------------------------------------------------------
                         required time                         87.749    
                         arrival time                         -16.672    
  -------------------------------------------------------------------
                         slack                                 71.077    

Slack (MET) :             71.155ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 3.698ns (32.834%)  route 7.565ns (67.166%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 88.162 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.582     5.126    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.452    10.940    processor/stage_EX/ALU/comp_inst/dmem_dout[4]
    SLICE_X17Y104        LUT5 (Prop_lut5_I2_O)        0.124    11.064 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=19, routed)          1.207    12.271    processor/stage_IFID/wr_data[4]
    SLICE_X19Y102        LUT3 (Prop_lut3_I2_O)        0.124    12.395 r  processor/stage_IFID/op2_reg[4]_i_1__1/O
                         net (fo=5, routed)           1.019    13.414    processor/stage_EX/op2_din_EX[4]
    SLICE_X26Y102        LUT2 (Prop_lut2_I1_O)        0.153    13.567 r  processor/stage_EX/memory_file_reg_0_0_i_12/O
                         net (fo=16, routed)          2.822    16.389    processor/data_mem/data_rd_addr0[4]
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.467    88.162    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_3/CLKBWRCLK
                         clock pessimism              0.186    88.348    
                         clock uncertainty           -0.035    88.312    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.769    87.543    processor/data_mem/memory_file_reg_1_3
  -------------------------------------------------------------------
                         required time                         87.543    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                 71.155    

Slack (MET) :             71.179ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.227ns  (logic 3.927ns (34.979%)  route 7.300ns (65.021%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 88.162 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.595     5.139    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.011 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.076    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.501 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.989    10.491    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X16Y103        LUT5 (Prop_lut5_I2_O)        0.124    10.615 r  processor/stage_EX/ALU/comp_inst/memory_file_reg_0_7_i_1/O
                         net (fo=22, routed)          1.162    11.777    processor/stage_IFID/wr_data[7]
    SLICE_X21Y102        LUT3 (Prop_lut3_I2_O)        0.152    11.929 r  processor/stage_IFID/op2_reg[7]_i_1__1/O
                         net (fo=5, routed)           0.984    12.913    processor/stage_EX/op2_din_EX[7]
    SLICE_X21Y104        LUT2 (Prop_lut2_I1_O)        0.354    13.267 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          3.099    16.366    processor/data_mem/data_rd_addr0[7]
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.467    88.162    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_3/CLKBWRCLK
                         clock pessimism              0.186    88.348    
                         clock uncertainty           -0.035    88.312    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.768    87.544    processor/data_mem/memory_file_reg_1_3
  -------------------------------------------------------------------
                         required time                         87.544    
                         arrival time                         -16.366    
  -------------------------------------------------------------------
                         slack                                 71.179    

Slack (MET) :             71.279ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        10.955ns  (logic 3.698ns (33.757%)  route 7.257ns (66.243%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.769     5.312    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.184 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.250    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.675 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.842    10.516    processor/stage_EX/ALU/comp_inst/dmem_dout[2]
    SLICE_X16Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.640 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=18, routed)          1.109    11.750    processor/stage_IFID/wr_data[2]
    SLICE_X19Y101        LUT3 (Prop_lut3_I2_O)        0.124    11.874 r  processor/stage_IFID/op2_reg[2]_i_1__1/O
                         net (fo=5, routed)           1.182    13.056    processor/stage_EX/op2_din_EX[2]
    SLICE_X27Y102        LUT2 (Prop_lut2_I1_O)        0.153    13.209 r  processor/stage_EX/memory_file_reg_0_0_i_14/O
                         net (fo=16, routed)          3.058    16.267    processor/data_mem/data_rd_addr0[2]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.470    88.165    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                         clock pessimism              0.186    88.351    
                         clock uncertainty           -0.035    88.315    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.769    87.546    processor/data_mem/memory_file_reg_0_3
  -------------------------------------------------------------------
                         required time                         87.546    
                         arrival time                         -16.267    
  -------------------------------------------------------------------
                         slack                                 71.279    

Slack (MET) :             71.330ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 3.698ns (32.834%)  route 7.565ns (67.166%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 88.337 - 83.330 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.582     5.126    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.452    10.940    processor/stage_EX/ALU/comp_inst/dmem_dout[4]
    SLICE_X17Y104        LUT5 (Prop_lut5_I2_O)        0.124    11.064 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=19, routed)          1.207    12.271    processor/stage_IFID/wr_data[4]
    SLICE_X19Y102        LUT3 (Prop_lut3_I2_O)        0.124    12.395 r  processor/stage_IFID/op2_reg[4]_i_1__1/O
                         net (fo=5, routed)           1.019    13.414    processor/stage_EX/op2_din_EX[4]
    SLICE_X26Y102        LUT2 (Prop_lut2_I1_O)        0.153    13.567 r  processor/stage_EX/memory_file_reg_0_0_i_12/O
                         net (fo=16, routed)          2.822    16.389    processor/data_mem/data_rd_addr0[4]
    RAMB36_X0Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.643    88.337    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_2/CLKBWRCLK
                         clock pessimism              0.186    88.523    
                         clock uncertainty           -0.035    88.488    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.769    87.719    processor/data_mem/memory_file_reg_1_2
  -------------------------------------------------------------------
                         required time                         87.719    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                 71.330    

Slack (MET) :             71.351ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        10.875ns  (logic 3.925ns (36.091%)  route 6.950ns (63.909%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 88.167 - 83.330 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.780     5.323    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.195 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.261    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.686 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.575    10.261    processor/stage_EX/ALU/comp_inst/dmem_dout[1]
    SLICE_X17Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.385 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.497    11.882    processor/stage_IFID/wr_data[1]
    SLICE_X19Y101        LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  processor/stage_IFID/op2_reg[1]_i_1__1/O
                         net (fo=5, routed)           1.082    13.116    processor/stage_EX/op2_din_EX[1]
    SLICE_X26Y103        LUT2 (Prop_lut2_I1_O)        0.352    13.468 r  processor/stage_EX/memory_file_reg_0_0_i_15/O
                         net (fo=16, routed)          2.731    16.199    processor/data_mem/data_rd_addr0[1]
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.472    88.167    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
                         clock pessimism              0.186    88.353    
                         clock uncertainty           -0.035    88.317    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.768    87.549    processor/data_mem/memory_file_reg_0_6
  -------------------------------------------------------------------
                         required time                         87.549    
                         arrival time                         -16.199    
  -------------------------------------------------------------------
                         slack                                 71.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    clk_IBUF_BUFG
    SLICE_X15Y105        FDRE                                         r  UART_TX_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  UART_TX_data_reg[7]/Q
                         net (fo=1, routed)           0.112     1.803    UART/transmitter/data_width_loop[7].storage_srl_0[7]
    SLICE_X14Y106        SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/transmitter/clk_IBUF_BUFG
    SLICE_X14Y106        SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/CLK
                         clock pessimism             -0.503     1.566    
    SLICE_X14Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.749    UART/transmitter/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[5].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    clk_IBUF_BUFG
    SLICE_X15Y105        FDRE                                         r  UART_TX_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  UART_TX_data_reg[5]/Q
                         net (fo=1, routed)           0.110     1.801    UART/transmitter/data_width_loop[7].storage_srl_0[5]
    SLICE_X14Y106        SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/transmitter/clk_IBUF_BUFG
    SLICE_X14Y106        SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CLK
                         clock pessimism             -0.503     1.566    
    SLICE_X14Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.681    UART/transmitter/data_width_loop[5].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 UART/receiver/data6_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[6].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    UART/receiver/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  UART/receiver/data6_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  UART/receiver/data6_flop/Q
                         net (fo=5, routed)           0.113     1.804    UART/receiver/data[6]
    SLICE_X14Y104        SRL16E                                       r  UART/receiver/data_width_loop[6].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/receiver/clk_IBUF_BUFG
    SLICE_X14Y104        SRL16E                                       r  UART/receiver/data_width_loop[6].storage_srl/CLK
                         clock pessimism             -0.503     1.566    
    SLICE_X14Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.675    UART/receiver/data_width_loop[6].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 UART/receiver/data1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[1].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    UART/receiver/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  UART/receiver/data1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  UART/receiver/data1_flop/Q
                         net (fo=3, routed)           0.114     1.805    UART/receiver/data[1]
    SLICE_X14Y104        SRL16E                                       r  UART/receiver/data_width_loop[1].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/receiver/clk_IBUF_BUFG
    SLICE_X14Y104        SRL16E                                       r  UART/receiver/data_width_loop[1].storage_srl/CLK
                         clock pessimism             -0.503     1.566    
    SLICE_X14Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.675    UART/receiver/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 UART/receiver/data0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    UART/receiver/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  UART/receiver/data0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  UART/receiver/data0_flop/Q
                         net (fo=6, routed)           0.079     1.770    UART/receiver/data[0]
    SLICE_X12Y104        LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  UART/receiver/run_lut/O
                         net (fo=1, routed)           0.000     1.815    UART/receiver/run_value
    SLICE_X12Y104        FDRE                                         r  UART/receiver/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/receiver/clk_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  UART/receiver/run_flop/C
                         clock pessimism             -0.506     1.563    
    SLICE_X12Y104        FDRE (Hold_fdre_C_D)         0.120     1.683    UART/receiver/run_flop
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    clk_IBUF_BUFG
    SLICE_X15Y105        FDRE                                         r  UART_TX_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  UART_TX_data_reg[0]/Q
                         net (fo=1, routed)           0.112     1.803    UART/transmitter/data_width_loop[7].storage_srl_0[0]
    SLICE_X14Y106        SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/transmitter/clk_IBUF_BUFG
    SLICE_X14Y106        SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism             -0.503     1.566    
    SLICE_X14Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.668    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART/transmitter/sm3_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/transmitter/sm2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    UART/transmitter/clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  UART/transmitter/sm3_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  UART/transmitter/sm3_flop/Q
                         net (fo=6, routed)           0.087     1.778    UART/transmitter/sm[3]
    SLICE_X12Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  UART/transmitter/sm2_lut/O
                         net (fo=1, routed)           0.000     1.823    UART/transmitter/sm_value[2]
    SLICE_X12Y106        FDRE                                         r  UART/transmitter/sm2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/transmitter/clk_IBUF_BUFG
    SLICE_X12Y106        FDRE                                         r  UART/transmitter/sm2_flop/C
                         clock pessimism             -0.506     1.563    
    SLICE_X12Y106        FDRE (Hold_fdre_C_D)         0.121     1.684    UART/transmitter/sm2_flop
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UART/receiver/data0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[0].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.408%)  route 0.123ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    UART/receiver/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  UART/receiver/data0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  UART/receiver/data0_flop/Q
                         net (fo=6, routed)           0.123     1.814    UART/receiver/data[0]
    SLICE_X14Y104        SRL16E                                       r  UART/receiver/data_width_loop[0].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/receiver/clk_IBUF_BUFG
    SLICE_X14Y104        SRL16E                                       r  UART/receiver/data_width_loop[0].storage_srl/CLK
                         clock pessimism             -0.503     1.566    
    SLICE_X14Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.668    UART/receiver/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 processor/stage_IFID/pred_nxt_prog_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/pred_nxt_prog_ctr_EX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.561     1.465    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X39Y96         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  processor/stage_IFID/pred_nxt_prog_ctr_reg[0]/Q
                         net (fo=1, routed)           0.099     1.705    processor/stage_EX/pred_nxt_prog_ctr_EX_reg[9]_1[0]
    SLICE_X37Y95         FDRE                                         r  processor/stage_EX/pred_nxt_prog_ctr_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.829     1.979    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X37Y95         FDRE                                         r  processor/stage_EX/pred_nxt_prog_ctr_EX_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.070     1.551    processor/stage_EX/pred_nxt_prog_ctr_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.431ns (71.917%)  route 0.168ns (28.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.565     1.469    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y99         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.855 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.168     2.023    processor/programcounter/rd_data21[5]
    SLICE_X15Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  processor/programcounter/op2_dout_IFID[5]_i_1/O
                         net (fo=1, routed)           0.000     2.068    processor/stage_IFID/op2_dout_IFID_reg[15]_1[5]
    SLICE_X15Y100        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.921     2.071    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[5]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.092     1.912    processor/stage_IFID/op2_dout_IFID_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y18   processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y22   processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y24   processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y14   processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y15   processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y20   processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y16   processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y17   processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y19   processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y23   processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y102  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.818ns  (logic 0.562ns (30.920%)  route 1.256ns (69.080%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[0]/G
    SLICE_X29Y103        LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[0]/Q
                         net (fo=6, routed)           1.256     1.818    processor/stage_EX/ALU/shift_inst/Q[0]
    SLICE_X28Y106        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.215ns  (logic 0.562ns (46.257%)  route 0.653ns (53.743%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[5]/G
    SLICE_X28Y103        LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[5]/Q
                         net (fo=5, routed)           0.653     1.215    processor/stage_EX/ALU/shift_inst/Q[5]
    SLICE_X27Y105        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.207ns  (logic 0.562ns (46.556%)  route 0.645ns (53.444%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[7]/G
    SLICE_X28Y103        LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[7]/Q
                         net (fo=5, routed)           0.645     1.207    processor/stage_EX/ALU/shift_inst/Q[7]
    SLICE_X28Y106        FDRE                                         r  processor/stage_EX/ALU/shift_inst/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.197ns  (logic 0.562ns (46.957%)  route 0.635ns (53.043%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[6]/G
    SLICE_X28Y103        LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[6]/Q
                         net (fo=5, routed)           0.635     1.197    processor/stage_EX/ALU/shift_inst/Q[6]
    SLICE_X28Y106        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.177ns  (logic 0.562ns (47.748%)  route 0.615ns (52.252%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
    SLICE_X27Y106        LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/Q
                         net (fo=5, routed)           0.615     1.177    processor/stage_EX/ALU/shift_inst/Q[3]
    SLICE_X27Y105        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.919ns  (logic 0.562ns (61.151%)  route 0.357ns (38.849%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[4]/G
    SLICE_X27Y106        LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[4]/Q
                         net (fo=5, routed)           0.357     0.919    processor/stage_EX/ALU/shift_inst/Q[4]
    SLICE_X26Y107        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.562ns (61.497%)  route 0.352ns (38.503%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[2]/G
    SLICE_X27Y104        LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[2]/Q
                         net (fo=5, routed)           0.352     0.914    processor/stage_EX/ALU/shift_inst/Q[2]
    SLICE_X27Y105        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.906ns  (logic 0.562ns (62.017%)  route 0.344ns (37.983%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[1]/G
    SLICE_X27Y104        LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[1]/Q
                         net (fo=5, routed)           0.344     0.906    processor/stage_EX/ALU/shift_inst/Q[1]
    SLICE_X27Y105        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.163ns (56.754%)  route 0.124ns (43.246%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[1]/G
    SLICE_X27Y104        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[1]/Q
                         net (fo=5, routed)           0.124     0.287    processor/stage_EX/ALU/shift_inst/Q[1]
    SLICE_X27Y105        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.163ns (55.280%)  route 0.132ns (44.720%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[2]/G
    SLICE_X27Y104        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[2]/Q
                         net (fo=5, routed)           0.132     0.295    processor/stage_EX/ALU/shift_inst/Q[2]
    SLICE_X27Y105        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.163ns (54.327%)  route 0.137ns (45.673%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[4]/G
    SLICE_X27Y106        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[4]/Q
                         net (fo=5, routed)           0.137     0.300    processor/stage_EX/ALU/shift_inst/Q[4]
    SLICE_X26Y107        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.163ns (42.654%)  route 0.219ns (57.346%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[7]/G
    SLICE_X28Y103        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[7]/Q
                         net (fo=5, routed)           0.219     0.382    processor/stage_EX/ALU/shift_inst/Q[7]
    SLICE_X28Y106        FDRE                                         r  processor/stage_EX/ALU/shift_inst/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.163ns (42.226%)  route 0.223ns (57.774%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
    SLICE_X27Y106        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/Q
                         net (fo=5, routed)           0.223     0.386    processor/stage_EX/ALU/shift_inst/Q[3]
    SLICE_X27Y105        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.163ns (40.154%)  route 0.243ns (59.846%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[5]/G
    SLICE_X28Y103        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[5]/Q
                         net (fo=5, routed)           0.243     0.406    processor/stage_EX/ALU/shift_inst/Q[5]
    SLICE_X27Y105        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.163ns (39.869%)  route 0.246ns (60.131%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[6]/G
    SLICE_X28Y103        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[6]/Q
                         net (fo=5, routed)           0.246     0.409    processor/stage_EX/ALU/shift_inst/Q[6]
    SLICE_X28Y106        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.163ns (26.015%)  route 0.464ns (73.985%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[0]/G
    SLICE_X29Y103        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[0]/Q
                         net (fo=6, routed)           0.464     0.627    processor/stage_EX/ALU/shift_inst/Q[0]
    SLICE_X28Y106        FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.462ns  (logic 3.927ns (41.502%)  route 5.535ns (58.498%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.780     5.323    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.195 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.261    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.686 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.575    10.261    processor/stage_EX/ALU/comp_inst/dmem_dout[1]
    SLICE_X17Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.385 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=15, routed)          1.497    11.882    processor/stage_IFID/wr_data[1]
    SLICE_X19Y101        LUT3 (Prop_lut3_I2_O)        0.152    12.034 r  processor/stage_IFID/op2_reg[1]_i_1__1/O
                         net (fo=5, routed)           1.593    13.627    processor/stage_IFID/op2_din_EX[1]
    SLICE_X27Y104        LUT3 (Prop_lut3_I0_O)        0.354    13.981 r  processor/stage_IFID/op2_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.805    14.786    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_12[1]
    SLICE_X27Y106        LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 3.927ns (43.359%)  route 5.130ns (56.641%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.595     5.139    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.011 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.076    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.501 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.989    10.491    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X16Y103        LUT5 (Prop_lut5_I2_O)        0.124    10.615 r  processor/stage_EX/ALU/comp_inst/memory_file_reg_0_7_i_1/O
                         net (fo=22, routed)          1.162    11.777    processor/stage_IFID/wr_data[7]
    SLICE_X21Y102        LUT3 (Prop_lut3_I2_O)        0.152    11.929 r  processor/stage_IFID/op2_reg[7]_i_1__1/O
                         net (fo=5, routed)           1.425    13.354    processor/stage_IFID/op2_din_EX[7]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.354    13.708 r  processor/stage_IFID/op2_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.488    14.196    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_12[7]
    SLICE_X28Y105        LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 3.573ns (39.996%)  route 5.360ns (60.004%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.582     5.126    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.452    10.940    processor/stage_EX/ALU/comp_inst/dmem_dout[4]
    SLICE_X17Y104        LUT5 (Prop_lut5_I2_O)        0.124    11.064 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=19, routed)          2.021    13.085    processor/stage_IFID/wr_data[4]
    SLICE_X27Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.237 r  processor/stage_IFID/op1_reg[4]_i_1__0/O
                         net (fo=3, routed)           0.822    14.059    processor/stage_EX/ALU/comp_inst/carry_out_reg[4]
    SLICE_X27Y106        LDCE                                         r  processor/stage_EX/ALU/comp_inst/op1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 4.174ns (47.630%)  route 4.589ns (52.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.740     5.284    UART/transmitter/clk_IBUF_BUFG
    SLICE_X12Y106        FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.478     5.762 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           4.589    10.351    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.696    14.047 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.047    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.855ns  (logic 3.669ns (41.433%)  route 5.186ns (58.567%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.582     5.126    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.452    10.940    processor/stage_EX/ALU/comp_inst/dmem_dout[4]
    SLICE_X17Y104        LUT5 (Prop_lut5_I2_O)        0.124    11.064 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=19, routed)          1.207    12.271    processor/stage_IFID/wr_data[4]
    SLICE_X19Y102        LUT3 (Prop_lut3_I2_O)        0.124    12.395 r  processor/stage_IFID/op2_reg[4]_i_1__1/O
                         net (fo=5, routed)           1.272    13.667    processor/stage_IFID/op2_din_EX[4]
    SLICE_X29Y105        LUT3 (Prop_lut3_I0_O)        0.124    13.791 r  processor/stage_IFID/op2_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.190    13.981    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_12[4]
    SLICE_X28Y105        LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 3.933ns (44.565%)  route 4.892ns (55.435%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.585     5.129    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.001 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.066    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.491 r  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.945    10.436    processor/stage_EX/ALU/comp_inst/dmem_dout[3]
    SLICE_X17Y104        LUT5 (Prop_lut5_I2_O)        0.124    10.560 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.320    11.880    processor/stage_IFID/wr_data[3]
    SLICE_X19Y101        LUT3 (Prop_lut3_I2_O)        0.152    12.032 r  processor/stage_IFID/op2_reg[3]_i_1__1/O
                         net (fo=5, routed)           1.180    13.212    processor/stage_IFID/op2_din_EX[3]
    SLICE_X27Y104        LUT3 (Prop_lut3_I0_O)        0.360    13.572 r  processor/stage_IFID/op2_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.383    13.954    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_12[3]
    SLICE_X27Y104        LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 3.573ns (41.465%)  route 5.044ns (58.535%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.582     5.126    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.452    10.940    processor/stage_EX/ALU/comp_inst/dmem_dout[4]
    SLICE_X17Y104        LUT5 (Prop_lut5_I2_O)        0.124    11.064 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=19, routed)          2.021    13.085    processor/stage_IFID/wr_data[4]
    SLICE_X27Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.237 r  processor/stage_IFID/op1_reg[4]_i_1__0/O
                         net (fo=3, routed)           0.506    13.743    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0_carry__0_i_5_0[4]
    SLICE_X28Y102        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 3.669ns (43.601%)  route 4.746ns (56.399%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.769     5.312    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.184 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.250    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.675 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.842    10.516    processor/stage_EX/ALU/comp_inst/dmem_dout[2]
    SLICE_X16Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.640 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=18, routed)          1.109    11.750    processor/stage_IFID/wr_data[2]
    SLICE_X19Y101        LUT3 (Prop_lut3_I2_O)        0.124    11.874 r  processor/stage_IFID/op2_reg[2]_i_1__1/O
                         net (fo=5, routed)           1.113    12.986    processor/stage_IFID/op2_din_EX[2]
    SLICE_X27Y104        LUT3 (Prop_lut3_I0_O)        0.124    13.110 r  processor/stage_IFID/op2_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.617    13.727    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_12[2]
    SLICE_X28Y105        LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 3.573ns (44.084%)  route 4.532ns (55.916%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.769     5.312    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.184 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.250    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.675 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.842    10.516    processor/stage_EX/ALU/comp_inst/dmem_dout[2]
    SLICE_X16Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.640 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=18, routed)          1.646    12.286    processor/stage_IFID/wr_data[2]
    SLICE_X27Y102        LUT3 (Prop_lut3_I2_O)        0.152    12.438 r  processor/stage_IFID/op1_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.979    13.417    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0_carry__0_i_5_0[2]
    SLICE_X29Y101        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.129ns  (logic 3.545ns (43.612%)  route 4.584ns (56.388%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.585     5.129    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.001 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.066    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.491 r  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.945    10.436    processor/stage_EX/ALU/comp_inst/dmem_dout[3]
    SLICE_X17Y104        LUT5 (Prop_lut5_I2_O)        0.124    10.560 r  processor/stage_EX/ALU/comp_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.416    11.976    processor/stage_IFID/wr_data[3]
    SLICE_X27Y102        LUT3 (Prop_lut3_I2_O)        0.124    12.100 r  processor/stage_IFID/op1_reg[3]_i_1__0/O
                         net (fo=3, routed)           1.157    13.258    processor/stage_EX/ALU/comp_inst/carry_out_reg[3]
    SLICE_X27Y106        LDCE                                         r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_IFID/op1_dout_IFID_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.647     1.551    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X16Y101        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  processor/stage_IFID/op1_dout_IFID_reg[11]/Q
                         net (fo=2, routed)           0.098     1.790    processor/stage_IFID/op1_dout_IFID[11]
    SLICE_X17Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  processor/stage_IFID/op1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0_carry__0_i_1_0[3]
    SLICE_X17Y101        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op1_dout_IFID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.904%)  route 0.194ns (51.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.647     1.551    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X16Y102        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  processor/stage_IFID/op1_dout_IFID_reg[2]/Q
                         net (fo=5, routed)           0.194     1.886    processor/stage_IFID/op1_dout_IFID[2]
    SLICE_X20Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  processor/stage_IFID/op1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.931    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0_carry__0_i_1_0[2]
    SLICE_X20Y102        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op2_dout_IFID_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.539%)  route 0.205ns (52.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X17Y103        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y103        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  processor/stage_IFID/op2_dout_IFID_reg[14]/Q
                         net (fo=1, routed)           0.205     1.896    processor/stage_IFID/op2_dout_IFID[14]
    SLICE_X18Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.941 r  processor/stage_IFID/op2_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.941    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0__35_carry__0_i_1_1[6]
    SLICE_X18Y102        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/IFID_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.531%)  route 0.251ns (57.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X21Y102        FDRE                                         r  processor/stage_IFID/IFID_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  processor/stage_IFID/IFID_reg_reg[24]/Q
                         net (fo=11, routed)          0.251     1.942    processor/stage_IFID/IFID_reg[24]
    SLICE_X18Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.987 r  processor/stage_IFID/op2_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.987    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0__35_carry__0_i_1_1[7]
    SLICE_X18Y102        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op2_dout_IFID_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.186ns (38.002%)  route 0.303ns (61.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.647     1.551    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X18Y100        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  processor/stage_IFID/op2_dout_IFID_reg[9]/Q
                         net (fo=1, routed)           0.137     1.829    processor/stage_IFID/op2_dout_IFID[9]
    SLICE_X19Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  processor/stage_IFID/op2_reg[1]_i_1/O
                         net (fo=1, routed)           0.167     2.041    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0__35_carry__0_i_1_1[1]
    SLICE_X20Y100        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op2_dout_IFID_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.186ns (37.334%)  route 0.312ns (62.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.647     1.551    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X19Y100        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  processor/stage_IFID/op2_dout_IFID_reg[10]/Q
                         net (fo=1, routed)           0.109     1.802    processor/stage_IFID/op2_dout_IFID[10]
    SLICE_X19Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  processor/stage_IFID/op2_reg[2]_i_1/O
                         net (fo=1, routed)           0.203     2.049    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0__35_carry__0_i_1_1[2]
    SLICE_X20Y101        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op1_dout_IFID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.177%)  route 0.314ns (62.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.647     1.551    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  processor/stage_IFID/op1_dout_IFID_reg[1]/Q
                         net (fo=2, routed)           0.195     1.888    processor/stage_IFID/op1_dout_IFID[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.933 r  processor/stage_IFID/op1_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     2.051    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0_carry__0_i_1_0[1]
    SLICE_X20Y102        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op2_dout_IFID_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.186ns (36.227%)  route 0.327ns (63.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.647     1.551    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X19Y102        FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  processor/stage_IFID/op2_dout_IFID_reg[13]/Q
                         net (fo=1, routed)           0.136     1.828    processor/stage_IFID/op2_dout_IFID[13]
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  processor/stage_IFID/op2_reg[5]_i_1/O
                         net (fo=1, routed)           0.191     2.065    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0__35_carry__0_i_1_1[5]
    SLICE_X21Y101        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op1_dout_IFID_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.186ns (35.885%)  route 0.332ns (64.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.646     1.550    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X17Y103        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y103        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  processor/stage_IFID/op1_dout_IFID_reg[12]/Q
                         net (fo=2, routed)           0.222     1.913    processor/stage_IFID/op1_dout_IFID[12]
    SLICE_X20Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.958 r  processor/stage_IFID/op1_reg[4]_i_1/O
                         net (fo=1, routed)           0.110     2.068    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0_carry__0_i_1_0[4]
    SLICE_X20Y102        LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/IFID_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.939%)  route 0.346ns (65.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.643     1.547    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X29Y106        FDRE                                         r  processor/stage_IFID/IFID_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  processor/stage_IFID/IFID_reg_reg[10]/Q
                         net (fo=26, routed)          0.346     2.034    processor/stage_IFID/IFID_reg_reg[0]_0[16]
    SLICE_X31Y103        LUT3 (Prop_lut3_I1_O)        0.045     2.079 r  processor/stage_IFID/op2_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.079    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_12[6]
    SLICE_X31Y103        LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.119ns  (logic 4.888ns (30.325%)  route 11.231ns (69.675%))
  Logic Levels:           16  (CARRY4=4 LDCE=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X29Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          2.072     2.631    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.959     3.715    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]_0[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.839    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[3]
                         net (fo=2, routed)           0.782     5.226    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[3]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.335     5.561 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.826     6.387    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.327     6.714 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.824     7.538    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]_0[1]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.662    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0_i_6_1[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.195 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.195    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.414 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.438     9.852    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I0_O)        0.295    10.147 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13/O
                         net (fo=1, routed)           0.468    10.615    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.739 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.382 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=7, routed)           1.337    12.719    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_4
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.307    13.026 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_6/O
                         net (fo=5, routed)           0.592    13.617    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]
    SLICE_X27Y103        LUT5 (Prop_lut5_I4_O)        0.118    13.735 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_3/O
                         net (fo=7, routed)           1.220    14.955    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_6
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.326    15.281 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[4]_i_2/O
                         net (fo=1, routed)           0.713    15.995    processor/stage_IFID/operation_result_reg[4]
    SLICE_X23Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.119 r  processor/stage_IFID/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    16.119    processor/stage_EX/operation_result_reg[15]_3[3]
    SLICE_X23Y104        FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.613     4.978    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X23Y104        FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.834ns  (logic 4.888ns (30.871%)  route 10.946ns (69.129%))
  Logic Levels:           16  (CARRY4=4 LDCE=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X29Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          2.072     2.631    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.959     3.715    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]_0[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.839    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[3]
                         net (fo=2, routed)           0.782     5.226    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[3]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.335     5.561 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.826     6.387    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.327     6.714 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.824     7.538    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]_0[1]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.662    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0_i_6_1[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.195 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.195    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.414 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.438     9.852    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I0_O)        0.295    10.147 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13/O
                         net (fo=1, routed)           0.468    10.615    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.739 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.382 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=7, routed)           1.337    12.719    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_4
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.307    13.026 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_6/O
                         net (fo=5, routed)           0.592    13.617    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]
    SLICE_X27Y103        LUT5 (Prop_lut5_I4_O)        0.118    13.735 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_3/O
                         net (fo=7, routed)           0.795    14.530    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_6
    SLICE_X28Y102        LUT6 (Prop_lut6_I4_O)        0.326    14.856 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_2/O
                         net (fo=1, routed)           0.853    15.710    processor/stage_IFID/operation_result_reg[1]
    SLICE_X24Y105        LUT6 (Prop_lut6_I1_O)        0.124    15.834 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    15.834    processor/stage_EX/operation_result_reg[15]_3[1]
    SLICE_X24Y105        FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.612     4.977    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X24Y105        FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.468ns  (logic 5.091ns (32.913%)  route 10.377ns (67.087%))
  Logic Levels:           16  (CARRY4=4 LDCE=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X29Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          2.072     2.631    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.959     3.715    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]_0[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.839    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[3]
                         net (fo=2, routed)           0.782     5.226    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[3]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.335     5.561 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.826     6.387    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.327     6.714 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.824     7.538    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]_0[1]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.662    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0_i_6_1[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.195 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.195    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.414 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.438     9.852    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I0_O)        0.295    10.147 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13/O
                         net (fo=1, routed)           0.468    10.615    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.739 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.382 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=7, routed)           1.337    12.719    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_4
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.307    13.026 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_6/O
                         net (fo=5, routed)           0.592    13.617    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]
    SLICE_X27Y103        LUT5 (Prop_lut5_I4_O)        0.118    13.735 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_3/O
                         net (fo=7, routed)           0.636    14.371    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[2]
    SLICE_X28Y104        LUT5 (Prop_lut5_I1_O)        0.321    14.692 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[0]_i_6/O
                         net (fo=1, routed)           0.444    15.136    processor/stage_IFID/operation_result_reg[0]
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.332    15.468 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    15.468    processor/stage_EX/operation_result_reg[15]_3[0]
    SLICE_X26Y105        FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.612     4.977    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X26Y105        FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.313ns  (logic 5.243ns (34.238%)  route 10.070ns (65.762%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X29Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          2.072     2.631    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.959     3.715    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]_0[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.839    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[3]
                         net (fo=2, routed)           0.782     5.226    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[3]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.335     5.561 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.826     6.387    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.327     6.714 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.824     7.538    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]_0[1]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.662    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0_i_6_1[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.195 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.195    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.414 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.438     9.852    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I0_O)        0.295    10.147 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13/O
                         net (fo=1, routed)           0.468    10.615    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.739 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_15[0]
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.643 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           1.021    12.663    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[2]_3[0]
    SLICE_X28Y104        LUT4 (Prop_lut4_I2_O)        0.395    13.058 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_15/O
                         net (fo=1, routed)           0.441    13.499    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_15_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I1_O)        0.326    13.825 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_10/O
                         net (fo=1, routed)           0.512    14.337    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[7]
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.124    14.461 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_4/O
                         net (fo=1, routed)           0.728    15.189    processor/stage_IFID/operation_result_reg[7]
    SLICE_X22Y103        LUT6 (Prop_lut6_I5_O)        0.124    15.313 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    15.313    processor/stage_EX/operation_result_reg[15]_3[4]
    SLICE_X22Y103        FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.613     4.978    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X22Y103        FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.835ns  (logic 5.828ns (39.284%)  route 9.007ns (60.716%))
  Logic Levels:           18  (CARRY4=8 LDCE=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X29Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          2.072     2.631    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.959     3.715    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]_0[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.839    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[3]
                         net (fo=2, routed)           0.782     5.226    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[3]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.335     5.561 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.826     6.387    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.327     6.714 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.824     7.538    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]_0[1]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.662    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0_i_6_1[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.195 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.195    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.414 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.438     9.852    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I0_O)        0.295    10.147 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13/O
                         net (fo=1, routed)           0.468    10.615    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.739 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_15[0]
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.643 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.635    12.277    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0[0]
    SLICE_X29Y102        LUT4 (Prop_lut4_I2_O)        0.367    12.644 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.644    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[3]_0[0]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.194 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.194    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.528 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[1]
                         net (fo=1, routed)           1.004    14.532    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0[2]
    SLICE_X24Y103        LUT6 (Prop_lut6_I2_O)        0.303    14.835 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    14.835    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU_n_4
    SLICE_X24Y103        FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.612     4.977    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.657ns  (logic 4.568ns (31.166%)  route 10.089ns (68.834%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X29Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          2.072     2.631    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.959     3.715    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]_0[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.839    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[3]
                         net (fo=2, routed)           0.782     5.226    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[3]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.335     5.561 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.826     6.387    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.327     6.714 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.824     7.538    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]_0[1]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.662    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0_i_6_1[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.195 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.195    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.414 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.438     9.852    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I0_O)        0.295    10.147 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13/O
                         net (fo=1, routed)           0.468    10.615    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.739 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.382 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=7, routed)           1.337    12.719    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_4
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.307    13.026 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_6/O
                         net (fo=5, routed)           0.592    13.617    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]
    SLICE_X27Y103        LUT4 (Prop_lut4_I3_O)        0.124    13.741 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_2/O
                         net (fo=1, routed)           0.792    14.533    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_2_n_0
    SLICE_X24Y103        LUT6 (Prop_lut6_I0_O)        0.124    14.657 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    14.657    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU_n_3
    SLICE_X24Y103        FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.612     4.977    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X24Y103        FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.629ns  (logic 5.523ns (37.754%)  route 9.106ns (62.246%))
  Logic Levels:           17  (CARRY4=7 LDCE=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X29Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          2.072     2.631    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.959     3.715    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]_0[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.839    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[3]
                         net (fo=2, routed)           0.782     5.226    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[3]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.335     5.561 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.826     6.387    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.327     6.714 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.824     7.538    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]_0[1]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.662    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0_i_6_1[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.195 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.195    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.414 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.438     9.852    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I0_O)        0.295    10.147 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13/O
                         net (fo=1, routed)           0.468    10.615    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.739 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_15[0]
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.643 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.635    12.277    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0[0]
    SLICE_X29Y102        LUT4 (Prop_lut4_I2_O)        0.367    12.644 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.644    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[3]_0[0]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.224 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[2]
                         net (fo=1, routed)           1.103    14.327    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0[2]
    SLICE_X24Y104        LUT6 (Prop_lut6_I3_O)        0.302    14.629 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    14.629    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU_n_5
    SLICE_X24Y104        FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.612     4.977    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X24Y104        FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.427ns  (logic 4.764ns (33.021%)  route 9.663ns (66.979%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X29Y102        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          2.072     2.631    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.959     3.715    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]_0[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.839 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.839    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[0]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.445 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[3]
                         net (fo=2, routed)           0.782     5.226    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[3]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.335     5.561 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11/O
                         net (fo=2, routed)           0.826     6.387    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.327     6.714 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_3/O
                         net (fo=2, routed)           0.824     7.538    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]_0[1]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.662    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry__0_i_6_1[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.195 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.195    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.414 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.438     9.852    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I0_O)        0.295    10.147 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13/O
                         net (fo=1, routed)           0.468    10.615    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_13_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.124    10.739 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[1]
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.382 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/O[3]
                         net (fo=7, routed)           1.337    12.719    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_4
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.307    13.026 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_6/O
                         net (fo=5, routed)           0.592    13.617    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]
    SLICE_X27Y103        LUT5 (Prop_lut5_I4_O)        0.118    13.735 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_3/O
                         net (fo=7, routed)           0.366    14.101    processor/stage_IFID/operation_result_reg[3]_0
    SLICE_X26Y102        LUT6 (Prop_lut6_I5_O)        0.326    14.427 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    14.427    processor/stage_EX/operation_result_reg[15]_3[2]
    SLICE_X26Y102        FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.613     4.978    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X26Y102        FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op3_dout_IFID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.643ns  (logic 2.195ns (22.763%)  route 7.448ns (77.237%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.640     5.103    processor/programcounter/btn_IBUF[0]
    SLICE_X27Y100        LUT3 (Prop_lut3_I1_O)        0.124     5.227 f  processor/programcounter/res_addr_out_IFID[2]_i_2/O
                         net (fo=6, routed)           1.009     6.236    processor/programcounter/prog_ctr_reg_rep_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.360 r  processor/programcounter/reg_file_reg_r3_0_7_0_5_i_2/O
                         net (fo=10, routed)          1.224     7.584    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DPRA1
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.737 r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/O
                         net (fo=1, routed)           1.238     8.975    processor/stage_EX/rd_data3[7]
    SLICE_X22Y103        LUT3 (Prop_lut3_I2_O)        0.331     9.306 r  processor/stage_EX/op3_dout_IFID[7]_i_1/O
                         net (fo=1, routed)           0.337     9.643    processor/stage_IFID/op3_dout_IFID_reg[7]_1[7]
    SLICE_X22Y104        FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.613     4.978    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X22Y104        FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op3_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.539ns  (logic 2.189ns (22.947%)  route 7.350ns (77.053%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.640     5.103    processor/programcounter/btn_IBUF[0]
    SLICE_X27Y100        LUT3 (Prop_lut3_I1_O)        0.124     5.227 f  processor/programcounter/res_addr_out_IFID[2]_i_2/O
                         net (fo=6, routed)           1.010     6.237    processor/programcounter/prog_ctr_reg_rep_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.361 r  processor/programcounter/reg_file_reg_r3_0_7_0_5_i_3/O
                         net (fo=10, routed)          1.572     7.933    processor/reg_file/reg_file_reg_r3_0_7_0_5/ADDRA0
    SLICE_X30Y104        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.083 r  processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA/O
                         net (fo=1, routed)           1.128     9.211    processor/stage_EX/rd_data3[0]
    SLICE_X25Y104        LUT3 (Prop_lut3_I2_O)        0.328     9.539 r  processor/stage_EX/op3_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000     9.539    processor/stage_IFID/op3_dout_IFID_reg[7]_1[0]
    SLICE_X25Y104        FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.612     4.977    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X25Y104        FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/ALU/shift_inst/carry_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/stage_EX/branch_conds_EX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.185ns (32.161%)  route 0.390ns (67.839%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  processor/stage_EX/ALU/shift_inst/carry_out_reg/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/stage_EX/ALU/shift_inst/carry_out_reg/Q
                         net (fo=1, routed)           0.226     0.367    processor/stage_IFID/shift_cout
    SLICE_X29Y106        LUT5 (Prop_lut5_I0_O)        0.044     0.411 r  processor/stage_IFID/branch_conds_EX[3]_i_1/O
                         net (fo=1, routed)           0.165     0.575    processor/stage_EX/branch_conds_EX_reg[3]_0[0]
    SLICE_X30Y106        FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.916     2.066    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X30Y106        FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[3]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/shift_inst/result_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.276ns (34.757%)  route 0.518ns (65.243%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE                         0.000     0.000 r  processor/stage_EX/ALU/shift_inst/result_reg[4]/C
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/stage_EX/ALU/shift_inst/result_reg[4]/Q
                         net (fo=1, routed)           0.143     0.284    processor/stage_IFID/operation_result[7]_i_2_1[2]
    SLICE_X26Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.329 r  processor/stage_IFID/operation_result[4]_i_6/O
                         net (fo=1, routed)           0.104     0.433    processor/stage_IFID/operation_result[4]_i_6_n_0
    SLICE_X24Y105        LUT6 (Prop_lut6_I4_O)        0.045     0.478 r  processor/stage_IFID/operation_result[4]_i_4/O
                         net (fo=1, routed)           0.271     0.749    processor/stage_IFID/operation_result[4]_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  processor/stage_IFID/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000     0.794    processor/stage_EX/operation_result_reg[15]_3[3]
    SLICE_X23Y104        FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.919     2.069    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X23Y104        FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/branch_conds_EX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.380ns (47.283%)  route 0.424ns (52.717%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op2_reg[1]/G
    SLICE_X27Y106        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op2_reg[1]/Q
                         net (fo=3, routed)           0.151     0.314    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[0]_i_4[0]
    SLICE_X27Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_6/O
                         net (fo=1, routed)           0.000     0.359    processor/stage_EX/ALU/comp_inst/S[1]
    SLICE_X27Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.424 f  processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.272     0.697    processor/stage_EX/ALU/comp_inst/adder_result[1]
    SLICE_X28Y107        LUT6 (Prop_lut6_I5_O)        0.107     0.804 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.804    processor/stage_EX/COMP_eq_flag
    SLICE_X28Y107        FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.916     2.066    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X28Y107        FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[2]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/shift_inst/result_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.276ns (33.805%)  route 0.540ns (66.195%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  processor/stage_EX/ALU/shift_inst/result_reg[1]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/stage_EX/ALU/shift_inst/result_reg[1]/Q
                         net (fo=1, routed)           0.225     0.366    processor/stage_EX/ALU/comp_inst/operation_result[1]_i_4_2[0]
    SLICE_X28Y106        LUT6 (Prop_lut6_I4_O)        0.045     0.411 r  processor/stage_EX/ALU/comp_inst/operation_result[1]_i_7/O
                         net (fo=1, routed)           0.162     0.572    processor/stage_EX/ALU/comp_inst/operation_result[1]_i_7_n_0
    SLICE_X25Y105        LUT6 (Prop_lut6_I5_O)        0.045     0.617 r  processor/stage_EX/ALU/comp_inst/operation_result[1]_i_4/O
                         net (fo=1, routed)           0.154     0.771    processor/stage_IFID/operation_result_reg[1]_0
    SLICE_X24Y105        LUT6 (Prop_lut6_I4_O)        0.045     0.816 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000     0.816    processor/stage_EX/operation_result_reg[15]_3[1]
    SLICE_X24Y105        FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.918     2.068    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X24Y105        FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/shift_inst/result_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.276ns (31.712%)  route 0.594ns (68.288%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  processor/stage_EX/ALU/shift_inst/result_reg[7]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/stage_EX/ALU/shift_inst/result_reg[7]/Q
                         net (fo=1, routed)           0.223     0.364    processor/stage_IFID/operation_result[7]_i_2_1[5]
    SLICE_X28Y106        LUT6 (Prop_lut6_I1_O)        0.045     0.409 r  processor/stage_IFID/operation_result[7]_i_5/O
                         net (fo=1, routed)           0.314     0.723    processor/stage_IFID/operation_result[7]_i_5_n_0
    SLICE_X22Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.768 r  processor/stage_IFID/operation_result[7]_i_2/O
                         net (fo=1, routed)           0.058     0.825    processor/stage_IFID/operation_result[7]_i_2_n_0
    SLICE_X22Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.870 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000     0.870    processor/stage_EX/operation_result_reg[15]_3[4]
    SLICE_X22Y103        FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.919     2.069    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X22Y103        FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/branch_conds_EX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.517ns (57.560%)  route 0.381ns (42.440%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
    SLICE_X27Y106        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/Q
                         net (fo=5, routed)           0.121     0.284    processor/stage_EX/ALU/comp_inst/Q[3]
    SLICE_X27Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.397 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.397    processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.436 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.436    processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[0]_i_4_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.512 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           0.260     0.772    processor/stage_EX/ALU/comp_inst/CO[0]
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.126     0.898 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.898    processor/stage_EX/COMP_gt_flag
    SLICE_X28Y107        FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.916     2.066    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X28Y107        FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/branch_conds_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.518ns (57.608%)  route 0.381ns (42.392%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
    SLICE_X27Y106        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/Q
                         net (fo=5, routed)           0.121     0.284    processor/stage_EX/ALU/comp_inst/Q[3]
    SLICE_X27Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.397 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.397    processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.436 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.436    processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[0]_i_4_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.512 f  processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[0]_i_2/CO[0]
                         net (fo=3, routed)           0.260     0.772    processor/stage_EX/ALU/comp_inst/CO[0]
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.127     0.899 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.899    processor/stage_EX/COMP_lt_flag
    SLICE_X28Y107        FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.916     2.066    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X28Y107        FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.677%)  route 0.669ns (74.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.669     0.900    UART/receiver/btn_IBUF[0]
    SLICE_X13Y105        FDRE                                         r  UART/receiver/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/receiver/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  UART/receiver/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.677%)  route 0.669ns (74.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.669     0.900    UART/receiver/btn_IBUF[0]
    SLICE_X13Y105        FDRE                                         r  UART/receiver/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/receiver/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  UART/receiver/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.677%)  route 0.669ns (74.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.669     0.900    UART/receiver/btn_IBUF[0]
    SLICE_X13Y105        FDRE                                         r  UART/receiver/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.920     2.070    UART/receiver/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  UART/receiver/pointer1_flop/C





