============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Tue Apr 16 22:07:35 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(438)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(81)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 8038 instances
RUN-0007 : 5950 luts, 1899 seqs, 59 mslices, 43 lslices, 31 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8463 nets
RUN-1001 : 4668 nets have 2 pins
RUN-1001 : 2723 nets have [3 - 5] pins
RUN-1001 : 601 nets have [6 - 10] pins
RUN-1001 : 251 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     555     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     302     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  56   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 61
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8036 instances, 5950 luts, 1899 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.03242e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8036.
PHY-3001 : Level 1 #clusters 999.
PHY-3001 : End clustering;  0.128009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 561373, overlap = 290.469
PHY-3002 : Step(2): len = 494106, overlap = 313.344
PHY-3002 : Step(3): len = 339724, overlap = 419.031
PHY-3002 : Step(4): len = 300370, overlap = 484.812
PHY-3002 : Step(5): len = 251015, overlap = 549.25
PHY-3002 : Step(6): len = 223089, overlap = 577.25
PHY-3002 : Step(7): len = 186915, overlap = 609.75
PHY-3002 : Step(8): len = 166117, overlap = 633.75
PHY-3002 : Step(9): len = 144490, overlap = 657.094
PHY-3002 : Step(10): len = 132026, overlap = 669.938
PHY-3002 : Step(11): len = 114918, overlap = 694.469
PHY-3002 : Step(12): len = 106923, overlap = 695.75
PHY-3002 : Step(13): len = 94353.9, overlap = 708.688
PHY-3002 : Step(14): len = 88767.3, overlap = 748.031
PHY-3002 : Step(15): len = 80166.5, overlap = 767.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.87259e-07
PHY-3002 : Step(16): len = 93081, overlap = 748.344
PHY-3002 : Step(17): len = 123386, overlap = 715.969
PHY-3002 : Step(18): len = 122296, overlap = 648.438
PHY-3002 : Step(19): len = 128725, overlap = 623.875
PHY-3002 : Step(20): len = 124938, overlap = 619.75
PHY-3002 : Step(21): len = 126923, overlap = 611.625
PHY-3002 : Step(22): len = 123631, overlap = 602.469
PHY-3002 : Step(23): len = 124417, overlap = 611.719
PHY-3002 : Step(24): len = 121771, overlap = 611.469
PHY-3002 : Step(25): len = 122000, overlap = 616
PHY-3002 : Step(26): len = 119934, overlap = 628.344
PHY-3002 : Step(27): len = 119504, overlap = 629.312
PHY-3002 : Step(28): len = 117938, overlap = 630.188
PHY-3002 : Step(29): len = 117933, overlap = 645.719
PHY-3002 : Step(30): len = 116401, overlap = 654.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.37452e-06
PHY-3002 : Step(31): len = 134636, overlap = 604.156
PHY-3002 : Step(32): len = 141894, overlap = 585
PHY-3002 : Step(33): len = 144518, overlap = 583.188
PHY-3002 : Step(34): len = 145472, overlap = 575.75
PHY-3002 : Step(35): len = 143777, overlap = 572.062
PHY-3002 : Step(36): len = 142572, overlap = 569.438
PHY-3002 : Step(37): len = 140761, overlap = 572.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.74904e-06
PHY-3002 : Step(38): len = 160085, overlap = 535
PHY-3002 : Step(39): len = 167935, overlap = 518.875
PHY-3002 : Step(40): len = 171069, overlap = 517.562
PHY-3002 : Step(41): len = 170531, overlap = 508.562
PHY-3002 : Step(42): len = 168592, overlap = 503.406
PHY-3002 : Step(43): len = 167542, overlap = 514
PHY-3002 : Step(44): len = 165642, overlap = 513.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.49807e-06
PHY-3002 : Step(45): len = 184231, overlap = 484.281
PHY-3002 : Step(46): len = 193779, overlap = 469.938
PHY-3002 : Step(47): len = 198851, overlap = 459.469
PHY-3002 : Step(48): len = 200271, overlap = 446.938
PHY-3002 : Step(49): len = 200410, overlap = 449.969
PHY-3002 : Step(50): len = 200316, overlap = 450
PHY-3002 : Step(51): len = 198494, overlap = 442.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.09961e-05
PHY-3002 : Step(52): len = 220085, overlap = 406.719
PHY-3002 : Step(53): len = 237540, overlap = 350.875
PHY-3002 : Step(54): len = 247485, overlap = 326.812
PHY-3002 : Step(55): len = 249697, overlap = 319.562
PHY-3002 : Step(56): len = 248038, overlap = 306.312
PHY-3002 : Step(57): len = 246516, overlap = 307.531
PHY-3002 : Step(58): len = 244816, overlap = 317.125
PHY-3002 : Step(59): len = 244484, overlap = 320.469
PHY-3002 : Step(60): len = 244255, overlap = 310.719
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.19923e-05
PHY-3002 : Step(61): len = 264723, overlap = 286.312
PHY-3002 : Step(62): len = 286971, overlap = 221.031
PHY-3002 : Step(63): len = 297488, overlap = 188.969
PHY-3002 : Step(64): len = 299804, overlap = 190.281
PHY-3002 : Step(65): len = 297577, overlap = 183.875
PHY-3002 : Step(66): len = 294541, overlap = 202.438
PHY-3002 : Step(67): len = 292164, overlap = 211.688
PHY-3002 : Step(68): len = 291491, overlap = 218.469
PHY-3002 : Step(69): len = 291426, overlap = 217.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.23821e-05
PHY-3002 : Step(70): len = 306811, overlap = 204.469
PHY-3002 : Step(71): len = 325908, overlap = 190.938
PHY-3002 : Step(72): len = 333310, overlap = 171.062
PHY-3002 : Step(73): len = 334686, overlap = 168.594
PHY-3002 : Step(74): len = 332940, overlap = 165.531
PHY-3002 : Step(75): len = 331730, overlap = 160.781
PHY-3002 : Step(76): len = 331479, overlap = 156.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.09018e-05
PHY-3002 : Step(77): len = 341237, overlap = 148.375
PHY-3002 : Step(78): len = 361305, overlap = 149.781
PHY-3002 : Step(79): len = 367537, overlap = 137.438
PHY-3002 : Step(80): len = 368692, overlap = 138.312
PHY-3002 : Step(81): len = 369583, overlap = 139.438
PHY-3002 : Step(82): len = 370021, overlap = 142.531
PHY-3002 : Step(83): len = 369937, overlap = 142.125
PHY-3002 : Step(84): len = 368803, overlap = 147.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000147072
PHY-3002 : Step(85): len = 375379, overlap = 143.719
PHY-3002 : Step(86): len = 390671, overlap = 142.031
PHY-3002 : Step(87): len = 394759, overlap = 133.25
PHY-3002 : Step(88): len = 394356, overlap = 122.688
PHY-3002 : Step(89): len = 394796, overlap = 126.844
PHY-3002 : Step(90): len = 396107, overlap = 121.094
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000260458
PHY-3002 : Step(91): len = 400553, overlap = 121.094
PHY-3002 : Step(92): len = 411649, overlap = 123.938
PHY-3002 : Step(93): len = 415543, overlap = 125.531
PHY-3002 : Step(94): len = 416011, overlap = 125.344
PHY-3002 : Step(95): len = 417014, overlap = 125.938
PHY-3002 : Step(96): len = 417753, overlap = 126.062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000421421
PHY-3002 : Step(97): len = 421029, overlap = 124.875
PHY-3002 : Step(98): len = 427409, overlap = 124.125
PHY-3002 : Step(99): len = 429723, overlap = 124.125
PHY-3002 : Step(100): len = 429971, overlap = 121.688
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000683848
PHY-3002 : Step(101): len = 431750, overlap = 119.438
PHY-3002 : Step(102): len = 437470, overlap = 115.469
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025816s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8463.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 603368, over cnt = 1063(3%), over = 6124, worst = 36
PHY-1001 : End global iterations;  0.492878s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (15.9%)

PHY-1001 : Congestion index: top1 = 79.72, top5 = 60.67, top10 = 50.58, top15 = 44.36.
PHY-3001 : End congestion estimation;  0.634237s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (19.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000102105
PHY-3002 : Step(103): len = 518405, overlap = 2.03125
PHY-3002 : Step(104): len = 522034, overlap = 2
PHY-3002 : Step(105): len = 498169, overlap = 0.8125
PHY-3002 : Step(106): len = 489895, overlap = 0.25
PHY-3002 : Step(107): len = 473926, overlap = 0.1875
PHY-3002 : Step(108): len = 466494, overlap = 0
PHY-3002 : Step(109): len = 462557, overlap = 0
PHY-3002 : Step(110): len = 463097, overlap = 0
PHY-3002 : Step(111): len = 457259, overlap = 0.0625
PHY-3002 : Step(112): len = 457613, overlap = 0.0625
PHY-3002 : Step(113): len = 456219, overlap = 0.125
PHY-3002 : Step(114): len = 453628, overlap = 0.3125
PHY-3002 : Step(115): len = 454321, overlap = 0.25
PHY-3002 : Step(116): len = 454446, overlap = 0.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 38/8463.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 550296, over cnt = 1475(4%), over = 5110, worst = 44
PHY-1001 : End global iterations;  0.566579s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (13.8%)

PHY-1001 : Congestion index: top1 = 62.24, top5 = 49.38, top10 = 43.90, top15 = 40.46.
PHY-3001 : End congestion estimation;  0.727192s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (10.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000105494
PHY-3002 : Step(117): len = 454143, overlap = 28.0312
PHY-3002 : Step(118): len = 452679, overlap = 18.1875
PHY-3002 : Step(119): len = 444947, overlap = 16.875
PHY-3002 : Step(120): len = 432282, overlap = 16.375
PHY-3002 : Step(121): len = 427258, overlap = 23.6875
PHY-3002 : Step(122): len = 420049, overlap = 26.875
PHY-3002 : Step(123): len = 413133, overlap = 27.5312
PHY-3002 : Step(124): len = 409593, overlap = 27.0938
PHY-3002 : Step(125): len = 405297, overlap = 27.625
PHY-3002 : Step(126): len = 402451, overlap = 28.5938
PHY-3002 : Step(127): len = 400537, overlap = 30.0625
PHY-3002 : Step(128): len = 398185, overlap = 32.2812
PHY-3002 : Step(129): len = 397011, overlap = 33.5938
PHY-3002 : Step(130): len = 395689, overlap = 33.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000210987
PHY-3002 : Step(131): len = 405988, overlap = 27.1875
PHY-3002 : Step(132): len = 412362, overlap = 26.75
PHY-3002 : Step(133): len = 420250, overlap = 24.6875
PHY-3002 : Step(134): len = 422299, overlap = 23.0938
PHY-3002 : Step(135): len = 423597, overlap = 21.0625
PHY-3002 : Step(136): len = 423813, overlap = 16.4062
PHY-3002 : Step(137): len = 422990, overlap = 14.2812
PHY-3002 : Step(138): len = 421503, overlap = 14.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000421975
PHY-3002 : Step(139): len = 426518, overlap = 13.5
PHY-3002 : Step(140): len = 429628, overlap = 11.0938
PHY-3002 : Step(141): len = 436597, overlap = 8.40625
PHY-3002 : Step(142): len = 441245, overlap = 9.71875
PHY-3002 : Step(143): len = 444443, overlap = 9.5625
PHY-3002 : Step(144): len = 447314, overlap = 8
PHY-3002 : Step(145): len = 448024, overlap = 6.46875
PHY-3002 : Step(146): len = 447787, overlap = 6
PHY-3002 : Step(147): len = 447372, overlap = 5.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000789869
PHY-3002 : Step(148): len = 450518, overlap = 6.03125
PHY-3002 : Step(149): len = 452600, overlap = 6.125
PHY-3002 : Step(150): len = 457569, overlap = 6.09375
PHY-3002 : Step(151): len = 459690, overlap = 6.40625
PHY-3002 : Step(152): len = 461240, overlap = 6.625
PHY-3002 : Step(153): len = 463854, overlap = 6.625
PHY-3002 : Step(154): len = 465874, overlap = 5.25
PHY-3002 : Step(155): len = 466870, overlap = 4.625
PHY-3002 : Step(156): len = 466668, overlap = 4.5625
PHY-3002 : Step(157): len = 466605, overlap = 4.96875
PHY-3002 : Step(158): len = 466713, overlap = 4.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00157135
PHY-3002 : Step(159): len = 468369, overlap = 5.1875
PHY-3002 : Step(160): len = 471073, overlap = 4.5625
PHY-3002 : Step(161): len = 473735, overlap = 4.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 98.94 peak overflow 1.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 257/8463.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 589328, over cnt = 1505(4%), over = 4468, worst = 27
PHY-1001 : End global iterations;  0.635859s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (22.1%)

PHY-1001 : Congestion index: top1 = 52.93, top5 = 43.72, top10 = 39.67, top15 = 37.00.
PHY-1001 : End incremental global routing;  0.790535s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (17.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 37720, tnet num: 8461, tinst num: 8036, tnode num: 43833, tedge num: 60676.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.471376s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (9.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.474567s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (13.8%)

OPT-1001 : Current memory(MB): used = 375, reserve = 351, peak = 375.
OPT-1001 : End physical optimization;  1.549195s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (13.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5950 LUT to BLE ...
SYN-4008 : Packed 5950 LUT and 946 SEQ to BLE.
SYN-4003 : Packing 953 remaining SEQ's ...
SYN-4005 : Packed 916 SEQ with LUT/SLICE
SYN-4006 : 4092 single LUT's are left
SYN-4006 : 37 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 5987/6176 primitive instances ...
PHY-3001 : End packing;  0.593703s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (5.3%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3500 instances
RUN-1001 : 1707 mslices, 1706 lslices, 31 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7703 nets
RUN-1001 : 3653 nets have 2 pins
RUN-1001 : 2847 nets have [3 - 5] pins
RUN-1001 : 715 nets have [6 - 10] pins
RUN-1001 : 261 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3498 instances, 3413 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 488977, Over = 24.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4024/7703.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 610984, over cnt = 1257(3%), over = 2797, worst = 21
PHY-1002 : len = 623520, over cnt = 706(2%), over = 1230, worst = 12
PHY-1002 : len = 631552, over cnt = 209(0%), over = 361, worst = 7
PHY-1002 : len = 634424, over cnt = 51(0%), over = 97, worst = 7
PHY-1002 : len = 635232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.027174s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (10.6%)

PHY-1001 : Congestion index: top1 = 47.50, top5 = 40.74, top10 = 37.55, top15 = 35.39.
PHY-3001 : End congestion estimation;  1.234788s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (10.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.22658e-05
PHY-3002 : Step(162): len = 469085, overlap = 29.25
PHY-3002 : Step(163): len = 452088, overlap = 45.75
PHY-3002 : Step(164): len = 441166, overlap = 49
PHY-3002 : Step(165): len = 434761, overlap = 57
PHY-3002 : Step(166): len = 428006, overlap = 61.5
PHY-3002 : Step(167): len = 422140, overlap = 62.75
PHY-3002 : Step(168): len = 419811, overlap = 62.5
PHY-3002 : Step(169): len = 417812, overlap = 68.25
PHY-3002 : Step(170): len = 417570, overlap = 68.25
PHY-3002 : Step(171): len = 416401, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.45315e-05
PHY-3002 : Step(172): len = 429403, overlap = 51.25
PHY-3002 : Step(173): len = 439396, overlap = 43.25
PHY-3002 : Step(174): len = 440131, overlap = 39.5
PHY-3002 : Step(175): len = 442103, overlap = 40.5
PHY-3002 : Step(176): len = 444531, overlap = 36.75
PHY-3002 : Step(177): len = 445617, overlap = 38
PHY-3002 : Step(178): len = 446145, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000168537
PHY-3002 : Step(179): len = 457236, overlap = 29.25
PHY-3002 : Step(180): len = 470955, overlap = 21.25
PHY-3002 : Step(181): len = 472177, overlap = 19.25
PHY-3002 : Step(182): len = 474702, overlap = 16.25
PHY-3002 : Step(183): len = 479636, overlap = 15.75
PHY-3002 : Step(184): len = 482594, overlap = 17.5
PHY-3002 : Step(185): len = 485667, overlap = 16.75
PHY-3002 : Step(186): len = 487969, overlap = 14
PHY-3002 : Step(187): len = 488331, overlap = 10.5
PHY-3002 : Step(188): len = 488387, overlap = 10
PHY-3002 : Step(189): len = 488991, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000319177
PHY-3002 : Step(190): len = 495203, overlap = 12
PHY-3002 : Step(191): len = 501080, overlap = 11.25
PHY-3002 : Step(192): len = 502034, overlap = 9.75
PHY-3002 : Step(193): len = 503030, overlap = 8
PHY-3002 : Step(194): len = 505447, overlap = 7.5
PHY-3002 : Step(195): len = 508400, overlap = 10
PHY-3002 : Step(196): len = 509310, overlap = 9.25
PHY-3002 : Step(197): len = 509858, overlap = 9.25
PHY-3002 : Step(198): len = 510484, overlap = 9.25
PHY-3002 : Step(199): len = 510647, overlap = 9.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000637711
PHY-3002 : Step(200): len = 513800, overlap = 9
PHY-3002 : Step(201): len = 517657, overlap = 9.5
PHY-3002 : Step(202): len = 520180, overlap = 9.25
PHY-3002 : Step(203): len = 520789, overlap = 9.25
PHY-3002 : Step(204): len = 521338, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.029020s wall, 0.171875s user + 0.296875s system = 0.468750s CPU (23.1%)

PHY-3001 : Trial Legalized: Len = 540098
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 138/7703.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 650504, over cnt = 1064(3%), over = 1815, worst = 7
PHY-1002 : len = 656632, over cnt = 616(1%), over = 936, worst = 7
PHY-1002 : len = 661568, over cnt = 266(0%), over = 417, worst = 7
PHY-1002 : len = 664328, over cnt = 96(0%), over = 147, worst = 5
PHY-1002 : len = 665752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.417207s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (20.9%)

PHY-1001 : Congestion index: top1 = 49.33, top5 = 43.27, top10 = 39.49, top15 = 37.05.
PHY-3001 : End congestion estimation;  1.697680s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (19.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.73006e-05
PHY-3002 : Step(205): len = 511407, overlap = 4.75
PHY-3002 : Step(206): len = 500135, overlap = 9.25
PHY-3002 : Step(207): len = 493371, overlap = 10.25
PHY-3002 : Step(208): len = 487681, overlap = 18.25
PHY-3002 : Step(209): len = 482860, overlap = 18.75
PHY-3002 : Step(210): len = 480117, overlap = 21.25
PHY-3002 : Step(211): len = 478043, overlap = 19.75
PHY-3002 : Step(212): len = 476684, overlap = 18
PHY-3002 : Step(213): len = 476070, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000194601
PHY-3002 : Step(214): len = 484903, overlap = 15.25
PHY-3002 : Step(215): len = 493208, overlap = 12
PHY-3002 : Step(216): len = 493998, overlap = 12.5
PHY-3002 : Step(217): len = 494076, overlap = 11.25
PHY-3002 : Step(218): len = 494810, overlap = 12.25
PHY-3002 : Step(219): len = 495674, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 505156, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026901s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 505332, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 499/7703.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 619528, over cnt = 1072(3%), over = 1914, worst = 8
PHY-1002 : len = 628320, over cnt = 540(1%), over = 782, worst = 5
PHY-1002 : len = 633112, over cnt = 224(0%), over = 311, worst = 5
PHY-1002 : len = 635464, over cnt = 45(0%), over = 72, worst = 5
PHY-1002 : len = 636000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.146459s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (15.0%)

PHY-1001 : Congestion index: top1 = 46.72, top5 = 41.47, top10 = 37.97, top15 = 35.53.
PHY-1001 : End incremental global routing;  1.381545s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (13.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 36577, tnet num: 7701, tinst num: 3498, tnode num: 41709, tedge num: 61019.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.600230s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (7.8%)

RUN-1004 : used memory is 406 MB, reserved memory is 383 MB, peak memory is 406 MB
OPT-1001 : End timing update;  1.623780s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (8.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.306020s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (11.3%)

OPT-1001 : Current memory(MB): used = 406, reserve = 383, peak = 406.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.017572s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7243/7703.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 636000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093708s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.7%)

PHY-1001 : Congestion index: top1 = 46.72, top5 = 41.47, top10 = 37.97, top15 = 35.53.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.014617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 46.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.759832s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (12.5%)

RUN-1003 : finish command "place" in  18.566136s wall, 2.640625s user + 0.859375s system = 3.500000s CPU (18.9%)

RUN-1004 : used memory is 356 MB, reserved memory is 334 MB, peak memory is 411 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_place.db" in  1.223757s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (40.9%)

RUN-1004 : used memory is 370 MB, reserved memory is 349 MB, peak memory is 422 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3500 instances
RUN-1001 : 1707 mslices, 1706 lslices, 31 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7703 nets
RUN-1001 : 3653 nets have 2 pins
RUN-1001 : 2847 nets have [3 - 5] pins
RUN-1001 : 715 nets have [6 - 10] pins
RUN-1001 : 261 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 36577, tnet num: 7701, tinst num: 3498, tnode num: 41709, tedge num: 61019.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1707 mslices, 1706 lslices, 31 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7701 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3010 clock pins, and constraint 5098 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 614744, over cnt = 1088(3%), over = 1938, worst = 8
PHY-1002 : len = 622952, over cnt = 613(1%), over = 906, worst = 8
PHY-1002 : len = 630528, over cnt = 128(0%), over = 185, worst = 5
PHY-1002 : len = 631880, over cnt = 16(0%), over = 20, worst = 3
PHY-1002 : len = 632128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.445907s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (36.7%)

PHY-1001 : Congestion index: top1 = 46.66, top5 = 41.37, top10 = 37.77, top15 = 35.31.
PHY-1001 : End global routing;  2.224041s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (28.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 461, reserve = 440, peak = 461.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 718, reserve = 701, peak = 718.
PHY-1001 : End build detailed router design. 4.581475s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (7.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 81376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.793160s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (11.8%)

PHY-1001 : Current memory(MB): used = 752, reserve = 737, peak = 752.
PHY-1001 : End phase 1; 0.801226s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (11.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 1.92028e+06, over cnt = 475(0%), over = 481, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 758, reserve = 742, peak = 758.
PHY-1001 : End initial routed; 36.129836s wall, 7.500000s user + 0.078125s system = 7.578125s CPU (21.0%)

PHY-1001 : Current memory(MB): used = 758, reserve = 742, peak = 758.
PHY-1001 : End phase 2; 36.129894s wall, 7.500000s user + 0.078125s system = 7.578125s CPU (21.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91026e+06, over cnt = 90(0%), over = 90, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.733979s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (8.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90852e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.378255s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (12.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.90862e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.137937s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.90842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.118172s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.90842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.126893s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.90842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.167981s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.90842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.263776s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (17.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.90842e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.097353s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.0%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.9084e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.108801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 138 feed throughs used by 88 nets
PHY-1001 : End commit to database; 1.459181s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (11.8%)

PHY-1001 : Current memory(MB): used = 816, reserve = 802, peak = 816.
PHY-1001 : End phase 3; 3.807513s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (11.5%)

PHY-1003 : Routed, final wirelength = 1.9084e+06
PHY-1001 : Current memory(MB): used = 819, reserve = 804, peak = 819.
PHY-1001 : End export database. 0.033272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  45.626048s wall, 8.343750s user + 0.109375s system = 8.453125s CPU (18.5%)

RUN-1003 : finish command "route" in  49.191295s wall, 9.109375s user + 0.140625s system = 9.250000s CPU (18.8%)

RUN-1004 : used memory is 728 MB, reserved memory is 719 MB, peak memory is 819 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        31
  #input                    8
  #output                   6
  #inout                   17

Utilization Statistics
#lut                     6540   out of  19600   33.37%
#reg                     1899   out of  19600    9.69%
#le                      6577
  #lut only              4678   out of   6577   71.13%
  #reg only                37   out of   6577    0.56%
  #lut&reg               1862   out of   6577   28.31%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       31   out of    188   16.49%
  #ireg                     6
  #oreg                    18
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1432
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           73
#3        clk_dup_1                         GCLK               io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
  btn_interrupt_debug[3]     OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT         A5        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT        J11        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT         M7        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT        H11        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT         B1        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT         N1        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT         T8        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT         B6        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                 |6577   |6438    |102     |1923    |48      |3       |
|  pll_u0                          |pll                     |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                 |6527   |6411    |93      |1868    |48      |3       |
|    ISPcontroller_inst            |mysdk_ahb_ISPcontroller |24     |24      |0       |20      |0       |0       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram       |51     |51      |0       |29      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram       |108    |108     |0       |43      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator  |47     |33      |9       |31      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION     |5541   |5460    |65      |1422    |0       |3       |
|      u_logic                     |cortexm0ds_logic        |5541   |5460    |65      |1422    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio          |185    |184     |0       |112     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop        |12     |12      |0       |12      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio          |173    |172     |0       |100     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem     |232    |219     |12      |140     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart          |193    |180     |12      |107     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb        |37     |37      |0       |32      |0       |0       |
|      u_apb_slave_mux             |cmsdk_apb_slave_mux     |2      |2       |0       |1       |0       |0       |
|    dtcm_u0                       |dtcm                    |52     |52      |0       |12      |32      |0       |
|    itcm_u0                       |itcm                    |61     |61      |0       |9       |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite            |217    |210     |7       |48      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                 |217    |210     |7       |48      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0           |22     |15      |7       |0       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i               |182    |182     |0       |40      |0       |0       |
|        u_cm0_mtx_o_1             |cm0_mtx_o               |4      |4       |0       |3       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |4      |4       |0       |3       |0       |0       |
|        u_cm0_mtx_o_2             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o               |5      |5       |0       |3       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |5      |5       |0       |3       |0       |0       |
|        u_cm0_mtx_o_4             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
+----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3621  
    #2         2       1818  
    #3         3       533   
    #4         4       496   
    #5        5-10     749   
    #6       11-50     425   
    #7       51-100     24   
    #8        >500      1    
  Average     3.57           

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.396801s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (19.0%)

RUN-1004 : used memory is 728 MB, reserved memory is 721 MB, peak memory is 819 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3498
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7703, pip num: 106900
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 138
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3101 valid insts, and 280638 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 1000
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  9.682355s wall, 73.250000s user + 0.343750s system = 73.593750s CPU (760.1%)

RUN-1004 : used memory is 752 MB, reserved memory is 744 MB, peak memory is 911 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240416_220734.log"
