m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/u/s/p/sparsh/Desktop/Computer Architecture/project/project/demo2/verilog
vproc
!s110 1491778749
!i10b 1
!s100 QoQz^[z3Mg[Tf2``6mo`61
I<JiHJ7eQbiH1Abd@Tb0UO1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1491778725
8/afs/cs.wisc.edu/u/s/p/sparsh/Desktop/Computer Architecture/project/project/demo2/verilog/proc.v
F/afs/cs.wisc.edu/u/s/p/sparsh/Desktop/Computer Architecture/project/project/demo2/verilog/proc.v
L0 4
OE;L;10.4c;61
r1
!s85 0
31
!s108 1491778749.000000
!s107 /afs/cs.wisc.edu/u/s/p/sparsh/Desktop/Computer Architecture/project/project/demo2/verilog/proc.v|
!s90 -reportprogress|300|-work|work|/afs/cs.wisc.edu/u/s/p/sparsh/Desktop/Computer Architecture/project/project/demo2/verilog/proc.v|
!i113 0
o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
