$date
	Mon Jun 20 17:26:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! res $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module my_mux_21_1b $end
$var wire 1 " a $end
$var wire 1 % a_out $end
$var wire 1 # b $end
$var wire 1 & b_out $end
$var wire 1 ' not_sel $end
$var wire 1 ! res $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
1$
0#
x"
x!
$end
#1
0'
#3
0&
#4
0%
#7
0!
