-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity snn_top_hls_apply_weight_updates_Pipeline_VITIS_LOOP_167_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sext_ln189 : IN STD_LOGIC_VECTOR (15 downto 0);
    and_ln177 : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln184_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    sext_ln184 : IN STD_LOGIC_VECTOR (15 downto 0);
    weight_update_fifo_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    weight_update_fifo_empty_n : IN STD_LOGIC;
    weight_update_fifo_read : OUT STD_LOGIC;
    p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
    p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_0_ce1 : OUT STD_LOGIC;
    p_ZL13weight_memory_0_we1 : OUT STD_LOGIC;
    p_ZL13weight_memory_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
    p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_1_ce1 : OUT STD_LOGIC;
    p_ZL13weight_memory_1_we1 : OUT STD_LOGIC;
    p_ZL13weight_memory_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
    p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_2_ce1 : OUT STD_LOGIC;
    p_ZL13weight_memory_2_we1 : OUT STD_LOGIC;
    p_ZL13weight_memory_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
    p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_3_ce1 : OUT STD_LOGIC;
    p_ZL13weight_memory_3_we1 : OUT STD_LOGIC;
    p_ZL13weight_memory_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
    p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_4_ce1 : OUT STD_LOGIC;
    p_ZL13weight_memory_4_we1 : OUT STD_LOGIC;
    p_ZL13weight_memory_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
    p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_5_ce1 : OUT STD_LOGIC;
    p_ZL13weight_memory_5_we1 : OUT STD_LOGIC;
    p_ZL13weight_memory_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
    p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_6_ce1 : OUT STD_LOGIC;
    p_ZL13weight_memory_6_we1 : OUT STD_LOGIC;
    p_ZL13weight_memory_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
    p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL13weight_memory_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZL13weight_memory_7_ce1 : OUT STD_LOGIC;
    p_ZL13weight_memory_7_we1 : OUT STD_LOGIC;
    p_ZL13weight_memory_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZL18eligibility_traces_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZL18eligibility_traces_0_ce0 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL18eligibility_traces_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZL18eligibility_traces_0_ce1 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_0_we1 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL18eligibility_traces_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZL18eligibility_traces_1_ce0 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL18eligibility_traces_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZL18eligibility_traces_1_ce1 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_1_we1 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL18eligibility_traces_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZL18eligibility_traces_2_ce0 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL18eligibility_traces_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZL18eligibility_traces_2_ce1 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_2_we1 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL18eligibility_traces_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZL18eligibility_traces_3_ce0 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL18eligibility_traces_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZL18eligibility_traces_3_ce1 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_3_we1 : OUT STD_LOGIC;
    p_ZL18eligibility_traces_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of snn_top_hls_apply_weight_updates_Pipeline_VITIS_LOOP_167_1 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_FF80 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110000000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal tmp_reg_899 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal weight_update_fifo_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal modulated_delta_2_reg_424 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln177_read_reg_880 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln184_cast_fu_434_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln184_cast_reg_884 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln189_cast_fu_438_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln189_cast_reg_889 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln184_1_cast_fu_442_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln184_1_cast_reg_894 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_nbreadreq_fu_202_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal trunc_ln173_fu_454_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln173_reg_908 : STD_LOGIC_VECTOR (5 downto 0);
    signal update_post_id_cast_reg_914 : STD_LOGIC_VECTOR (2 downto 0);
    signal update_post_id_cast_reg_914_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal update_post_id_cast2_reg_920 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln3_reg_927 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln173_s_reg_932 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_508_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_reg_937 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_0_addr_reg_947 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal p_ZL18eligibility_traces_1_addr_reg_953 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_2_addr_reg_959 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_3_addr_reg_965 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln173_fu_554_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln173_reg_971 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln180_fu_563_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln180_reg_976 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_25_cast_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln180_fu_578_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln180_reg_988 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL13weight_memory_0_addr_reg_993 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal p_ZL13weight_memory_1_addr_reg_999 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_2_addr_reg_1005 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_3_addr_reg_1011 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_4_addr_reg_1017 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_5_addr_reg_1023 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_6_addr_reg_1029 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_7_addr_reg_1035 : STD_LOGIC_VECTOR (8 downto 0);
    signal current_weight_fu_685_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal current_weight_reg_1046 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln4_reg_1054 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln189_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln189_reg_1062 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_118_cast_reg_1067 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln189_fu_775_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln189_reg_1074 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_weight_fu_813_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal new_weight_reg_1079 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal icmp_ln70_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1085 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln176_fu_628_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_modulated_delta_2_reg_424 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln183_1_fu_543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln173_1_fu_582_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal p_ZL18eligibility_traces_0_ce0_local : STD_LOGIC;
    signal p_ZL18eligibility_traces_0_we1_local : STD_LOGIC;
    signal icmp_ln183_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL18eligibility_traces_0_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_ZL18eligibility_traces_0_ce1_local : STD_LOGIC;
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal p_ZL18eligibility_traces_1_ce0_local : STD_LOGIC;
    signal p_ZL18eligibility_traces_1_we1_local : STD_LOGIC;
    signal p_ZL18eligibility_traces_1_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_1_ce1_local : STD_LOGIC;
    signal p_ZL18eligibility_traces_2_ce0_local : STD_LOGIC;
    signal p_ZL18eligibility_traces_2_we1_local : STD_LOGIC;
    signal p_ZL18eligibility_traces_2_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_2_ce1_local : STD_LOGIC;
    signal p_ZL18eligibility_traces_3_ce0_local : STD_LOGIC;
    signal p_ZL18eligibility_traces_3_we1_local : STD_LOGIC;
    signal p_ZL18eligibility_traces_3_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_3_ce1_local : STD_LOGIC;
    signal p_ZL13weight_memory_0_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_0_we1_local : STD_LOGIC;
    signal select_ln70_fu_855_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_0_ce1_local : STD_LOGIC;
    signal p_ZL13weight_memory_1_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_1_we1_local : STD_LOGIC;
    signal p_ZL13weight_memory_1_ce1_local : STD_LOGIC;
    signal p_ZL13weight_memory_2_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_2_we1_local : STD_LOGIC;
    signal p_ZL13weight_memory_2_ce1_local : STD_LOGIC;
    signal p_ZL13weight_memory_3_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_3_we1_local : STD_LOGIC;
    signal p_ZL13weight_memory_3_ce1_local : STD_LOGIC;
    signal p_ZL13weight_memory_4_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_4_we1_local : STD_LOGIC;
    signal p_ZL13weight_memory_4_ce1_local : STD_LOGIC;
    signal p_ZL13weight_memory_5_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_5_we1_local : STD_LOGIC;
    signal p_ZL13weight_memory_5_ce1_local : STD_LOGIC;
    signal p_ZL13weight_memory_6_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_6_we1_local : STD_LOGIC;
    signal p_ZL13weight_memory_6_ce1_local : STD_LOGIC;
    signal p_ZL13weight_memory_7_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_7_we1_local : STD_LOGIC;
    signal p_ZL13weight_memory_7_ce1_local : STD_LOGIC;
    signal tmp_111_fu_498_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_fu_527_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln183_fu_534_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln183_1_fu_537_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_520_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln173_fu_551_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln180_fu_563_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln180_2_fu_593_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln180_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln180_fu_609_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_fu_596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln180_fu_614_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal modulated_delta_1_fu_621_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_633_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_112_fu_633_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln3_fu_656_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal current_weight_fu_685_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_871_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln189_fu_760_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln189_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln189_fu_794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_109_fu_782_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln189_fu_799_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln189_1_fu_806_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln188_fu_779_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_113_fu_819_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln71_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln70_1_fu_843_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln72_fu_840_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_871_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_871_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_loop_init : STD_LOGIC;
    signal ap_condition_328 : BOOLEAN;
    signal tmp_112_fu_633_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_fu_633_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_fu_633_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_fu_633_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_weight_fu_685_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_weight_fu_685_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_weight_fu_685_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_weight_fu_685_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_weight_fu_685_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_weight_fu_685_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_weight_fu_685_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal current_weight_fu_685_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component snn_top_hls_mul_16s_10s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component snn_top_hls_sparsemux_9_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component snn_top_hls_sparsemux_17_3_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component snn_top_hls_mac_muladd_16s_16s_24s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component snn_top_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_16s_10s_26_1_1_U178 : component snn_top_hls_mul_16s_10s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => shl_ln_reg_937,
        din1 => mul_ln180_fu_563_p1,
        dout => mul_ln180_fu_563_p2);

    sparsemux_9_2_16_1_1_U179 : component snn_top_hls_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        CASE3 => "11",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZL18eligibility_traces_0_q0,
        din1 => p_ZL18eligibility_traces_1_q0,
        din2 => p_ZL18eligibility_traces_2_q0,
        din3 => p_ZL18eligibility_traces_3_q0,
        def => tmp_112_fu_633_p9,
        sel => update_post_id_cast2_reg_920,
        dout => tmp_112_fu_633_p11);

    sparsemux_17_3_8_1_1_U180 : component snn_top_hls_sparsemux_17_3_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 8,
        CASE1 => "001",
        din1_WIDTH => 8,
        CASE2 => "010",
        din2_WIDTH => 8,
        CASE3 => "011",
        din3_WIDTH => 8,
        CASE4 => "100",
        din4_WIDTH => 8,
        CASE5 => "101",
        din5_WIDTH => 8,
        CASE6 => "110",
        din6_WIDTH => 8,
        CASE7 => "111",
        din7_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL13weight_memory_0_q0,
        din1 => p_ZL13weight_memory_1_q0,
        din2 => p_ZL13weight_memory_2_q0,
        din3 => p_ZL13weight_memory_3_q0,
        din4 => p_ZL13weight_memory_4_q0,
        din5 => p_ZL13weight_memory_5_q0,
        din6 => p_ZL13weight_memory_6_q0,
        din7 => p_ZL13weight_memory_7_q0,
        def => current_weight_fu_685_p17,
        sel => update_post_id_cast_reg_914,
        dout => current_weight_fu_685_p19);

    mul_16s_16s_32_1_1_U181 : component snn_top_hls_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => modulated_delta_2_reg_424,
        din1 => mul_ln189_fu_760_p1,
        dout => mul_ln189_fu_760_p2);

    mac_muladd_16s_16s_24s_32_4_1_U182 : component snn_top_hls_mac_muladd_16s_16s_24s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => shl_ln_fu_508_p3,
        din1 => grp_fu_871_p1,
        din2 => shl_ln3_fu_656_p3,
        ce => grp_fu_871_ce,
        dout => grp_fu_871_p3);

    flow_control_loop_pipe_sequential_init_U : component snn_top_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    modulated_delta_2_reg_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_328)) then
                if (((tmp_reg_899 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln177))) then 
                    modulated_delta_2_reg_424 <= sext_ln176_fu_628_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    modulated_delta_2_reg_424 <= ap_phi_reg_pp0_iter0_modulated_delta_2_reg_424;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln173_reg_971 <= add_ln173_fu_554_p2;
                mul_ln180_reg_976 <= mul_ln180_fu_563_p2;
                p_ZL18eligibility_traces_0_addr_reg_947 <= zext_ln183_1_fu_543_p1(10 - 1 downto 0);
                p_ZL18eligibility_traces_1_addr_reg_953 <= zext_ln183_1_fu_543_p1(10 - 1 downto 0);
                p_ZL18eligibility_traces_2_addr_reg_959 <= zext_ln183_1_fu_543_p1(10 - 1 downto 0);
                p_ZL18eligibility_traces_3_addr_reg_965 <= zext_ln183_1_fu_543_p1(10 - 1 downto 0);
                tmp_25_cast_reg_981 <= mul_ln180_fu_563_p2(23 downto 16);
                trunc_ln180_reg_988 <= trunc_ln180_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln177_read_reg_880) and (tmp_reg_899 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ap_phi_reg_pp0_iter0_modulated_delta_2_reg_424 <= weight_update_fifo_dout(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                current_weight_reg_1046 <= current_weight_fu_685_p19;
                mul_ln189_reg_1062 <= mul_ln189_fu_760_p2;
                sext_ln184_1_cast_reg_894 <= sext_ln184_1_cast_fu_442_p1;
                sext_ln184_cast_reg_884 <= sext_ln184_cast_fu_434_p1;
                sext_ln189_cast_reg_889 <= sext_ln189_cast_fu_438_p1;
                tmp_118_cast_reg_1067 <= mul_ln189_fu_760_p2(23 downto 8);
                tmp_reg_899 <= tmp_nbreadreq_fu_202_p3;
                trunc_ln189_reg_1074 <= trunc_ln189_fu_775_p1;
                trunc_ln4_reg_1054 <= grp_fu_871_p3(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln70_reg_1085 <= icmp_ln70_fu_829_p2;
                new_weight_reg_1079 <= new_weight_fu_813_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                lshr_ln173_s_reg_932 <= weight_update_fifo_dout(15 downto 11);
                lshr_ln3_reg_927 <= weight_update_fifo_dout(15 downto 10);
                    shl_ln_reg_937(15 downto 8) <= shl_ln_fu_508_p3(15 downto 8);
                trunc_ln173_reg_908 <= trunc_ln173_fu_454_p1;
                update_post_id_cast2_reg_920 <= weight_update_fifo_dout(9 downto 8);
                update_post_id_cast_reg_914 <= weight_update_fifo_dout(10 downto 8);
                update_post_id_cast_reg_914_pp0_iter1_reg <= update_post_id_cast_reg_914;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                p_ZL13weight_memory_0_addr_reg_993 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
                p_ZL13weight_memory_1_addr_reg_999 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
                p_ZL13weight_memory_2_addr_reg_1005 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
                p_ZL13weight_memory_3_addr_reg_1011 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
                p_ZL13weight_memory_4_addr_reg_1017 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
                p_ZL13weight_memory_5_addr_reg_1023 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
                p_ZL13weight_memory_6_addr_reg_1029 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
                p_ZL13weight_memory_7_addr_reg_1035 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    shl_ln_reg_937(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_idle_pp0, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter0_stage2, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln173_fu_554_p2 <= std_logic_vector(unsigned(tmp_s_fu_520_p3) + unsigned(zext_ln173_fu_551_p1));
    add_ln180_fu_609_p2 <= std_logic_vector(unsigned(tmp_25_cast_reg_981) + unsigned(ap_const_lv8_1));
    add_ln183_1_fu_537_p2 <= std_logic_vector(unsigned(tmp_110_fu_527_p3) + unsigned(zext_ln183_fu_534_p1));
    add_ln189_fu_794_p2 <= std_logic_vector(unsigned(tmp_118_cast_reg_1067) + unsigned(ap_const_lv16_1));
    and_ln177_read_reg_880 <= and_ln177;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state2_pp0_stage1_iter0_grp1)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state2_pp0_stage1_iter0_grp1)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_grp1_assign_proc : process(tmp_reg_899, weight_update_fifo_empty_n)
    begin
                ap_block_state2_pp0_stage1_iter0_grp1 <= ((weight_update_fifo_empty_n = ap_const_logic_0) and (tmp_reg_899 = ap_const_lv1_1));
    end process;


    ap_condition_328_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_328 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg, tmp_reg_899)
    begin
        if (((tmp_reg_899 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    current_weight_fu_685_p17 <= "XXXXXXXX";

    grp_fu_871_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_871_ce <= ap_const_logic_1;
        else 
            grp_fu_871_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_871_p1 <= sext_ln184_cast_reg_884(16 - 1 downto 0);
    icmp_ln180_fu_604_p2 <= "0" when (trunc_ln180_reg_988 = ap_const_lv16_0) else "1";
    icmp_ln183_fu_724_p2 <= "1" when (grp_fu_871_p3 = ap_const_lv32_0) else "0";
    icmp_ln189_fu_789_p2 <= "0" when (trunc_ln189_reg_1074 = ap_const_lv8_0) else "1";
    icmp_ln70_fu_829_p2 <= "1" when (signed(tmp_113_fu_819_p4) > signed(ap_const_lv9_0)) else "0";
    icmp_ln71_fu_835_p2 <= "1" when (signed(new_weight_reg_1079) < signed(ap_const_lv16_FF80)) else "0";
    modulated_delta_1_fu_621_p3 <= 
        select_ln180_fu_614_p3 when (tmp_108_fu_596_p3(0) = '1') else 
        tmp_25_cast_reg_981;
    mul_ln180_fu_563_p1 <= sext_ln184_1_cast_reg_894(10 - 1 downto 0);
    mul_ln189_fu_760_p1 <= sext_ln189_cast_reg_889(16 - 1 downto 0);
    new_weight_fu_813_p2 <= std_logic_vector(unsigned(select_ln189_1_fu_806_p3) + unsigned(sext_ln188_fu_779_p1));
    or_ln70_fu_850_p2 <= (icmp_ln71_fu_835_p2 or icmp_ln70_reg_1085);
    p_ZL13weight_memory_0_address0 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
    p_ZL13weight_memory_0_address1 <= p_ZL13weight_memory_0_addr_reg_993;
    p_ZL13weight_memory_0_ce0 <= p_ZL13weight_memory_0_ce0_local;

    p_ZL13weight_memory_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            p_ZL13weight_memory_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_0_ce1 <= p_ZL13weight_memory_0_ce1_local;

    p_ZL13weight_memory_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_0_ce1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_0_d1 <= select_ln70_fu_855_p3;
    p_ZL13weight_memory_0_we1 <= p_ZL13weight_memory_0_we1_local;

    p_ZL13weight_memory_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, update_post_id_cast_reg_914_pp0_iter1_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast_reg_914_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_0_we1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_1_address0 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
    p_ZL13weight_memory_1_address1 <= p_ZL13weight_memory_1_addr_reg_999;
    p_ZL13weight_memory_1_ce0 <= p_ZL13weight_memory_1_ce0_local;

    p_ZL13weight_memory_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            p_ZL13weight_memory_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_1_ce1 <= p_ZL13weight_memory_1_ce1_local;

    p_ZL13weight_memory_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_1_d1 <= select_ln70_fu_855_p3;
    p_ZL13weight_memory_1_we1 <= p_ZL13weight_memory_1_we1_local;

    p_ZL13weight_memory_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, update_post_id_cast_reg_914_pp0_iter1_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast_reg_914_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_1_we1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_2_address0 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
    p_ZL13weight_memory_2_address1 <= p_ZL13weight_memory_2_addr_reg_1005;
    p_ZL13weight_memory_2_ce0 <= p_ZL13weight_memory_2_ce0_local;

    p_ZL13weight_memory_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            p_ZL13weight_memory_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_2_ce1 <= p_ZL13weight_memory_2_ce1_local;

    p_ZL13weight_memory_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_2_d1 <= select_ln70_fu_855_p3;
    p_ZL13weight_memory_2_we1 <= p_ZL13weight_memory_2_we1_local;

    p_ZL13weight_memory_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, update_post_id_cast_reg_914_pp0_iter1_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast_reg_914_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_2_we1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_3_address0 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
    p_ZL13weight_memory_3_address1 <= p_ZL13weight_memory_3_addr_reg_1011;
    p_ZL13weight_memory_3_ce0 <= p_ZL13weight_memory_3_ce0_local;

    p_ZL13weight_memory_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            p_ZL13weight_memory_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_3_ce1 <= p_ZL13weight_memory_3_ce1_local;

    p_ZL13weight_memory_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_3_d1 <= select_ln70_fu_855_p3;
    p_ZL13weight_memory_3_we1 <= p_ZL13weight_memory_3_we1_local;

    p_ZL13weight_memory_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, update_post_id_cast_reg_914_pp0_iter1_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast_reg_914_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_3_we1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_4_address0 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
    p_ZL13weight_memory_4_address1 <= p_ZL13weight_memory_4_addr_reg_1017;
    p_ZL13weight_memory_4_ce0 <= p_ZL13weight_memory_4_ce0_local;

    p_ZL13weight_memory_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            p_ZL13weight_memory_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_4_ce1 <= p_ZL13weight_memory_4_ce1_local;

    p_ZL13weight_memory_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_4_ce1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_4_d1 <= select_ln70_fu_855_p3;
    p_ZL13weight_memory_4_we1 <= p_ZL13weight_memory_4_we1_local;

    p_ZL13weight_memory_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, update_post_id_cast_reg_914_pp0_iter1_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast_reg_914_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_4_we1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_5_address0 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
    p_ZL13weight_memory_5_address1 <= p_ZL13weight_memory_5_addr_reg_1023;
    p_ZL13weight_memory_5_ce0 <= p_ZL13weight_memory_5_ce0_local;

    p_ZL13weight_memory_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            p_ZL13weight_memory_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_5_ce1 <= p_ZL13weight_memory_5_ce1_local;

    p_ZL13weight_memory_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_5_ce1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_5_d1 <= select_ln70_fu_855_p3;
    p_ZL13weight_memory_5_we1 <= p_ZL13weight_memory_5_we1_local;

    p_ZL13weight_memory_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, update_post_id_cast_reg_914_pp0_iter1_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast_reg_914_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_5_we1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_6_address0 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
    p_ZL13weight_memory_6_address1 <= p_ZL13weight_memory_6_addr_reg_1029;
    p_ZL13weight_memory_6_ce0 <= p_ZL13weight_memory_6_ce0_local;

    p_ZL13weight_memory_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            p_ZL13weight_memory_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_6_ce1 <= p_ZL13weight_memory_6_ce1_local;

    p_ZL13weight_memory_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_6_ce1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_6_d1 <= select_ln70_fu_855_p3;
    p_ZL13weight_memory_6_we1 <= p_ZL13weight_memory_6_we1_local;

    p_ZL13weight_memory_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, update_post_id_cast_reg_914_pp0_iter1_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast_reg_914_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_6_we1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_7_address0 <= zext_ln173_1_fu_582_p1(9 - 1 downto 0);
    p_ZL13weight_memory_7_address1 <= p_ZL13weight_memory_7_addr_reg_1035;
    p_ZL13weight_memory_7_ce0 <= p_ZL13weight_memory_7_ce0_local;

    p_ZL13weight_memory_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            p_ZL13weight_memory_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_7_ce1 <= p_ZL13weight_memory_7_ce1_local;

    p_ZL13weight_memory_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_7_ce1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL13weight_memory_7_d1 <= select_ln70_fu_855_p3;
    p_ZL13weight_memory_7_we1 <= p_ZL13weight_memory_7_we1_local;

    p_ZL13weight_memory_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, update_post_id_cast_reg_914_pp0_iter1_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast_reg_914_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL13weight_memory_7_we1_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_0_address0 <= zext_ln183_1_fu_543_p1(10 - 1 downto 0);
    p_ZL18eligibility_traces_0_address1 <= p_ZL18eligibility_traces_0_addr_reg_947;
    p_ZL18eligibility_traces_0_ce0 <= p_ZL18eligibility_traces_0_ce0_local;

    p_ZL18eligibility_traces_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL18eligibility_traces_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_0_ce1 <= p_ZL18eligibility_traces_0_ce1_local;

    p_ZL18eligibility_traces_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZL18eligibility_traces_0_ce1_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_0_d1 <= p_ZL18eligibility_traces_0_d1_local;

    p_ZL18eligibility_traces_0_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, trunc_ln4_reg_1054, ap_block_pp0_stage0, ap_block_pp0_stage1_grp0)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_ZL18eligibility_traces_0_d1_local <= trunc_ln4_reg_1054;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_ZL18eligibility_traces_0_d1_local <= ap_const_lv16_0;
            else 
                p_ZL18eligibility_traces_0_d1_local <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZL18eligibility_traces_0_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZL18eligibility_traces_0_we1 <= p_ZL18eligibility_traces_0_we1_local;

    p_ZL18eligibility_traces_0_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln177, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, update_post_id_cast2_reg_920, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, icmp_ln183_fu_724_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast2_reg_920 = ap_const_lv2_0) and (ap_const_lv1_1 = and_ln177) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln183_fu_724_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast2_reg_920 = ap_const_lv2_0) and (ap_const_lv1_1 = and_ln177) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZL18eligibility_traces_0_we1_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_1_address0 <= zext_ln183_1_fu_543_p1(10 - 1 downto 0);
    p_ZL18eligibility_traces_1_address1 <= p_ZL18eligibility_traces_1_addr_reg_953;
    p_ZL18eligibility_traces_1_ce0 <= p_ZL18eligibility_traces_1_ce0_local;

    p_ZL18eligibility_traces_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL18eligibility_traces_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_1_ce1 <= p_ZL18eligibility_traces_1_ce1_local;

    p_ZL18eligibility_traces_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZL18eligibility_traces_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_1_d1 <= p_ZL18eligibility_traces_1_d1_local;

    p_ZL18eligibility_traces_1_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, trunc_ln4_reg_1054, ap_block_pp0_stage0, ap_block_pp0_stage1_grp0)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_ZL18eligibility_traces_1_d1_local <= trunc_ln4_reg_1054;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_ZL18eligibility_traces_1_d1_local <= ap_const_lv16_0;
            else 
                p_ZL18eligibility_traces_1_d1_local <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZL18eligibility_traces_1_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZL18eligibility_traces_1_we1 <= p_ZL18eligibility_traces_1_we1_local;

    p_ZL18eligibility_traces_1_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln177, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, update_post_id_cast2_reg_920, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, icmp_ln183_fu_724_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast2_reg_920 = ap_const_lv2_1) and (ap_const_lv1_1 = and_ln177) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln183_fu_724_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast2_reg_920 = ap_const_lv2_1) and (ap_const_lv1_1 = and_ln177) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZL18eligibility_traces_1_we1_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_2_address0 <= zext_ln183_1_fu_543_p1(10 - 1 downto 0);
    p_ZL18eligibility_traces_2_address1 <= p_ZL18eligibility_traces_2_addr_reg_959;
    p_ZL18eligibility_traces_2_ce0 <= p_ZL18eligibility_traces_2_ce0_local;

    p_ZL18eligibility_traces_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL18eligibility_traces_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_2_ce1 <= p_ZL18eligibility_traces_2_ce1_local;

    p_ZL18eligibility_traces_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZL18eligibility_traces_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_2_d1 <= p_ZL18eligibility_traces_2_d1_local;

    p_ZL18eligibility_traces_2_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, trunc_ln4_reg_1054, ap_block_pp0_stage0, ap_block_pp0_stage1_grp0)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_ZL18eligibility_traces_2_d1_local <= trunc_ln4_reg_1054;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_ZL18eligibility_traces_2_d1_local <= ap_const_lv16_0;
            else 
                p_ZL18eligibility_traces_2_d1_local <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZL18eligibility_traces_2_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZL18eligibility_traces_2_we1 <= p_ZL18eligibility_traces_2_we1_local;

    p_ZL18eligibility_traces_2_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln177, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, update_post_id_cast2_reg_920, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, icmp_ln183_fu_724_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast2_reg_920 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln177) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln183_fu_724_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast2_reg_920 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln177) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZL18eligibility_traces_2_we1_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_3_address0 <= zext_ln183_1_fu_543_p1(10 - 1 downto 0);
    p_ZL18eligibility_traces_3_address1 <= p_ZL18eligibility_traces_3_addr_reg_965;
    p_ZL18eligibility_traces_3_ce0 <= p_ZL18eligibility_traces_3_ce0_local;

    p_ZL18eligibility_traces_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            p_ZL18eligibility_traces_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_3_ce1 <= p_ZL18eligibility_traces_3_ce1_local;

    p_ZL18eligibility_traces_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZL18eligibility_traces_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL18eligibility_traces_3_d1 <= p_ZL18eligibility_traces_3_d1_local;

    p_ZL18eligibility_traces_3_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, trunc_ln4_reg_1054, ap_block_pp0_stage0, ap_block_pp0_stage1_grp0)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_ZL18eligibility_traces_3_d1_local <= trunc_ln4_reg_1054;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_ZL18eligibility_traces_3_d1_local <= ap_const_lv16_0;
            else 
                p_ZL18eligibility_traces_3_d1_local <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZL18eligibility_traces_3_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZL18eligibility_traces_3_we1 <= p_ZL18eligibility_traces_3_we1_local;

    p_ZL18eligibility_traces_3_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln177, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, update_post_id_cast2_reg_920, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, icmp_ln183_fu_724_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast2_reg_920 = ap_const_lv2_3) and (ap_const_lv1_1 = and_ln177) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln183_fu_724_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (update_post_id_cast2_reg_920 = ap_const_lv2_3) and (ap_const_lv1_1 = and_ln177) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZL18eligibility_traces_3_we1_local <= ap_const_logic_1;
        else 
            p_ZL18eligibility_traces_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln180_fu_614_p3 <= 
        add_ln180_fu_609_p2 when (icmp_ln180_fu_604_p2(0) = '1') else 
        tmp_25_cast_reg_981;
    select_ln189_1_fu_806_p3 <= 
        select_ln189_fu_799_p3 when (tmp_109_fu_782_p3(0) = '1') else 
        tmp_118_cast_reg_1067;
    select_ln189_fu_799_p3 <= 
        add_ln189_fu_794_p2 when (icmp_ln189_fu_789_p2(0) = '1') else 
        tmp_118_cast_reg_1067;
    select_ln70_1_fu_843_p3 <= 
        ap_const_lv8_7F when (icmp_ln70_reg_1085(0) = '1') else 
        ap_const_lv8_80;
    select_ln70_fu_855_p3 <= 
        select_ln70_1_fu_843_p3 when (or_ln70_fu_850_p2(0) = '1') else 
        trunc_ln72_fu_840_p1;
        sext_ln176_fu_628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(modulated_delta_1_fu_621_p3),16));

        sext_ln180_2_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln180_reg_976),27));

        sext_ln184_1_cast_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln184_1),26));

        sext_ln184_cast_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln184),32));

        sext_ln188_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(current_weight_reg_1046),16));

        sext_ln189_cast_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln189),32));

    shl_ln3_fu_656_p3 <= (tmp_112_fu_633_p11 & ap_const_lv8_0);
    shl_ln_fu_508_p3 <= (tmp_111_fu_498_p4 & ap_const_lv8_0);
    tmp_108_fu_596_p3 <= sext_ln180_2_fu_593_p1(26 downto 26);
    tmp_109_fu_782_p3 <= mul_ln189_reg_1062(31 downto 31);
    tmp_110_fu_527_p3 <= (trunc_ln173_reg_908 & ap_const_lv4_0);
    tmp_111_fu_498_p4 <= weight_update_fifo_dout(23 downto 16);
    tmp_112_fu_633_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_113_fu_819_p4 <= new_weight_fu_813_p2(15 downto 7);
    tmp_nbreadreq_fu_202_p3 <= (0=>(weight_update_fifo_empty_n), others=>'-');
    tmp_s_fu_520_p3 <= (trunc_ln173_reg_908 & ap_const_lv3_0);
    trunc_ln173_fu_454_p1 <= weight_update_fifo_dout(6 - 1 downto 0);
    trunc_ln180_fu_578_p1 <= mul_ln180_fu_563_p2(16 - 1 downto 0);
    trunc_ln189_fu_775_p1 <= mul_ln189_fu_760_p2(8 - 1 downto 0);
    trunc_ln72_fu_840_p1 <= new_weight_reg_1079(8 - 1 downto 0);

    weight_update_fifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0_reg, tmp_reg_899, weight_update_fifo_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1)
    begin
        if (((tmp_reg_899 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            weight_update_fifo_blk_n <= weight_update_fifo_empty_n;
        else 
            weight_update_fifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weight_update_fifo_read_assign_proc : process(ap_enable_reg_pp0_iter0_reg, tmp_reg_899, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((tmp_reg_899 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            weight_update_fifo_read <= ap_const_logic_1;
        else 
            weight_update_fifo_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln173_1_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln173_reg_971),64));
    zext_ln173_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln173_s_reg_932),9));
    zext_ln183_1_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln183_1_fu_537_p2),64));
    zext_ln183_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_reg_927),10));
end behav;
