open_project ${HLSLIB_PROJECT_NAME} 
open_solution ${HLSLIB_PART_NAME}  
set_part ${HLSLIB_PART_NAME} 
add_files -cflags "${HLSLIB_SYNTHESIS_FLAGS}" "${HLSLIB_SRC_SYNTHESIS}" 
set_top ${HLSLIB_ENTRY_FUNCTION} 
create_clock -period ${HLSLIB_TARGET_CLOCK}MHz -name default
set_clock_uncertainty ${HLSLIB_TARGET_CLOCK_UNCERTAINTY} 
# SDAccel default options
config_rtl -register_reset
config_interface -m_axi_addr64
config_schedule -relax_ii_for_timing
config_compile -pipeline_loops 64
config_compile -name_max_length 256
csynth_design
exit