Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot recorder_tb_behav xil_defaultlib.recorder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'p' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:81]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addrb' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:90]
WARNING: [VRFC 10-3823] variable 'finish' might have multiple concurrent drivers [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v" Line 10. Module xilinx_true_dual_port_read_first_2_clock_ram(RAM_WIDTH=8,RAM_DEPTH=18000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v" Line 10. Module xilinx_true_dual_port_read_first_2_clock_ram(RAM_WIDTH=8,RAM_DEPTH=18000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.luts [\luts(c_xdevicefamily="spartan7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.xilinx_true_dual_port_read_first...
Compiling module xil_defaultlib.recorder
Compiling module xil_defaultlib.recorder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recorder_tb_behav
