<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>MPAMF_AIDR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMF_AIDR, MPAM Architecture Identification Register</h1><p>The MPAMF_AIDR characteristics are:</p><h2>Purpose</h2><p>Identifies the version of the MPAM architecture that this MSC implements.</p><p><del>Note: The following values are defined for bits [7:0]:</del></p><ul><li><p><span class="hexnumber"><del>0x01</del></span><del> == MPAM architecture v0.1</del></p></li><li><p><span class="hexnumber"><del>0x10</del></span><del> == MPAM architecture v1.0</del></p></li><li><p><span class="hexnumber"><del>0x11</del></span><del> == MPAM architecture v1.1</del></p></li></ul><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><p><ins>The following values are defined for bits [7:0]:
 0x01 == MPAM architecture v0.1
 </ins><span class="hexnumber"><ins>0x10</ins></span><ins> == MPAM architecture v1.0
* </ins><span class="hexnumber"><ins>0x11</ins></span><ins> == MPAM architecture v1.1</ins></p></div><h2>Configuration</h2><p><ins>The power domain of MPAMF_AIDR is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.
    </ins></p><p>This register is present only when FEAT_MPAM is implemented. Otherwise, direct accesses to MPAMF_AIDR are <span class="arm-defined-word">RES0</span>.</p><p>The power and reset domain of each MSC component is specific to that component.</p><h2>Attributes</h2><p>MPAMF_AIDR is a 32-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-31_8">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">ArchMajorRev</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">ArchMinorRev</a></td></tr></tbody></table><h4 id="fieldset_0-31_8">Bits [31:8]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-7_4">ArchMajorRev, bits [7:4]</h4><div class="field"><p>Major revision of the MPAM architecture implemented by the MSC.</p><p>This table shows the only valid combinations of MPAM version numbers in an MSC. FORCE_NS functionality is only available in MPAM v0.1.</p><table class="valuetable"><thead><tr><th>ArchMajorRev</th><th>ArchMinorRev</th><th>MPAMv</th><th>Available</th></tr></thead><tbody><tr><td>0</td><td>0</td><td/><td>None.</td></tr><tr><td>0</td><td>1</td><td>v0.1</td><td>MPAMv1.0 + MPAMv1.1 + FORCE_NS</td></tr><tr><td>1</td><td>0</td><td>v1.0</td><td>MPAMv1.0</td></tr><tr><td>1</td><td>1</td><td>v1.1</td><td>MPAMv1.0 + MPAMv1.1 - FORCE_NS</td></tr></tbody></table><p>Use of MPAMv0.1 in MSCs is restricted to limited circumstances. The MSC must be able to initiate requests in the Secure address space which have MPAM PARTID forced to the Non-secure space with that forcing not controllable or observable by the software that configures the device for Secure requests. Please contact Arm before setting MPAMF_AIDR to report MPAMv0.1.</p></div><h4 id="fieldset_0-3_0">ArchMinorRev, bits [3:0]</h4><div class="field"><p>Minor revision of the MPAM architecture implemented by the MSC.</p><p>See the table in the description of the ArchMajorRev field in this register.</p></div><h2>Accessing MPAMF_AIDR</h2><p>This register is within the MPAM feature page memory frames.</p><p>In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.</p><p>MPAMF_AIDR is read-only.</p><p>MPAMF_AIDR must be readable from the Secure, Non-secure, Root, and Realm MPAM feature pages.</p><p>MPAMF_AIDR must have the same contents in the Secure, Non-secure, Root, and Realm MPAM feature pages.</p><h4>MPAMF_AIDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0020</span></td><td>MPAMF_AIDR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0020</span></td><td>MPAMF_AIDR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0020</span></td><td>MPAMF_AIDR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0020</span></td><td>MPAMF_AIDR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>