
STM_quadcopter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000934c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  080094f0  080094f0  000194f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099ac  080099ac  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  080099ac  080099ac  000199ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099b4  080099b4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099b4  080099b4  000199b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099b8  080099b8  000199b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080099bc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  200001f0  08009ba8  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  08009ba8  000204d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018f97  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003110  00000000  00000000  000391b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001168  00000000  00000000  0003c2c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001048  00000000  00000000  0003d430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001914c  00000000  00000000  0003e478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018348  00000000  00000000  000575c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092594  00000000  00000000  0006f90c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00101ea0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059c8  00000000  00000000  00101ef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080094d4 	.word	0x080094d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	080094d4 	.word	0x080094d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <ESC_Init>:

char cmd_rx[1];


// FUNCTIONS *****************************
void ESC_Init(ESC_CONF * ESC_speed){
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]

	  ESC_speed->FR = 0;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2200      	movs	r2, #0
 8000efc:	801a      	strh	r2, [r3, #0]
	  ESC_speed->FL = 0;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2200      	movs	r2, #0
 8000f02:	805a      	strh	r2, [r3, #2]
	  ESC_speed->RR = 0;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2200      	movs	r2, #0
 8000f08:	809a      	strh	r2, [r3, #4]
	  ESC_speed->RL = 0;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	80da      	strh	r2, [r3, #6]

	  ESC_speed->state = ARMED;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2201      	movs	r2, #1
 8000f14:	721a      	strb	r2, [r3, #8]

	  // Set PWM to 0 for the ESC (1 ms)
	  TIM3->CCR1 = ESC_speed->FR + 1000;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8000f1e:	4b0d      	ldr	r3, [pc, #52]	; (8000f54 <ESC_Init+0x64>)
 8000f20:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM3->CCR2 = ESC_speed->FL + 1000;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	885b      	ldrh	r3, [r3, #2]
 8000f26:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8000f2a:	4b0a      	ldr	r3, [pc, #40]	; (8000f54 <ESC_Init+0x64>)
 8000f2c:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM3->CCR3 = ESC_speed->RR + 1000;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	889b      	ldrh	r3, [r3, #4]
 8000f32:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8000f36:	4b07      	ldr	r3, [pc, #28]	; (8000f54 <ESC_Init+0x64>)
 8000f38:	63da      	str	r2, [r3, #60]	; 0x3c
	  TIM3->CCR4 = ESC_speed->RL + 1000;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	88db      	ldrh	r3, [r3, #6]
 8000f3e:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8000f42:	4b04      	ldr	r3, [pc, #16]	; (8000f54 <ESC_Init+0x64>)
 8000f44:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	40000400 	.word	0x40000400

08000f58 <ESC_followCmd>:


void ESC_followCmd(ESC_CONF * ESC_speed, IMU_MEASURE * MPU_measure, char cmd){
 8000f58:	b5b0      	push	{r4, r5, r7, lr}
 8000f5a:	b094      	sub	sp, #80	; 0x50
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	4613      	mov	r3, r2
 8000f64:	71fb      	strb	r3, [r7, #7]

	int dummy = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	643b      	str	r3, [r7, #64]	; 0x40
	int cmd_pitch = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	64fb      	str	r3, [r7, #76]	; 0x4c
	int cmd_roll  = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	64bb      	str	r3, [r7, #72]	; 0x48
	int cmd_up    = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	647b      	str	r3, [r7, #68]	; 0x44

	// PID values
	int P_pitch = 2;
 8000f76:	2302      	movs	r3, #2
 8000f78:	63fb      	str	r3, [r7, #60]	; 0x3c
	int D_pitch  = 1;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	63bb      	str	r3, [r7, #56]	; 0x38
	//int I_pitch = 0;
	int P_roll  = 2;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	637b      	str	r3, [r7, #52]	; 0x34
	int D_roll  = 1;
 8000f82:	2301      	movs	r3, #1
 8000f84:	633b      	str	r3, [r7, #48]	; 0x30
	//int I_roll = 0;


	if(cmd == 'W'){	// forward
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	2b57      	cmp	r3, #87	; 0x57
 8000f8a:	d103      	bne.n	8000f94 <ESC_followCmd+0x3c>
		cmd_pitch = -10;
 8000f8c:	f06f 0309 	mvn.w	r3, #9
 8000f90:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000f92:	e038      	b.n	8001006 <ESC_followCmd+0xae>

	}else if(cmd == 'A'){ // left
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	2b41      	cmp	r3, #65	; 0x41
 8000f98:	d103      	bne.n	8000fa2 <ESC_followCmd+0x4a>
		cmd_roll = -10;
 8000f9a:	f06f 0309 	mvn.w	r3, #9
 8000f9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8000fa0:	e031      	b.n	8001006 <ESC_followCmd+0xae>

	}else if(cmd == 'S'){ // back
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b53      	cmp	r3, #83	; 0x53
 8000fa6:	d102      	bne.n	8000fae <ESC_followCmd+0x56>
		cmd_pitch = 10;
 8000fa8:	230a      	movs	r3, #10
 8000faa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000fac:	e02b      	b.n	8001006 <ESC_followCmd+0xae>

	}else if(cmd == 'D'){ // right
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2b44      	cmp	r3, #68	; 0x44
 8000fb2:	d102      	bne.n	8000fba <ESC_followCmd+0x62>
		cmd_roll = +10;
 8000fb4:	230a      	movs	r3, #10
 8000fb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8000fb8:	e025      	b.n	8001006 <ESC_followCmd+0xae>

	}else if(cmd == 'I'){ // up
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	2b49      	cmp	r3, #73	; 0x49
 8000fbe:	d102      	bne.n	8000fc6 <ESC_followCmd+0x6e>
		cmd_up = 50;
 8000fc0:	2332      	movs	r3, #50	; 0x32
 8000fc2:	647b      	str	r3, [r7, #68]	; 0x44
 8000fc4:	e01f      	b.n	8001006 <ESC_followCmd+0xae>

	}else if(cmd == 'J'){ // rotate left
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	2b4a      	cmp	r3, #74	; 0x4a
 8000fca:	d102      	bne.n	8000fd2 <ESC_followCmd+0x7a>
		dummy = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	643b      	str	r3, [r7, #64]	; 0x40
 8000fd0:	e019      	b.n	8001006 <ESC_followCmd+0xae>

	}else if(cmd == 'K'){ // down
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b4b      	cmp	r3, #75	; 0x4b
 8000fd6:	d103      	bne.n	8000fe0 <ESC_followCmd+0x88>
		cmd_up = -50;
 8000fd8:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8000fdc:	647b      	str	r3, [r7, #68]	; 0x44
 8000fde:	e012      	b.n	8001006 <ESC_followCmd+0xae>

	}else if(cmd == 'L'){ // rotate right
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	2b4c      	cmp	r3, #76	; 0x4c
 8000fe4:	d102      	bne.n	8000fec <ESC_followCmd+0x94>
		dummy = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	643b      	str	r3, [r7, #64]	; 0x40
 8000fea:	e00c      	b.n	8001006 <ESC_followCmd+0xae>

	}else if(cmd == 'X'){ // disarm drone
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	2b58      	cmp	r3, #88	; 0x58
 8000ff0:	d103      	bne.n	8000ffa <ESC_followCmd+0xa2>
		ESC_speed->state = DISARMED;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	721a      	strb	r2, [r3, #8]
 8000ff8:	e005      	b.n	8001006 <ESC_followCmd+0xae>

	}else if(cmd == 'C'){ // arms DRONE
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2b43      	cmp	r3, #67	; 0x43
 8000ffe:	d102      	bne.n	8001006 <ESC_followCmd+0xae>
		ESC_speed->state = ARMED;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2201      	movs	r2, #1
 8001004:	721a      	strb	r2, [r3, #8]

	}

	if(ESC_speed->state == ARMED){
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	7a1b      	ldrb	r3, [r3, #8]
 800100a:	2b01      	cmp	r3, #1
 800100c:	f040 815f 	bne.w	80012ce <ESC_followCmd+0x376>

		double pitch_err   = cmd_pitch - MPU_measure->angle_X;
 8001010:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001012:	f7ff fa8f 	bl	8000534 <__aeabi_i2d>
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101c:	f7ff f93c 	bl	8000298 <__aeabi_dsub>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		double pitch_d_err = MPU_measure->angle_dX;
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800102e:	e9c7 2308 	strd	r2, r3, [r7, #32]

		double roll_err    = cmd_roll  - MPU_measure->angle_Y;
 8001032:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001034:	f7ff fa7e 	bl	8000534 <__aeabi_i2d>
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800103e:	f7ff f92b 	bl	8000298 <__aeabi_dsub>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double roll_d_err  = MPU_measure->angle_dY;
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001050:	e9c7 2304 	strd	r2, r3, [r7, #16]

		// DA PROVARE NON SONO SICURO
		ESC_speed->FR = cmd_up + pitch_err*P_pitch - pitch_d_err*D_pitch - roll_err*P_roll + roll_d_err*D_roll;
 8001054:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001056:	f7ff fa6d 	bl	8000534 <__aeabi_i2d>
 800105a:	4604      	mov	r4, r0
 800105c:	460d      	mov	r5, r1
 800105e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001060:	f7ff fa68 	bl	8000534 <__aeabi_i2d>
 8001064:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001068:	f7ff face 	bl	8000608 <__aeabi_dmul>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4620      	mov	r0, r4
 8001072:	4629      	mov	r1, r5
 8001074:	f7ff f912 	bl	800029c <__adddf3>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	4614      	mov	r4, r2
 800107e:	461d      	mov	r5, r3
 8001080:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001082:	f7ff fa57 	bl	8000534 <__aeabi_i2d>
 8001086:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800108a:	f7ff fabd 	bl	8000608 <__aeabi_dmul>
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	4620      	mov	r0, r4
 8001094:	4629      	mov	r1, r5
 8001096:	f7ff f8ff 	bl	8000298 <__aeabi_dsub>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4614      	mov	r4, r2
 80010a0:	461d      	mov	r5, r3
 80010a2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80010a4:	f7ff fa46 	bl	8000534 <__aeabi_i2d>
 80010a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80010ac:	f7ff faac 	bl	8000608 <__aeabi_dmul>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4620      	mov	r0, r4
 80010b6:	4629      	mov	r1, r5
 80010b8:	f7ff f8ee 	bl	8000298 <__aeabi_dsub>
 80010bc:	4602      	mov	r2, r0
 80010be:	460b      	mov	r3, r1
 80010c0:	4614      	mov	r4, r2
 80010c2:	461d      	mov	r5, r3
 80010c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010c6:	f7ff fa35 	bl	8000534 <__aeabi_i2d>
 80010ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80010ce:	f7ff fa9b 	bl	8000608 <__aeabi_dmul>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4620      	mov	r0, r4
 80010d8:	4629      	mov	r1, r5
 80010da:	f7ff f8df 	bl	800029c <__adddf3>
 80010de:	4602      	mov	r2, r0
 80010e0:	460b      	mov	r3, r1
 80010e2:	4610      	mov	r0, r2
 80010e4:	4619      	mov	r1, r3
 80010e6:	f7ff fd67 	bl	8000bb8 <__aeabi_d2uiz>
 80010ea:	4603      	mov	r3, r0
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	801a      	strh	r2, [r3, #0]
		ESC_speed->FL = cmd_up + pitch_err*P_pitch - pitch_d_err*D_pitch + roll_err*P_roll - roll_d_err*D_roll;
 80010f2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80010f4:	f7ff fa1e 	bl	8000534 <__aeabi_i2d>
 80010f8:	4604      	mov	r4, r0
 80010fa:	460d      	mov	r5, r1
 80010fc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80010fe:	f7ff fa19 	bl	8000534 <__aeabi_i2d>
 8001102:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001106:	f7ff fa7f 	bl	8000608 <__aeabi_dmul>
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	4620      	mov	r0, r4
 8001110:	4629      	mov	r1, r5
 8001112:	f7ff f8c3 	bl	800029c <__adddf3>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	4614      	mov	r4, r2
 800111c:	461d      	mov	r5, r3
 800111e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001120:	f7ff fa08 	bl	8000534 <__aeabi_i2d>
 8001124:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001128:	f7ff fa6e 	bl	8000608 <__aeabi_dmul>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	4620      	mov	r0, r4
 8001132:	4629      	mov	r1, r5
 8001134:	f7ff f8b0 	bl	8000298 <__aeabi_dsub>
 8001138:	4602      	mov	r2, r0
 800113a:	460b      	mov	r3, r1
 800113c:	4614      	mov	r4, r2
 800113e:	461d      	mov	r5, r3
 8001140:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001142:	f7ff f9f7 	bl	8000534 <__aeabi_i2d>
 8001146:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800114a:	f7ff fa5d 	bl	8000608 <__aeabi_dmul>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	4620      	mov	r0, r4
 8001154:	4629      	mov	r1, r5
 8001156:	f7ff f8a1 	bl	800029c <__adddf3>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4614      	mov	r4, r2
 8001160:	461d      	mov	r5, r3
 8001162:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001164:	f7ff f9e6 	bl	8000534 <__aeabi_i2d>
 8001168:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800116c:	f7ff fa4c 	bl	8000608 <__aeabi_dmul>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	4620      	mov	r0, r4
 8001176:	4629      	mov	r1, r5
 8001178:	f7ff f88e 	bl	8000298 <__aeabi_dsub>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	4610      	mov	r0, r2
 8001182:	4619      	mov	r1, r3
 8001184:	f7ff fd18 	bl	8000bb8 <__aeabi_d2uiz>
 8001188:	4603      	mov	r3, r0
 800118a:	b29a      	uxth	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	805a      	strh	r2, [r3, #2]
		ESC_speed->RR = cmd_up - pitch_err*P_pitch + pitch_d_err*D_pitch - roll_err*P_roll + roll_d_err*D_roll;
 8001190:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001192:	f7ff f9cf 	bl	8000534 <__aeabi_i2d>
 8001196:	4604      	mov	r4, r0
 8001198:	460d      	mov	r5, r1
 800119a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800119c:	f7ff f9ca 	bl	8000534 <__aeabi_i2d>
 80011a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80011a4:	f7ff fa30 	bl	8000608 <__aeabi_dmul>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	4620      	mov	r0, r4
 80011ae:	4629      	mov	r1, r5
 80011b0:	f7ff f872 	bl	8000298 <__aeabi_dsub>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	4614      	mov	r4, r2
 80011ba:	461d      	mov	r5, r3
 80011bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80011be:	f7ff f9b9 	bl	8000534 <__aeabi_i2d>
 80011c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011c6:	f7ff fa1f 	bl	8000608 <__aeabi_dmul>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4620      	mov	r0, r4
 80011d0:	4629      	mov	r1, r5
 80011d2:	f7ff f863 	bl	800029c <__adddf3>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4614      	mov	r4, r2
 80011dc:	461d      	mov	r5, r3
 80011de:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80011e0:	f7ff f9a8 	bl	8000534 <__aeabi_i2d>
 80011e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80011e8:	f7ff fa0e 	bl	8000608 <__aeabi_dmul>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4620      	mov	r0, r4
 80011f2:	4629      	mov	r1, r5
 80011f4:	f7ff f850 	bl	8000298 <__aeabi_dsub>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4614      	mov	r4, r2
 80011fe:	461d      	mov	r5, r3
 8001200:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001202:	f7ff f997 	bl	8000534 <__aeabi_i2d>
 8001206:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800120a:	f7ff f9fd 	bl	8000608 <__aeabi_dmul>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4620      	mov	r0, r4
 8001214:	4629      	mov	r1, r5
 8001216:	f7ff f841 	bl	800029c <__adddf3>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4610      	mov	r0, r2
 8001220:	4619      	mov	r1, r3
 8001222:	f7ff fcc9 	bl	8000bb8 <__aeabi_d2uiz>
 8001226:	4603      	mov	r3, r0
 8001228:	b29a      	uxth	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	809a      	strh	r2, [r3, #4]
		ESC_speed->RL = cmd_up - pitch_err*P_pitch + pitch_d_err*D_pitch + roll_err*P_roll - roll_d_err*D_roll;
 800122e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001230:	f7ff f980 	bl	8000534 <__aeabi_i2d>
 8001234:	4604      	mov	r4, r0
 8001236:	460d      	mov	r5, r1
 8001238:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800123a:	f7ff f97b 	bl	8000534 <__aeabi_i2d>
 800123e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001242:	f7ff f9e1 	bl	8000608 <__aeabi_dmul>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4620      	mov	r0, r4
 800124c:	4629      	mov	r1, r5
 800124e:	f7ff f823 	bl	8000298 <__aeabi_dsub>
 8001252:	4602      	mov	r2, r0
 8001254:	460b      	mov	r3, r1
 8001256:	4614      	mov	r4, r2
 8001258:	461d      	mov	r5, r3
 800125a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800125c:	f7ff f96a 	bl	8000534 <__aeabi_i2d>
 8001260:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001264:	f7ff f9d0 	bl	8000608 <__aeabi_dmul>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4620      	mov	r0, r4
 800126e:	4629      	mov	r1, r5
 8001270:	f7ff f814 	bl	800029c <__adddf3>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4614      	mov	r4, r2
 800127a:	461d      	mov	r5, r3
 800127c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800127e:	f7ff f959 	bl	8000534 <__aeabi_i2d>
 8001282:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001286:	f7ff f9bf 	bl	8000608 <__aeabi_dmul>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4620      	mov	r0, r4
 8001290:	4629      	mov	r1, r5
 8001292:	f7ff f803 	bl	800029c <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4614      	mov	r4, r2
 800129c:	461d      	mov	r5, r3
 800129e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80012a0:	f7ff f948 	bl	8000534 <__aeabi_i2d>
 80012a4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012a8:	f7ff f9ae 	bl	8000608 <__aeabi_dmul>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	4620      	mov	r0, r4
 80012b2:	4629      	mov	r1, r5
 80012b4:	f7fe fff0 	bl	8000298 <__aeabi_dsub>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f7ff fc7a 	bl	8000bb8 <__aeabi_d2uiz>
 80012c4:	4603      	mov	r3, r0
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	80da      	strh	r2, [r3, #6]
		ESC_speed->FR = 0;
		ESC_speed->FL = 0;
		ESC_speed->RR = 0;
		ESC_speed->RL = 0;
	}
}
 80012cc:	e00f      	b.n	80012ee <ESC_followCmd+0x396>
	}else if(ESC_speed->state == DISARMED){
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	7a1b      	ldrb	r3, [r3, #8]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d10b      	bne.n	80012ee <ESC_followCmd+0x396>
		ESC_speed->FR = 0;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2200      	movs	r2, #0
 80012da:	801a      	strh	r2, [r3, #0]
		ESC_speed->FL = 0;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2200      	movs	r2, #0
 80012e0:	805a      	strh	r2, [r3, #2]
		ESC_speed->RR = 0;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	2200      	movs	r2, #0
 80012e6:	809a      	strh	r2, [r3, #4]
		ESC_speed->RL = 0;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2200      	movs	r2, #0
 80012ec:	80da      	strh	r2, [r3, #6]
}
 80012ee:	bf00      	nop
 80012f0:	3750      	adds	r7, #80	; 0x50
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080012f8 <ESC_setSpeed>:


void ESC_setSpeed(ESC_CONF * ESC_speed){
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]

	int top_lim = 600;
 8001300:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001304:	60fb      	str	r3, [r7, #12]
	int low_lim = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]


	if(ESC_speed->FL > top_lim){
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	885b      	ldrh	r3, [r3, #2]
 800130e:	461a      	mov	r2, r3
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4293      	cmp	r3, r2
 8001314:	da04      	bge.n	8001320 <ESC_setSpeed+0x28>
	  ESC_speed->FL = top_lim;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	b29a      	uxth	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	805a      	strh	r2, [r3, #2]
 800131e:	e009      	b.n	8001334 <ESC_setSpeed+0x3c>
	}else if(ESC_speed->FL <= low_lim){
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	885b      	ldrh	r3, [r3, #2]
 8001324:	461a      	mov	r2, r3
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	4293      	cmp	r3, r2
 800132a:	db03      	blt.n	8001334 <ESC_setSpeed+0x3c>
	  ESC_speed->FL = low_lim;
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	b29a      	uxth	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	805a      	strh	r2, [r3, #2]
	}

	if(ESC_speed->FR > top_lim){
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	881b      	ldrh	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4293      	cmp	r3, r2
 800133e:	da04      	bge.n	800134a <ESC_setSpeed+0x52>
	  ESC_speed->FR = top_lim;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	b29a      	uxth	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	801a      	strh	r2, [r3, #0]
 8001348:	e009      	b.n	800135e <ESC_setSpeed+0x66>
	}else if(ESC_speed->FR <= low_lim){
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	461a      	mov	r2, r3
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	4293      	cmp	r3, r2
 8001354:	db03      	blt.n	800135e <ESC_setSpeed+0x66>
	  ESC_speed->FR = low_lim;
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	b29a      	uxth	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	801a      	strh	r2, [r3, #0]
	}

	if(ESC_speed->RR > top_lim){
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	889b      	ldrh	r3, [r3, #4]
 8001362:	461a      	mov	r2, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	4293      	cmp	r3, r2
 8001368:	da04      	bge.n	8001374 <ESC_setSpeed+0x7c>
	  ESC_speed->RR = top_lim;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	b29a      	uxth	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	809a      	strh	r2, [r3, #4]
 8001372:	e009      	b.n	8001388 <ESC_setSpeed+0x90>
	}else if(ESC_speed->RR <= low_lim){
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	889b      	ldrh	r3, [r3, #4]
 8001378:	461a      	mov	r2, r3
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	4293      	cmp	r3, r2
 800137e:	db03      	blt.n	8001388 <ESC_setSpeed+0x90>
	  ESC_speed->RR = low_lim;
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	b29a      	uxth	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	809a      	strh	r2, [r3, #4]
	}

	if(ESC_speed->RL > top_lim){
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	88db      	ldrh	r3, [r3, #6]
 800138c:	461a      	mov	r2, r3
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4293      	cmp	r3, r2
 8001392:	da04      	bge.n	800139e <ESC_setSpeed+0xa6>
	  ESC_speed->RL = top_lim;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	b29a      	uxth	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	80da      	strh	r2, [r3, #6]
 800139c:	e009      	b.n	80013b2 <ESC_setSpeed+0xba>
	}else if(ESC_speed->RL <= low_lim){
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	88db      	ldrh	r3, [r3, #6]
 80013a2:	461a      	mov	r2, r3
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	4293      	cmp	r3, r2
 80013a8:	db03      	blt.n	80013b2 <ESC_setSpeed+0xba>
	  ESC_speed->RL = low_lim;
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	80da      	strh	r2, [r3, #6]
	}

	TIM3->CCR1 = ESC_speed->FR + 1000;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	881b      	ldrh	r3, [r3, #0]
 80013b6:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80013ba:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <ESC_setSpeed+0xf8>)
 80013bc:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = ESC_speed->FL + 1000;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	885b      	ldrh	r3, [r3, #2]
 80013c2:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <ESC_setSpeed+0xf8>)
 80013c8:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = ESC_speed->RR + 1000;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	889b      	ldrh	r3, [r3, #4]
 80013ce:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80013d2:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <ESC_setSpeed+0xf8>)
 80013d4:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = ESC_speed->RL + 1000;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	88db      	ldrh	r3, [r3, #6]
 80013da:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80013de:	4b04      	ldr	r3, [pc, #16]	; (80013f0 <ESC_setSpeed+0xf8>)
 80013e0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80013e2:	bf00      	nop
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40000400 	.word	0x40000400

080013f4 <CMD_transform>:




void CMD_transform(ESC_CONF * ESC_speed, char cmd){
 80013f4:	b480      	push	{r7}
 80013f6:	b089      	sub	sp, #36	; 0x24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	460b      	mov	r3, r1
 80013fe:	70fb      	strb	r3, [r7, #3]

	int deltaFR = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	61fb      	str	r3, [r7, #28]
	int deltaFL = 0;
 8001404:	2300      	movs	r3, #0
 8001406:	61bb      	str	r3, [r7, #24]
	int deltaRR = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	617b      	str	r3, [r7, #20]
	int deltaRL = 0;
 800140c:	2300      	movs	r3, #0
 800140e:	613b      	str	r3, [r7, #16]
	int dummy = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]
	int delta = 10;
 8001414:	230a      	movs	r3, #10
 8001416:	60bb      	str	r3, [r7, #8]

	if(cmd == 'W'){	// forward
 8001418:	78fb      	ldrb	r3, [r7, #3]
 800141a:	2b57      	cmp	r3, #87	; 0x57
 800141c:	d110      	bne.n	8001440 <CMD_transform+0x4c>
		deltaFR -= delta;
 800141e:	69fa      	ldr	r2, [r7, #28]
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	61fb      	str	r3, [r7, #28]
		deltaFL -= delta;
 8001426:	69ba      	ldr	r2, [r7, #24]
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	61bb      	str	r3, [r7, #24]
		deltaRR += delta;
 800142e:	697a      	ldr	r2, [r7, #20]
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	4413      	add	r3, r2
 8001434:	617b      	str	r3, [r7, #20]
		deltaRL += delta;
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	4413      	add	r3, r2
 800143c:	613b      	str	r3, [r7, #16]
 800143e:	e09b      	b.n	8001578 <CMD_transform+0x184>

	}else if(cmd == 'A'){ // left
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	2b41      	cmp	r3, #65	; 0x41
 8001444:	d110      	bne.n	8001468 <CMD_transform+0x74>
		deltaFR += delta;
 8001446:	69fa      	ldr	r2, [r7, #28]
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	4413      	add	r3, r2
 800144c:	61fb      	str	r3, [r7, #28]
		deltaFL -= delta;
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	61bb      	str	r3, [r7, #24]
		deltaRR += delta;
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	4413      	add	r3, r2
 800145c:	617b      	str	r3, [r7, #20]
		deltaRL -= delta;
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	613b      	str	r3, [r7, #16]
 8001466:	e087      	b.n	8001578 <CMD_transform+0x184>

	}else if(cmd == 'S'){ // back
 8001468:	78fb      	ldrb	r3, [r7, #3]
 800146a:	2b53      	cmp	r3, #83	; 0x53
 800146c:	d110      	bne.n	8001490 <CMD_transform+0x9c>
		deltaFR += delta;
 800146e:	69fa      	ldr	r2, [r7, #28]
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	4413      	add	r3, r2
 8001474:	61fb      	str	r3, [r7, #28]
		deltaFL += delta;
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	4413      	add	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
		deltaRR -= delta;
 800147e:	697a      	ldr	r2, [r7, #20]
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	617b      	str	r3, [r7, #20]
		deltaRL -= delta;
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	613b      	str	r3, [r7, #16]
 800148e:	e073      	b.n	8001578 <CMD_transform+0x184>

	}else if(cmd == 'D'){ // right
 8001490:	78fb      	ldrb	r3, [r7, #3]
 8001492:	2b44      	cmp	r3, #68	; 0x44
 8001494:	d110      	bne.n	80014b8 <CMD_transform+0xc4>
		deltaFR -= delta;
 8001496:	69fa      	ldr	r2, [r7, #28]
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	61fb      	str	r3, [r7, #28]
		deltaFL += delta;
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	4413      	add	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
		deltaRR -= delta;
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	617b      	str	r3, [r7, #20]
		deltaRL += delta;
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	4413      	add	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
 80014b6:	e05f      	b.n	8001578 <CMD_transform+0x184>

	}else if(cmd == 'I'){ // up
 80014b8:	78fb      	ldrb	r3, [r7, #3]
 80014ba:	2b49      	cmp	r3, #73	; 0x49
 80014bc:	d110      	bne.n	80014e0 <CMD_transform+0xec>
		deltaFR += delta;
 80014be:	69fa      	ldr	r2, [r7, #28]
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	4413      	add	r3, r2
 80014c4:	61fb      	str	r3, [r7, #28]
		deltaFL += delta;
 80014c6:	69ba      	ldr	r2, [r7, #24]
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	4413      	add	r3, r2
 80014cc:	61bb      	str	r3, [r7, #24]
		deltaRR += delta;
 80014ce:	697a      	ldr	r2, [r7, #20]
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	4413      	add	r3, r2
 80014d4:	617b      	str	r3, [r7, #20]
		deltaRL += delta;
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	4413      	add	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
 80014de:	e04b      	b.n	8001578 <CMD_transform+0x184>

	}else if(cmd == 'J'){ // rotate left
 80014e0:	78fb      	ldrb	r3, [r7, #3]
 80014e2:	2b4a      	cmp	r3, #74	; 0x4a
 80014e4:	d110      	bne.n	8001508 <CMD_transform+0x114>
		deltaFR += delta;
 80014e6:	69fa      	ldr	r2, [r7, #28]
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	4413      	add	r3, r2
 80014ec:	61fb      	str	r3, [r7, #28]
		deltaFL -= delta;
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	61bb      	str	r3, [r7, #24]
		deltaRR -= delta;
 80014f6:	697a      	ldr	r2, [r7, #20]
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	617b      	str	r3, [r7, #20]
		deltaRL += delta;
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	4413      	add	r3, r2
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	e037      	b.n	8001578 <CMD_transform+0x184>

	}else if(cmd == 'K'){ // down
 8001508:	78fb      	ldrb	r3, [r7, #3]
 800150a:	2b4b      	cmp	r3, #75	; 0x4b
 800150c:	d110      	bne.n	8001530 <CMD_transform+0x13c>
		deltaFR -= delta;
 800150e:	69fa      	ldr	r2, [r7, #28]
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	61fb      	str	r3, [r7, #28]
		deltaFL -= delta;
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	61bb      	str	r3, [r7, #24]
		deltaRR -= delta;
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	617b      	str	r3, [r7, #20]
		deltaRL -= delta;
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	613b      	str	r3, [r7, #16]
 800152e:	e023      	b.n	8001578 <CMD_transform+0x184>

	}else if(cmd == 'L'){ // rotate right
 8001530:	78fb      	ldrb	r3, [r7, #3]
 8001532:	2b4c      	cmp	r3, #76	; 0x4c
 8001534:	d110      	bne.n	8001558 <CMD_transform+0x164>
		deltaFR -= delta;
 8001536:	69fa      	ldr	r2, [r7, #28]
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	61fb      	str	r3, [r7, #28]
		deltaFL += delta;
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	4413      	add	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
		deltaRR += delta;
 8001546:	697a      	ldr	r2, [r7, #20]
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	4413      	add	r3, r2
 800154c:	617b      	str	r3, [r7, #20]
		deltaRL -= delta;
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	e00f      	b.n	8001578 <CMD_transform+0x184>

	}else if(cmd == 'X'){ // ?
 8001558:	78fb      	ldrb	r3, [r7, #3]
 800155a:	2b58      	cmp	r3, #88	; 0x58
 800155c:	d10c      	bne.n	8001578 <CMD_transform+0x184>
		ESC_speed->FR = 0;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	801a      	strh	r2, [r3, #0]
		ESC_speed->FL = 0;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	805a      	strh	r2, [r3, #2]
		ESC_speed->RR = 0;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	809a      	strh	r2, [r3, #4]
		ESC_speed->RL = 0;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2200      	movs	r2, #0
 8001574:	80da      	strh	r2, [r3, #6]
		return;
 8001576:	e047      	b.n	8001608 <CMD_transform+0x214>

	}else if(cmd == 'C'){ // ?

	}

	if(ESC_speed->FR==0 && deltaFR<0){
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d105      	bne.n	800158c <CMD_transform+0x198>
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	2b00      	cmp	r3, #0
 8001584:	da02      	bge.n	800158c <CMD_transform+0x198>
		dummy = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	60fb      	str	r3, [r7, #12]
 800158a:	e007      	b.n	800159c <CMD_transform+0x1a8>
	}else{
		ESC_speed->FR += deltaFR;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	881a      	ldrh	r2, [r3, #0]
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	b29b      	uxth	r3, r3
 8001594:	4413      	add	r3, r2
 8001596:	b29a      	uxth	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	801a      	strh	r2, [r3, #0]
	}
	if(ESC_speed->FL==0 && deltaFL<0){
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	885b      	ldrh	r3, [r3, #2]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d105      	bne.n	80015b0 <CMD_transform+0x1bc>
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	da02      	bge.n	80015b0 <CMD_transform+0x1bc>
		dummy = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	e007      	b.n	80015c0 <CMD_transform+0x1cc>
	}else{
		ESC_speed->FL += deltaFL;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	885a      	ldrh	r2, [r3, #2]
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	4413      	add	r3, r2
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	805a      	strh	r2, [r3, #2]
	}
	if(ESC_speed->RR==0 && deltaRR<0){
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	889b      	ldrh	r3, [r3, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d105      	bne.n	80015d4 <CMD_transform+0x1e0>
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	da02      	bge.n	80015d4 <CMD_transform+0x1e0>
		dummy = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	e007      	b.n	80015e4 <CMD_transform+0x1f0>
	}else{
		ESC_speed->RR += deltaRR;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	889a      	ldrh	r2, [r3, #4]
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	b29b      	uxth	r3, r3
 80015dc:	4413      	add	r3, r2
 80015de:	b29a      	uxth	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	809a      	strh	r2, [r3, #4]
	}
	if(ESC_speed->RL==0 && deltaRL<0){
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	88db      	ldrh	r3, [r3, #6]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d105      	bne.n	80015f8 <CMD_transform+0x204>
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	da02      	bge.n	80015f8 <CMD_transform+0x204>
		dummy = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	e007      	b.n	8001608 <CMD_transform+0x214>
	}else{
		ESC_speed->RL += deltaRL;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	88da      	ldrh	r2, [r3, #6]
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	b29b      	uxth	r3, r3
 8001600:	4413      	add	r3, r2
 8001602:	b29a      	uxth	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	80da      	strh	r2, [r3, #6]
	}


}
 8001608:	3724      	adds	r7, #36	; 0x24
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
	...

08001614 <MPU6050_Init>:





void MPU6050_Init(IMU_MEASURE * MPU_measure){
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af04      	add	r7, sp, #16
 800161a:	6078      	str	r0, [r7, #4]

	uint8_t check = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	// Reads from address if device is connected
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 500);
 8001620:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001624:	9302      	str	r3, [sp, #8]
 8001626:	2301      	movs	r3, #1
 8001628:	9301      	str	r3, [sp, #4]
 800162a:	f107 030f 	add.w	r3, r7, #15
 800162e:	9300      	str	r3, [sp, #0]
 8001630:	2301      	movs	r3, #1
 8001632:	2275      	movs	r2, #117	; 0x75
 8001634:	21d0      	movs	r1, #208	; 0xd0
 8001636:	483c      	ldr	r0, [pc, #240]	; (8001728 <MPU6050_Init+0x114>)
 8001638:	f001 fee8 	bl	800340c <HAL_I2C_Mem_Read>

	if(check == 104){
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	2b68      	cmp	r3, #104	; 0x68
 8001640:	d16d      	bne.n	800171e <MPU6050_Init+0x10a>
		PRINTF("MPU6050 initialized \n\r");
 8001642:	483a      	ldr	r0, [pc, #232]	; (800172c <MPU6050_Init+0x118>)
 8001644:	f000 fa94 	bl	8001b70 <PRINTF>

		// exit SLEEP mode
		data=0;
 8001648:	2300      	movs	r3, #0
 800164a:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 500);
 800164c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001650:	9302      	str	r3, [sp, #8]
 8001652:	2301      	movs	r3, #1
 8001654:	9301      	str	r3, [sp, #4]
 8001656:	f107 030e 	add.w	r3, r7, #14
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	2301      	movs	r3, #1
 800165e:	226b      	movs	r2, #107	; 0x6b
 8001660:	21d0      	movs	r1, #208	; 0xd0
 8001662:	4831      	ldr	r0, [pc, #196]	; (8001728 <MPU6050_Init+0x114>)
 8001664:	f001 fdd8 	bl	8003218 <HAL_I2C_Mem_Write>

		// sample frequency = 8 kHZ
		data = 0X07;
 8001668:	2307      	movs	r3, #7
 800166a:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 500);
 800166c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001670:	9302      	str	r3, [sp, #8]
 8001672:	2301      	movs	r3, #1
 8001674:	9301      	str	r3, [sp, #4]
 8001676:	f107 030e 	add.w	r3, r7, #14
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2301      	movs	r3, #1
 800167e:	2219      	movs	r2, #25
 8001680:	21d0      	movs	r1, #208	; 0xd0
 8001682:	4829      	ldr	r0, [pc, #164]	; (8001728 <MPU6050_Init+0x114>)
 8001684:	f001 fdc8 	bl	8003218 <HAL_I2C_Mem_Write>

		// set the MPU digital low pass filter to 250 Hz
		data = 0X01;
 8001688:	2301      	movs	r3, #1
 800168a:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG, 1, &data, 1, 500);
 800168c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001690:	9302      	str	r3, [sp, #8]
 8001692:	2301      	movs	r3, #1
 8001694:	9301      	str	r3, [sp, #4]
 8001696:	f107 030e 	add.w	r3, r7, #14
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	2301      	movs	r3, #1
 800169e:	221a      	movs	r2, #26
 80016a0:	21d0      	movs	r1, #208	; 0xd0
 80016a2:	4821      	ldr	r0, [pc, #132]	; (8001728 <MPU6050_Init+0x114>)
 80016a4:	f001 fdb8 	bl	8003218 <HAL_I2C_Mem_Write>

		// Set up the IMU config (full scale and auto test)
		data = 0x02;
 80016a8:	2302      	movs	r3, #2
 80016aa:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 500);
 80016ac:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016b0:	9302      	str	r3, [sp, #8]
 80016b2:	2301      	movs	r3, #1
 80016b4:	9301      	str	r3, [sp, #4]
 80016b6:	f107 030e 	add.w	r3, r7, #14
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	2301      	movs	r3, #1
 80016be:	221c      	movs	r2, #28
 80016c0:	21d0      	movs	r1, #208	; 0xd0
 80016c2:	4819      	ldr	r0, [pc, #100]	; (8001728 <MPU6050_Init+0x114>)
 80016c4:	f001 fda8 	bl	8003218 <HAL_I2C_Mem_Write>


		// Set up the GYRO config (full scale)
		data = 0x01;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 500);
 80016cc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016d0:	9302      	str	r3, [sp, #8]
 80016d2:	2301      	movs	r3, #1
 80016d4:	9301      	str	r3, [sp, #4]
 80016d6:	f107 030e 	add.w	r3, r7, #14
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	2301      	movs	r3, #1
 80016de:	221b      	movs	r2, #27
 80016e0:	21d0      	movs	r1, #208	; 0xd0
 80016e2:	4811      	ldr	r0, [pc, #68]	; (8001728 <MPU6050_Init+0x114>)
 80016e4:	f001 fd98 	bl	8003218 <HAL_I2C_Mem_Write>

		GYRO_STATE = 1;
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <MPU6050_Init+0x11c>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	701a      	strb	r2, [r3, #0]
		ACC_STATE = 1;
 80016ee:	4b11      	ldr	r3, [pc, #68]	; (8001734 <MPU6050_Init+0x120>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	701a      	strb	r2, [r3, #0]

		MPU_measure-> angle_X = 0;
 80016f4:	6879      	ldr	r1, [r7, #4]
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	f04f 0300 	mov.w	r3, #0
 80016fe:	e9c1 2300 	strd	r2, r3, [r1]
		MPU_measure-> angle_Y = 0;
 8001702:	6879      	ldr	r1, [r7, #4]
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	f04f 0300 	mov.w	r3, #0
 800170c:	e9c1 2302 	strd	r2, r3, [r1, #8]
		MPU_measure-> angle_Z = 0;
 8001710:	6879      	ldr	r1, [r7, #4]
 8001712:	f04f 0200 	mov.w	r2, #0
 8001716:	f04f 0300 	mov.w	r3, #0
 800171a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	}
}
 800171e:	bf00      	nop
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000304 	.word	0x20000304
 800172c:	080094f0 	.word	0x080094f0
 8001730:	20000228 	.word	0x20000228
 8001734:	20000229 	.word	0x20000229

08001738 <MPU6050_ReadAcc>:




// Read ACCELEROMETER data
void MPU6050_ReadAcc(IMU_MEASURE * MPU_measure){
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af04      	add	r7, sp, #16
 800173e:	6078      	str	r0, [r7, #4]

	if(ACC_STATE == DISABLED) return;
 8001740:	4b33      	ldr	r3, [pc, #204]	; (8001810 <MPU6050_ReadAcc+0xd8>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d05e      	beq.n	8001806 <MPU6050_ReadAcc+0xce>

	// read data
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, rec_data1, 6, 500);
 8001748:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800174c:	9302      	str	r3, [sp, #8]
 800174e:	2306      	movs	r3, #6
 8001750:	9301      	str	r3, [sp, #4]
 8001752:	4b30      	ldr	r3, [pc, #192]	; (8001814 <MPU6050_ReadAcc+0xdc>)
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	2301      	movs	r3, #1
 8001758:	223b      	movs	r2, #59	; 0x3b
 800175a:	21d0      	movs	r1, #208	; 0xd0
 800175c:	482e      	ldr	r0, [pc, #184]	; (8001818 <MPU6050_ReadAcc+0xe0>)
 800175e:	f001 fe55 	bl	800340c <HAL_I2C_Mem_Read>

	// parse data
	acc_X_raw = (int16_t)(rec_data1[0] << 8 | rec_data1[1]);
 8001762:	4b2c      	ldr	r3, [pc, #176]	; (8001814 <MPU6050_ReadAcc+0xdc>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	021b      	lsls	r3, r3, #8
 8001768:	b21a      	sxth	r2, r3
 800176a:	4b2a      	ldr	r3, [pc, #168]	; (8001814 <MPU6050_ReadAcc+0xdc>)
 800176c:	785b      	ldrb	r3, [r3, #1]
 800176e:	b21b      	sxth	r3, r3
 8001770:	4313      	orrs	r3, r2
 8001772:	b21a      	sxth	r2, r3
 8001774:	4b29      	ldr	r3, [pc, #164]	; (800181c <MPU6050_ReadAcc+0xe4>)
 8001776:	801a      	strh	r2, [r3, #0]
	acc_Y_raw = (int16_t)(rec_data1[2] << 8 | rec_data1[3]);
 8001778:	4b26      	ldr	r3, [pc, #152]	; (8001814 <MPU6050_ReadAcc+0xdc>)
 800177a:	789b      	ldrb	r3, [r3, #2]
 800177c:	021b      	lsls	r3, r3, #8
 800177e:	b21a      	sxth	r2, r3
 8001780:	4b24      	ldr	r3, [pc, #144]	; (8001814 <MPU6050_ReadAcc+0xdc>)
 8001782:	78db      	ldrb	r3, [r3, #3]
 8001784:	b21b      	sxth	r3, r3
 8001786:	4313      	orrs	r3, r2
 8001788:	b21a      	sxth	r2, r3
 800178a:	4b25      	ldr	r3, [pc, #148]	; (8001820 <MPU6050_ReadAcc+0xe8>)
 800178c:	801a      	strh	r2, [r3, #0]
	acc_Z_raw = (int16_t)(rec_data1[4] << 8 | rec_data1[5]);
 800178e:	4b21      	ldr	r3, [pc, #132]	; (8001814 <MPU6050_ReadAcc+0xdc>)
 8001790:	791b      	ldrb	r3, [r3, #4]
 8001792:	021b      	lsls	r3, r3, #8
 8001794:	b21a      	sxth	r2, r3
 8001796:	4b1f      	ldr	r3, [pc, #124]	; (8001814 <MPU6050_ReadAcc+0xdc>)
 8001798:	795b      	ldrb	r3, [r3, #5]
 800179a:	b21b      	sxth	r3, r3
 800179c:	4313      	orrs	r3, r2
 800179e:	b21a      	sxth	r2, r3
 80017a0:	4b20      	ldr	r3, [pc, #128]	; (8001824 <MPU6050_ReadAcc+0xec>)
 80017a2:	801a      	strh	r2, [r3, #0]

	// scale data
	MPU_measure->acc_X = acc_X_raw/ACC_SCALE_FACTOR;
 80017a4:	4b1d      	ldr	r3, [pc, #116]	; (800181c <MPU6050_ReadAcc+0xe4>)
 80017a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017aa:	461a      	mov	r2, r3
 80017ac:	4b1e      	ldr	r3, [pc, #120]	; (8001828 <MPU6050_ReadAcc+0xf0>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	fb92 f3f3 	sdiv	r3, r2, r3
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7fe febd 	bl	8000534 <__aeabi_i2d>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	6879      	ldr	r1, [r7, #4]
 80017c0:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	MPU_measure->acc_Y = acc_Y_raw/ACC_SCALE_FACTOR;
 80017c4:	4b16      	ldr	r3, [pc, #88]	; (8001820 <MPU6050_ReadAcc+0xe8>)
 80017c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ca:	461a      	mov	r2, r3
 80017cc:	4b16      	ldr	r3, [pc, #88]	; (8001828 <MPU6050_ReadAcc+0xf0>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	fb92 f3f3 	sdiv	r3, r2, r3
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fead 	bl	8000534 <__aeabi_i2d>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	6879      	ldr	r1, [r7, #4]
 80017e0:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	MPU_measure->acc_Z = acc_Z_raw/ACC_SCALE_FACTOR;
 80017e4:	4b0f      	ldr	r3, [pc, #60]	; (8001824 <MPU6050_ReadAcc+0xec>)
 80017e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ea:	461a      	mov	r2, r3
 80017ec:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <MPU6050_ReadAcc+0xf0>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	fb92 f3f3 	sdiv	r3, r2, r3
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe fe9d 	bl	8000534 <__aeabi_i2d>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 8001804:	e000      	b.n	8001808 <MPU6050_ReadAcc+0xd0>
	if(ACC_STATE == DISABLED) return;
 8001806:	bf00      	nop
}
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000229 	.word	0x20000229
 8001814:	200002f8 	.word	0x200002f8
 8001818:	20000304 	.word	0x20000304
 800181c:	200002fe 	.word	0x200002fe
 8001820:	200002ec 	.word	0x200002ec
 8001824:	200002d8 	.word	0x200002d8
 8001828:	20000000 	.word	0x20000000

0800182c <MPU6050_ReadGyro>:





void MPU6050_ReadGyro(IMU_MEASURE * MPU6050_measure){
 800182c:	b5b0      	push	{r4, r5, r7, lr}
 800182e:	b08c      	sub	sp, #48	; 0x30
 8001830:	af04      	add	r7, sp, #16
 8001832:	6078      	str	r0, [r7, #4]

	if(GYRO_STATE == DISABLED) return;
 8001834:	4b6d      	ldr	r3, [pc, #436]	; (80019ec <MPU6050_ReadGyro+0x1c0>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	f000 8185 	beq.w	8001b48 <MPU6050_ReadGyro+0x31c>

	// read data
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, rec_data2, 6, 500);
 800183e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001842:	9302      	str	r3, [sp, #8]
 8001844:	2306      	movs	r3, #6
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	4b69      	ldr	r3, [pc, #420]	; (80019f0 <MPU6050_ReadGyro+0x1c4>)
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	2301      	movs	r3, #1
 800184e:	2243      	movs	r2, #67	; 0x43
 8001850:	21d0      	movs	r1, #208	; 0xd0
 8001852:	4868      	ldr	r0, [pc, #416]	; (80019f4 <MPU6050_ReadGyro+0x1c8>)
 8001854:	f001 fdda 	bl	800340c <HAL_I2C_Mem_Read>

	// parse data
	gyro_X_raw = (int16_t)(rec_data2[0] << 8 | rec_data2[1]);
 8001858:	4b65      	ldr	r3, [pc, #404]	; (80019f0 <MPU6050_ReadGyro+0x1c4>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	021b      	lsls	r3, r3, #8
 800185e:	b21a      	sxth	r2, r3
 8001860:	4b63      	ldr	r3, [pc, #396]	; (80019f0 <MPU6050_ReadGyro+0x1c4>)
 8001862:	785b      	ldrb	r3, [r3, #1]
 8001864:	b21b      	sxth	r3, r3
 8001866:	4313      	orrs	r3, r2
 8001868:	b21a      	sxth	r2, r3
 800186a:	4b63      	ldr	r3, [pc, #396]	; (80019f8 <MPU6050_ReadGyro+0x1cc>)
 800186c:	801a      	strh	r2, [r3, #0]
	gyro_Y_raw = (int16_t)(rec_data2[2] << 8 | rec_data2[3]);
 800186e:	4b60      	ldr	r3, [pc, #384]	; (80019f0 <MPU6050_ReadGyro+0x1c4>)
 8001870:	789b      	ldrb	r3, [r3, #2]
 8001872:	021b      	lsls	r3, r3, #8
 8001874:	b21a      	sxth	r2, r3
 8001876:	4b5e      	ldr	r3, [pc, #376]	; (80019f0 <MPU6050_ReadGyro+0x1c4>)
 8001878:	78db      	ldrb	r3, [r3, #3]
 800187a:	b21b      	sxth	r3, r3
 800187c:	4313      	orrs	r3, r2
 800187e:	b21a      	sxth	r2, r3
 8001880:	4b5e      	ldr	r3, [pc, #376]	; (80019fc <MPU6050_ReadGyro+0x1d0>)
 8001882:	801a      	strh	r2, [r3, #0]
	gyro_Z_raw = (int16_t)(rec_data2[4] << 8 | rec_data2[5]);
 8001884:	4b5a      	ldr	r3, [pc, #360]	; (80019f0 <MPU6050_ReadGyro+0x1c4>)
 8001886:	791b      	ldrb	r3, [r3, #4]
 8001888:	021b      	lsls	r3, r3, #8
 800188a:	b21a      	sxth	r2, r3
 800188c:	4b58      	ldr	r3, [pc, #352]	; (80019f0 <MPU6050_ReadGyro+0x1c4>)
 800188e:	795b      	ldrb	r3, [r3, #5]
 8001890:	b21b      	sxth	r3, r3
 8001892:	4313      	orrs	r3, r2
 8001894:	b21a      	sxth	r2, r3
 8001896:	4b5a      	ldr	r3, [pc, #360]	; (8001a00 <MPU6050_ReadGyro+0x1d4>)
 8001898:	801a      	strh	r2, [r3, #0]

	// scale data
	gyro_X_scaled = gyro_X_raw/GYRO_SCALE_FACTOR;
 800189a:	4b57      	ldr	r3, [pc, #348]	; (80019f8 <MPU6050_ReadGyro+0x1cc>)
 800189c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7fe fe47 	bl	8000534 <__aeabi_i2d>
 80018a6:	4b57      	ldr	r3, [pc, #348]	; (8001a04 <MPU6050_ReadGyro+0x1d8>)
 80018a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ac:	f7fe ffd6 	bl	800085c <__aeabi_ddiv>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4954      	ldr	r1, [pc, #336]	; (8001a08 <MPU6050_ReadGyro+0x1dc>)
 80018b6:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_Y_scaled = gyro_Y_raw/GYRO_SCALE_FACTOR;
 80018ba:	4b50      	ldr	r3, [pc, #320]	; (80019fc <MPU6050_ReadGyro+0x1d0>)
 80018bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fe37 	bl	8000534 <__aeabi_i2d>
 80018c6:	4b4f      	ldr	r3, [pc, #316]	; (8001a04 <MPU6050_ReadGyro+0x1d8>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe ffc6 	bl	800085c <__aeabi_ddiv>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	494d      	ldr	r1, [pc, #308]	; (8001a0c <MPU6050_ReadGyro+0x1e0>)
 80018d6:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_Z_scaled = gyro_Z_raw/GYRO_SCALE_FACTOR;
 80018da:	4b49      	ldr	r3, [pc, #292]	; (8001a00 <MPU6050_ReadGyro+0x1d4>)
 80018dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7fe fe27 	bl	8000534 <__aeabi_i2d>
 80018e6:	4b47      	ldr	r3, [pc, #284]	; (8001a04 <MPU6050_ReadGyro+0x1d8>)
 80018e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ec:	f7fe ffb6 	bl	800085c <__aeabi_ddiv>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	4946      	ldr	r1, [pc, #280]	; (8001a10 <MPU6050_ReadGyro+0x1e4>)
 80018f6:	e9c1 2300 	strd	r2, r3, [r1]


	// either calibrate or compute angle
	if(GYRO_STATE == CALIBRATION){
 80018fa:	4b3c      	ldr	r3, [pc, #240]	; (80019ec <MPU6050_ReadGyro+0x1c0>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	f040 8092 	bne.w	8001a28 <MPU6050_ReadGyro+0x1fc>
		iter += 1;
 8001904:	4b43      	ldr	r3, [pc, #268]	; (8001a14 <MPU6050_ReadGyro+0x1e8>)
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	3301      	adds	r3, #1
 800190a:	b29a      	uxth	r2, r3
 800190c:	4b41      	ldr	r3, [pc, #260]	; (8001a14 <MPU6050_ReadGyro+0x1e8>)
 800190e:	801a      	strh	r2, [r3, #0]

		avrg_gX = gyro_X_scaled+avrg_gX;
 8001910:	4b3d      	ldr	r3, [pc, #244]	; (8001a08 <MPU6050_ReadGyro+0x1dc>)
 8001912:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001916:	4b40      	ldr	r3, [pc, #256]	; (8001a18 <MPU6050_ReadGyro+0x1ec>)
 8001918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191c:	f7fe fcbe 	bl	800029c <__adddf3>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	493c      	ldr	r1, [pc, #240]	; (8001a18 <MPU6050_ReadGyro+0x1ec>)
 8001926:	e9c1 2300 	strd	r2, r3, [r1]
		avrg_gY = gyro_Y_scaled+avrg_gY;
 800192a:	4b38      	ldr	r3, [pc, #224]	; (8001a0c <MPU6050_ReadGyro+0x1e0>)
 800192c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001930:	4b3a      	ldr	r3, [pc, #232]	; (8001a1c <MPU6050_ReadGyro+0x1f0>)
 8001932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001936:	f7fe fcb1 	bl	800029c <__adddf3>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4937      	ldr	r1, [pc, #220]	; (8001a1c <MPU6050_ReadGyro+0x1f0>)
 8001940:	e9c1 2300 	strd	r2, r3, [r1]
		avrg_gZ = gyro_Z_scaled+avrg_gZ;
 8001944:	4b32      	ldr	r3, [pc, #200]	; (8001a10 <MPU6050_ReadGyro+0x1e4>)
 8001946:	e9d3 0100 	ldrd	r0, r1, [r3]
 800194a:	4b35      	ldr	r3, [pc, #212]	; (8001a20 <MPU6050_ReadGyro+0x1f4>)
 800194c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001950:	f7fe fca4 	bl	800029c <__adddf3>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4931      	ldr	r1, [pc, #196]	; (8001a20 <MPU6050_ReadGyro+0x1f4>)
 800195a:	e9c1 2300 	strd	r2, r3, [r1]

		if(iter == CALIBRATION_TIME*SAMPL_FREQ){
 800195e:	4b2d      	ldr	r3, [pc, #180]	; (8001a14 <MPU6050_ReadGyro+0x1e8>)
 8001960:	881b      	ldrh	r3, [r3, #0]
 8001962:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001966:	f040 80f0 	bne.w	8001b4a <MPU6050_ReadGyro+0x31e>
			avrg_gX = avrg_gX/iter;
 800196a:	4b2b      	ldr	r3, [pc, #172]	; (8001a18 <MPU6050_ReadGyro+0x1ec>)
 800196c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001970:	4b28      	ldr	r3, [pc, #160]	; (8001a14 <MPU6050_ReadGyro+0x1e8>)
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	4618      	mov	r0, r3
 8001976:	f7fe fddd 	bl	8000534 <__aeabi_i2d>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	4620      	mov	r0, r4
 8001980:	4629      	mov	r1, r5
 8001982:	f7fe ff6b 	bl	800085c <__aeabi_ddiv>
 8001986:	4602      	mov	r2, r0
 8001988:	460b      	mov	r3, r1
 800198a:	4923      	ldr	r1, [pc, #140]	; (8001a18 <MPU6050_ReadGyro+0x1ec>)
 800198c:	e9c1 2300 	strd	r2, r3, [r1]
			avrg_gY = avrg_gY/iter;
 8001990:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <MPU6050_ReadGyro+0x1f0>)
 8001992:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001996:	4b1f      	ldr	r3, [pc, #124]	; (8001a14 <MPU6050_ReadGyro+0x1e8>)
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fdca 	bl	8000534 <__aeabi_i2d>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4620      	mov	r0, r4
 80019a6:	4629      	mov	r1, r5
 80019a8:	f7fe ff58 	bl	800085c <__aeabi_ddiv>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	491a      	ldr	r1, [pc, #104]	; (8001a1c <MPU6050_ReadGyro+0x1f0>)
 80019b2:	e9c1 2300 	strd	r2, r3, [r1]
			avrg_gZ = avrg_gZ/iter;
 80019b6:	4b1a      	ldr	r3, [pc, #104]	; (8001a20 <MPU6050_ReadGyro+0x1f4>)
 80019b8:	e9d3 4500 	ldrd	r4, r5, [r3]
 80019bc:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <MPU6050_ReadGyro+0x1e8>)
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7fe fdb7 	bl	8000534 <__aeabi_i2d>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4620      	mov	r0, r4
 80019cc:	4629      	mov	r1, r5
 80019ce:	f7fe ff45 	bl	800085c <__aeabi_ddiv>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	4912      	ldr	r1, [pc, #72]	; (8001a20 <MPU6050_ReadGyro+0x1f4>)
 80019d8:	e9c1 2300 	strd	r2, r3, [r1]
			GYRO_STATE = READY;
 80019dc:	4b03      	ldr	r3, [pc, #12]	; (80019ec <MPU6050_ReadGyro+0x1c0>)
 80019de:	2202      	movs	r2, #2
 80019e0:	701a      	strb	r2, [r3, #0]

			PRINTF("MPU6050 READY TO USE \n\r");
 80019e2:	4810      	ldr	r0, [pc, #64]	; (8001a24 <MPU6050_ReadGyro+0x1f8>)
 80019e4:	f000 f8c4 	bl	8001b70 <PRINTF>
 80019e8:	e0af      	b.n	8001b4a <MPU6050_ReadGyro+0x31e>
 80019ea:	bf00      	nop
 80019ec:	20000228 	.word	0x20000228
 80019f0:	20000244 	.word	0x20000244
 80019f4:	20000304 	.word	0x20000304
 80019f8:	20000300 	.word	0x20000300
 80019fc:	20000258 	.word	0x20000258
 8001a00:	2000025a 	.word	0x2000025a
 8001a04:	20000008 	.word	0x20000008
 8001a08:	200002f0 	.word	0x200002f0
 8001a0c:	20000250 	.word	0x20000250
 8001a10:	200002c0 	.word	0x200002c0
 8001a14:	2000020c 	.word	0x2000020c
 8001a18:	20000210 	.word	0x20000210
 8001a1c:	20000218 	.word	0x20000218
 8001a20:	20000220 	.word	0x20000220
 8001a24:	08009508 	.word	0x08009508
		}

	}else if(GYRO_STATE == READY){
 8001a28:	4b49      	ldr	r3, [pc, #292]	; (8001b50 <MPU6050_ReadGyro+0x324>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	f040 808c 	bne.w	8001b4a <MPU6050_ReadGyro+0x31e>

		double tmp_X = (gyro_X_scaled-avrg_gX)/SAMPL_FREQ;
 8001a32:	4b48      	ldr	r3, [pc, #288]	; (8001b54 <MPU6050_ReadGyro+0x328>)
 8001a34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a38:	4b47      	ldr	r3, [pc, #284]	; (8001b58 <MPU6050_ReadGyro+0x32c>)
 8001a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3e:	f7fe fc2b 	bl	8000298 <__aeabi_dsub>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	4b43      	ldr	r3, [pc, #268]	; (8001b5c <MPU6050_ReadGyro+0x330>)
 8001a50:	f7fe ff04 	bl	800085c <__aeabi_ddiv>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double tmp_Y = (gyro_Y_scaled-avrg_gY)/SAMPL_FREQ;
 8001a5c:	4b40      	ldr	r3, [pc, #256]	; (8001b60 <MPU6050_ReadGyro+0x334>)
 8001a5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a62:	4b40      	ldr	r3, [pc, #256]	; (8001b64 <MPU6050_ReadGyro+0x338>)
 8001a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a68:	f7fe fc16 	bl	8000298 <__aeabi_dsub>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4610      	mov	r0, r2
 8001a72:	4619      	mov	r1, r3
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	4b38      	ldr	r3, [pc, #224]	; (8001b5c <MPU6050_ReadGyro+0x330>)
 8001a7a:	f7fe feef 	bl	800085c <__aeabi_ddiv>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	e9c7 2304 	strd	r2, r3, [r7, #16]
		double tmp_Z = (gyro_Z_scaled-avrg_gZ)/SAMPL_FREQ;
 8001a86:	4b38      	ldr	r3, [pc, #224]	; (8001b68 <MPU6050_ReadGyro+0x33c>)
 8001a88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a8c:	4b37      	ldr	r3, [pc, #220]	; (8001b6c <MPU6050_ReadGyro+0x340>)
 8001a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a92:	f7fe fc01 	bl	8000298 <__aeabi_dsub>
 8001a96:	4602      	mov	r2, r0
 8001a98:	460b      	mov	r3, r1
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f04f 0200 	mov.w	r2, #0
 8001aa2:	4b2e      	ldr	r3, [pc, #184]	; (8001b5c <MPU6050_ReadGyro+0x330>)
 8001aa4:	f7fe feda 	bl	800085c <__aeabi_ddiv>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	e9c7 2302 	strd	r2, r3, [r7, #8]

		MPU6050_measure->angle_dX = gyro_X_scaled-avrg_gX;
 8001ab0:	4b28      	ldr	r3, [pc, #160]	; (8001b54 <MPU6050_ReadGyro+0x328>)
 8001ab2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ab6:	4b28      	ldr	r3, [pc, #160]	; (8001b58 <MPU6050_ReadGyro+0x32c>)
 8001ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abc:	f7fe fbec 	bl	8000298 <__aeabi_dsub>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	6879      	ldr	r1, [r7, #4]
 8001ac6:	e9c1 2306 	strd	r2, r3, [r1, #24]
		MPU6050_measure->angle_dY = gyro_Y_scaled-avrg_gY;
 8001aca:	4b25      	ldr	r3, [pc, #148]	; (8001b60 <MPU6050_ReadGyro+0x334>)
 8001acc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ad0:	4b24      	ldr	r3, [pc, #144]	; (8001b64 <MPU6050_ReadGyro+0x338>)
 8001ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad6:	f7fe fbdf 	bl	8000298 <__aeabi_dsub>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	6879      	ldr	r1, [r7, #4]
 8001ae0:	e9c1 2308 	strd	r2, r3, [r1, #32]
		MPU6050_measure->angle_dZ = gyro_Z_scaled-avrg_gZ;
 8001ae4:	4b20      	ldr	r3, [pc, #128]	; (8001b68 <MPU6050_ReadGyro+0x33c>)
 8001ae6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001aea:	4b20      	ldr	r3, [pc, #128]	; (8001b6c <MPU6050_ReadGyro+0x340>)
 8001aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af0:	f7fe fbd2 	bl	8000298 <__aeabi_dsub>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	6879      	ldr	r1, [r7, #4]
 8001afa:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

		// x -> pitch | y -> roll | z -> yaw
		MPU6050_measure->angle_X += tmp_X ;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b08:	f7fe fbc8 	bl	800029c <__adddf3>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	6879      	ldr	r1, [r7, #4]
 8001b12:	e9c1 2300 	strd	r2, r3, [r1]
		MPU6050_measure->angle_Y += tmp_Y ;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001b1c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001b20:	f7fe fbbc 	bl	800029c <__adddf3>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	6879      	ldr	r1, [r7, #4]
 8001b2a:	e9c1 2302 	strd	r2, r3, [r1, #8]
		MPU6050_measure->angle_Z += tmp_Z;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001b34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b38:	f7fe fbb0 	bl	800029c <__adddf3>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	460b      	mov	r3, r1
 8001b40:	6879      	ldr	r1, [r7, #4]
 8001b42:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001b46:	e000      	b.n	8001b4a <MPU6050_ReadGyro+0x31e>
	if(GYRO_STATE == DISABLED) return;
 8001b48:	bf00      	nop
	}
}
 8001b4a:	3720      	adds	r7, #32
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b50:	20000228 	.word	0x20000228
 8001b54:	200002f0 	.word	0x200002f0
 8001b58:	20000210 	.word	0x20000210
 8001b5c:	406f4000 	.word	0x406f4000
 8001b60:	20000250 	.word	0x20000250
 8001b64:	20000218 	.word	0x20000218
 8001b68:	200002c0 	.word	0x200002c0
 8001b6c:	20000220 	.word	0x20000220

08001b70 <PRINTF>:





void PRINTF(char str[100]){
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b09c      	sub	sp, #112	; 0x70
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  char msg[100];
  int msg_len;
  msg_len = sprintf(msg, str);
 8001b78:	f107 0308 	add.w	r3, r7, #8
 8001b7c:	6879      	ldr	r1, [r7, #4]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f005 fa7c 	bl	800707c <siprintf>
 8001b84:	66f8      	str	r0, [r7, #108]	; 0x6c
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, msg_len, 5000);
 8001b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	f107 0108 	add.w	r1, r7, #8
 8001b8e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b92:	4803      	ldr	r0, [pc, #12]	; (8001ba0 <PRINTF+0x30>)
 8001b94:	f003 fe5b 	bl	800584e <HAL_UART_Transmit>
}
 8001b98:	bf00      	nop
 8001b9a:	3770      	adds	r7, #112	; 0x70
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	2000047c 	.word	0x2000047c

08001ba4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	; 0x28
 8001ba8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001baa:	f107 0314 	add.w	r3, r7, #20
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	4b3b      	ldr	r3, [pc, #236]	; (8001cac <MX_GPIO_Init+0x108>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	4a3a      	ldr	r2, [pc, #232]	; (8001cac <MX_GPIO_Init+0x108>)
 8001bc4:	f043 0304 	orr.w	r3, r3, #4
 8001bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bca:	4b38      	ldr	r3, [pc, #224]	; (8001cac <MX_GPIO_Init+0x108>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	f003 0304 	and.w	r3, r3, #4
 8001bd2:	613b      	str	r3, [r7, #16]
 8001bd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	4b34      	ldr	r3, [pc, #208]	; (8001cac <MX_GPIO_Init+0x108>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	4a33      	ldr	r2, [pc, #204]	; (8001cac <MX_GPIO_Init+0x108>)
 8001be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001be4:	6313      	str	r3, [r2, #48]	; 0x30
 8001be6:	4b31      	ldr	r3, [pc, #196]	; (8001cac <MX_GPIO_Init+0x108>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60bb      	str	r3, [r7, #8]
 8001bf6:	4b2d      	ldr	r3, [pc, #180]	; (8001cac <MX_GPIO_Init+0x108>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	4a2c      	ldr	r2, [pc, #176]	; (8001cac <MX_GPIO_Init+0x108>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6313      	str	r3, [r2, #48]	; 0x30
 8001c02:	4b2a      	ldr	r3, [pc, #168]	; (8001cac <MX_GPIO_Init+0x108>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	60bb      	str	r3, [r7, #8]
 8001c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	607b      	str	r3, [r7, #4]
 8001c12:	4b26      	ldr	r3, [pc, #152]	; (8001cac <MX_GPIO_Init+0x108>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	4a25      	ldr	r2, [pc, #148]	; (8001cac <MX_GPIO_Init+0x108>)
 8001c18:	f043 0302 	orr.w	r3, r3, #2
 8001c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1e:	4b23      	ldr	r3, [pc, #140]	; (8001cac <MX_GPIO_Init+0x108>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	607b      	str	r3, [r7, #4]
 8001c28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2120      	movs	r1, #32
 8001c2e:	4820      	ldr	r0, [pc, #128]	; (8001cb0 <MX_GPIO_Init+0x10c>)
 8001c30:	f001 f97c 	bl	8002f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001c34:	2200      	movs	r2, #0
 8001c36:	2101      	movs	r1, #1
 8001c38:	481e      	ldr	r0, [pc, #120]	; (8001cb4 <MX_GPIO_Init+0x110>)
 8001c3a:	f001 f977 	bl	8002f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c44:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001c48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c4e:	f107 0314 	add.w	r3, r7, #20
 8001c52:	4619      	mov	r1, r3
 8001c54:	4818      	ldr	r0, [pc, #96]	; (8001cb8 <MX_GPIO_Init+0x114>)
 8001c56:	f000 ffe5 	bl	8002c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c5a:	2320      	movs	r3, #32
 8001c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c66:	2300      	movs	r3, #0
 8001c68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4619      	mov	r1, r3
 8001c70:	480f      	ldr	r0, [pc, #60]	; (8001cb0 <MX_GPIO_Init+0x10c>)
 8001c72:	f000 ffd7 	bl	8002c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c76:	2301      	movs	r3, #1
 8001c78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2300      	movs	r3, #0
 8001c84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4809      	ldr	r0, [pc, #36]	; (8001cb4 <MX_GPIO_Init+0x110>)
 8001c8e:	f000 ffc9 	bl	8002c24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c92:	2200      	movs	r2, #0
 8001c94:	2100      	movs	r1, #0
 8001c96:	2028      	movs	r0, #40	; 0x28
 8001c98:	f000 fefb 	bl	8002a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c9c:	2028      	movs	r0, #40	; 0x28
 8001c9e:	f000 ff14 	bl	8002aca <HAL_NVIC_EnableIRQ>

}
 8001ca2:	bf00      	nop
 8001ca4:	3728      	adds	r7, #40	; 0x28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40020000 	.word	0x40020000
 8001cb4:	40020400 	.word	0x40020400
 8001cb8:	40020800 	.word	0x40020800

08001cbc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cc0:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001cc2:	4a13      	ldr	r2, [pc, #76]	; (8001d10 <MX_I2C1_Init+0x54>)
 8001cc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001cc8:	4a12      	ldr	r2, [pc, #72]	; (8001d14 <MX_I2C1_Init+0x58>)
 8001cca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ccc:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001cda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cde:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ce0:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ce6:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cec:	4b07      	ldr	r3, [pc, #28]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cf2:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cf8:	4804      	ldr	r0, [pc, #16]	; (8001d0c <MX_I2C1_Init+0x50>)
 8001cfa:	f001 f949 	bl	8002f90 <HAL_I2C_Init>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d04:	f000 f994 	bl	8002030 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20000304 	.word	0x20000304
 8001d10:	40005400 	.word	0x40005400
 8001d14:	000186a0 	.word	0x000186a0

08001d18 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08a      	sub	sp, #40	; 0x28
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a19      	ldr	r2, [pc, #100]	; (8001d9c <HAL_I2C_MspInit+0x84>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d12b      	bne.n	8001d92 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	613b      	str	r3, [r7, #16]
 8001d3e:	4b18      	ldr	r3, [pc, #96]	; (8001da0 <HAL_I2C_MspInit+0x88>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a17      	ldr	r2, [pc, #92]	; (8001da0 <HAL_I2C_MspInit+0x88>)
 8001d44:	f043 0302 	orr.w	r3, r3, #2
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b15      	ldr	r3, [pc, #84]	; (8001da0 <HAL_I2C_MspInit+0x88>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d56:	23c0      	movs	r3, #192	; 0xc0
 8001d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d5a:	2312      	movs	r3, #18
 8001d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d62:	2303      	movs	r3, #3
 8001d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d66:	2304      	movs	r3, #4
 8001d68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6a:	f107 0314 	add.w	r3, r7, #20
 8001d6e:	4619      	mov	r1, r3
 8001d70:	480c      	ldr	r0, [pc, #48]	; (8001da4 <HAL_I2C_MspInit+0x8c>)
 8001d72:	f000 ff57 	bl	8002c24 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <HAL_I2C_MspInit+0x88>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	4a08      	ldr	r2, [pc, #32]	; (8001da0 <HAL_I2C_MspInit+0x88>)
 8001d80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d84:	6413      	str	r3, [r2, #64]	; 0x40
 8001d86:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <HAL_I2C_MspInit+0x88>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001d92:	bf00      	nop
 8001d94:	3728      	adds	r7, #40	; 0x28
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40005400 	.word	0x40005400
 8001da0:	40023800 	.word	0x40023800
 8001da4:	40020400 	.word	0x40020400

08001da8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dae:	f000 fd23 	bl	80027f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001db2:	f000 f889 	bl	8001ec8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001db6:	f7ff fef5 	bl	8001ba4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001dba:	f000 fc19 	bl	80025f0 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8001dbe:	f000 fc41 	bl	8002644 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8001dc2:	f000 faa1 	bl	8002308 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001dc6:	f7ff ff79 	bl	8001cbc <MX_I2C1_Init>
  MX_TIM10_Init();
 8001dca:	f000 fb35 	bl	8002438 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  PRINTF("\n\r BEGINNING OF THE CODE \n\n\r");
 8001dce:	4831      	ldr	r0, [pc, #196]	; (8001e94 <main+0xec>)
 8001dd0:	f7ff fece 	bl	8001b70 <PRINTF>

  // Start timer interrupt that enables the GYRO reading 250 Hz
  HAL_TIM_Base_Start_IT(&htim10);
 8001dd4:	4830      	ldr	r0, [pc, #192]	; (8001e98 <main+0xf0>)
 8001dd6:	f002 fd79 	bl	80048cc <HAL_TIM_Base_Start_IT>

  // Start timer for the PWM signal
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001dda:	2100      	movs	r1, #0
 8001ddc:	482f      	ldr	r0, [pc, #188]	; (8001e9c <main+0xf4>)
 8001dde:	f002 fe31 	bl	8004a44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001de2:	2104      	movs	r1, #4
 8001de4:	482d      	ldr	r0, [pc, #180]	; (8001e9c <main+0xf4>)
 8001de6:	f002 fe2d 	bl	8004a44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001dea:	2108      	movs	r1, #8
 8001dec:	482b      	ldr	r0, [pc, #172]	; (8001e9c <main+0xf4>)
 8001dee:	f002 fe29 	bl	8004a44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001df2:	210c      	movs	r1, #12
 8001df4:	4829      	ldr	r0, [pc, #164]	; (8001e9c <main+0xf4>)
 8001df6:	f002 fe25 	bl	8004a44 <HAL_TIM_PWM_Start>

  // Start interrupt for bluetooth Rx commands
  HAL_UART_Receive_IT(&huart6, (uint8_t*)cmd_rx, 1);
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	4928      	ldr	r1, [pc, #160]	; (8001ea0 <main+0xf8>)
 8001dfe:	4829      	ldr	r0, [pc, #164]	; (8001ea4 <main+0xfc>)
 8001e00:	f003 fdb7 	bl	8005972 <HAL_UART_Receive_IT>

  ESC_CONF ESC_speed;

  PRINTF(" -- Press blue button to start the code \n\n\r");
 8001e04:	4828      	ldr	r0, [pc, #160]	; (8001ea8 <main+0x100>)
 8001e06:	f7ff feb3 	bl	8001b70 <PRINTF>
  while(BLUE_BUTTON==0){
 8001e0a:	e003      	b.n	8001e14 <main+0x6c>
	  if(BLUE_BUTTON==1){
 8001e0c:	4b27      	ldr	r3, [pc, #156]	; (8001eac <main+0x104>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d004      	beq.n	8001e1e <main+0x76>
  while(BLUE_BUTTON==0){
 8001e14:	4b25      	ldr	r3, [pc, #148]	; (8001eac <main+0x104>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d0f7      	beq.n	8001e0c <main+0x64>
 8001e1c:	e000      	b.n	8001e20 <main+0x78>
		  break;
 8001e1e:	bf00      	nop
	  }
  }

  MPU6050_Init(&MPU_measure);
 8001e20:	4823      	ldr	r0, [pc, #140]	; (8001eb0 <main+0x108>)
 8001e22:	f7ff fbf7 	bl	8001614 <MPU6050_Init>

  ESC_Init(&ESC_speed);
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff f861 	bl	8000ef0 <ESC_Init>
  while (1)
  {


	  // Receive the command from the radio/bl controller
	  if(BLUETOOTH_FLAG == 1){
 8001e2e:	4b21      	ldr	r3, [pc, #132]	; (8001eb4 <main+0x10c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d122      	bne.n	8001e7c <main+0xd4>

		  CMD_transform(&ESC_speed, cmd_rx[0]);
 8001e36:	4b1a      	ldr	r3, [pc, #104]	; (8001ea0 <main+0xf8>)
 8001e38:	781a      	ldrb	r2, [r3, #0]
 8001e3a:	1d3b      	adds	r3, r7, #4
 8001e3c:	4611      	mov	r1, r2
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fad8 	bl	80013f4 <CMD_transform>

		  msgLen = sprintf(msgDebug, "\n\r   FRONTT LEFT %d  -  FRONT RIGHT %d  -  REAR LEFT %d - REAR RIGHT %d", ESC_speed.FL, ESC_speed.FR, ESC_speed.RL, ESC_speed.RR);
 8001e44:	88fb      	ldrh	r3, [r7, #6]
 8001e46:	4619      	mov	r1, r3
 8001e48:	88bb      	ldrh	r3, [r7, #4]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	897b      	ldrh	r3, [r7, #10]
 8001e4e:	893a      	ldrh	r2, [r7, #8]
 8001e50:	9201      	str	r2, [sp, #4]
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	4603      	mov	r3, r0
 8001e56:	460a      	mov	r2, r1
 8001e58:	4917      	ldr	r1, [pc, #92]	; (8001eb8 <main+0x110>)
 8001e5a:	4818      	ldr	r0, [pc, #96]	; (8001ebc <main+0x114>)
 8001e5c:	f005 f90e 	bl	800707c <siprintf>
 8001e60:	4603      	mov	r3, r0
 8001e62:	4a17      	ldr	r2, [pc, #92]	; (8001ec0 <main+0x118>)
 8001e64:	6013      	str	r3, [r2, #0]
		  HAL_UART_Transmit(&huart2, (uint8_t*)msgDebug, msgLen, 10);
 8001e66:	4b16      	ldr	r3, [pc, #88]	; (8001ec0 <main+0x118>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	b29a      	uxth	r2, r3
 8001e6c:	230a      	movs	r3, #10
 8001e6e:	4913      	ldr	r1, [pc, #76]	; (8001ebc <main+0x114>)
 8001e70:	4814      	ldr	r0, [pc, #80]	; (8001ec4 <main+0x11c>)
 8001e72:	f003 fcec 	bl	800584e <HAL_UART_Transmit>

		  BLUETOOTH_FLAG = 0;
 8001e76:	4b0f      	ldr	r3, [pc, #60]	; (8001eb4 <main+0x10c>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
	  }


	  //ESC_setSpeed(&ESC_speed, angle_x, angle_y, angle_z);
	  ESC_followCmd(&ESC_speed, &MPU_measure, cmd_rx[0]);
 8001e7c:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <main+0xf8>)
 8001e7e:	781a      	ldrb	r2, [r3, #0]
 8001e80:	1d3b      	adds	r3, r7, #4
 8001e82:	490b      	ldr	r1, [pc, #44]	; (8001eb0 <main+0x108>)
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff f867 	bl	8000f58 <ESC_followCmd>
	  ESC_setSpeed(&ESC_speed);
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fa33 	bl	80012f8 <ESC_setSpeed>
	  if(BLUETOOTH_FLAG == 1){
 8001e92:	e7cc      	b.n	8001e2e <main+0x86>
 8001e94:	08009520 	.word	0x08009520
 8001e98:	200003a8 	.word	0x200003a8
 8001e9c:	200003f0 	.word	0x200003f0
 8001ea0:	20000240 	.word	0x20000240
 8001ea4:	20000438 	.word	0x20000438
 8001ea8:	08009540 	.word	0x08009540
 8001eac:	2000022c 	.word	0x2000022c
 8001eb0:	20000360 	.word	0x20000360
 8001eb4:	20000230 	.word	0x20000230
 8001eb8:	0800956c 	.word	0x0800956c
 8001ebc:	2000025c 	.word	0x2000025c
 8001ec0:	200002e8 	.word	0x200002e8
 8001ec4:	2000047c 	.word	0x2000047c

08001ec8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b094      	sub	sp, #80	; 0x50
 8001ecc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ece:	f107 0320 	add.w	r3, r7, #32
 8001ed2:	2230      	movs	r2, #48	; 0x30
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f004 fc5e 	bl	8006798 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001edc:	f107 030c 	add.w	r3, r7, #12
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	60da      	str	r2, [r3, #12]
 8001eea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eec:	2300      	movs	r3, #0
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	4b29      	ldr	r3, [pc, #164]	; (8001f98 <SystemClock_Config+0xd0>)
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef4:	4a28      	ldr	r2, [pc, #160]	; (8001f98 <SystemClock_Config+0xd0>)
 8001ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001efa:	6413      	str	r3, [r2, #64]	; 0x40
 8001efc:	4b26      	ldr	r3, [pc, #152]	; (8001f98 <SystemClock_Config+0xd0>)
 8001efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f08:	2300      	movs	r3, #0
 8001f0a:	607b      	str	r3, [r7, #4]
 8001f0c:	4b23      	ldr	r3, [pc, #140]	; (8001f9c <SystemClock_Config+0xd4>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001f14:	4a21      	ldr	r2, [pc, #132]	; (8001f9c <SystemClock_Config+0xd4>)
 8001f16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	4b1f      	ldr	r3, [pc, #124]	; (8001f9c <SystemClock_Config+0xd4>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f24:	607b      	str	r3, [r7, #4]
 8001f26:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f30:	2310      	movs	r3, #16
 8001f32:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f34:	2302      	movs	r3, #2
 8001f36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f3c:	2310      	movs	r3, #16
 8001f3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f40:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001f44:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f46:	2304      	movs	r3, #4
 8001f48:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f4a:	2307      	movs	r3, #7
 8001f4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f4e:	f107 0320 	add.w	r3, r7, #32
 8001f52:	4618      	mov	r0, r3
 8001f54:	f001 fff6 	bl	8003f44 <HAL_RCC_OscConfig>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001f5e:	f000 f867 	bl	8002030 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f62:	230f      	movs	r3, #15
 8001f64:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f66:	2302      	movs	r3, #2
 8001f68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f78:	f107 030c 	add.w	r3, r7, #12
 8001f7c:	2102      	movs	r1, #2
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f002 fa58 	bl	8004434 <HAL_RCC_ClockConfig>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001f8a:	f000 f851 	bl	8002030 <Error_Handler>
  }
}
 8001f8e:	bf00      	nop
 8001f90:	3750      	adds	r7, #80	; 0x50
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40007000 	.word	0x40007000

08001fa0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */



// Interrupt from the timer
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

	if(htim == &htim10){
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a06      	ldr	r2, [pc, #24]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d105      	bne.n	8001fbc <HAL_TIM_PeriodElapsedCallback+0x1c>
		MPU6050_ReadAcc(&MPU_measure);
 8001fb0:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001fb2:	f7ff fbc1 	bl	8001738 <MPU6050_ReadAcc>
		MPU6050_ReadGyro(&MPU_measure);
 8001fb6:	4804      	ldr	r0, [pc, #16]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001fb8:	f7ff fc38 	bl	800182c <MPU6050_ReadGyro>
	}
}
 8001fbc:	bf00      	nop
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	200003a8 	.word	0x200003a8
 8001fc8:	20000360 	.word	0x20000360

08001fcc <HAL_UART_RxCpltCallback>:


// Interrupt from bluetooth
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]

	if(BLUETOOTH_FLAG==0){
 8001fd4:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <HAL_UART_RxCpltCallback+0x28>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d102      	bne.n	8001fe2 <HAL_UART_RxCpltCallback+0x16>
		BLUETOOTH_FLAG = 1;
 8001fdc:	4b05      	ldr	r3, [pc, #20]	; (8001ff4 <HAL_UART_RxCpltCallback+0x28>)
 8001fde:	2201      	movs	r2, #1
 8001fe0:	601a      	str	r2, [r3, #0]
	}

	HAL_UART_Receive_IT(&huart6, (uint8_t*)cmd_rx, 1);
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	4904      	ldr	r1, [pc, #16]	; (8001ff8 <HAL_UART_RxCpltCallback+0x2c>)
 8001fe6:	4805      	ldr	r0, [pc, #20]	; (8001ffc <HAL_UART_RxCpltCallback+0x30>)
 8001fe8:	f003 fcc3 	bl	8005972 <HAL_UART_Receive_IT>
}
 8001fec:	bf00      	nop
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	20000230 	.word	0x20000230
 8001ff8:	20000240 	.word	0x20000240
 8001ffc:	20000438 	.word	0x20000438

08002000 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == B1_Pin){
 800200a:	88fb      	ldrh	r3, [r7, #6]
 800200c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002010:	d106      	bne.n	8002020 <HAL_GPIO_EXTI_Callback+0x20>
		if(BLUE_BUTTON == 0){
 8002012:	4b06      	ldr	r3, [pc, #24]	; (800202c <HAL_GPIO_EXTI_Callback+0x2c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d102      	bne.n	8002020 <HAL_GPIO_EXTI_Callback+0x20>
			BLUE_BUTTON=1;
 800201a:	4b04      	ldr	r3, [pc, #16]	; (800202c <HAL_GPIO_EXTI_Callback+0x2c>)
 800201c:	2201      	movs	r2, #1
 800201e:	601a      	str	r2, [r3, #0]
		}
	}

}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	2000022c 	.word	0x2000022c

08002030 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002034:	b672      	cpsid	i
}
 8002036:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002038:	e7fe      	b.n	8002038 <Error_Handler+0x8>
	...

0800203c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	607b      	str	r3, [r7, #4]
 8002046:	4b18      	ldr	r3, [pc, #96]	; (80020a8 <HAL_MspInit+0x6c>)
 8002048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204a:	4a17      	ldr	r2, [pc, #92]	; (80020a8 <HAL_MspInit+0x6c>)
 800204c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002050:	6453      	str	r3, [r2, #68]	; 0x44
 8002052:	4b15      	ldr	r3, [pc, #84]	; (80020a8 <HAL_MspInit+0x6c>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002056:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800205a:	607b      	str	r3, [r7, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	603b      	str	r3, [r7, #0]
 8002062:	4b11      	ldr	r3, [pc, #68]	; (80020a8 <HAL_MspInit+0x6c>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	4a10      	ldr	r2, [pc, #64]	; (80020a8 <HAL_MspInit+0x6c>)
 8002068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800206c:	6413      	str	r3, [r2, #64]	; 0x40
 800206e:	4b0e      	ldr	r3, [pc, #56]	; (80020a8 <HAL_MspInit+0x6c>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002076:	603b      	str	r3, [r7, #0]
 8002078:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800207a:	2007      	movs	r0, #7
 800207c:	f000 fcfe 	bl	8002a7c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8002080:	2200      	movs	r2, #0
 8002082:	2100      	movs	r1, #0
 8002084:	2001      	movs	r0, #1
 8002086:	f000 fd04 	bl	8002a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 800208a:	2001      	movs	r0, #1
 800208c:	f000 fd1d 	bl	8002aca <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8002090:	2200      	movs	r2, #0
 8002092:	2100      	movs	r1, #0
 8002094:	2051      	movs	r0, #81	; 0x51
 8002096:	f000 fcfc 	bl	8002a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 800209a:	2051      	movs	r0, #81	; 0x51
 800209c:	f000 fd15 	bl	8002aca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	40023800 	.word	0x40023800

080020ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020b0:	e7fe      	b.n	80020b0 <NMI_Handler+0x4>

080020b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b2:	b480      	push	{r7}
 80020b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020b6:	e7fe      	b.n	80020b6 <HardFault_Handler+0x4>

080020b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020bc:	e7fe      	b.n	80020bc <MemManage_Handler+0x4>

080020be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020be:	b480      	push	{r7}
 80020c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020c2:	e7fe      	b.n	80020c2 <BusFault_Handler+0x4>

080020c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020c8:	e7fe      	b.n	80020c8 <UsageFault_Handler+0x4>

080020ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ca:	b480      	push	{r7}
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020f8:	f000 fbd0 	bl	800289c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020fc:	bf00      	nop
 80020fe:	bd80      	pop	{r7, pc}

08002100 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8002104:	f001 ff04 	bl	8003f10 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	bd80      	pop	{r7, pc}

0800210c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002110:	4802      	ldr	r0, [pc, #8]	; (800211c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002112:	f002 fd47 	bl	8004ba4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	200003a8 	.word	0x200003a8

08002120 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002124:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002128:	f000 ff1a 	bl	8002f60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}

08002130 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002134:	4802      	ldr	r0, [pc, #8]	; (8002140 <USART6_IRQHandler+0x10>)
 8002136:	f003 fc4d 	bl	80059d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000438 	.word	0x20000438

08002144 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002152:	b480      	push	{r7}
 8002154:	af00      	add	r7, sp, #0
	return 1;
 8002156:	2301      	movs	r3, #1
}
 8002158:	4618      	mov	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <_kill>:

int _kill(int pid, int sig)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
 800216a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800216c:	f004 faea 	bl	8006744 <__errno>
 8002170:	4603      	mov	r3, r0
 8002172:	2216      	movs	r2, #22
 8002174:	601a      	str	r2, [r3, #0]
	return -1;
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
}
 800217a:	4618      	mov	r0, r3
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <_exit>:

void _exit (int status)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	b082      	sub	sp, #8
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800218a:	f04f 31ff 	mov.w	r1, #4294967295
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7ff ffe7 	bl	8002162 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002194:	e7fe      	b.n	8002194 <_exit+0x12>

08002196 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b086      	sub	sp, #24
 800219a:	af00      	add	r7, sp, #0
 800219c:	60f8      	str	r0, [r7, #12]
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a2:	2300      	movs	r3, #0
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	e00a      	b.n	80021be <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80021a8:	f3af 8000 	nop.w
 80021ac:	4601      	mov	r1, r0
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	1c5a      	adds	r2, r3, #1
 80021b2:	60ba      	str	r2, [r7, #8]
 80021b4:	b2ca      	uxtb	r2, r1
 80021b6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	3301      	adds	r3, #1
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	dbf0      	blt.n	80021a8 <_read+0x12>
	}

return len;
 80021c6:	687b      	ldr	r3, [r7, #4]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
 80021e0:	e009      	b.n	80021f6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	60ba      	str	r2, [r7, #8]
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	3301      	adds	r3, #1
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	dbf1      	blt.n	80021e2 <_write+0x12>
	}
	return len;
 80021fe:	687b      	ldr	r3, [r7, #4]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <_close>:

int _close(int file)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	return -1;
 8002210:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002230:	605a      	str	r2, [r3, #4]
	return 0;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <_isatty>:

int _isatty(int file)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
	return 1;
 8002248:	2301      	movs	r3, #1
}
 800224a:	4618      	mov	r0, r3
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002256:	b480      	push	{r7}
 8002258:	b085      	sub	sp, #20
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
	return 0;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002278:	4a14      	ldr	r2, [pc, #80]	; (80022cc <_sbrk+0x5c>)
 800227a:	4b15      	ldr	r3, [pc, #84]	; (80022d0 <_sbrk+0x60>)
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002284:	4b13      	ldr	r3, [pc, #76]	; (80022d4 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d102      	bne.n	8002292 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800228c:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <_sbrk+0x64>)
 800228e:	4a12      	ldr	r2, [pc, #72]	; (80022d8 <_sbrk+0x68>)
 8002290:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002292:	4b10      	ldr	r3, [pc, #64]	; (80022d4 <_sbrk+0x64>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4413      	add	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	429a      	cmp	r2, r3
 800229e:	d207      	bcs.n	80022b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022a0:	f004 fa50 	bl	8006744 <__errno>
 80022a4:	4603      	mov	r3, r0
 80022a6:	220c      	movs	r2, #12
 80022a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	e009      	b.n	80022c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022b0:	4b08      	ldr	r3, [pc, #32]	; (80022d4 <_sbrk+0x64>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022b6:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <_sbrk+0x64>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	4a05      	ldr	r2, [pc, #20]	; (80022d4 <_sbrk+0x64>)
 80022c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022c2:	68fb      	ldr	r3, [r7, #12]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20018000 	.word	0x20018000
 80022d0:	00000400 	.word	0x00000400
 80022d4:	20000234 	.word	0x20000234
 80022d8:	200004d8 	.word	0x200004d8

080022dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022e0:	4b08      	ldr	r3, [pc, #32]	; (8002304 <SystemInit+0x28>)
 80022e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e6:	4a07      	ldr	r2, [pc, #28]	; (8002304 <SystemInit+0x28>)
 80022e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022f0:	4b04      	ldr	r3, [pc, #16]	; (8002304 <SystemInit+0x28>)
 80022f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022f6:	609a      	str	r2, [r3, #8]
#endif
}
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim10;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b08e      	sub	sp, #56	; 0x38
 800230c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800230e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800231c:	f107 0320 	add.w	r3, r7, #32
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002326:	1d3b      	adds	r3, r7, #4
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	611a      	str	r2, [r3, #16]
 8002334:	615a      	str	r2, [r3, #20]
 8002336:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002338:	4b3d      	ldr	r3, [pc, #244]	; (8002430 <MX_TIM3_Init+0x128>)
 800233a:	4a3e      	ldr	r2, [pc, #248]	; (8002434 <MX_TIM3_Init+0x12c>)
 800233c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800233e:	4b3c      	ldr	r3, [pc, #240]	; (8002430 <MX_TIM3_Init+0x128>)
 8002340:	2253      	movs	r2, #83	; 0x53
 8002342:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002344:	4b3a      	ldr	r3, [pc, #232]	; (8002430 <MX_TIM3_Init+0x128>)
 8002346:	2200      	movs	r2, #0
 8002348:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 800234a:	4b39      	ldr	r3, [pc, #228]	; (8002430 <MX_TIM3_Init+0x128>)
 800234c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002350:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002352:	4b37      	ldr	r3, [pc, #220]	; (8002430 <MX_TIM3_Init+0x128>)
 8002354:	2200      	movs	r2, #0
 8002356:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002358:	4b35      	ldr	r3, [pc, #212]	; (8002430 <MX_TIM3_Init+0x128>)
 800235a:	2280      	movs	r2, #128	; 0x80
 800235c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800235e:	4834      	ldr	r0, [pc, #208]	; (8002430 <MX_TIM3_Init+0x128>)
 8002360:	f002 fa64 	bl	800482c <HAL_TIM_Base_Init>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800236a:	f7ff fe61 	bl	8002030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800236e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002372:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002374:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002378:	4619      	mov	r1, r3
 800237a:	482d      	ldr	r0, [pc, #180]	; (8002430 <MX_TIM3_Init+0x128>)
 800237c:	f002 fddc 	bl	8004f38 <HAL_TIM_ConfigClockSource>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002386:	f7ff fe53 	bl	8002030 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800238a:	4829      	ldr	r0, [pc, #164]	; (8002430 <MX_TIM3_Init+0x128>)
 800238c:	f002 fb00 	bl	8004990 <HAL_TIM_PWM_Init>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002396:	f7ff fe4b 	bl	8002030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800239a:	2300      	movs	r3, #0
 800239c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800239e:	2300      	movs	r3, #0
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023a2:	f107 0320 	add.w	r3, r7, #32
 80023a6:	4619      	mov	r1, r3
 80023a8:	4821      	ldr	r0, [pc, #132]	; (8002430 <MX_TIM3_Init+0x128>)
 80023aa:	f003 f981 	bl	80056b0 <HAL_TIMEx_MasterConfigSynchronization>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80023b4:	f7ff fe3c 	bl	8002030 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023b8:	2360      	movs	r3, #96	; 0x60
 80023ba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80023bc:	2300      	movs	r3, #0
 80023be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023c0:	2300      	movs	r3, #0
 80023c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023c4:	2300      	movs	r3, #0
 80023c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023c8:	1d3b      	adds	r3, r7, #4
 80023ca:	2200      	movs	r2, #0
 80023cc:	4619      	mov	r1, r3
 80023ce:	4818      	ldr	r0, [pc, #96]	; (8002430 <MX_TIM3_Init+0x128>)
 80023d0:	f002 fcf0 	bl	8004db4 <HAL_TIM_PWM_ConfigChannel>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80023da:	f7ff fe29 	bl	8002030 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023de:	1d3b      	adds	r3, r7, #4
 80023e0:	2204      	movs	r2, #4
 80023e2:	4619      	mov	r1, r3
 80023e4:	4812      	ldr	r0, [pc, #72]	; (8002430 <MX_TIM3_Init+0x128>)
 80023e6:	f002 fce5 	bl	8004db4 <HAL_TIM_PWM_ConfigChannel>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80023f0:	f7ff fe1e 	bl	8002030 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80023f4:	1d3b      	adds	r3, r7, #4
 80023f6:	2208      	movs	r2, #8
 80023f8:	4619      	mov	r1, r3
 80023fa:	480d      	ldr	r0, [pc, #52]	; (8002430 <MX_TIM3_Init+0x128>)
 80023fc:	f002 fcda 	bl	8004db4 <HAL_TIM_PWM_ConfigChannel>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002406:	f7ff fe13 	bl	8002030 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800240a:	1d3b      	adds	r3, r7, #4
 800240c:	220c      	movs	r2, #12
 800240e:	4619      	mov	r1, r3
 8002410:	4807      	ldr	r0, [pc, #28]	; (8002430 <MX_TIM3_Init+0x128>)
 8002412:	f002 fccf 	bl	8004db4 <HAL_TIM_PWM_ConfigChannel>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800241c:	f7ff fe08 	bl	8002030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002420:	4803      	ldr	r0, [pc, #12]	; (8002430 <MX_TIM3_Init+0x128>)
 8002422:	f000 f86b 	bl	80024fc <HAL_TIM_MspPostInit>

}
 8002426:	bf00      	nop
 8002428:	3738      	adds	r7, #56	; 0x38
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	200003f0 	.word	0x200003f0
 8002434:	40000400 	.word	0x40000400

08002438 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800243c:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <MX_TIM10_Init+0x40>)
 800243e:	4a0f      	ldr	r2, [pc, #60]	; (800247c <MX_TIM10_Init+0x44>)
 8002440:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 33600-1;
 8002442:	4b0d      	ldr	r3, [pc, #52]	; (8002478 <MX_TIM10_Init+0x40>)
 8002444:	f248 323f 	movw	r2, #33599	; 0x833f
 8002448:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800244a:	4b0b      	ldr	r3, [pc, #44]	; (8002478 <MX_TIM10_Init+0x40>)
 800244c:	2200      	movs	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10-1;
 8002450:	4b09      	ldr	r3, [pc, #36]	; (8002478 <MX_TIM10_Init+0x40>)
 8002452:	2209      	movs	r2, #9
 8002454:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002456:	4b08      	ldr	r3, [pc, #32]	; (8002478 <MX_TIM10_Init+0x40>)
 8002458:	2200      	movs	r2, #0
 800245a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800245c:	4b06      	ldr	r3, [pc, #24]	; (8002478 <MX_TIM10_Init+0x40>)
 800245e:	2200      	movs	r2, #0
 8002460:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002462:	4805      	ldr	r0, [pc, #20]	; (8002478 <MX_TIM10_Init+0x40>)
 8002464:	f002 f9e2 	bl	800482c <HAL_TIM_Base_Init>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800246e:	f7ff fddf 	bl	8002030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200003a8 	.word	0x200003a8
 800247c:	40014400 	.word	0x40014400

08002480 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a18      	ldr	r2, [pc, #96]	; (80024f0 <HAL_TIM_Base_MspInit+0x70>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d10e      	bne.n	80024b0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	4b17      	ldr	r3, [pc, #92]	; (80024f4 <HAL_TIM_Base_MspInit+0x74>)
 8002498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249a:	4a16      	ldr	r2, [pc, #88]	; (80024f4 <HAL_TIM_Base_MspInit+0x74>)
 800249c:	f043 0302 	orr.w	r3, r3, #2
 80024a0:	6413      	str	r3, [r2, #64]	; 0x40
 80024a2:	4b14      	ldr	r3, [pc, #80]	; (80024f4 <HAL_TIM_Base_MspInit+0x74>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 80024ae:	e01a      	b.n	80024e6 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM10)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a10      	ldr	r2, [pc, #64]	; (80024f8 <HAL_TIM_Base_MspInit+0x78>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d115      	bne.n	80024e6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	4b0d      	ldr	r3, [pc, #52]	; (80024f4 <HAL_TIM_Base_MspInit+0x74>)
 80024c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c2:	4a0c      	ldr	r2, [pc, #48]	; (80024f4 <HAL_TIM_Base_MspInit+0x74>)
 80024c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c8:	6453      	str	r3, [r2, #68]	; 0x44
 80024ca:	4b0a      	ldr	r3, [pc, #40]	; (80024f4 <HAL_TIM_Base_MspInit+0x74>)
 80024cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80024d6:	2200      	movs	r2, #0
 80024d8:	2100      	movs	r1, #0
 80024da:	2019      	movs	r0, #25
 80024dc:	f000 fad9 	bl	8002a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80024e0:	2019      	movs	r0, #25
 80024e2:	f000 faf2 	bl	8002aca <HAL_NVIC_EnableIRQ>
}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40000400 	.word	0x40000400
 80024f4:	40023800 	.word	0x40023800
 80024f8:	40014400 	.word	0x40014400

080024fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08a      	sub	sp, #40	; 0x28
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002504:	f107 0314 	add.w	r3, r7, #20
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a30      	ldr	r2, [pc, #192]	; (80025dc <HAL_TIM_MspPostInit+0xe0>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d15a      	bne.n	80025d4 <HAL_TIM_MspPostInit+0xd8>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800251e:	2300      	movs	r3, #0
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	4b2f      	ldr	r3, [pc, #188]	; (80025e0 <HAL_TIM_MspPostInit+0xe4>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002526:	4a2e      	ldr	r2, [pc, #184]	; (80025e0 <HAL_TIM_MspPostInit+0xe4>)
 8002528:	f043 0301 	orr.w	r3, r3, #1
 800252c:	6313      	str	r3, [r2, #48]	; 0x30
 800252e:	4b2c      	ldr	r3, [pc, #176]	; (80025e0 <HAL_TIM_MspPostInit+0xe4>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	613b      	str	r3, [r7, #16]
 8002538:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	4b28      	ldr	r3, [pc, #160]	; (80025e0 <HAL_TIM_MspPostInit+0xe4>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	4a27      	ldr	r2, [pc, #156]	; (80025e0 <HAL_TIM_MspPostInit+0xe4>)
 8002544:	f043 0302 	orr.w	r3, r3, #2
 8002548:	6313      	str	r3, [r2, #48]	; 0x30
 800254a:	4b25      	ldr	r3, [pc, #148]	; (80025e0 <HAL_TIM_MspPostInit+0xe4>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	4b21      	ldr	r3, [pc, #132]	; (80025e0 <HAL_TIM_MspPostInit+0xe4>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	4a20      	ldr	r2, [pc, #128]	; (80025e0 <HAL_TIM_MspPostInit+0xe4>)
 8002560:	f043 0304 	orr.w	r3, r3, #4
 8002564:	6313      	str	r3, [r2, #48]	; 0x30
 8002566:	4b1e      	ldr	r3, [pc, #120]	; (80025e0 <HAL_TIM_MspPostInit+0xe4>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	f003 0304 	and.w	r3, r3, #4
 800256e:	60bb      	str	r3, [r7, #8]
 8002570:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB1     ------> TIM3_CH4
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002572:	23c0      	movs	r3, #192	; 0xc0
 8002574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002576:	2302      	movs	r3, #2
 8002578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	2300      	movs	r3, #0
 800257c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257e:	2300      	movs	r3, #0
 8002580:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002582:	2302      	movs	r3, #2
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	4619      	mov	r1, r3
 800258c:	4815      	ldr	r0, [pc, #84]	; (80025e4 <HAL_TIM_MspPostInit+0xe8>)
 800258e:	f000 fb49 	bl	8002c24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002592:	2302      	movs	r3, #2
 8002594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002596:	2302      	movs	r3, #2
 8002598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259a:	2300      	movs	r3, #0
 800259c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259e:	2300      	movs	r3, #0
 80025a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025a2:	2302      	movs	r3, #2
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a6:	f107 0314 	add.w	r3, r7, #20
 80025aa:	4619      	mov	r1, r3
 80025ac:	480e      	ldr	r0, [pc, #56]	; (80025e8 <HAL_TIM_MspPostInit+0xec>)
 80025ae:	f000 fb39 	bl	8002c24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80025b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b8:	2302      	movs	r3, #2
 80025ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c0:	2300      	movs	r3, #0
 80025c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025c4:	2302      	movs	r3, #2
 80025c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025c8:	f107 0314 	add.w	r3, r7, #20
 80025cc:	4619      	mov	r1, r3
 80025ce:	4807      	ldr	r0, [pc, #28]	; (80025ec <HAL_TIM_MspPostInit+0xf0>)
 80025d0:	f000 fb28 	bl	8002c24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80025d4:	bf00      	nop
 80025d6:	3728      	adds	r7, #40	; 0x28
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40000400 	.word	0x40000400
 80025e0:	40023800 	.word	0x40023800
 80025e4:	40020000 	.word	0x40020000
 80025e8:	40020400 	.word	0x40020400
 80025ec:	40020800 	.word	0x40020800

080025f0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart6;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025f4:	4b11      	ldr	r3, [pc, #68]	; (800263c <MX_USART2_UART_Init+0x4c>)
 80025f6:	4a12      	ldr	r2, [pc, #72]	; (8002640 <MX_USART2_UART_Init+0x50>)
 80025f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025fa:	4b10      	ldr	r3, [pc, #64]	; (800263c <MX_USART2_UART_Init+0x4c>)
 80025fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002600:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002602:	4b0e      	ldr	r3, [pc, #56]	; (800263c <MX_USART2_UART_Init+0x4c>)
 8002604:	2200      	movs	r2, #0
 8002606:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002608:	4b0c      	ldr	r3, [pc, #48]	; (800263c <MX_USART2_UART_Init+0x4c>)
 800260a:	2200      	movs	r2, #0
 800260c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800260e:	4b0b      	ldr	r3, [pc, #44]	; (800263c <MX_USART2_UART_Init+0x4c>)
 8002610:	2200      	movs	r2, #0
 8002612:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002614:	4b09      	ldr	r3, [pc, #36]	; (800263c <MX_USART2_UART_Init+0x4c>)
 8002616:	220c      	movs	r2, #12
 8002618:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800261a:	4b08      	ldr	r3, [pc, #32]	; (800263c <MX_USART2_UART_Init+0x4c>)
 800261c:	2200      	movs	r2, #0
 800261e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002620:	4b06      	ldr	r3, [pc, #24]	; (800263c <MX_USART2_UART_Init+0x4c>)
 8002622:	2200      	movs	r2, #0
 8002624:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002626:	4805      	ldr	r0, [pc, #20]	; (800263c <MX_USART2_UART_Init+0x4c>)
 8002628:	f003 f8c4 	bl	80057b4 <HAL_UART_Init>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002632:	f7ff fcfd 	bl	8002030 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	2000047c 	.word	0x2000047c
 8002640:	40004400 	.word	0x40004400

08002644 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002648:	4b11      	ldr	r3, [pc, #68]	; (8002690 <MX_USART6_UART_Init+0x4c>)
 800264a:	4a12      	ldr	r2, [pc, #72]	; (8002694 <MX_USART6_UART_Init+0x50>)
 800264c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800264e:	4b10      	ldr	r3, [pc, #64]	; (8002690 <MX_USART6_UART_Init+0x4c>)
 8002650:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002654:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002656:	4b0e      	ldr	r3, [pc, #56]	; (8002690 <MX_USART6_UART_Init+0x4c>)
 8002658:	2200      	movs	r2, #0
 800265a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800265c:	4b0c      	ldr	r3, [pc, #48]	; (8002690 <MX_USART6_UART_Init+0x4c>)
 800265e:	2200      	movs	r2, #0
 8002660:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002662:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <MX_USART6_UART_Init+0x4c>)
 8002664:	2200      	movs	r2, #0
 8002666:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002668:	4b09      	ldr	r3, [pc, #36]	; (8002690 <MX_USART6_UART_Init+0x4c>)
 800266a:	220c      	movs	r2, #12
 800266c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800266e:	4b08      	ldr	r3, [pc, #32]	; (8002690 <MX_USART6_UART_Init+0x4c>)
 8002670:	2200      	movs	r2, #0
 8002672:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002674:	4b06      	ldr	r3, [pc, #24]	; (8002690 <MX_USART6_UART_Init+0x4c>)
 8002676:	2200      	movs	r2, #0
 8002678:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800267a:	4805      	ldr	r0, [pc, #20]	; (8002690 <MX_USART6_UART_Init+0x4c>)
 800267c:	f003 f89a 	bl	80057b4 <HAL_UART_Init>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002686:	f7ff fcd3 	bl	8002030 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800268a:	bf00      	nop
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20000438 	.word	0x20000438
 8002694:	40011400 	.word	0x40011400

08002698 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b08c      	sub	sp, #48	; 0x30
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a0:	f107 031c 	add.w	r3, r7, #28
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a36      	ldr	r2, [pc, #216]	; (8002790 <HAL_UART_MspInit+0xf8>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d12c      	bne.n	8002714 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	61bb      	str	r3, [r7, #24]
 80026be:	4b35      	ldr	r3, [pc, #212]	; (8002794 <HAL_UART_MspInit+0xfc>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	4a34      	ldr	r2, [pc, #208]	; (8002794 <HAL_UART_MspInit+0xfc>)
 80026c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026c8:	6413      	str	r3, [r2, #64]	; 0x40
 80026ca:	4b32      	ldr	r3, [pc, #200]	; (8002794 <HAL_UART_MspInit+0xfc>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d2:	61bb      	str	r3, [r7, #24]
 80026d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	4b2e      	ldr	r3, [pc, #184]	; (8002794 <HAL_UART_MspInit+0xfc>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026de:	4a2d      	ldr	r2, [pc, #180]	; (8002794 <HAL_UART_MspInit+0xfc>)
 80026e0:	f043 0301 	orr.w	r3, r3, #1
 80026e4:	6313      	str	r3, [r2, #48]	; 0x30
 80026e6:	4b2b      	ldr	r3, [pc, #172]	; (8002794 <HAL_UART_MspInit+0xfc>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	617b      	str	r3, [r7, #20]
 80026f0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026f2:	230c      	movs	r3, #12
 80026f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f6:	2302      	movs	r3, #2
 80026f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fa:	2300      	movs	r3, #0
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80026fe:	2301      	movs	r3, #1
 8002700:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002702:	2307      	movs	r3, #7
 8002704:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002706:	f107 031c 	add.w	r3, r7, #28
 800270a:	4619      	mov	r1, r3
 800270c:	4822      	ldr	r0, [pc, #136]	; (8002798 <HAL_UART_MspInit+0x100>)
 800270e:	f000 fa89 	bl	8002c24 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002712:	e038      	b.n	8002786 <HAL_UART_MspInit+0xee>
  else if(uartHandle->Instance==USART6)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a20      	ldr	r2, [pc, #128]	; (800279c <HAL_UART_MspInit+0x104>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d133      	bne.n	8002786 <HAL_UART_MspInit+0xee>
    __HAL_RCC_USART6_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	613b      	str	r3, [r7, #16]
 8002722:	4b1c      	ldr	r3, [pc, #112]	; (8002794 <HAL_UART_MspInit+0xfc>)
 8002724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002726:	4a1b      	ldr	r2, [pc, #108]	; (8002794 <HAL_UART_MspInit+0xfc>)
 8002728:	f043 0320 	orr.w	r3, r3, #32
 800272c:	6453      	str	r3, [r2, #68]	; 0x44
 800272e:	4b19      	ldr	r3, [pc, #100]	; (8002794 <HAL_UART_MspInit+0xfc>)
 8002730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002732:	f003 0320 	and.w	r3, r3, #32
 8002736:	613b      	str	r3, [r7, #16]
 8002738:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	4b15      	ldr	r3, [pc, #84]	; (8002794 <HAL_UART_MspInit+0xfc>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	4a14      	ldr	r2, [pc, #80]	; (8002794 <HAL_UART_MspInit+0xfc>)
 8002744:	f043 0304 	orr.w	r3, r3, #4
 8002748:	6313      	str	r3, [r2, #48]	; 0x30
 800274a:	4b12      	ldr	r3, [pc, #72]	; (8002794 <HAL_UART_MspInit+0xfc>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	f003 0304 	and.w	r3, r3, #4
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002756:	23c0      	movs	r3, #192	; 0xc0
 8002758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275a:	2302      	movs	r3, #2
 800275c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275e:	2300      	movs	r3, #0
 8002760:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002762:	2303      	movs	r3, #3
 8002764:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002766:	2308      	movs	r3, #8
 8002768:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800276a:	f107 031c 	add.w	r3, r7, #28
 800276e:	4619      	mov	r1, r3
 8002770:	480b      	ldr	r0, [pc, #44]	; (80027a0 <HAL_UART_MspInit+0x108>)
 8002772:	f000 fa57 	bl	8002c24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002776:	2200      	movs	r2, #0
 8002778:	2100      	movs	r1, #0
 800277a:	2047      	movs	r0, #71	; 0x47
 800277c:	f000 f989 	bl	8002a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002780:	2047      	movs	r0, #71	; 0x47
 8002782:	f000 f9a2 	bl	8002aca <HAL_NVIC_EnableIRQ>
}
 8002786:	bf00      	nop
 8002788:	3730      	adds	r7, #48	; 0x30
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40004400 	.word	0x40004400
 8002794:	40023800 	.word	0x40023800
 8002798:	40020000 	.word	0x40020000
 800279c:	40011400 	.word	0x40011400
 80027a0:	40020800 	.word	0x40020800

080027a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80027a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80027a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80027aa:	e003      	b.n	80027b4 <LoopCopyDataInit>

080027ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80027ac:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80027ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80027b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80027b2:	3104      	adds	r1, #4

080027b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80027b4:	480b      	ldr	r0, [pc, #44]	; (80027e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80027b6:	4b0c      	ldr	r3, [pc, #48]	; (80027e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80027b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80027ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80027bc:	d3f6      	bcc.n	80027ac <CopyDataInit>
  ldr  r2, =_sbss
 80027be:	4a0b      	ldr	r2, [pc, #44]	; (80027ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80027c0:	e002      	b.n	80027c8 <LoopFillZerobss>

080027c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80027c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80027c4:	f842 3b04 	str.w	r3, [r2], #4

080027c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80027c8:	4b09      	ldr	r3, [pc, #36]	; (80027f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80027ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80027cc:	d3f9      	bcc.n	80027c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80027ce:	f7ff fd85 	bl	80022dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027d2:	f003 ffbd 	bl	8006750 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027d6:	f7ff fae7 	bl	8001da8 <main>
  bx  lr    
 80027da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80027dc:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80027e0:	080099bc 	.word	0x080099bc
  ldr  r0, =_sdata
 80027e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80027e8:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 80027ec:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 80027f0:	200004d4 	.word	0x200004d4

080027f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027f4:	e7fe      	b.n	80027f4 <ADC_IRQHandler>
	...

080027f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027fc:	4b0e      	ldr	r3, [pc, #56]	; (8002838 <HAL_Init+0x40>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a0d      	ldr	r2, [pc, #52]	; (8002838 <HAL_Init+0x40>)
 8002802:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002806:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002808:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <HAL_Init+0x40>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a0a      	ldr	r2, [pc, #40]	; (8002838 <HAL_Init+0x40>)
 800280e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002812:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002814:	4b08      	ldr	r3, [pc, #32]	; (8002838 <HAL_Init+0x40>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a07      	ldr	r2, [pc, #28]	; (8002838 <HAL_Init+0x40>)
 800281a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800281e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002820:	2003      	movs	r0, #3
 8002822:	f000 f92b 	bl	8002a7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002826:	2000      	movs	r0, #0
 8002828:	f000 f808 	bl	800283c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800282c:	f7ff fc06 	bl	800203c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40023c00 	.word	0x40023c00

0800283c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002844:	4b12      	ldr	r3, [pc, #72]	; (8002890 <HAL_InitTick+0x54>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4b12      	ldr	r3, [pc, #72]	; (8002894 <HAL_InitTick+0x58>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	4619      	mov	r1, r3
 800284e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002852:	fbb3 f3f1 	udiv	r3, r3, r1
 8002856:	fbb2 f3f3 	udiv	r3, r2, r3
 800285a:	4618      	mov	r0, r3
 800285c:	f000 f943 	bl	8002ae6 <HAL_SYSTICK_Config>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e00e      	b.n	8002888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2b0f      	cmp	r3, #15
 800286e:	d80a      	bhi.n	8002886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002870:	2200      	movs	r2, #0
 8002872:	6879      	ldr	r1, [r7, #4]
 8002874:	f04f 30ff 	mov.w	r0, #4294967295
 8002878:	f000 f90b 	bl	8002a92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800287c:	4a06      	ldr	r2, [pc, #24]	; (8002898 <HAL_InitTick+0x5c>)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
 8002884:	e000      	b.n	8002888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
}
 8002888:	4618      	mov	r0, r3
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000010 	.word	0x20000010
 8002894:	20000018 	.word	0x20000018
 8002898:	20000014 	.word	0x20000014

0800289c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028a0:	4b06      	ldr	r3, [pc, #24]	; (80028bc <HAL_IncTick+0x20>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	461a      	mov	r2, r3
 80028a6:	4b06      	ldr	r3, [pc, #24]	; (80028c0 <HAL_IncTick+0x24>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4413      	add	r3, r2
 80028ac:	4a04      	ldr	r2, [pc, #16]	; (80028c0 <HAL_IncTick+0x24>)
 80028ae:	6013      	str	r3, [r2, #0]
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	20000018 	.word	0x20000018
 80028c0:	200004c0 	.word	0x200004c0

080028c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return uwTick;
 80028c8:	4b03      	ldr	r3, [pc, #12]	; (80028d8 <HAL_GetTick+0x14>)
 80028ca:	681b      	ldr	r3, [r3, #0]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	200004c0 	.word	0x200004c0

080028dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f003 0307 	and.w	r3, r3, #7
 80028ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028ec:	4b0c      	ldr	r3, [pc, #48]	; (8002920 <__NVIC_SetPriorityGrouping+0x44>)
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028f8:	4013      	ands	r3, r2
 80028fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002904:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800290c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800290e:	4a04      	ldr	r2, [pc, #16]	; (8002920 <__NVIC_SetPriorityGrouping+0x44>)
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	60d3      	str	r3, [r2, #12]
}
 8002914:	bf00      	nop
 8002916:	3714      	adds	r7, #20
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	e000ed00 	.word	0xe000ed00

08002924 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002928:	4b04      	ldr	r3, [pc, #16]	; (800293c <__NVIC_GetPriorityGrouping+0x18>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	0a1b      	lsrs	r3, r3, #8
 800292e:	f003 0307 	and.w	r3, r3, #7
}
 8002932:	4618      	mov	r0, r3
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800294a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294e:	2b00      	cmp	r3, #0
 8002950:	db0b      	blt.n	800296a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002952:	79fb      	ldrb	r3, [r7, #7]
 8002954:	f003 021f 	and.w	r2, r3, #31
 8002958:	4907      	ldr	r1, [pc, #28]	; (8002978 <__NVIC_EnableIRQ+0x38>)
 800295a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295e:	095b      	lsrs	r3, r3, #5
 8002960:	2001      	movs	r0, #1
 8002962:	fa00 f202 	lsl.w	r2, r0, r2
 8002966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	e000e100 	.word	0xe000e100

0800297c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	6039      	str	r1, [r7, #0]
 8002986:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298c:	2b00      	cmp	r3, #0
 800298e:	db0a      	blt.n	80029a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	b2da      	uxtb	r2, r3
 8002994:	490c      	ldr	r1, [pc, #48]	; (80029c8 <__NVIC_SetPriority+0x4c>)
 8002996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299a:	0112      	lsls	r2, r2, #4
 800299c:	b2d2      	uxtb	r2, r2
 800299e:	440b      	add	r3, r1
 80029a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029a4:	e00a      	b.n	80029bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	b2da      	uxtb	r2, r3
 80029aa:	4908      	ldr	r1, [pc, #32]	; (80029cc <__NVIC_SetPriority+0x50>)
 80029ac:	79fb      	ldrb	r3, [r7, #7]
 80029ae:	f003 030f 	and.w	r3, r3, #15
 80029b2:	3b04      	subs	r3, #4
 80029b4:	0112      	lsls	r2, r2, #4
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	440b      	add	r3, r1
 80029ba:	761a      	strb	r2, [r3, #24]
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	e000e100 	.word	0xe000e100
 80029cc:	e000ed00 	.word	0xe000ed00

080029d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b089      	sub	sp, #36	; 0x24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f1c3 0307 	rsb	r3, r3, #7
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	bf28      	it	cs
 80029ee:	2304      	movcs	r3, #4
 80029f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	3304      	adds	r3, #4
 80029f6:	2b06      	cmp	r3, #6
 80029f8:	d902      	bls.n	8002a00 <NVIC_EncodePriority+0x30>
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	3b03      	subs	r3, #3
 80029fe:	e000      	b.n	8002a02 <NVIC_EncodePriority+0x32>
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a04:	f04f 32ff 	mov.w	r2, #4294967295
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43da      	mvns	r2, r3
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	401a      	ands	r2, r3
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a18:	f04f 31ff 	mov.w	r1, #4294967295
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a22:	43d9      	mvns	r1, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a28:	4313      	orrs	r3, r2
         );
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3724      	adds	r7, #36	; 0x24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
	...

08002a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	3b01      	subs	r3, #1
 8002a44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a48:	d301      	bcc.n	8002a4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e00f      	b.n	8002a6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a4e:	4a0a      	ldr	r2, [pc, #40]	; (8002a78 <SysTick_Config+0x40>)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a56:	210f      	movs	r1, #15
 8002a58:	f04f 30ff 	mov.w	r0, #4294967295
 8002a5c:	f7ff ff8e 	bl	800297c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a60:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <SysTick_Config+0x40>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a66:	4b04      	ldr	r3, [pc, #16]	; (8002a78 <SysTick_Config+0x40>)
 8002a68:	2207      	movs	r2, #7
 8002a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	e000e010 	.word	0xe000e010

08002a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f7ff ff29 	bl	80028dc <__NVIC_SetPriorityGrouping>
}
 8002a8a:	bf00      	nop
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b086      	sub	sp, #24
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	4603      	mov	r3, r0
 8002a9a:	60b9      	str	r1, [r7, #8]
 8002a9c:	607a      	str	r2, [r7, #4]
 8002a9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002aa4:	f7ff ff3e 	bl	8002924 <__NVIC_GetPriorityGrouping>
 8002aa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	68b9      	ldr	r1, [r7, #8]
 8002aae:	6978      	ldr	r0, [r7, #20]
 8002ab0:	f7ff ff8e 	bl	80029d0 <NVIC_EncodePriority>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aba:	4611      	mov	r1, r2
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff ff5d 	bl	800297c <__NVIC_SetPriority>
}
 8002ac2:	bf00      	nop
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b082      	sub	sp, #8
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff ff31 	bl	8002940 <__NVIC_EnableIRQ>
}
 8002ade:	bf00      	nop
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b082      	sub	sp, #8
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7ff ffa2 	bl	8002a38 <SysTick_Config>
 8002af4:	4603      	mov	r3, r0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b084      	sub	sp, #16
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b0c:	f7ff feda 	bl	80028c4 <HAL_GetTick>
 8002b10:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d008      	beq.n	8002b30 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2280      	movs	r2, #128	; 0x80
 8002b22:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e052      	b.n	8002bd6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0216 	bic.w	r2, r2, #22
 8002b3e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	695a      	ldr	r2, [r3, #20]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b4e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d103      	bne.n	8002b60 <HAL_DMA_Abort+0x62>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d007      	beq.n	8002b70 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0208 	bic.w	r2, r2, #8
 8002b6e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 0201 	bic.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b80:	e013      	b.n	8002baa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b82:	f7ff fe9f 	bl	80028c4 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b05      	cmp	r3, #5
 8002b8e:	d90c      	bls.n	8002baa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2220      	movs	r2, #32
 8002b94:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2203      	movs	r2, #3
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e015      	b.n	8002bd6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0301 	and.w	r3, r3, #1
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1e4      	bne.n	8002b82 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bbc:	223f      	movs	r2, #63	; 0x3f
 8002bbe:	409a      	lsls	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d004      	beq.n	8002bfc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2280      	movs	r2, #128	; 0x80
 8002bf6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e00c      	b.n	8002c16 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2205      	movs	r2, #5
 8002c00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 0201 	bic.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
	...

08002c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b089      	sub	sp, #36	; 0x24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c32:	2300      	movs	r3, #0
 8002c34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c36:	2300      	movs	r3, #0
 8002c38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61fb      	str	r3, [r7, #28]
 8002c3e:	e159      	b.n	8002ef4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c40:	2201      	movs	r2, #1
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	4013      	ands	r3, r2
 8002c52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	f040 8148 	bne.w	8002eee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d005      	beq.n	8002c76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d130      	bne.n	8002cd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	2203      	movs	r2, #3
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	43db      	mvns	r3, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cac:	2201      	movs	r2, #1
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	091b      	lsrs	r3, r3, #4
 8002cc2:	f003 0201 	and.w	r2, r3, #1
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f003 0303 	and.w	r3, r3, #3
 8002ce0:	2b03      	cmp	r3, #3
 8002ce2:	d017      	beq.n	8002d14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	2203      	movs	r2, #3
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 0303 	and.w	r3, r3, #3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d123      	bne.n	8002d68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	08da      	lsrs	r2, r3, #3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3208      	adds	r2, #8
 8002d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	f003 0307 	and.w	r3, r3, #7
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	220f      	movs	r2, #15
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	4013      	ands	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	691a      	ldr	r2, [r3, #16]
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	f003 0307 	and.w	r3, r3, #7
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	08da      	lsrs	r2, r3, #3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3208      	adds	r2, #8
 8002d62:	69b9      	ldr	r1, [r7, #24]
 8002d64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	2203      	movs	r2, #3
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f003 0203 	and.w	r2, r3, #3
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 80a2 	beq.w	8002eee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	4b57      	ldr	r3, [pc, #348]	; (8002f0c <HAL_GPIO_Init+0x2e8>)
 8002db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db2:	4a56      	ldr	r2, [pc, #344]	; (8002f0c <HAL_GPIO_Init+0x2e8>)
 8002db4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002db8:	6453      	str	r3, [r2, #68]	; 0x44
 8002dba:	4b54      	ldr	r3, [pc, #336]	; (8002f0c <HAL_GPIO_Init+0x2e8>)
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dc6:	4a52      	ldr	r2, [pc, #328]	; (8002f10 <HAL_GPIO_Init+0x2ec>)
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	089b      	lsrs	r3, r3, #2
 8002dcc:	3302      	adds	r3, #2
 8002dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	220f      	movs	r2, #15
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	43db      	mvns	r3, r3
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	4013      	ands	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a49      	ldr	r2, [pc, #292]	; (8002f14 <HAL_GPIO_Init+0x2f0>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d019      	beq.n	8002e26 <HAL_GPIO_Init+0x202>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a48      	ldr	r2, [pc, #288]	; (8002f18 <HAL_GPIO_Init+0x2f4>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d013      	beq.n	8002e22 <HAL_GPIO_Init+0x1fe>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a47      	ldr	r2, [pc, #284]	; (8002f1c <HAL_GPIO_Init+0x2f8>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d00d      	beq.n	8002e1e <HAL_GPIO_Init+0x1fa>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a46      	ldr	r2, [pc, #280]	; (8002f20 <HAL_GPIO_Init+0x2fc>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d007      	beq.n	8002e1a <HAL_GPIO_Init+0x1f6>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a45      	ldr	r2, [pc, #276]	; (8002f24 <HAL_GPIO_Init+0x300>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d101      	bne.n	8002e16 <HAL_GPIO_Init+0x1f2>
 8002e12:	2304      	movs	r3, #4
 8002e14:	e008      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e16:	2307      	movs	r3, #7
 8002e18:	e006      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e004      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e1e:	2302      	movs	r3, #2
 8002e20:	e002      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e22:	2301      	movs	r3, #1
 8002e24:	e000      	b.n	8002e28 <HAL_GPIO_Init+0x204>
 8002e26:	2300      	movs	r3, #0
 8002e28:	69fa      	ldr	r2, [r7, #28]
 8002e2a:	f002 0203 	and.w	r2, r2, #3
 8002e2e:	0092      	lsls	r2, r2, #2
 8002e30:	4093      	lsls	r3, r2
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e38:	4935      	ldr	r1, [pc, #212]	; (8002f10 <HAL_GPIO_Init+0x2ec>)
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	089b      	lsrs	r3, r3, #2
 8002e3e:	3302      	adds	r3, #2
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e46:	4b38      	ldr	r3, [pc, #224]	; (8002f28 <HAL_GPIO_Init+0x304>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4013      	ands	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e6a:	4a2f      	ldr	r2, [pc, #188]	; (8002f28 <HAL_GPIO_Init+0x304>)
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002e70:	4b2d      	ldr	r3, [pc, #180]	; (8002f28 <HAL_GPIO_Init+0x304>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e94:	4a24      	ldr	r2, [pc, #144]	; (8002f28 <HAL_GPIO_Init+0x304>)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e9a:	4b23      	ldr	r3, [pc, #140]	; (8002f28 <HAL_GPIO_Init+0x304>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ebe:	4a1a      	ldr	r2, [pc, #104]	; (8002f28 <HAL_GPIO_Init+0x304>)
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ec4:	4b18      	ldr	r3, [pc, #96]	; (8002f28 <HAL_GPIO_Init+0x304>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d003      	beq.n	8002ee8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ee8:	4a0f      	ldr	r2, [pc, #60]	; (8002f28 <HAL_GPIO_Init+0x304>)
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	61fb      	str	r3, [r7, #28]
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	2b0f      	cmp	r3, #15
 8002ef8:	f67f aea2 	bls.w	8002c40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002efc:	bf00      	nop
 8002efe:	bf00      	nop
 8002f00:	3724      	adds	r7, #36	; 0x24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	40013800 	.word	0x40013800
 8002f14:	40020000 	.word	0x40020000
 8002f18:	40020400 	.word	0x40020400
 8002f1c:	40020800 	.word	0x40020800
 8002f20:	40020c00 	.word	0x40020c00
 8002f24:	40021000 	.word	0x40021000
 8002f28:	40013c00 	.word	0x40013c00

08002f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	807b      	strh	r3, [r7, #2]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f3c:	787b      	ldrb	r3, [r7, #1]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f42:	887a      	ldrh	r2, [r7, #2]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f48:	e003      	b.n	8002f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f4a:	887b      	ldrh	r3, [r7, #2]
 8002f4c:	041a      	lsls	r2, r3, #16
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	619a      	str	r2, [r3, #24]
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
	...

08002f60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	4603      	mov	r3, r0
 8002f68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f6a:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f6c:	695a      	ldr	r2, [r3, #20]
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	4013      	ands	r3, r2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d006      	beq.n	8002f84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f76:	4a05      	ldr	r2, [pc, #20]	; (8002f8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f78:	88fb      	ldrh	r3, [r7, #6]
 8002f7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f7c:	88fb      	ldrh	r3, [r7, #6]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff f83e 	bl	8002000 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f84:	bf00      	nop
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40013c00 	.word	0x40013c00

08002f90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e12b      	b.n	80031fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d106      	bne.n	8002fbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7fe feae 	bl	8001d18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2224      	movs	r2, #36	; 0x24
 8002fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f022 0201 	bic.w	r2, r2, #1
 8002fd2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fe2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ff2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ff4:	f001 fbf2 	bl	80047dc <HAL_RCC_GetPCLK1Freq>
 8002ff8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	4a81      	ldr	r2, [pc, #516]	; (8003204 <HAL_I2C_Init+0x274>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d807      	bhi.n	8003014 <HAL_I2C_Init+0x84>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4a80      	ldr	r2, [pc, #512]	; (8003208 <HAL_I2C_Init+0x278>)
 8003008:	4293      	cmp	r3, r2
 800300a:	bf94      	ite	ls
 800300c:	2301      	movls	r3, #1
 800300e:	2300      	movhi	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	e006      	b.n	8003022 <HAL_I2C_Init+0x92>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4a7d      	ldr	r2, [pc, #500]	; (800320c <HAL_I2C_Init+0x27c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	bf94      	ite	ls
 800301c:	2301      	movls	r3, #1
 800301e:	2300      	movhi	r3, #0
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e0e7      	b.n	80031fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	4a78      	ldr	r2, [pc, #480]	; (8003210 <HAL_I2C_Init+0x280>)
 800302e:	fba2 2303 	umull	r2, r3, r2, r3
 8003032:	0c9b      	lsrs	r3, r3, #18
 8003034:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68ba      	ldr	r2, [r7, #8]
 8003046:	430a      	orrs	r2, r1
 8003048:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4a6a      	ldr	r2, [pc, #424]	; (8003204 <HAL_I2C_Init+0x274>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d802      	bhi.n	8003064 <HAL_I2C_Init+0xd4>
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	3301      	adds	r3, #1
 8003062:	e009      	b.n	8003078 <HAL_I2C_Init+0xe8>
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800306a:	fb02 f303 	mul.w	r3, r2, r3
 800306e:	4a69      	ldr	r2, [pc, #420]	; (8003214 <HAL_I2C_Init+0x284>)
 8003070:	fba2 2303 	umull	r2, r3, r2, r3
 8003074:	099b      	lsrs	r3, r3, #6
 8003076:	3301      	adds	r3, #1
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	430b      	orrs	r3, r1
 800307e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800308a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	495c      	ldr	r1, [pc, #368]	; (8003204 <HAL_I2C_Init+0x274>)
 8003094:	428b      	cmp	r3, r1
 8003096:	d819      	bhi.n	80030cc <HAL_I2C_Init+0x13c>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	1e59      	subs	r1, r3, #1
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80030a6:	1c59      	adds	r1, r3, #1
 80030a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030ac:	400b      	ands	r3, r1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00a      	beq.n	80030c8 <HAL_I2C_Init+0x138>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1e59      	subs	r1, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80030c0:	3301      	adds	r3, #1
 80030c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c6:	e051      	b.n	800316c <HAL_I2C_Init+0x1dc>
 80030c8:	2304      	movs	r3, #4
 80030ca:	e04f      	b.n	800316c <HAL_I2C_Init+0x1dc>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d111      	bne.n	80030f8 <HAL_I2C_Init+0x168>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1e58      	subs	r0, r3, #1
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6859      	ldr	r1, [r3, #4]
 80030dc:	460b      	mov	r3, r1
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	440b      	add	r3, r1
 80030e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030e6:	3301      	adds	r3, #1
 80030e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	bf0c      	ite	eq
 80030f0:	2301      	moveq	r3, #1
 80030f2:	2300      	movne	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	e012      	b.n	800311e <HAL_I2C_Init+0x18e>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	1e58      	subs	r0, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6859      	ldr	r1, [r3, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	440b      	add	r3, r1
 8003106:	0099      	lsls	r1, r3, #2
 8003108:	440b      	add	r3, r1
 800310a:	fbb0 f3f3 	udiv	r3, r0, r3
 800310e:	3301      	adds	r3, #1
 8003110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003114:	2b00      	cmp	r3, #0
 8003116:	bf0c      	ite	eq
 8003118:	2301      	moveq	r3, #1
 800311a:	2300      	movne	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_I2C_Init+0x196>
 8003122:	2301      	movs	r3, #1
 8003124:	e022      	b.n	800316c <HAL_I2C_Init+0x1dc>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10e      	bne.n	800314c <HAL_I2C_Init+0x1bc>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	1e58      	subs	r0, r3, #1
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6859      	ldr	r1, [r3, #4]
 8003136:	460b      	mov	r3, r1
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	440b      	add	r3, r1
 800313c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003140:	3301      	adds	r3, #1
 8003142:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003146:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800314a:	e00f      	b.n	800316c <HAL_I2C_Init+0x1dc>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	1e58      	subs	r0, r3, #1
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6859      	ldr	r1, [r3, #4]
 8003154:	460b      	mov	r3, r1
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	440b      	add	r3, r1
 800315a:	0099      	lsls	r1, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003162:	3301      	adds	r3, #1
 8003164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003168:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	6809      	ldr	r1, [r1, #0]
 8003170:	4313      	orrs	r3, r2
 8003172:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69da      	ldr	r2, [r3, #28]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	430a      	orrs	r2, r1
 800318e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800319a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	6911      	ldr	r1, [r2, #16]
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	68d2      	ldr	r2, [r2, #12]
 80031a6:	4311      	orrs	r1, r2
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	6812      	ldr	r2, [r2, #0]
 80031ac:	430b      	orrs	r3, r1
 80031ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	695a      	ldr	r2, [r3, #20]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0201 	orr.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2220      	movs	r2, #32
 80031e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	000186a0 	.word	0x000186a0
 8003208:	001e847f 	.word	0x001e847f
 800320c:	003d08ff 	.word	0x003d08ff
 8003210:	431bde83 	.word	0x431bde83
 8003214:	10624dd3 	.word	0x10624dd3

08003218 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b088      	sub	sp, #32
 800321c:	af02      	add	r7, sp, #8
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	4608      	mov	r0, r1
 8003222:	4611      	mov	r1, r2
 8003224:	461a      	mov	r2, r3
 8003226:	4603      	mov	r3, r0
 8003228:	817b      	strh	r3, [r7, #10]
 800322a:	460b      	mov	r3, r1
 800322c:	813b      	strh	r3, [r7, #8]
 800322e:	4613      	mov	r3, r2
 8003230:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003232:	f7ff fb47 	bl	80028c4 <HAL_GetTick>
 8003236:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b20      	cmp	r3, #32
 8003242:	f040 80d9 	bne.w	80033f8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	2319      	movs	r3, #25
 800324c:	2201      	movs	r2, #1
 800324e:	496d      	ldr	r1, [pc, #436]	; (8003404 <HAL_I2C_Mem_Write+0x1ec>)
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f000 fc7f 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800325c:	2302      	movs	r3, #2
 800325e:	e0cc      	b.n	80033fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_I2C_Mem_Write+0x56>
 800326a:	2302      	movs	r3, #2
 800326c:	e0c5      	b.n	80033fa <HAL_I2C_Mem_Write+0x1e2>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0301 	and.w	r3, r3, #1
 8003280:	2b01      	cmp	r3, #1
 8003282:	d007      	beq.n	8003294 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0201 	orr.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2221      	movs	r2, #33	; 0x21
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2240      	movs	r2, #64	; 0x40
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6a3a      	ldr	r2, [r7, #32]
 80032be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80032c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4a4d      	ldr	r2, [pc, #308]	; (8003408 <HAL_I2C_Mem_Write+0x1f0>)
 80032d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032d6:	88f8      	ldrh	r0, [r7, #6]
 80032d8:	893a      	ldrh	r2, [r7, #8]
 80032da:	8979      	ldrh	r1, [r7, #10]
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	9301      	str	r3, [sp, #4]
 80032e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	4603      	mov	r3, r0
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	f000 fab6 	bl	8003858 <I2C_RequestMemoryWrite>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d052      	beq.n	8003398 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e081      	b.n	80033fa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032f6:	697a      	ldr	r2, [r7, #20]
 80032f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032fa:	68f8      	ldr	r0, [r7, #12]
 80032fc:	f000 fd00 	bl	8003d00 <I2C_WaitOnTXEFlagUntilTimeout>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00d      	beq.n	8003322 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330a:	2b04      	cmp	r3, #4
 800330c:	d107      	bne.n	800331e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800331c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e06b      	b.n	80033fa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003326:	781a      	ldrb	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003332:	1c5a      	adds	r2, r3, #1
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800333c:	3b01      	subs	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003348:	b29b      	uxth	r3, r3
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	f003 0304 	and.w	r3, r3, #4
 800335c:	2b04      	cmp	r3, #4
 800335e:	d11b      	bne.n	8003398 <HAL_I2C_Mem_Write+0x180>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003364:	2b00      	cmp	r3, #0
 8003366:	d017      	beq.n	8003398 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336c:	781a      	ldrb	r2, [r3, #0]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003378:	1c5a      	adds	r2, r3, #1
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003382:	3b01      	subs	r3, #1
 8003384:	b29a      	uxth	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339c:	2b00      	cmp	r3, #0
 800339e:	d1aa      	bne.n	80032f6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f000 fcec 	bl	8003d82 <I2C_WaitOnBTFFlagUntilTimeout>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00d      	beq.n	80033cc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d107      	bne.n	80033c8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033c6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e016      	b.n	80033fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80033f4:	2300      	movs	r3, #0
 80033f6:	e000      	b.n	80033fa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80033f8:	2302      	movs	r3, #2
  }
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	00100002 	.word	0x00100002
 8003408:	ffff0000 	.word	0xffff0000

0800340c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b08c      	sub	sp, #48	; 0x30
 8003410:	af02      	add	r7, sp, #8
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	4608      	mov	r0, r1
 8003416:	4611      	mov	r1, r2
 8003418:	461a      	mov	r2, r3
 800341a:	4603      	mov	r3, r0
 800341c:	817b      	strh	r3, [r7, #10]
 800341e:	460b      	mov	r3, r1
 8003420:	813b      	strh	r3, [r7, #8]
 8003422:	4613      	mov	r3, r2
 8003424:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003426:	f7ff fa4d 	bl	80028c4 <HAL_GetTick>
 800342a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b20      	cmp	r3, #32
 8003436:	f040 8208 	bne.w	800384a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	2319      	movs	r3, #25
 8003440:	2201      	movs	r2, #1
 8003442:	497b      	ldr	r1, [pc, #492]	; (8003630 <HAL_I2C_Mem_Read+0x224>)
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f000 fb85 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003450:	2302      	movs	r3, #2
 8003452:	e1fb      	b.n	800384c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800345a:	2b01      	cmp	r3, #1
 800345c:	d101      	bne.n	8003462 <HAL_I2C_Mem_Read+0x56>
 800345e:	2302      	movs	r3, #2
 8003460:	e1f4      	b.n	800384c <HAL_I2C_Mem_Read+0x440>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	2b01      	cmp	r3, #1
 8003476:	d007      	beq.n	8003488 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f042 0201 	orr.w	r2, r2, #1
 8003486:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003496:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2222      	movs	r2, #34	; 0x22
 800349c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2240      	movs	r2, #64	; 0x40
 80034a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80034b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034be:	b29a      	uxth	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	4a5b      	ldr	r2, [pc, #364]	; (8003634 <HAL_I2C_Mem_Read+0x228>)
 80034c8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034ca:	88f8      	ldrh	r0, [r7, #6]
 80034cc:	893a      	ldrh	r2, [r7, #8]
 80034ce:	8979      	ldrh	r1, [r7, #10]
 80034d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d2:	9301      	str	r3, [sp, #4]
 80034d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	4603      	mov	r3, r0
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	f000 fa52 	bl	8003984 <I2C_RequestMemoryRead>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e1b0      	b.n	800384c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d113      	bne.n	800351a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034f2:	2300      	movs	r3, #0
 80034f4:	623b      	str	r3, [r7, #32]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	623b      	str	r3, [r7, #32]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	623b      	str	r3, [r7, #32]
 8003506:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	e184      	b.n	8003824 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800351e:	2b01      	cmp	r3, #1
 8003520:	d11b      	bne.n	800355a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003530:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003532:	2300      	movs	r3, #0
 8003534:	61fb      	str	r3, [r7, #28]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	61fb      	str	r3, [r7, #28]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	61fb      	str	r3, [r7, #28]
 8003546:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003556:	601a      	str	r2, [r3, #0]
 8003558:	e164      	b.n	8003824 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800355e:	2b02      	cmp	r3, #2
 8003560:	d11b      	bne.n	800359a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003570:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003580:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003582:	2300      	movs	r3, #0
 8003584:	61bb      	str	r3, [r7, #24]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	61bb      	str	r3, [r7, #24]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	61bb      	str	r3, [r7, #24]
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	e144      	b.n	8003824 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800359a:	2300      	movs	r3, #0
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	617b      	str	r3, [r7, #20]
 80035ae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035b0:	e138      	b.n	8003824 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b6:	2b03      	cmp	r3, #3
 80035b8:	f200 80f1 	bhi.w	800379e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d123      	bne.n	800360c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 fc1b 	bl	8003e04 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d001      	beq.n	80035d8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e139      	b.n	800384c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	691a      	ldr	r2, [r3, #16]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e2:	b2d2      	uxtb	r2, r2
 80035e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ea:	1c5a      	adds	r2, r3, #1
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003600:	b29b      	uxth	r3, r3
 8003602:	3b01      	subs	r3, #1
 8003604:	b29a      	uxth	r2, r3
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	855a      	strh	r2, [r3, #42]	; 0x2a
 800360a:	e10b      	b.n	8003824 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003610:	2b02      	cmp	r3, #2
 8003612:	d14e      	bne.n	80036b2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800361a:	2200      	movs	r2, #0
 800361c:	4906      	ldr	r1, [pc, #24]	; (8003638 <HAL_I2C_Mem_Read+0x22c>)
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 fa98 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d008      	beq.n	800363c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e10e      	b.n	800384c <HAL_I2C_Mem_Read+0x440>
 800362e:	bf00      	nop
 8003630:	00100002 	.word	0x00100002
 8003634:	ffff0000 	.word	0xffff0000
 8003638:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800364a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	691a      	ldr	r2, [r3, #16]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003668:	3b01      	subs	r3, #1
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003674:	b29b      	uxth	r3, r3
 8003676:	3b01      	subs	r3, #1
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800369a:	3b01      	subs	r3, #1
 800369c:	b29a      	uxth	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036b0:	e0b8      	b.n	8003824 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036b8:	2200      	movs	r2, #0
 80036ba:	4966      	ldr	r1, [pc, #408]	; (8003854 <HAL_I2C_Mem_Read+0x448>)
 80036bc:	68f8      	ldr	r0, [r7, #12]
 80036be:	f000 fa49 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e0bf      	b.n	800384c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	691a      	ldr	r2, [r3, #16]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	1c5a      	adds	r2, r3, #1
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f8:	3b01      	subs	r3, #1
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003704:	b29b      	uxth	r3, r3
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800370e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003714:	2200      	movs	r2, #0
 8003716:	494f      	ldr	r1, [pc, #316]	; (8003854 <HAL_I2C_Mem_Read+0x448>)
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f000 fa1b 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e091      	b.n	800384c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003736:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	691a      	ldr	r2, [r3, #16]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374a:	1c5a      	adds	r2, r3, #1
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003754:	3b01      	subs	r3, #1
 8003756:	b29a      	uxth	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003760:	b29b      	uxth	r3, r3
 8003762:	3b01      	subs	r3, #1
 8003764:	b29a      	uxth	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003774:	b2d2      	uxtb	r2, r2
 8003776:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377c:	1c5a      	adds	r2, r3, #1
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003786:	3b01      	subs	r3, #1
 8003788:	b29a      	uxth	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003792:	b29b      	uxth	r3, r3
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800379c:	e042      	b.n	8003824 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800379e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 fb2e 	bl	8003e04 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e04c      	b.n	800384c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	691a      	ldr	r2, [r3, #16]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037bc:	b2d2      	uxtb	r2, r2
 80037be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	1c5a      	adds	r2, r3, #1
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ce:	3b01      	subs	r3, #1
 80037d0:	b29a      	uxth	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037da:	b29b      	uxth	r3, r3
 80037dc:	3b01      	subs	r3, #1
 80037de:	b29a      	uxth	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	f003 0304 	and.w	r3, r3, #4
 80037ee:	2b04      	cmp	r3, #4
 80037f0:	d118      	bne.n	8003824 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	691a      	ldr	r2, [r3, #16]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fc:	b2d2      	uxtb	r2, r2
 80037fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800381a:	b29b      	uxth	r3, r3
 800381c:	3b01      	subs	r3, #1
 800381e:	b29a      	uxth	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003828:	2b00      	cmp	r3, #0
 800382a:	f47f aec2 	bne.w	80035b2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2220      	movs	r2, #32
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003846:	2300      	movs	r3, #0
 8003848:	e000      	b.n	800384c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800384a:	2302      	movs	r3, #2
  }
}
 800384c:	4618      	mov	r0, r3
 800384e:	3728      	adds	r7, #40	; 0x28
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	00010004 	.word	0x00010004

08003858 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af02      	add	r7, sp, #8
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	4608      	mov	r0, r1
 8003862:	4611      	mov	r1, r2
 8003864:	461a      	mov	r2, r3
 8003866:	4603      	mov	r3, r0
 8003868:	817b      	strh	r3, [r7, #10]
 800386a:	460b      	mov	r3, r1
 800386c:	813b      	strh	r3, [r7, #8]
 800386e:	4613      	mov	r3, r2
 8003870:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003880:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	6a3b      	ldr	r3, [r7, #32]
 8003888:	2200      	movs	r2, #0
 800388a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f000 f960 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00d      	beq.n	80038b6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038a8:	d103      	bne.n	80038b2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e05f      	b.n	8003976 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038b6:	897b      	ldrh	r3, [r7, #10]
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	461a      	mov	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80038c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c8:	6a3a      	ldr	r2, [r7, #32]
 80038ca:	492d      	ldr	r1, [pc, #180]	; (8003980 <I2C_RequestMemoryWrite+0x128>)
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 f998 	bl	8003c02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e04c      	b.n	8003976 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038dc:	2300      	movs	r3, #0
 80038de:	617b      	str	r3, [r7, #20]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	617b      	str	r3, [r7, #20]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038f4:	6a39      	ldr	r1, [r7, #32]
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	f000 fa02 	bl	8003d00 <I2C_WaitOnTXEFlagUntilTimeout>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00d      	beq.n	800391e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	2b04      	cmp	r3, #4
 8003908:	d107      	bne.n	800391a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003918:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e02b      	b.n	8003976 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800391e:	88fb      	ldrh	r3, [r7, #6]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d105      	bne.n	8003930 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003924:	893b      	ldrh	r3, [r7, #8]
 8003926:	b2da      	uxtb	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	611a      	str	r2, [r3, #16]
 800392e:	e021      	b.n	8003974 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003930:	893b      	ldrh	r3, [r7, #8]
 8003932:	0a1b      	lsrs	r3, r3, #8
 8003934:	b29b      	uxth	r3, r3
 8003936:	b2da      	uxtb	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800393e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003940:	6a39      	ldr	r1, [r7, #32]
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f9dc 	bl	8003d00 <I2C_WaitOnTXEFlagUntilTimeout>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00d      	beq.n	800396a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003952:	2b04      	cmp	r3, #4
 8003954:	d107      	bne.n	8003966 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003964:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e005      	b.n	8003976 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800396a:	893b      	ldrh	r3, [r7, #8]
 800396c:	b2da      	uxtb	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3718      	adds	r7, #24
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	00010002 	.word	0x00010002

08003984 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b088      	sub	sp, #32
 8003988:	af02      	add	r7, sp, #8
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	4608      	mov	r0, r1
 800398e:	4611      	mov	r1, r2
 8003990:	461a      	mov	r2, r3
 8003992:	4603      	mov	r3, r0
 8003994:	817b      	strh	r3, [r7, #10]
 8003996:	460b      	mov	r3, r1
 8003998:	813b      	strh	r3, [r7, #8]
 800399a:	4613      	mov	r3, r2
 800399c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	6a3b      	ldr	r3, [r7, #32]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 f8c2 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00d      	beq.n	80039f2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039e4:	d103      	bne.n	80039ee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e0aa      	b.n	8003b48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039f2:	897b      	ldrh	r3, [r7, #10]
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	461a      	mov	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a04:	6a3a      	ldr	r2, [r7, #32]
 8003a06:	4952      	ldr	r1, [pc, #328]	; (8003b50 <I2C_RequestMemoryRead+0x1cc>)
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f000 f8fa 	bl	8003c02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d001      	beq.n	8003a18 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e097      	b.n	8003b48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a18:	2300      	movs	r3, #0
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	617b      	str	r3, [r7, #20]
 8003a2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a30:	6a39      	ldr	r1, [r7, #32]
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f964 	bl	8003d00 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00d      	beq.n	8003a5a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d107      	bne.n	8003a56 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e076      	b.n	8003b48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a5a:	88fb      	ldrh	r3, [r7, #6]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d105      	bne.n	8003a6c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a60:	893b      	ldrh	r3, [r7, #8]
 8003a62:	b2da      	uxtb	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	611a      	str	r2, [r3, #16]
 8003a6a:	e021      	b.n	8003ab0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a6c:	893b      	ldrh	r3, [r7, #8]
 8003a6e:	0a1b      	lsrs	r3, r3, #8
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a7c:	6a39      	ldr	r1, [r7, #32]
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f000 f93e 	bl	8003d00 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00d      	beq.n	8003aa6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d107      	bne.n	8003aa2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aa0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e050      	b.n	8003b48 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003aa6:	893b      	ldrh	r3, [r7, #8]
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ab2:	6a39      	ldr	r1, [r7, #32]
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f000 f923 	bl	8003d00 <I2C_WaitOnTXEFlagUntilTimeout>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00d      	beq.n	8003adc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	2b04      	cmp	r3, #4
 8003ac6:	d107      	bne.n	8003ad8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ad6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e035      	b.n	8003b48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aee:	9300      	str	r3, [sp, #0]
 8003af0:	6a3b      	ldr	r3, [r7, #32]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 f82b 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00d      	beq.n	8003b20 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b12:	d103      	bne.n	8003b1c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e013      	b.n	8003b48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b20:	897b      	ldrh	r3, [r7, #10]
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	b2da      	uxtb	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b32:	6a3a      	ldr	r2, [r7, #32]
 8003b34:	4906      	ldr	r1, [pc, #24]	; (8003b50 <I2C_RequestMemoryRead+0x1cc>)
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f000 f863 	bl	8003c02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e000      	b.n	8003b48 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3718      	adds	r7, #24
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	00010002 	.word	0x00010002

08003b54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	603b      	str	r3, [r7, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b64:	e025      	b.n	8003bb2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6c:	d021      	beq.n	8003bb2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b6e:	f7fe fea9 	bl	80028c4 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d302      	bcc.n	8003b84 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d116      	bne.n	8003bb2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2220      	movs	r2, #32
 8003b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9e:	f043 0220 	orr.w	r2, r3, #32
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e023      	b.n	8003bfa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	0c1b      	lsrs	r3, r3, #16
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d10d      	bne.n	8003bd8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	43da      	mvns	r2, r3
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	bf0c      	ite	eq
 8003bce:	2301      	moveq	r3, #1
 8003bd0:	2300      	movne	r3, #0
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	e00c      	b.n	8003bf2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	43da      	mvns	r2, r3
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	4013      	ands	r3, r2
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	bf0c      	ite	eq
 8003bea:	2301      	moveq	r3, #1
 8003bec:	2300      	movne	r3, #0
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	79fb      	ldrb	r3, [r7, #7]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d0b6      	beq.n	8003b66 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b084      	sub	sp, #16
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	60f8      	str	r0, [r7, #12]
 8003c0a:	60b9      	str	r1, [r7, #8]
 8003c0c:	607a      	str	r2, [r7, #4]
 8003c0e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c10:	e051      	b.n	8003cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c20:	d123      	bne.n	8003c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c30:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c3a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	f043 0204 	orr.w	r2, r3, #4
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e046      	b.n	8003cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c70:	d021      	beq.n	8003cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c72:	f7fe fe27 	bl	80028c4 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d302      	bcc.n	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d116      	bne.n	8003cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2220      	movs	r2, #32
 8003c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	f043 0220 	orr.w	r2, r3, #32
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e020      	b.n	8003cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	0c1b      	lsrs	r3, r3, #16
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d10c      	bne.n	8003cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	43da      	mvns	r2, r3
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	bf14      	ite	ne
 8003cd2:	2301      	movne	r3, #1
 8003cd4:	2300      	moveq	r3, #0
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	e00b      	b.n	8003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	43da      	mvns	r2, r3
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	bf14      	ite	ne
 8003cec:	2301      	movne	r3, #1
 8003cee:	2300      	moveq	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d18d      	bne.n	8003c12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d0c:	e02d      	b.n	8003d6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 f8ce 	bl	8003eb0 <I2C_IsAcknowledgeFailed>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e02d      	b.n	8003d7a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d24:	d021      	beq.n	8003d6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d26:	f7fe fdcd 	bl	80028c4 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d302      	bcc.n	8003d3c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d116      	bne.n	8003d6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2220      	movs	r2, #32
 8003d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d56:	f043 0220 	orr.w	r2, r3, #32
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e007      	b.n	8003d7a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d74:	2b80      	cmp	r3, #128	; 0x80
 8003d76:	d1ca      	bne.n	8003d0e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	60f8      	str	r0, [r7, #12]
 8003d8a:	60b9      	str	r1, [r7, #8]
 8003d8c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d8e:	e02d      	b.n	8003dec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f000 f88d 	bl	8003eb0 <I2C_IsAcknowledgeFailed>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e02d      	b.n	8003dfc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da6:	d021      	beq.n	8003dec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003da8:	f7fe fd8c 	bl	80028c4 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	68ba      	ldr	r2, [r7, #8]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d302      	bcc.n	8003dbe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d116      	bne.n	8003dec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd8:	f043 0220 	orr.w	r2, r3, #32
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e007      	b.n	8003dfc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	f003 0304 	and.w	r3, r3, #4
 8003df6:	2b04      	cmp	r3, #4
 8003df8:	d1ca      	bne.n	8003d90 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	60f8      	str	r0, [r7, #12]
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e10:	e042      	b.n	8003e98 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	f003 0310 	and.w	r3, r3, #16
 8003e1c:	2b10      	cmp	r3, #16
 8003e1e:	d119      	bne.n	8003e54 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f06f 0210 	mvn.w	r2, #16
 8003e28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e029      	b.n	8003ea8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e54:	f7fe fd36 	bl	80028c4 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	68ba      	ldr	r2, [r7, #8]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d302      	bcc.n	8003e6a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d116      	bne.n	8003e98 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2220      	movs	r2, #32
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e84:	f043 0220 	orr.w	r2, r3, #32
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e007      	b.n	8003ea8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ea2:	2b40      	cmp	r3, #64	; 0x40
 8003ea4:	d1b5      	bne.n	8003e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3710      	adds	r7, #16
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ec6:	d11b      	bne.n	8003f00 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ed0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2220      	movs	r2, #32
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eec:	f043 0204 	orr.w	r2, r3, #4
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e000      	b.n	8003f02 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
	...

08003f10 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8003f14:	4b06      	ldr	r3, [pc, #24]	; (8003f30 <HAL_PWR_PVD_IRQHandler+0x20>)
 8003f16:	695b      	ldr	r3, [r3, #20]
 8003f18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d005      	beq.n	8003f2c <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8003f20:	f000 f808 	bl	8003f34 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8003f24:	4b02      	ldr	r3, [pc, #8]	; (8003f30 <HAL_PWR_PVD_IRQHandler+0x20>)
 8003f26:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003f2a:	615a      	str	r2, [r3, #20]
  }
}
 8003f2c:	bf00      	nop
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	40013c00 	.word	0x40013c00

08003f34 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8003f34:	b480      	push	{r7}
 8003f36:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8003f38:	bf00      	nop
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
	...

08003f44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b086      	sub	sp, #24
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e264      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d075      	beq.n	800404e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f62:	4ba3      	ldr	r3, [pc, #652]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 030c 	and.w	r3, r3, #12
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d00c      	beq.n	8003f88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f6e:	4ba0      	ldr	r3, [pc, #640]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f76:	2b08      	cmp	r3, #8
 8003f78:	d112      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f7a:	4b9d      	ldr	r3, [pc, #628]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f86:	d10b      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f88:	4b99      	ldr	r3, [pc, #612]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d05b      	beq.n	800404c <HAL_RCC_OscConfig+0x108>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d157      	bne.n	800404c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e23f      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fa8:	d106      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x74>
 8003faa:	4b91      	ldr	r3, [pc, #580]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a90      	ldr	r2, [pc, #576]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb4:	6013      	str	r3, [r2, #0]
 8003fb6:	e01d      	b.n	8003ff4 <HAL_RCC_OscConfig+0xb0>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fc0:	d10c      	bne.n	8003fdc <HAL_RCC_OscConfig+0x98>
 8003fc2:	4b8b      	ldr	r3, [pc, #556]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a8a      	ldr	r2, [pc, #552]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fcc:	6013      	str	r3, [r2, #0]
 8003fce:	4b88      	ldr	r3, [pc, #544]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a87      	ldr	r2, [pc, #540]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fd8:	6013      	str	r3, [r2, #0]
 8003fda:	e00b      	b.n	8003ff4 <HAL_RCC_OscConfig+0xb0>
 8003fdc:	4b84      	ldr	r3, [pc, #528]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a83      	ldr	r2, [pc, #524]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fe6:	6013      	str	r3, [r2, #0]
 8003fe8:	4b81      	ldr	r3, [pc, #516]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a80      	ldr	r2, [pc, #512]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8003fee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ff2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d013      	beq.n	8004024 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ffc:	f7fe fc62 	bl	80028c4 <HAL_GetTick>
 8004000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004002:	e008      	b.n	8004016 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004004:	f7fe fc5e 	bl	80028c4 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	2b64      	cmp	r3, #100	; 0x64
 8004010:	d901      	bls.n	8004016 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e204      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004016:	4b76      	ldr	r3, [pc, #472]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d0f0      	beq.n	8004004 <HAL_RCC_OscConfig+0xc0>
 8004022:	e014      	b.n	800404e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004024:	f7fe fc4e 	bl	80028c4 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800402c:	f7fe fc4a 	bl	80028c4 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b64      	cmp	r3, #100	; 0x64
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e1f0      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800403e:	4b6c      	ldr	r3, [pc, #432]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f0      	bne.n	800402c <HAL_RCC_OscConfig+0xe8>
 800404a:	e000      	b.n	800404e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800404c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d063      	beq.n	8004122 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800405a:	4b65      	ldr	r3, [pc, #404]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 030c 	and.w	r3, r3, #12
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00b      	beq.n	800407e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004066:	4b62      	ldr	r3, [pc, #392]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800406e:	2b08      	cmp	r3, #8
 8004070:	d11c      	bne.n	80040ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004072:	4b5f      	ldr	r3, [pc, #380]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d116      	bne.n	80040ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800407e:	4b5c      	ldr	r3, [pc, #368]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d005      	beq.n	8004096 <HAL_RCC_OscConfig+0x152>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d001      	beq.n	8004096 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e1c4      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004096:	4b56      	ldr	r3, [pc, #344]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	4952      	ldr	r1, [pc, #328]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040aa:	e03a      	b.n	8004122 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d020      	beq.n	80040f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040b4:	4b4f      	ldr	r3, [pc, #316]	; (80041f4 <HAL_RCC_OscConfig+0x2b0>)
 80040b6:	2201      	movs	r2, #1
 80040b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ba:	f7fe fc03 	bl	80028c4 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c0:	e008      	b.n	80040d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040c2:	f7fe fbff 	bl	80028c4 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e1a5      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040d4:	4b46      	ldr	r3, [pc, #280]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0f0      	beq.n	80040c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e0:	4b43      	ldr	r3, [pc, #268]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	4940      	ldr	r1, [pc, #256]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	600b      	str	r3, [r1, #0]
 80040f4:	e015      	b.n	8004122 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040f6:	4b3f      	ldr	r3, [pc, #252]	; (80041f4 <HAL_RCC_OscConfig+0x2b0>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040fc:	f7fe fbe2 	bl	80028c4 <HAL_GetTick>
 8004100:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004104:	f7fe fbde 	bl	80028c4 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e184      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004116:	4b36      	ldr	r3, [pc, #216]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1f0      	bne.n	8004104 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0308 	and.w	r3, r3, #8
 800412a:	2b00      	cmp	r3, #0
 800412c:	d030      	beq.n	8004190 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d016      	beq.n	8004164 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004136:	4b30      	ldr	r3, [pc, #192]	; (80041f8 <HAL_RCC_OscConfig+0x2b4>)
 8004138:	2201      	movs	r2, #1
 800413a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800413c:	f7fe fbc2 	bl	80028c4 <HAL_GetTick>
 8004140:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004142:	e008      	b.n	8004156 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004144:	f7fe fbbe 	bl	80028c4 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b02      	cmp	r3, #2
 8004150:	d901      	bls.n	8004156 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e164      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004156:	4b26      	ldr	r3, [pc, #152]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8004158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d0f0      	beq.n	8004144 <HAL_RCC_OscConfig+0x200>
 8004162:	e015      	b.n	8004190 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004164:	4b24      	ldr	r3, [pc, #144]	; (80041f8 <HAL_RCC_OscConfig+0x2b4>)
 8004166:	2200      	movs	r2, #0
 8004168:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800416a:	f7fe fbab 	bl	80028c4 <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004170:	e008      	b.n	8004184 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004172:	f7fe fba7 	bl	80028c4 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	2b02      	cmp	r3, #2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e14d      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004184:	4b1a      	ldr	r3, [pc, #104]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 8004186:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1f0      	bne.n	8004172 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 80a0 	beq.w	80042de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800419e:	2300      	movs	r3, #0
 80041a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041a2:	4b13      	ldr	r3, [pc, #76]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10f      	bne.n	80041ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ae:	2300      	movs	r3, #0
 80041b0:	60bb      	str	r3, [r7, #8]
 80041b2:	4b0f      	ldr	r3, [pc, #60]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 80041b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b6:	4a0e      	ldr	r2, [pc, #56]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 80041b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041bc:	6413      	str	r3, [r2, #64]	; 0x40
 80041be:	4b0c      	ldr	r3, [pc, #48]	; (80041f0 <HAL_RCC_OscConfig+0x2ac>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c6:	60bb      	str	r3, [r7, #8]
 80041c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041ca:	2301      	movs	r3, #1
 80041cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ce:	4b0b      	ldr	r3, [pc, #44]	; (80041fc <HAL_RCC_OscConfig+0x2b8>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d121      	bne.n	800421e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041da:	4b08      	ldr	r3, [pc, #32]	; (80041fc <HAL_RCC_OscConfig+0x2b8>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a07      	ldr	r2, [pc, #28]	; (80041fc <HAL_RCC_OscConfig+0x2b8>)
 80041e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041e6:	f7fe fb6d 	bl	80028c4 <HAL_GetTick>
 80041ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ec:	e011      	b.n	8004212 <HAL_RCC_OscConfig+0x2ce>
 80041ee:	bf00      	nop
 80041f0:	40023800 	.word	0x40023800
 80041f4:	42470000 	.word	0x42470000
 80041f8:	42470e80 	.word	0x42470e80
 80041fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004200:	f7fe fb60 	bl	80028c4 <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	2b02      	cmp	r3, #2
 800420c:	d901      	bls.n	8004212 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e106      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004212:	4b85      	ldr	r3, [pc, #532]	; (8004428 <HAL_RCC_OscConfig+0x4e4>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0f0      	beq.n	8004200 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d106      	bne.n	8004234 <HAL_RCC_OscConfig+0x2f0>
 8004226:	4b81      	ldr	r3, [pc, #516]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 8004228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800422a:	4a80      	ldr	r2, [pc, #512]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 800422c:	f043 0301 	orr.w	r3, r3, #1
 8004230:	6713      	str	r3, [r2, #112]	; 0x70
 8004232:	e01c      	b.n	800426e <HAL_RCC_OscConfig+0x32a>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	2b05      	cmp	r3, #5
 800423a:	d10c      	bne.n	8004256 <HAL_RCC_OscConfig+0x312>
 800423c:	4b7b      	ldr	r3, [pc, #492]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 800423e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004240:	4a7a      	ldr	r2, [pc, #488]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 8004242:	f043 0304 	orr.w	r3, r3, #4
 8004246:	6713      	str	r3, [r2, #112]	; 0x70
 8004248:	4b78      	ldr	r3, [pc, #480]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 800424a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424c:	4a77      	ldr	r2, [pc, #476]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 800424e:	f043 0301 	orr.w	r3, r3, #1
 8004252:	6713      	str	r3, [r2, #112]	; 0x70
 8004254:	e00b      	b.n	800426e <HAL_RCC_OscConfig+0x32a>
 8004256:	4b75      	ldr	r3, [pc, #468]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 8004258:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800425a:	4a74      	ldr	r2, [pc, #464]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 800425c:	f023 0301 	bic.w	r3, r3, #1
 8004260:	6713      	str	r3, [r2, #112]	; 0x70
 8004262:	4b72      	ldr	r3, [pc, #456]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 8004264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004266:	4a71      	ldr	r2, [pc, #452]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 8004268:	f023 0304 	bic.w	r3, r3, #4
 800426c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d015      	beq.n	80042a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004276:	f7fe fb25 	bl	80028c4 <HAL_GetTick>
 800427a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800427c:	e00a      	b.n	8004294 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800427e:	f7fe fb21 	bl	80028c4 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	f241 3288 	movw	r2, #5000	; 0x1388
 800428c:	4293      	cmp	r3, r2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e0c5      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004294:	4b65      	ldr	r3, [pc, #404]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 8004296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0ee      	beq.n	800427e <HAL_RCC_OscConfig+0x33a>
 80042a0:	e014      	b.n	80042cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042a2:	f7fe fb0f 	bl	80028c4 <HAL_GetTick>
 80042a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042a8:	e00a      	b.n	80042c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042aa:	f7fe fb0b 	bl	80028c4 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d901      	bls.n	80042c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e0af      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042c0:	4b5a      	ldr	r3, [pc, #360]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 80042c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042c4:	f003 0302 	and.w	r3, r3, #2
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1ee      	bne.n	80042aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042cc:	7dfb      	ldrb	r3, [r7, #23]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d105      	bne.n	80042de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042d2:	4b56      	ldr	r3, [pc, #344]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 80042d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d6:	4a55      	ldr	r2, [pc, #340]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 80042d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 809b 	beq.w	800441e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042e8:	4b50      	ldr	r3, [pc, #320]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 030c 	and.w	r3, r3, #12
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d05c      	beq.n	80043ae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d141      	bne.n	8004380 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042fc:	4b4c      	ldr	r3, [pc, #304]	; (8004430 <HAL_RCC_OscConfig+0x4ec>)
 80042fe:	2200      	movs	r2, #0
 8004300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004302:	f7fe fadf 	bl	80028c4 <HAL_GetTick>
 8004306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004308:	e008      	b.n	800431c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800430a:	f7fe fadb 	bl	80028c4 <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d901      	bls.n	800431c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e081      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800431c:	4b43      	ldr	r3, [pc, #268]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1f0      	bne.n	800430a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	69da      	ldr	r2, [r3, #28]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	431a      	orrs	r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	019b      	lsls	r3, r3, #6
 8004338:	431a      	orrs	r2, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433e:	085b      	lsrs	r3, r3, #1
 8004340:	3b01      	subs	r3, #1
 8004342:	041b      	lsls	r3, r3, #16
 8004344:	431a      	orrs	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434a:	061b      	lsls	r3, r3, #24
 800434c:	4937      	ldr	r1, [pc, #220]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 800434e:	4313      	orrs	r3, r2
 8004350:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004352:	4b37      	ldr	r3, [pc, #220]	; (8004430 <HAL_RCC_OscConfig+0x4ec>)
 8004354:	2201      	movs	r2, #1
 8004356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004358:	f7fe fab4 	bl	80028c4 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004360:	f7fe fab0 	bl	80028c4 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e056      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004372:	4b2e      	ldr	r3, [pc, #184]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f0      	beq.n	8004360 <HAL_RCC_OscConfig+0x41c>
 800437e:	e04e      	b.n	800441e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004380:	4b2b      	ldr	r3, [pc, #172]	; (8004430 <HAL_RCC_OscConfig+0x4ec>)
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004386:	f7fe fa9d 	bl	80028c4 <HAL_GetTick>
 800438a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800438c:	e008      	b.n	80043a0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800438e:	f7fe fa99 	bl	80028c4 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d901      	bls.n	80043a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e03f      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043a0:	4b22      	ldr	r3, [pc, #136]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1f0      	bne.n	800438e <HAL_RCC_OscConfig+0x44a>
 80043ac:	e037      	b.n	800441e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d101      	bne.n	80043ba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e032      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043ba:	4b1c      	ldr	r3, [pc, #112]	; (800442c <HAL_RCC_OscConfig+0x4e8>)
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d028      	beq.n	800441a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d121      	bne.n	800441a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d11a      	bne.n	800441a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80043ea:	4013      	ands	r3, r2
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80043f0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d111      	bne.n	800441a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004400:	085b      	lsrs	r3, r3, #1
 8004402:	3b01      	subs	r3, #1
 8004404:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004406:	429a      	cmp	r2, r3
 8004408:	d107      	bne.n	800441a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004414:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004416:	429a      	cmp	r2, r3
 8004418:	d001      	beq.n	800441e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40007000 	.word	0x40007000
 800442c:	40023800 	.word	0x40023800
 8004430:	42470060 	.word	0x42470060

08004434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d101      	bne.n	8004448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e0cc      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004448:	4b68      	ldr	r3, [pc, #416]	; (80045ec <HAL_RCC_ClockConfig+0x1b8>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0307 	and.w	r3, r3, #7
 8004450:	683a      	ldr	r2, [r7, #0]
 8004452:	429a      	cmp	r2, r3
 8004454:	d90c      	bls.n	8004470 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004456:	4b65      	ldr	r3, [pc, #404]	; (80045ec <HAL_RCC_ClockConfig+0x1b8>)
 8004458:	683a      	ldr	r2, [r7, #0]
 800445a:	b2d2      	uxtb	r2, r2
 800445c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800445e:	4b63      	ldr	r3, [pc, #396]	; (80045ec <HAL_RCC_ClockConfig+0x1b8>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0307 	and.w	r3, r3, #7
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	429a      	cmp	r2, r3
 800446a:	d001      	beq.n	8004470 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e0b8      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0302 	and.w	r3, r3, #2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d020      	beq.n	80044be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004488:	4b59      	ldr	r3, [pc, #356]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	4a58      	ldr	r2, [pc, #352]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 800448e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004492:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0308 	and.w	r3, r3, #8
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044a0:	4b53      	ldr	r3, [pc, #332]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	4a52      	ldr	r2, [pc, #328]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 80044a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80044aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ac:	4b50      	ldr	r3, [pc, #320]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	494d      	ldr	r1, [pc, #308]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d044      	beq.n	8004554 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d107      	bne.n	80044e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d2:	4b47      	ldr	r3, [pc, #284]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d119      	bne.n	8004512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e07f      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d003      	beq.n	80044f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044ee:	2b03      	cmp	r3, #3
 80044f0:	d107      	bne.n	8004502 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044f2:	4b3f      	ldr	r3, [pc, #252]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d109      	bne.n	8004512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e06f      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004502:	4b3b      	ldr	r3, [pc, #236]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e067      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004512:	4b37      	ldr	r3, [pc, #220]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f023 0203 	bic.w	r2, r3, #3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	4934      	ldr	r1, [pc, #208]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004520:	4313      	orrs	r3, r2
 8004522:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004524:	f7fe f9ce 	bl	80028c4 <HAL_GetTick>
 8004528:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800452a:	e00a      	b.n	8004542 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800452c:	f7fe f9ca 	bl	80028c4 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	f241 3288 	movw	r2, #5000	; 0x1388
 800453a:	4293      	cmp	r3, r2
 800453c:	d901      	bls.n	8004542 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e04f      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004542:	4b2b      	ldr	r3, [pc, #172]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 020c 	and.w	r2, r3, #12
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	429a      	cmp	r2, r3
 8004552:	d1eb      	bne.n	800452c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004554:	4b25      	ldr	r3, [pc, #148]	; (80045ec <HAL_RCC_ClockConfig+0x1b8>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0307 	and.w	r3, r3, #7
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	429a      	cmp	r2, r3
 8004560:	d20c      	bcs.n	800457c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004562:	4b22      	ldr	r3, [pc, #136]	; (80045ec <HAL_RCC_ClockConfig+0x1b8>)
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	b2d2      	uxtb	r2, r2
 8004568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800456a:	4b20      	ldr	r3, [pc, #128]	; (80045ec <HAL_RCC_ClockConfig+0x1b8>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0307 	and.w	r3, r3, #7
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d001      	beq.n	800457c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e032      	b.n	80045e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0304 	and.w	r3, r3, #4
 8004584:	2b00      	cmp	r3, #0
 8004586:	d008      	beq.n	800459a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004588:	4b19      	ldr	r3, [pc, #100]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	4916      	ldr	r1, [pc, #88]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004596:	4313      	orrs	r3, r2
 8004598:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0308 	and.w	r3, r3, #8
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d009      	beq.n	80045ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045a6:	4b12      	ldr	r3, [pc, #72]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	00db      	lsls	r3, r3, #3
 80045b4:	490e      	ldr	r1, [pc, #56]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045ba:	f000 f821 	bl	8004600 <HAL_RCC_GetSysClockFreq>
 80045be:	4602      	mov	r2, r0
 80045c0:	4b0b      	ldr	r3, [pc, #44]	; (80045f0 <HAL_RCC_ClockConfig+0x1bc>)
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	091b      	lsrs	r3, r3, #4
 80045c6:	f003 030f 	and.w	r3, r3, #15
 80045ca:	490a      	ldr	r1, [pc, #40]	; (80045f4 <HAL_RCC_ClockConfig+0x1c0>)
 80045cc:	5ccb      	ldrb	r3, [r1, r3]
 80045ce:	fa22 f303 	lsr.w	r3, r2, r3
 80045d2:	4a09      	ldr	r2, [pc, #36]	; (80045f8 <HAL_RCC_ClockConfig+0x1c4>)
 80045d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80045d6:	4b09      	ldr	r3, [pc, #36]	; (80045fc <HAL_RCC_ClockConfig+0x1c8>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fe f92e 	bl	800283c <HAL_InitTick>

  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	40023c00 	.word	0x40023c00
 80045f0:	40023800 	.word	0x40023800
 80045f4:	080095b4 	.word	0x080095b4
 80045f8:	20000010 	.word	0x20000010
 80045fc:	20000014 	.word	0x20000014

08004600 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004600:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004604:	b084      	sub	sp, #16
 8004606:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004608:	2300      	movs	r3, #0
 800460a:	607b      	str	r3, [r7, #4]
 800460c:	2300      	movs	r3, #0
 800460e:	60fb      	str	r3, [r7, #12]
 8004610:	2300      	movs	r3, #0
 8004612:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004618:	4b67      	ldr	r3, [pc, #412]	; (80047b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f003 030c 	and.w	r3, r3, #12
 8004620:	2b08      	cmp	r3, #8
 8004622:	d00d      	beq.n	8004640 <HAL_RCC_GetSysClockFreq+0x40>
 8004624:	2b08      	cmp	r3, #8
 8004626:	f200 80bd 	bhi.w	80047a4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800462a:	2b00      	cmp	r3, #0
 800462c:	d002      	beq.n	8004634 <HAL_RCC_GetSysClockFreq+0x34>
 800462e:	2b04      	cmp	r3, #4
 8004630:	d003      	beq.n	800463a <HAL_RCC_GetSysClockFreq+0x3a>
 8004632:	e0b7      	b.n	80047a4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004634:	4b61      	ldr	r3, [pc, #388]	; (80047bc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004636:	60bb      	str	r3, [r7, #8]
       break;
 8004638:	e0b7      	b.n	80047aa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800463a:	4b61      	ldr	r3, [pc, #388]	; (80047c0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800463c:	60bb      	str	r3, [r7, #8]
      break;
 800463e:	e0b4      	b.n	80047aa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004640:	4b5d      	ldr	r3, [pc, #372]	; (80047b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004648:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800464a:	4b5b      	ldr	r3, [pc, #364]	; (80047b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d04d      	beq.n	80046f2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004656:	4b58      	ldr	r3, [pc, #352]	; (80047b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	099b      	lsrs	r3, r3, #6
 800465c:	461a      	mov	r2, r3
 800465e:	f04f 0300 	mov.w	r3, #0
 8004662:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004666:	f04f 0100 	mov.w	r1, #0
 800466a:	ea02 0800 	and.w	r8, r2, r0
 800466e:	ea03 0901 	and.w	r9, r3, r1
 8004672:	4640      	mov	r0, r8
 8004674:	4649      	mov	r1, r9
 8004676:	f04f 0200 	mov.w	r2, #0
 800467a:	f04f 0300 	mov.w	r3, #0
 800467e:	014b      	lsls	r3, r1, #5
 8004680:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004684:	0142      	lsls	r2, r0, #5
 8004686:	4610      	mov	r0, r2
 8004688:	4619      	mov	r1, r3
 800468a:	ebb0 0008 	subs.w	r0, r0, r8
 800468e:	eb61 0109 	sbc.w	r1, r1, r9
 8004692:	f04f 0200 	mov.w	r2, #0
 8004696:	f04f 0300 	mov.w	r3, #0
 800469a:	018b      	lsls	r3, r1, #6
 800469c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80046a0:	0182      	lsls	r2, r0, #6
 80046a2:	1a12      	subs	r2, r2, r0
 80046a4:	eb63 0301 	sbc.w	r3, r3, r1
 80046a8:	f04f 0000 	mov.w	r0, #0
 80046ac:	f04f 0100 	mov.w	r1, #0
 80046b0:	00d9      	lsls	r1, r3, #3
 80046b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80046b6:	00d0      	lsls	r0, r2, #3
 80046b8:	4602      	mov	r2, r0
 80046ba:	460b      	mov	r3, r1
 80046bc:	eb12 0208 	adds.w	r2, r2, r8
 80046c0:	eb43 0309 	adc.w	r3, r3, r9
 80046c4:	f04f 0000 	mov.w	r0, #0
 80046c8:	f04f 0100 	mov.w	r1, #0
 80046cc:	0259      	lsls	r1, r3, #9
 80046ce:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80046d2:	0250      	lsls	r0, r2, #9
 80046d4:	4602      	mov	r2, r0
 80046d6:	460b      	mov	r3, r1
 80046d8:	4610      	mov	r0, r2
 80046da:	4619      	mov	r1, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	461a      	mov	r2, r3
 80046e0:	f04f 0300 	mov.w	r3, #0
 80046e4:	f7fc fa88 	bl	8000bf8 <__aeabi_uldivmod>
 80046e8:	4602      	mov	r2, r0
 80046ea:	460b      	mov	r3, r1
 80046ec:	4613      	mov	r3, r2
 80046ee:	60fb      	str	r3, [r7, #12]
 80046f0:	e04a      	b.n	8004788 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046f2:	4b31      	ldr	r3, [pc, #196]	; (80047b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	099b      	lsrs	r3, r3, #6
 80046f8:	461a      	mov	r2, r3
 80046fa:	f04f 0300 	mov.w	r3, #0
 80046fe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004702:	f04f 0100 	mov.w	r1, #0
 8004706:	ea02 0400 	and.w	r4, r2, r0
 800470a:	ea03 0501 	and.w	r5, r3, r1
 800470e:	4620      	mov	r0, r4
 8004710:	4629      	mov	r1, r5
 8004712:	f04f 0200 	mov.w	r2, #0
 8004716:	f04f 0300 	mov.w	r3, #0
 800471a:	014b      	lsls	r3, r1, #5
 800471c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004720:	0142      	lsls	r2, r0, #5
 8004722:	4610      	mov	r0, r2
 8004724:	4619      	mov	r1, r3
 8004726:	1b00      	subs	r0, r0, r4
 8004728:	eb61 0105 	sbc.w	r1, r1, r5
 800472c:	f04f 0200 	mov.w	r2, #0
 8004730:	f04f 0300 	mov.w	r3, #0
 8004734:	018b      	lsls	r3, r1, #6
 8004736:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800473a:	0182      	lsls	r2, r0, #6
 800473c:	1a12      	subs	r2, r2, r0
 800473e:	eb63 0301 	sbc.w	r3, r3, r1
 8004742:	f04f 0000 	mov.w	r0, #0
 8004746:	f04f 0100 	mov.w	r1, #0
 800474a:	00d9      	lsls	r1, r3, #3
 800474c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004750:	00d0      	lsls	r0, r2, #3
 8004752:	4602      	mov	r2, r0
 8004754:	460b      	mov	r3, r1
 8004756:	1912      	adds	r2, r2, r4
 8004758:	eb45 0303 	adc.w	r3, r5, r3
 800475c:	f04f 0000 	mov.w	r0, #0
 8004760:	f04f 0100 	mov.w	r1, #0
 8004764:	0299      	lsls	r1, r3, #10
 8004766:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800476a:	0290      	lsls	r0, r2, #10
 800476c:	4602      	mov	r2, r0
 800476e:	460b      	mov	r3, r1
 8004770:	4610      	mov	r0, r2
 8004772:	4619      	mov	r1, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	461a      	mov	r2, r3
 8004778:	f04f 0300 	mov.w	r3, #0
 800477c:	f7fc fa3c 	bl	8000bf8 <__aeabi_uldivmod>
 8004780:	4602      	mov	r2, r0
 8004782:	460b      	mov	r3, r1
 8004784:	4613      	mov	r3, r2
 8004786:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004788:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	0c1b      	lsrs	r3, r3, #16
 800478e:	f003 0303 	and.w	r3, r3, #3
 8004792:	3301      	adds	r3, #1
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a0:	60bb      	str	r3, [r7, #8]
      break;
 80047a2:	e002      	b.n	80047aa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047a4:	4b05      	ldr	r3, [pc, #20]	; (80047bc <HAL_RCC_GetSysClockFreq+0x1bc>)
 80047a6:	60bb      	str	r3, [r7, #8]
      break;
 80047a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047aa:	68bb      	ldr	r3, [r7, #8]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80047b6:	bf00      	nop
 80047b8:	40023800 	.word	0x40023800
 80047bc:	00f42400 	.word	0x00f42400
 80047c0:	007a1200 	.word	0x007a1200

080047c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047c4:	b480      	push	{r7}
 80047c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047c8:	4b03      	ldr	r3, [pc, #12]	; (80047d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80047ca:	681b      	ldr	r3, [r3, #0]
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	20000010 	.word	0x20000010

080047dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80047e0:	f7ff fff0 	bl	80047c4 <HAL_RCC_GetHCLKFreq>
 80047e4:	4602      	mov	r2, r0
 80047e6:	4b05      	ldr	r3, [pc, #20]	; (80047fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	0a9b      	lsrs	r3, r3, #10
 80047ec:	f003 0307 	and.w	r3, r3, #7
 80047f0:	4903      	ldr	r1, [pc, #12]	; (8004800 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047f2:	5ccb      	ldrb	r3, [r1, r3]
 80047f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	40023800 	.word	0x40023800
 8004800:	080095c4 	.word	0x080095c4

08004804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004808:	f7ff ffdc 	bl	80047c4 <HAL_RCC_GetHCLKFreq>
 800480c:	4602      	mov	r2, r0
 800480e:	4b05      	ldr	r3, [pc, #20]	; (8004824 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	0b5b      	lsrs	r3, r3, #13
 8004814:	f003 0307 	and.w	r3, r3, #7
 8004818:	4903      	ldr	r1, [pc, #12]	; (8004828 <HAL_RCC_GetPCLK2Freq+0x24>)
 800481a:	5ccb      	ldrb	r3, [r1, r3]
 800481c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004820:	4618      	mov	r0, r3
 8004822:	bd80      	pop	{r7, pc}
 8004824:	40023800 	.word	0x40023800
 8004828:	080095c4 	.word	0x080095c4

0800482c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d101      	bne.n	800483e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e041      	b.n	80048c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d106      	bne.n	8004858 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f7fd fe14 	bl	8002480 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	3304      	adds	r3, #4
 8004868:	4619      	mov	r1, r3
 800486a:	4610      	mov	r0, r2
 800486c:	f000 fc54 	bl	8005118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
	...

080048cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d001      	beq.n	80048e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e044      	b.n	800496e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2202      	movs	r2, #2
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68da      	ldr	r2, [r3, #12]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0201 	orr.w	r2, r2, #1
 80048fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a1e      	ldr	r2, [pc, #120]	; (800497c <HAL_TIM_Base_Start_IT+0xb0>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d018      	beq.n	8004938 <HAL_TIM_Base_Start_IT+0x6c>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800490e:	d013      	beq.n	8004938 <HAL_TIM_Base_Start_IT+0x6c>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a1a      	ldr	r2, [pc, #104]	; (8004980 <HAL_TIM_Base_Start_IT+0xb4>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d00e      	beq.n	8004938 <HAL_TIM_Base_Start_IT+0x6c>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a19      	ldr	r2, [pc, #100]	; (8004984 <HAL_TIM_Base_Start_IT+0xb8>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d009      	beq.n	8004938 <HAL_TIM_Base_Start_IT+0x6c>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a17      	ldr	r2, [pc, #92]	; (8004988 <HAL_TIM_Base_Start_IT+0xbc>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d004      	beq.n	8004938 <HAL_TIM_Base_Start_IT+0x6c>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a16      	ldr	r2, [pc, #88]	; (800498c <HAL_TIM_Base_Start_IT+0xc0>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d111      	bne.n	800495c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f003 0307 	and.w	r3, r3, #7
 8004942:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2b06      	cmp	r3, #6
 8004948:	d010      	beq.n	800496c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f042 0201 	orr.w	r2, r2, #1
 8004958:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800495a:	e007      	b.n	800496c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f042 0201 	orr.w	r2, r2, #1
 800496a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3714      	adds	r7, #20
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	40010000 	.word	0x40010000
 8004980:	40000400 	.word	0x40000400
 8004984:	40000800 	.word	0x40000800
 8004988:	40000c00 	.word	0x40000c00
 800498c:	40014000 	.word	0x40014000

08004990 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e041      	b.n	8004a26 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d106      	bne.n	80049bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 f839 	bl	8004a2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	3304      	adds	r3, #4
 80049cc:	4619      	mov	r1, r3
 80049ce:	4610      	mov	r0, r2
 80049d0:	f000 fba2 	bl	8005118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3708      	adds	r7, #8
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a2e:	b480      	push	{r7}
 8004a30:	b083      	sub	sp, #12
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a36:	bf00      	nop
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
	...

08004a44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d109      	bne.n	8004a68 <HAL_TIM_PWM_Start+0x24>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	bf14      	ite	ne
 8004a60:	2301      	movne	r3, #1
 8004a62:	2300      	moveq	r3, #0
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	e022      	b.n	8004aae <HAL_TIM_PWM_Start+0x6a>
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2b04      	cmp	r3, #4
 8004a6c:	d109      	bne.n	8004a82 <HAL_TIM_PWM_Start+0x3e>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	bf14      	ite	ne
 8004a7a:	2301      	movne	r3, #1
 8004a7c:	2300      	moveq	r3, #0
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	e015      	b.n	8004aae <HAL_TIM_PWM_Start+0x6a>
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b08      	cmp	r3, #8
 8004a86:	d109      	bne.n	8004a9c <HAL_TIM_PWM_Start+0x58>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	bf14      	ite	ne
 8004a94:	2301      	movne	r3, #1
 8004a96:	2300      	moveq	r3, #0
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	e008      	b.n	8004aae <HAL_TIM_PWM_Start+0x6a>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	bf14      	ite	ne
 8004aa8:	2301      	movne	r3, #1
 8004aaa:	2300      	moveq	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e068      	b.n	8004b88 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d104      	bne.n	8004ac6 <HAL_TIM_PWM_Start+0x82>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ac4:	e013      	b.n	8004aee <HAL_TIM_PWM_Start+0xaa>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b04      	cmp	r3, #4
 8004aca:	d104      	bne.n	8004ad6 <HAL_TIM_PWM_Start+0x92>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2202      	movs	r2, #2
 8004ad0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ad4:	e00b      	b.n	8004aee <HAL_TIM_PWM_Start+0xaa>
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2b08      	cmp	r3, #8
 8004ada:	d104      	bne.n	8004ae6 <HAL_TIM_PWM_Start+0xa2>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ae4:	e003      	b.n	8004aee <HAL_TIM_PWM_Start+0xaa>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2202      	movs	r2, #2
 8004aea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2201      	movs	r2, #1
 8004af4:	6839      	ldr	r1, [r7, #0]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f000 fdb4 	bl	8005664 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a23      	ldr	r2, [pc, #140]	; (8004b90 <HAL_TIM_PWM_Start+0x14c>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d107      	bne.n	8004b16 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b14:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1d      	ldr	r2, [pc, #116]	; (8004b90 <HAL_TIM_PWM_Start+0x14c>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d018      	beq.n	8004b52 <HAL_TIM_PWM_Start+0x10e>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b28:	d013      	beq.n	8004b52 <HAL_TIM_PWM_Start+0x10e>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a19      	ldr	r2, [pc, #100]	; (8004b94 <HAL_TIM_PWM_Start+0x150>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d00e      	beq.n	8004b52 <HAL_TIM_PWM_Start+0x10e>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a17      	ldr	r2, [pc, #92]	; (8004b98 <HAL_TIM_PWM_Start+0x154>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d009      	beq.n	8004b52 <HAL_TIM_PWM_Start+0x10e>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a16      	ldr	r2, [pc, #88]	; (8004b9c <HAL_TIM_PWM_Start+0x158>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d004      	beq.n	8004b52 <HAL_TIM_PWM_Start+0x10e>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a14      	ldr	r2, [pc, #80]	; (8004ba0 <HAL_TIM_PWM_Start+0x15c>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d111      	bne.n	8004b76 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f003 0307 	and.w	r3, r3, #7
 8004b5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2b06      	cmp	r3, #6
 8004b62:	d010      	beq.n	8004b86 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f042 0201 	orr.w	r2, r2, #1
 8004b72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b74:	e007      	b.n	8004b86 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f042 0201 	orr.w	r2, r2, #1
 8004b84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	40010000 	.word	0x40010000
 8004b94:	40000400 	.word	0x40000400
 8004b98:	40000800 	.word	0x40000800
 8004b9c:	40000c00 	.word	0x40000c00
 8004ba0:	40014000 	.word	0x40014000

08004ba4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d122      	bne.n	8004c00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	d11b      	bne.n	8004c00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f06f 0202 	mvn.w	r2, #2
 8004bd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	f003 0303 	and.w	r3, r3, #3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 fa77 	bl	80050da <HAL_TIM_IC_CaptureCallback>
 8004bec:	e005      	b.n	8004bfa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 fa69 	bl	80050c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f000 fa7a 	bl	80050ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	f003 0304 	and.w	r3, r3, #4
 8004c0a:	2b04      	cmp	r3, #4
 8004c0c:	d122      	bne.n	8004c54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	f003 0304 	and.w	r3, r3, #4
 8004c18:	2b04      	cmp	r3, #4
 8004c1a:	d11b      	bne.n	8004c54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f06f 0204 	mvn.w	r2, #4
 8004c24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2202      	movs	r2, #2
 8004c2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 fa4d 	bl	80050da <HAL_TIM_IC_CaptureCallback>
 8004c40:	e005      	b.n	8004c4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 fa3f 	bl	80050c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 fa50 	bl	80050ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	f003 0308 	and.w	r3, r3, #8
 8004c5e:	2b08      	cmp	r3, #8
 8004c60:	d122      	bne.n	8004ca8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	f003 0308 	and.w	r3, r3, #8
 8004c6c:	2b08      	cmp	r3, #8
 8004c6e:	d11b      	bne.n	8004ca8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f06f 0208 	mvn.w	r2, #8
 8004c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2204      	movs	r2, #4
 8004c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	69db      	ldr	r3, [r3, #28]
 8004c86:	f003 0303 	and.w	r3, r3, #3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d003      	beq.n	8004c96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 fa23 	bl	80050da <HAL_TIM_IC_CaptureCallback>
 8004c94:	e005      	b.n	8004ca2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 fa15 	bl	80050c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 fa26 	bl	80050ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	f003 0310 	and.w	r3, r3, #16
 8004cb2:	2b10      	cmp	r3, #16
 8004cb4:	d122      	bne.n	8004cfc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	f003 0310 	and.w	r3, r3, #16
 8004cc0:	2b10      	cmp	r3, #16
 8004cc2:	d11b      	bne.n	8004cfc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f06f 0210 	mvn.w	r2, #16
 8004ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2208      	movs	r2, #8
 8004cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	69db      	ldr	r3, [r3, #28]
 8004cda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d003      	beq.n	8004cea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f9f9 	bl	80050da <HAL_TIM_IC_CaptureCallback>
 8004ce8:	e005      	b.n	8004cf6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f9eb 	bl	80050c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f9fc 	bl	80050ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d10e      	bne.n	8004d28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d107      	bne.n	8004d28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 0201 	mvn.w	r2, #1
 8004d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7fd f93c 	bl	8001fa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d32:	2b80      	cmp	r3, #128	; 0x80
 8004d34:	d10e      	bne.n	8004d54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d40:	2b80      	cmp	r3, #128	; 0x80
 8004d42:	d107      	bne.n	8004d54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 fd26 	bl	80057a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5e:	2b40      	cmp	r3, #64	; 0x40
 8004d60:	d10e      	bne.n	8004d80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d6c:	2b40      	cmp	r3, #64	; 0x40
 8004d6e:	d107      	bne.n	8004d80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 f9c1 	bl	8005102 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b20      	cmp	r3, #32
 8004d8c:	d10e      	bne.n	8004dac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	f003 0320 	and.w	r3, r3, #32
 8004d98:	2b20      	cmp	r3, #32
 8004d9a:	d107      	bne.n	8004dac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f06f 0220 	mvn.w	r2, #32
 8004da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 fcf0 	bl	800578c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dac:	bf00      	nop
 8004dae:	3708      	adds	r7, #8
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d101      	bne.n	8004dd2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004dce:	2302      	movs	r3, #2
 8004dd0:	e0ae      	b.n	8004f30 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2b0c      	cmp	r3, #12
 8004dde:	f200 809f 	bhi.w	8004f20 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004de2:	a201      	add	r2, pc, #4	; (adr r2, 8004de8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de8:	08004e1d 	.word	0x08004e1d
 8004dec:	08004f21 	.word	0x08004f21
 8004df0:	08004f21 	.word	0x08004f21
 8004df4:	08004f21 	.word	0x08004f21
 8004df8:	08004e5d 	.word	0x08004e5d
 8004dfc:	08004f21 	.word	0x08004f21
 8004e00:	08004f21 	.word	0x08004f21
 8004e04:	08004f21 	.word	0x08004f21
 8004e08:	08004e9f 	.word	0x08004e9f
 8004e0c:	08004f21 	.word	0x08004f21
 8004e10:	08004f21 	.word	0x08004f21
 8004e14:	08004f21 	.word	0x08004f21
 8004e18:	08004edf 	.word	0x08004edf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68b9      	ldr	r1, [r7, #8]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f000 f9f8 	bl	8005218 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0208 	orr.w	r2, r2, #8
 8004e36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	699a      	ldr	r2, [r3, #24]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 0204 	bic.w	r2, r2, #4
 8004e46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6999      	ldr	r1, [r3, #24]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	691a      	ldr	r2, [r3, #16]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	619a      	str	r2, [r3, #24]
      break;
 8004e5a:	e064      	b.n	8004f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68b9      	ldr	r1, [r7, #8]
 8004e62:	4618      	mov	r0, r3
 8004e64:	f000 fa3e 	bl	80052e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	699a      	ldr	r2, [r3, #24]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	699a      	ldr	r2, [r3, #24]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6999      	ldr	r1, [r3, #24]
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	021a      	lsls	r2, r3, #8
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	619a      	str	r2, [r3, #24]
      break;
 8004e9c:	e043      	b.n	8004f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68b9      	ldr	r1, [r7, #8]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 fa89 	bl	80053bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	69da      	ldr	r2, [r3, #28]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f042 0208 	orr.w	r2, r2, #8
 8004eb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	69da      	ldr	r2, [r3, #28]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 0204 	bic.w	r2, r2, #4
 8004ec8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	69d9      	ldr	r1, [r3, #28]
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	691a      	ldr	r2, [r3, #16]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	61da      	str	r2, [r3, #28]
      break;
 8004edc:	e023      	b.n	8004f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68b9      	ldr	r1, [r7, #8]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f000 fad3 	bl	8005490 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	69da      	ldr	r2, [r3, #28]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ef8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	69da      	ldr	r2, [r3, #28]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	69d9      	ldr	r1, [r3, #28]
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	021a      	lsls	r2, r3, #8
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	61da      	str	r2, [r3, #28]
      break;
 8004f1e:	e002      	b.n	8004f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	75fb      	strb	r3, [r7, #23]
      break;
 8004f24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3718      	adds	r7, #24
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f42:	2300      	movs	r3, #0
 8004f44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d101      	bne.n	8004f54 <HAL_TIM_ConfigClockSource+0x1c>
 8004f50:	2302      	movs	r3, #2
 8004f52:	e0b4      	b.n	80050be <HAL_TIM_ConfigClockSource+0x186>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68ba      	ldr	r2, [r7, #8]
 8004f82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f8c:	d03e      	beq.n	800500c <HAL_TIM_ConfigClockSource+0xd4>
 8004f8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f92:	f200 8087 	bhi.w	80050a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f9a:	f000 8086 	beq.w	80050aa <HAL_TIM_ConfigClockSource+0x172>
 8004f9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fa2:	d87f      	bhi.n	80050a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fa4:	2b70      	cmp	r3, #112	; 0x70
 8004fa6:	d01a      	beq.n	8004fde <HAL_TIM_ConfigClockSource+0xa6>
 8004fa8:	2b70      	cmp	r3, #112	; 0x70
 8004faa:	d87b      	bhi.n	80050a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fac:	2b60      	cmp	r3, #96	; 0x60
 8004fae:	d050      	beq.n	8005052 <HAL_TIM_ConfigClockSource+0x11a>
 8004fb0:	2b60      	cmp	r3, #96	; 0x60
 8004fb2:	d877      	bhi.n	80050a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fb4:	2b50      	cmp	r3, #80	; 0x50
 8004fb6:	d03c      	beq.n	8005032 <HAL_TIM_ConfigClockSource+0xfa>
 8004fb8:	2b50      	cmp	r3, #80	; 0x50
 8004fba:	d873      	bhi.n	80050a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fbc:	2b40      	cmp	r3, #64	; 0x40
 8004fbe:	d058      	beq.n	8005072 <HAL_TIM_ConfigClockSource+0x13a>
 8004fc0:	2b40      	cmp	r3, #64	; 0x40
 8004fc2:	d86f      	bhi.n	80050a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fc4:	2b30      	cmp	r3, #48	; 0x30
 8004fc6:	d064      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x15a>
 8004fc8:	2b30      	cmp	r3, #48	; 0x30
 8004fca:	d86b      	bhi.n	80050a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d060      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x15a>
 8004fd0:	2b20      	cmp	r3, #32
 8004fd2:	d867      	bhi.n	80050a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d05c      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x15a>
 8004fd8:	2b10      	cmp	r3, #16
 8004fda:	d05a      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x15a>
 8004fdc:	e062      	b.n	80050a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6818      	ldr	r0, [r3, #0]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	6899      	ldr	r1, [r3, #8]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	f000 fb19 	bl	8005624 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005000:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	609a      	str	r2, [r3, #8]
      break;
 800500a:	e04f      	b.n	80050ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6818      	ldr	r0, [r3, #0]
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	6899      	ldr	r1, [r3, #8]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	685a      	ldr	r2, [r3, #4]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	f000 fb02 	bl	8005624 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689a      	ldr	r2, [r3, #8]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800502e:	609a      	str	r2, [r3, #8]
      break;
 8005030:	e03c      	b.n	80050ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6818      	ldr	r0, [r3, #0]
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	6859      	ldr	r1, [r3, #4]
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	461a      	mov	r2, r3
 8005040:	f000 fa76 	bl	8005530 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2150      	movs	r1, #80	; 0x50
 800504a:	4618      	mov	r0, r3
 800504c:	f000 facf 	bl	80055ee <TIM_ITRx_SetConfig>
      break;
 8005050:	e02c      	b.n	80050ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6818      	ldr	r0, [r3, #0]
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	6859      	ldr	r1, [r3, #4]
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	461a      	mov	r2, r3
 8005060:	f000 fa95 	bl	800558e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2160      	movs	r1, #96	; 0x60
 800506a:	4618      	mov	r0, r3
 800506c:	f000 fabf 	bl	80055ee <TIM_ITRx_SetConfig>
      break;
 8005070:	e01c      	b.n	80050ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6818      	ldr	r0, [r3, #0]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	6859      	ldr	r1, [r3, #4]
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	461a      	mov	r2, r3
 8005080:	f000 fa56 	bl	8005530 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2140      	movs	r1, #64	; 0x40
 800508a:	4618      	mov	r0, r3
 800508c:	f000 faaf 	bl	80055ee <TIM_ITRx_SetConfig>
      break;
 8005090:	e00c      	b.n	80050ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4619      	mov	r1, r3
 800509c:	4610      	mov	r0, r2
 800509e:	f000 faa6 	bl	80055ee <TIM_ITRx_SetConfig>
      break;
 80050a2:	e003      	b.n	80050ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	73fb      	strb	r3, [r7, #15]
      break;
 80050a8:	e000      	b.n	80050ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80050aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3710      	adds	r7, #16
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}

080050c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050c6:	b480      	push	{r7}
 80050c8:	b083      	sub	sp, #12
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050ce:	bf00      	nop
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr

080050da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050da:	b480      	push	{r7}
 80050dc:	b083      	sub	sp, #12
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050e2:	bf00      	nop
 80050e4:	370c      	adds	r7, #12
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b083      	sub	sp, #12
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050f6:	bf00      	nop
 80050f8:	370c      	adds	r7, #12
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005102:	b480      	push	{r7}
 8005104:	b083      	sub	sp, #12
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800510a:	bf00      	nop
 800510c:	370c      	adds	r7, #12
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
	...

08005118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005118:	b480      	push	{r7}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a34      	ldr	r2, [pc, #208]	; (80051fc <TIM_Base_SetConfig+0xe4>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d00f      	beq.n	8005150 <TIM_Base_SetConfig+0x38>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005136:	d00b      	beq.n	8005150 <TIM_Base_SetConfig+0x38>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a31      	ldr	r2, [pc, #196]	; (8005200 <TIM_Base_SetConfig+0xe8>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d007      	beq.n	8005150 <TIM_Base_SetConfig+0x38>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a30      	ldr	r2, [pc, #192]	; (8005204 <TIM_Base_SetConfig+0xec>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d003      	beq.n	8005150 <TIM_Base_SetConfig+0x38>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a2f      	ldr	r2, [pc, #188]	; (8005208 <TIM_Base_SetConfig+0xf0>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d108      	bne.n	8005162 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005156:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	4313      	orrs	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a25      	ldr	r2, [pc, #148]	; (80051fc <TIM_Base_SetConfig+0xe4>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d01b      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005170:	d017      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a22      	ldr	r2, [pc, #136]	; (8005200 <TIM_Base_SetConfig+0xe8>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d013      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a21      	ldr	r2, [pc, #132]	; (8005204 <TIM_Base_SetConfig+0xec>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d00f      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a20      	ldr	r2, [pc, #128]	; (8005208 <TIM_Base_SetConfig+0xf0>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d00b      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a1f      	ldr	r2, [pc, #124]	; (800520c <TIM_Base_SetConfig+0xf4>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d007      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a1e      	ldr	r2, [pc, #120]	; (8005210 <TIM_Base_SetConfig+0xf8>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d003      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a1d      	ldr	r2, [pc, #116]	; (8005214 <TIM_Base_SetConfig+0xfc>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d108      	bne.n	80051b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	4313      	orrs	r3, r2
 80051c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	689a      	ldr	r2, [r3, #8]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a08      	ldr	r2, [pc, #32]	; (80051fc <TIM_Base_SetConfig+0xe4>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d103      	bne.n	80051e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	691a      	ldr	r2, [r3, #16]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	615a      	str	r2, [r3, #20]
}
 80051ee:	bf00      	nop
 80051f0:	3714      	adds	r7, #20
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	40010000 	.word	0x40010000
 8005200:	40000400 	.word	0x40000400
 8005204:	40000800 	.word	0x40000800
 8005208:	40000c00 	.word	0x40000c00
 800520c:	40014000 	.word	0x40014000
 8005210:	40014400 	.word	0x40014400
 8005214:	40014800 	.word	0x40014800

08005218 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005218:	b480      	push	{r7}
 800521a:	b087      	sub	sp, #28
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a1b      	ldr	r3, [r3, #32]
 8005226:	f023 0201 	bic.w	r2, r3, #1
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 0303 	bic.w	r3, r3, #3
 800524e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	4313      	orrs	r3, r2
 8005258:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f023 0302 	bic.w	r3, r3, #2
 8005260:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	4313      	orrs	r3, r2
 800526a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a1c      	ldr	r2, [pc, #112]	; (80052e0 <TIM_OC1_SetConfig+0xc8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d10c      	bne.n	800528e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	f023 0308 	bic.w	r3, r3, #8
 800527a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	4313      	orrs	r3, r2
 8005284:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f023 0304 	bic.w	r3, r3, #4
 800528c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a13      	ldr	r2, [pc, #76]	; (80052e0 <TIM_OC1_SetConfig+0xc8>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d111      	bne.n	80052ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800529c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	685a      	ldr	r2, [r3, #4]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	621a      	str	r2, [r3, #32]
}
 80052d4:	bf00      	nop
 80052d6:	371c      	adds	r7, #28
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	40010000 	.word	0x40010000

080052e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	f023 0210 	bic.w	r2, r3, #16
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a1b      	ldr	r3, [r3, #32]
 80052fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800531a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	021b      	lsls	r3, r3, #8
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	4313      	orrs	r3, r2
 8005326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	f023 0320 	bic.w	r3, r3, #32
 800532e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	011b      	lsls	r3, r3, #4
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a1e      	ldr	r2, [pc, #120]	; (80053b8 <TIM_OC2_SetConfig+0xd4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d10d      	bne.n	8005360 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800534a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	011b      	lsls	r3, r3, #4
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	4313      	orrs	r3, r2
 8005356:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800535e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a15      	ldr	r2, [pc, #84]	; (80053b8 <TIM_OC2_SetConfig+0xd4>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d113      	bne.n	8005390 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800536e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005376:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	4313      	orrs	r3, r2
 8005382:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	4313      	orrs	r3, r2
 800538e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685a      	ldr	r2, [r3, #4]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	621a      	str	r2, [r3, #32]
}
 80053aa:	bf00      	nop
 80053ac:	371c      	adds	r7, #28
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop
 80053b8:	40010000 	.word	0x40010000

080053bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053bc:	b480      	push	{r7}
 80053be:	b087      	sub	sp, #28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	69db      	ldr	r3, [r3, #28]
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f023 0303 	bic.w	r3, r3, #3
 80053f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005404:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	021b      	lsls	r3, r3, #8
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	4313      	orrs	r3, r2
 8005410:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a1d      	ldr	r2, [pc, #116]	; (800548c <TIM_OC3_SetConfig+0xd0>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d10d      	bne.n	8005436 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005420:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	021b      	lsls	r3, r3, #8
 8005428:	697a      	ldr	r2, [r7, #20]
 800542a:	4313      	orrs	r3, r2
 800542c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005434:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a14      	ldr	r2, [pc, #80]	; (800548c <TIM_OC3_SetConfig+0xd0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d113      	bne.n	8005466 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005444:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800544c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	011b      	lsls	r3, r3, #4
 8005454:	693a      	ldr	r2, [r7, #16]
 8005456:	4313      	orrs	r3, r2
 8005458:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	011b      	lsls	r3, r3, #4
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	4313      	orrs	r3, r2
 8005464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	697a      	ldr	r2, [r7, #20]
 800547e:	621a      	str	r2, [r3, #32]
}
 8005480:	bf00      	nop
 8005482:	371c      	adds	r7, #28
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr
 800548c:	40010000 	.word	0x40010000

08005490 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005490:	b480      	push	{r7}
 8005492:	b087      	sub	sp, #28
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	021b      	lsls	r3, r3, #8
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	031b      	lsls	r3, r3, #12
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a10      	ldr	r2, [pc, #64]	; (800552c <TIM_OC4_SetConfig+0x9c>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d109      	bne.n	8005504 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	019b      	lsls	r3, r3, #6
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	4313      	orrs	r3, r2
 8005502:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	621a      	str	r2, [r3, #32]
}
 800551e:	bf00      	nop
 8005520:	371c      	adds	r7, #28
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40010000 	.word	0x40010000

08005530 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005530:	b480      	push	{r7}
 8005532:	b087      	sub	sp, #28
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	f023 0201 	bic.w	r2, r3, #1
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800555a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	011b      	lsls	r3, r3, #4
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	4313      	orrs	r3, r2
 8005564:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f023 030a 	bic.w	r3, r3, #10
 800556c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	4313      	orrs	r3, r2
 8005574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	621a      	str	r2, [r3, #32]
}
 8005582:	bf00      	nop
 8005584:	371c      	adds	r7, #28
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800558e:	b480      	push	{r7}
 8005590:	b087      	sub	sp, #28
 8005592:	af00      	add	r7, sp, #0
 8005594:	60f8      	str	r0, [r7, #12]
 8005596:	60b9      	str	r1, [r7, #8]
 8005598:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	f023 0210 	bic.w	r2, r3, #16
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	699b      	ldr	r3, [r3, #24]
 80055aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6a1b      	ldr	r3, [r3, #32]
 80055b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	031b      	lsls	r3, r3, #12
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	011b      	lsls	r3, r3, #4
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	621a      	str	r2, [r3, #32]
}
 80055e2:	bf00      	nop
 80055e4:	371c      	adds	r7, #28
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr

080055ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055ee:	b480      	push	{r7}
 80055f0:	b085      	sub	sp, #20
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
 80055f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005604:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005606:	683a      	ldr	r2, [r7, #0]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	4313      	orrs	r3, r2
 800560c:	f043 0307 	orr.w	r3, r3, #7
 8005610:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	68fa      	ldr	r2, [r7, #12]
 8005616:	609a      	str	r2, [r3, #8]
}
 8005618:	bf00      	nop
 800561a:	3714      	adds	r7, #20
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005624:	b480      	push	{r7}
 8005626:	b087      	sub	sp, #28
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
 8005630:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800563e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	021a      	lsls	r2, r3, #8
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	431a      	orrs	r2, r3
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	4313      	orrs	r3, r2
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	4313      	orrs	r3, r2
 8005650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	609a      	str	r2, [r3, #8]
}
 8005658:	bf00      	nop
 800565a:	371c      	adds	r7, #28
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f003 031f 	and.w	r3, r3, #31
 8005676:	2201      	movs	r2, #1
 8005678:	fa02 f303 	lsl.w	r3, r2, r3
 800567c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6a1a      	ldr	r2, [r3, #32]
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	43db      	mvns	r3, r3
 8005686:	401a      	ands	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6a1a      	ldr	r2, [r3, #32]
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f003 031f 	and.w	r3, r3, #31
 8005696:	6879      	ldr	r1, [r7, #4]
 8005698:	fa01 f303 	lsl.w	r3, r1, r3
 800569c:	431a      	orrs	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	621a      	str	r2, [r3, #32]
}
 80056a2:	bf00      	nop
 80056a4:	371c      	adds	r7, #28
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
	...

080056b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d101      	bne.n	80056c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056c4:	2302      	movs	r3, #2
 80056c6:	e050      	b.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2202      	movs	r2, #2
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68fa      	ldr	r2, [r7, #12]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a1c      	ldr	r2, [pc, #112]	; (8005778 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d018      	beq.n	800573e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005714:	d013      	beq.n	800573e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a18      	ldr	r2, [pc, #96]	; (800577c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d00e      	beq.n	800573e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a16      	ldr	r2, [pc, #88]	; (8005780 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d009      	beq.n	800573e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a15      	ldr	r2, [pc, #84]	; (8005784 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d004      	beq.n	800573e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a13      	ldr	r2, [pc, #76]	; (8005788 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d10c      	bne.n	8005758 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005744:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	4313      	orrs	r3, r2
 800574e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68ba      	ldr	r2, [r7, #8]
 8005756:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	40010000 	.word	0x40010000
 800577c:	40000400 	.word	0x40000400
 8005780:	40000800 	.word	0x40000800
 8005784:	40000c00 	.word	0x40000c00
 8005788:	40014000 	.word	0x40014000

0800578c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057a8:	bf00      	nop
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d101      	bne.n	80057c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e03f      	b.n	8005846 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d106      	bne.n	80057e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f7fc ff5c 	bl	8002698 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2224      	movs	r2, #36	; 0x24
 80057e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68da      	ldr	r2, [r3, #12]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 fddb 	bl	80063b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	691a      	ldr	r2, [r3, #16]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800580c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	695a      	ldr	r2, [r3, #20]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800581c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800582c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2220      	movs	r2, #32
 8005838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2220      	movs	r2, #32
 8005840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3708      	adds	r7, #8
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800584e:	b580      	push	{r7, lr}
 8005850:	b08a      	sub	sp, #40	; 0x28
 8005852:	af02      	add	r7, sp, #8
 8005854:	60f8      	str	r0, [r7, #12]
 8005856:	60b9      	str	r1, [r7, #8]
 8005858:	603b      	str	r3, [r7, #0]
 800585a:	4613      	mov	r3, r2
 800585c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800585e:	2300      	movs	r3, #0
 8005860:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b20      	cmp	r3, #32
 800586c:	d17c      	bne.n	8005968 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d002      	beq.n	800587a <HAL_UART_Transmit+0x2c>
 8005874:	88fb      	ldrh	r3, [r7, #6]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e075      	b.n	800596a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005884:	2b01      	cmp	r3, #1
 8005886:	d101      	bne.n	800588c <HAL_UART_Transmit+0x3e>
 8005888:	2302      	movs	r3, #2
 800588a:	e06e      	b.n	800596a <HAL_UART_Transmit+0x11c>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2200      	movs	r2, #0
 8005898:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2221      	movs	r2, #33	; 0x21
 800589e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058a2:	f7fd f80f 	bl	80028c4 <HAL_GetTick>
 80058a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	88fa      	ldrh	r2, [r7, #6]
 80058ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	88fa      	ldrh	r2, [r7, #6]
 80058b2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058bc:	d108      	bne.n	80058d0 <HAL_UART_Transmit+0x82>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d104      	bne.n	80058d0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80058c6:	2300      	movs	r3, #0
 80058c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	61bb      	str	r3, [r7, #24]
 80058ce:	e003      	b.n	80058d8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058d4:	2300      	movs	r3, #0
 80058d6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80058e0:	e02a      	b.n	8005938 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	9300      	str	r3, [sp, #0]
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	2200      	movs	r2, #0
 80058ea:	2180      	movs	r1, #128	; 0x80
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f000 fb1f 	bl	8005f30 <UART_WaitOnFlagUntilTimeout>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d001      	beq.n	80058fc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e036      	b.n	800596a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10b      	bne.n	800591a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005902:	69bb      	ldr	r3, [r7, #24]
 8005904:	881b      	ldrh	r3, [r3, #0]
 8005906:	461a      	mov	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005910:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	3302      	adds	r3, #2
 8005916:	61bb      	str	r3, [r7, #24]
 8005918:	e007      	b.n	800592a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	781a      	ldrb	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	3301      	adds	r3, #1
 8005928:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800592e:	b29b      	uxth	r3, r3
 8005930:	3b01      	subs	r3, #1
 8005932:	b29a      	uxth	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1cf      	bne.n	80058e2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	9300      	str	r3, [sp, #0]
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	2200      	movs	r2, #0
 800594a:	2140      	movs	r1, #64	; 0x40
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 faef 	bl	8005f30 <UART_WaitOnFlagUntilTimeout>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d001      	beq.n	800595c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e006      	b.n	800596a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005964:	2300      	movs	r3, #0
 8005966:	e000      	b.n	800596a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005968:	2302      	movs	r3, #2
  }
}
 800596a:	4618      	mov	r0, r3
 800596c:	3720      	adds	r7, #32
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b084      	sub	sp, #16
 8005976:	af00      	add	r7, sp, #0
 8005978:	60f8      	str	r0, [r7, #12]
 800597a:	60b9      	str	r1, [r7, #8]
 800597c:	4613      	mov	r3, r2
 800597e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005986:	b2db      	uxtb	r3, r3
 8005988:	2b20      	cmp	r3, #32
 800598a:	d11d      	bne.n	80059c8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d002      	beq.n	8005998 <HAL_UART_Receive_IT+0x26>
 8005992:	88fb      	ldrh	r3, [r7, #6]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e016      	b.n	80059ca <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d101      	bne.n	80059aa <HAL_UART_Receive_IT+0x38>
 80059a6:	2302      	movs	r3, #2
 80059a8:	e00f      	b.n	80059ca <HAL_UART_Receive_IT+0x58>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80059b8:	88fb      	ldrh	r3, [r7, #6]
 80059ba:	461a      	mov	r2, r3
 80059bc:	68b9      	ldr	r1, [r7, #8]
 80059be:	68f8      	ldr	r0, [r7, #12]
 80059c0:	f000 fb24 	bl	800600c <UART_Start_Receive_IT>
 80059c4:	4603      	mov	r3, r0
 80059c6:	e000      	b.n	80059ca <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80059c8:	2302      	movs	r3, #2
  }
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
	...

080059d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b0ba      	sub	sp, #232	; 0xe8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80059fa:	2300      	movs	r3, #0
 80059fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005a00:	2300      	movs	r3, #0
 8005a02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a0a:	f003 030f 	and.w	r3, r3, #15
 8005a0e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005a12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d10f      	bne.n	8005a3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a1e:	f003 0320 	and.w	r3, r3, #32
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d009      	beq.n	8005a3a <HAL_UART_IRQHandler+0x66>
 8005a26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a2a:	f003 0320 	and.w	r3, r3, #32
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 fc03 	bl	800623e <UART_Receive_IT>
      return;
 8005a38:	e256      	b.n	8005ee8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005a3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f000 80de 	beq.w	8005c00 <HAL_UART_IRQHandler+0x22c>
 8005a44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a48:	f003 0301 	and.w	r3, r3, #1
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d106      	bne.n	8005a5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a54:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 80d1 	beq.w	8005c00 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00b      	beq.n	8005a82 <HAL_UART_IRQHandler+0xae>
 8005a6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d005      	beq.n	8005a82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7a:	f043 0201 	orr.w	r2, r3, #1
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a86:	f003 0304 	and.w	r3, r3, #4
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00b      	beq.n	8005aa6 <HAL_UART_IRQHandler+0xd2>
 8005a8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a92:	f003 0301 	and.w	r3, r3, #1
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d005      	beq.n	8005aa6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9e:	f043 0202 	orr.w	r2, r3, #2
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00b      	beq.n	8005aca <HAL_UART_IRQHandler+0xf6>
 8005ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d005      	beq.n	8005aca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac2:	f043 0204 	orr.w	r2, r3, #4
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ace:	f003 0308 	and.w	r3, r3, #8
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d011      	beq.n	8005afa <HAL_UART_IRQHandler+0x126>
 8005ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ada:	f003 0320 	and.w	r3, r3, #32
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d105      	bne.n	8005aee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ae2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d005      	beq.n	8005afa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af2:	f043 0208 	orr.w	r2, r3, #8
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f000 81ed 	beq.w	8005ede <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b08:	f003 0320 	and.w	r3, r3, #32
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d008      	beq.n	8005b22 <HAL_UART_IRQHandler+0x14e>
 8005b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b14:	f003 0320 	and.w	r3, r3, #32
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d002      	beq.n	8005b22 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 fb8e 	bl	800623e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	695b      	ldr	r3, [r3, #20]
 8005b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b2c:	2b40      	cmp	r3, #64	; 0x40
 8005b2e:	bf0c      	ite	eq
 8005b30:	2301      	moveq	r3, #1
 8005b32:	2300      	movne	r3, #0
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3e:	f003 0308 	and.w	r3, r3, #8
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d103      	bne.n	8005b4e <HAL_UART_IRQHandler+0x17a>
 8005b46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d04f      	beq.n	8005bee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 fa96 	bl	8006080 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	695b      	ldr	r3, [r3, #20]
 8005b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b5e:	2b40      	cmp	r3, #64	; 0x40
 8005b60:	d141      	bne.n	8005be6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	3314      	adds	r3, #20
 8005b68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b70:	e853 3f00 	ldrex	r3, [r3]
 8005b74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005b78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	3314      	adds	r3, #20
 8005b8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005b8e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005b92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005b9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b9e:	e841 2300 	strex	r3, r2, [r1]
 8005ba2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005ba6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1d9      	bne.n	8005b62 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d013      	beq.n	8005bde <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bba:	4a7d      	ldr	r2, [pc, #500]	; (8005db0 <HAL_UART_IRQHandler+0x3dc>)
 8005bbc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f7fd f80b 	bl	8002bde <HAL_DMA_Abort_IT>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d016      	beq.n	8005bfc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bd8:	4610      	mov	r0, r2
 8005bda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bdc:	e00e      	b.n	8005bfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f990 	bl	8005f04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005be4:	e00a      	b.n	8005bfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f98c 	bl	8005f04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bec:	e006      	b.n	8005bfc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f988 	bl	8005f04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005bfa:	e170      	b.n	8005ede <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bfc:	bf00      	nop
    return;
 8005bfe:	e16e      	b.n	8005ede <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	f040 814a 	bne.w	8005e9e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c0e:	f003 0310 	and.w	r3, r3, #16
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 8143 	beq.w	8005e9e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c1c:	f003 0310 	and.w	r3, r3, #16
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f000 813c 	beq.w	8005e9e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c26:	2300      	movs	r3, #0
 8005c28:	60bb      	str	r3, [r7, #8]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	60bb      	str	r3, [r7, #8]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	60bb      	str	r3, [r7, #8]
 8005c3a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	695b      	ldr	r3, [r3, #20]
 8005c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c46:	2b40      	cmp	r3, #64	; 0x40
 8005c48:	f040 80b4 	bne.w	8005db4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 8140 	beq.w	8005ee2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	f080 8139 	bcs.w	8005ee2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c76:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c82:	f000 8088 	beq.w	8005d96 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	330c      	adds	r3, #12
 8005c8c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c90:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005c94:	e853 3f00 	ldrex	r3, [r3]
 8005c98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005c9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ca0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ca4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	330c      	adds	r3, #12
 8005cae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005cb2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005cb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005cbe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005cc2:	e841 2300 	strex	r3, r2, [r1]
 8005cc6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005cca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1d9      	bne.n	8005c86 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	3314      	adds	r3, #20
 8005cd8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cdc:	e853 3f00 	ldrex	r3, [r3]
 8005ce0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005ce2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ce4:	f023 0301 	bic.w	r3, r3, #1
 8005ce8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3314      	adds	r3, #20
 8005cf2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005cf6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005cfa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005cfe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d02:	e841 2300 	strex	r3, r2, [r1]
 8005d06:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1e1      	bne.n	8005cd2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	3314      	adds	r3, #20
 8005d14:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d18:	e853 3f00 	ldrex	r3, [r3]
 8005d1c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d24:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3314      	adds	r3, #20
 8005d2e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d32:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d34:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d36:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d38:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d3a:	e841 2300 	strex	r3, r2, [r1]
 8005d3e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1e3      	bne.n	8005d0e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2220      	movs	r2, #32
 8005d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	330c      	adds	r3, #12
 8005d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d5e:	e853 3f00 	ldrex	r3, [r3]
 8005d62:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d66:	f023 0310 	bic.w	r3, r3, #16
 8005d6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	330c      	adds	r3, #12
 8005d74:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005d78:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d7a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d7e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d80:	e841 2300 	strex	r3, r2, [r1]
 8005d84:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1e3      	bne.n	8005d54 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d90:	4618      	mov	r0, r3
 8005d92:	f7fc feb4 	bl	8002afe <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	4619      	mov	r1, r3
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 f8b6 	bl	8005f18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005dac:	e099      	b.n	8005ee2 <HAL_UART_IRQHandler+0x50e>
 8005dae:	bf00      	nop
 8005db0:	08006147 	.word	0x08006147
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	f000 808b 	beq.w	8005ee6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005dd0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 8086 	beq.w	8005ee6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	330c      	adds	r3, #12
 8005de0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de4:	e853 3f00 	ldrex	r3, [r3]
 8005de8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005df0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	330c      	adds	r3, #12
 8005dfa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005dfe:	647a      	str	r2, [r7, #68]	; 0x44
 8005e00:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e02:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e06:	e841 2300 	strex	r3, r2, [r1]
 8005e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1e3      	bne.n	8005dda <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	3314      	adds	r3, #20
 8005e18:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1c:	e853 3f00 	ldrex	r3, [r3]
 8005e20:	623b      	str	r3, [r7, #32]
   return(result);
 8005e22:	6a3b      	ldr	r3, [r7, #32]
 8005e24:	f023 0301 	bic.w	r3, r3, #1
 8005e28:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	3314      	adds	r3, #20
 8005e32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e36:	633a      	str	r2, [r7, #48]	; 0x30
 8005e38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e3e:	e841 2300 	strex	r3, r2, [r1]
 8005e42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1e3      	bne.n	8005e12 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2220      	movs	r2, #32
 8005e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	330c      	adds	r3, #12
 8005e5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	e853 3f00 	ldrex	r3, [r3]
 8005e66:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f023 0310 	bic.w	r3, r3, #16
 8005e6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	330c      	adds	r3, #12
 8005e78:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005e7c:	61fa      	str	r2, [r7, #28]
 8005e7e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e80:	69b9      	ldr	r1, [r7, #24]
 8005e82:	69fa      	ldr	r2, [r7, #28]
 8005e84:	e841 2300 	strex	r3, r2, [r1]
 8005e88:	617b      	str	r3, [r7, #20]
   return(result);
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d1e3      	bne.n	8005e58 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e94:	4619      	mov	r1, r3
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 f83e 	bl	8005f18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e9c:	e023      	b.n	8005ee6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d009      	beq.n	8005ebe <HAL_UART_IRQHandler+0x4ea>
 8005eaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 f959 	bl	800616e <UART_Transmit_IT>
    return;
 8005ebc:	e014      	b.n	8005ee8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00e      	beq.n	8005ee8 <HAL_UART_IRQHandler+0x514>
 8005eca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d008      	beq.n	8005ee8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 f999 	bl	800620e <UART_EndTransmit_IT>
    return;
 8005edc:	e004      	b.n	8005ee8 <HAL_UART_IRQHandler+0x514>
    return;
 8005ede:	bf00      	nop
 8005ee0:	e002      	b.n	8005ee8 <HAL_UART_IRQHandler+0x514>
      return;
 8005ee2:	bf00      	nop
 8005ee4:	e000      	b.n	8005ee8 <HAL_UART_IRQHandler+0x514>
      return;
 8005ee6:	bf00      	nop
  }
}
 8005ee8:	37e8      	adds	r7, #232	; 0xe8
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop

08005ef0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	460b      	mov	r3, r1
 8005f22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f24:	bf00      	nop
 8005f26:	370c      	adds	r7, #12
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b090      	sub	sp, #64	; 0x40
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	603b      	str	r3, [r7, #0]
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f40:	e050      	b.n	8005fe4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f48:	d04c      	beq.n	8005fe4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d007      	beq.n	8005f60 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f50:	f7fc fcb8 	bl	80028c4 <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d241      	bcs.n	8005fe4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	330c      	adds	r3, #12
 8005f66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f6a:	e853 3f00 	ldrex	r3, [r3]
 8005f6e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f72:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	330c      	adds	r3, #12
 8005f7e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f80:	637a      	str	r2, [r7, #52]	; 0x34
 8005f82:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f84:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f88:	e841 2300 	strex	r3, r2, [r1]
 8005f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1e5      	bne.n	8005f60 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	3314      	adds	r3, #20
 8005f9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	e853 3f00 	ldrex	r3, [r3]
 8005fa2:	613b      	str	r3, [r7, #16]
   return(result);
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	f023 0301 	bic.w	r3, r3, #1
 8005faa:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	3314      	adds	r3, #20
 8005fb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fb4:	623a      	str	r2, [r7, #32]
 8005fb6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb8:	69f9      	ldr	r1, [r7, #28]
 8005fba:	6a3a      	ldr	r2, [r7, #32]
 8005fbc:	e841 2300 	strex	r3, r2, [r1]
 8005fc0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1e5      	bne.n	8005f94 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2220      	movs	r2, #32
 8005fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2220      	movs	r2, #32
 8005fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	e00f      	b.n	8006004 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	4013      	ands	r3, r2
 8005fee:	68ba      	ldr	r2, [r7, #8]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	bf0c      	ite	eq
 8005ff4:	2301      	moveq	r3, #1
 8005ff6:	2300      	movne	r3, #0
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	79fb      	ldrb	r3, [r7, #7]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d09f      	beq.n	8005f42 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3740      	adds	r7, #64	; 0x40
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800600c:	b480      	push	{r7}
 800600e:	b085      	sub	sp, #20
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	4613      	mov	r3, r2
 8006018:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	88fa      	ldrh	r2, [r7, #6]
 8006024:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	88fa      	ldrh	r2, [r7, #6]
 800602a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2222      	movs	r2, #34	; 0x22
 8006036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	68da      	ldr	r2, [r3, #12]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006050:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	695a      	ldr	r2, [r3, #20]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f042 0201 	orr.w	r2, r2, #1
 8006060:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68da      	ldr	r2, [r3, #12]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f042 0220 	orr.w	r2, r2, #32
 8006070:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	3714      	adds	r7, #20
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006080:	b480      	push	{r7}
 8006082:	b095      	sub	sp, #84	; 0x54
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	330c      	adds	r3, #12
 800608e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006092:	e853 3f00 	ldrex	r3, [r3]
 8006096:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800609a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800609e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	330c      	adds	r3, #12
 80060a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80060a8:	643a      	str	r2, [r7, #64]	; 0x40
 80060aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80060ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060b0:	e841 2300 	strex	r3, r2, [r1]
 80060b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80060b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1e5      	bne.n	8006088 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	3314      	adds	r3, #20
 80060c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	e853 3f00 	ldrex	r3, [r3]
 80060ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	f023 0301 	bic.w	r3, r3, #1
 80060d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	3314      	adds	r3, #20
 80060da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80060de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80060e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060e4:	e841 2300 	strex	r3, r2, [r1]
 80060e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1e5      	bne.n	80060bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d119      	bne.n	800612c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	330c      	adds	r3, #12
 80060fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	e853 3f00 	ldrex	r3, [r3]
 8006106:	60bb      	str	r3, [r7, #8]
   return(result);
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f023 0310 	bic.w	r3, r3, #16
 800610e:	647b      	str	r3, [r7, #68]	; 0x44
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	330c      	adds	r3, #12
 8006116:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006118:	61ba      	str	r2, [r7, #24]
 800611a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611c:	6979      	ldr	r1, [r7, #20]
 800611e:	69ba      	ldr	r2, [r7, #24]
 8006120:	e841 2300 	strex	r3, r2, [r1]
 8006124:	613b      	str	r3, [r7, #16]
   return(result);
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d1e5      	bne.n	80060f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2220      	movs	r2, #32
 8006130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	631a      	str	r2, [r3, #48]	; 0x30
}
 800613a:	bf00      	nop
 800613c:	3754      	adds	r7, #84	; 0x54
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr

08006146 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	b084      	sub	sp, #16
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006152:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006160:	68f8      	ldr	r0, [r7, #12]
 8006162:	f7ff fecf 	bl	8005f04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006166:	bf00      	nop
 8006168:	3710      	adds	r7, #16
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800616e:	b480      	push	{r7}
 8006170:	b085      	sub	sp, #20
 8006172:	af00      	add	r7, sp, #0
 8006174:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800617c:	b2db      	uxtb	r3, r3
 800617e:	2b21      	cmp	r3, #33	; 0x21
 8006180:	d13e      	bne.n	8006200 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800618a:	d114      	bne.n	80061b6 <UART_Transmit_IT+0x48>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d110      	bne.n	80061b6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	881b      	ldrh	r3, [r3, #0]
 800619e:	461a      	mov	r2, r3
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	1c9a      	adds	r2, r3, #2
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	621a      	str	r2, [r3, #32]
 80061b4:	e008      	b.n	80061c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	1c59      	adds	r1, r3, #1
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	6211      	str	r1, [r2, #32]
 80061c0:	781a      	ldrb	r2, [r3, #0]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	3b01      	subs	r3, #1
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	4619      	mov	r1, r3
 80061d6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d10f      	bne.n	80061fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68da      	ldr	r2, [r3, #12]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68da      	ldr	r2, [r3, #12]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80061fc:	2300      	movs	r3, #0
 80061fe:	e000      	b.n	8006202 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006200:	2302      	movs	r3, #2
  }
}
 8006202:	4618      	mov	r0, r3
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b082      	sub	sp, #8
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68da      	ldr	r2, [r3, #12]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006224:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2220      	movs	r2, #32
 800622a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7ff fe5e 	bl	8005ef0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006234:	2300      	movs	r3, #0
}
 8006236:	4618      	mov	r0, r3
 8006238:	3708      	adds	r7, #8
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}

0800623e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800623e:	b580      	push	{r7, lr}
 8006240:	b08c      	sub	sp, #48	; 0x30
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2b22      	cmp	r3, #34	; 0x22
 8006250:	f040 80ab 	bne.w	80063aa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800625c:	d117      	bne.n	800628e <UART_Receive_IT+0x50>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d113      	bne.n	800628e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006266:	2300      	movs	r3, #0
 8006268:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800626e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	b29b      	uxth	r3, r3
 8006278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800627c:	b29a      	uxth	r2, r3
 800627e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006280:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006286:	1c9a      	adds	r2, r3, #2
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	629a      	str	r2, [r3, #40]	; 0x28
 800628c:	e026      	b.n	80062dc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006292:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006294:	2300      	movs	r3, #0
 8006296:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062a0:	d007      	beq.n	80062b2 <UART_Receive_IT+0x74>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10a      	bne.n	80062c0 <UART_Receive_IT+0x82>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d106      	bne.n	80062c0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062bc:	701a      	strb	r2, [r3, #0]
 80062be:	e008      	b.n	80062d2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062cc:	b2da      	uxtb	r2, r3
 80062ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062d0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	3b01      	subs	r3, #1
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	4619      	mov	r1, r3
 80062ea:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d15a      	bne.n	80063a6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0220 	bic.w	r2, r2, #32
 80062fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68da      	ldr	r2, [r3, #12]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800630e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	695a      	ldr	r2, [r3, #20]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f022 0201 	bic.w	r2, r2, #1
 800631e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2220      	movs	r2, #32
 8006324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800632c:	2b01      	cmp	r3, #1
 800632e:	d135      	bne.n	800639c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	330c      	adds	r3, #12
 800633c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	e853 3f00 	ldrex	r3, [r3]
 8006344:	613b      	str	r3, [r7, #16]
   return(result);
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	f023 0310 	bic.w	r3, r3, #16
 800634c:	627b      	str	r3, [r7, #36]	; 0x24
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	330c      	adds	r3, #12
 8006354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006356:	623a      	str	r2, [r7, #32]
 8006358:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635a:	69f9      	ldr	r1, [r7, #28]
 800635c:	6a3a      	ldr	r2, [r7, #32]
 800635e:	e841 2300 	strex	r3, r2, [r1]
 8006362:	61bb      	str	r3, [r7, #24]
   return(result);
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d1e5      	bne.n	8006336 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0310 	and.w	r3, r3, #16
 8006374:	2b10      	cmp	r3, #16
 8006376:	d10a      	bne.n	800638e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006378:	2300      	movs	r3, #0
 800637a:	60fb      	str	r3, [r7, #12]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	60fb      	str	r3, [r7, #12]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	60fb      	str	r3, [r7, #12]
 800638c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006392:	4619      	mov	r1, r3
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7ff fdbf 	bl	8005f18 <HAL_UARTEx_RxEventCallback>
 800639a:	e002      	b.n	80063a2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f7fb fe15 	bl	8001fcc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80063a2:	2300      	movs	r3, #0
 80063a4:	e002      	b.n	80063ac <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80063a6:	2300      	movs	r3, #0
 80063a8:	e000      	b.n	80063ac <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80063aa:	2302      	movs	r3, #2
  }
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3730      	adds	r7, #48	; 0x30
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063b8:	b09f      	sub	sp, #124	; 0x7c
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80063c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063ca:	68d9      	ldr	r1, [r3, #12]
 80063cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	ea40 0301 	orr.w	r3, r0, r1
 80063d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063d8:	689a      	ldr	r2, [r3, #8]
 80063da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063dc:	691b      	ldr	r3, [r3, #16]
 80063de:	431a      	orrs	r2, r3
 80063e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063e2:	695b      	ldr	r3, [r3, #20]
 80063e4:	431a      	orrs	r2, r3
 80063e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063e8:	69db      	ldr	r3, [r3, #28]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80063ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80063f8:	f021 010c 	bic.w	r1, r1, #12
 80063fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006402:	430b      	orrs	r3, r1
 8006404:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	695b      	ldr	r3, [r3, #20]
 800640c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006410:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006412:	6999      	ldr	r1, [r3, #24]
 8006414:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	ea40 0301 	orr.w	r3, r0, r1
 800641c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800641e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	4bc5      	ldr	r3, [pc, #788]	; (8006738 <UART_SetConfig+0x384>)
 8006424:	429a      	cmp	r2, r3
 8006426:	d004      	beq.n	8006432 <UART_SetConfig+0x7e>
 8006428:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	4bc3      	ldr	r3, [pc, #780]	; (800673c <UART_SetConfig+0x388>)
 800642e:	429a      	cmp	r2, r3
 8006430:	d103      	bne.n	800643a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006432:	f7fe f9e7 	bl	8004804 <HAL_RCC_GetPCLK2Freq>
 8006436:	6778      	str	r0, [r7, #116]	; 0x74
 8006438:	e002      	b.n	8006440 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800643a:	f7fe f9cf 	bl	80047dc <HAL_RCC_GetPCLK1Freq>
 800643e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006440:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006442:	69db      	ldr	r3, [r3, #28]
 8006444:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006448:	f040 80b6 	bne.w	80065b8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800644c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800644e:	461c      	mov	r4, r3
 8006450:	f04f 0500 	mov.w	r5, #0
 8006454:	4622      	mov	r2, r4
 8006456:	462b      	mov	r3, r5
 8006458:	1891      	adds	r1, r2, r2
 800645a:	6439      	str	r1, [r7, #64]	; 0x40
 800645c:	415b      	adcs	r3, r3
 800645e:	647b      	str	r3, [r7, #68]	; 0x44
 8006460:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006464:	1912      	adds	r2, r2, r4
 8006466:	eb45 0303 	adc.w	r3, r5, r3
 800646a:	f04f 0000 	mov.w	r0, #0
 800646e:	f04f 0100 	mov.w	r1, #0
 8006472:	00d9      	lsls	r1, r3, #3
 8006474:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006478:	00d0      	lsls	r0, r2, #3
 800647a:	4602      	mov	r2, r0
 800647c:	460b      	mov	r3, r1
 800647e:	1911      	adds	r1, r2, r4
 8006480:	6639      	str	r1, [r7, #96]	; 0x60
 8006482:	416b      	adcs	r3, r5
 8006484:	667b      	str	r3, [r7, #100]	; 0x64
 8006486:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	461a      	mov	r2, r3
 800648c:	f04f 0300 	mov.w	r3, #0
 8006490:	1891      	adds	r1, r2, r2
 8006492:	63b9      	str	r1, [r7, #56]	; 0x38
 8006494:	415b      	adcs	r3, r3
 8006496:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006498:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800649c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80064a0:	f7fa fbaa 	bl	8000bf8 <__aeabi_uldivmod>
 80064a4:	4602      	mov	r2, r0
 80064a6:	460b      	mov	r3, r1
 80064a8:	4ba5      	ldr	r3, [pc, #660]	; (8006740 <UART_SetConfig+0x38c>)
 80064aa:	fba3 2302 	umull	r2, r3, r3, r2
 80064ae:	095b      	lsrs	r3, r3, #5
 80064b0:	011e      	lsls	r6, r3, #4
 80064b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80064b4:	461c      	mov	r4, r3
 80064b6:	f04f 0500 	mov.w	r5, #0
 80064ba:	4622      	mov	r2, r4
 80064bc:	462b      	mov	r3, r5
 80064be:	1891      	adds	r1, r2, r2
 80064c0:	6339      	str	r1, [r7, #48]	; 0x30
 80064c2:	415b      	adcs	r3, r3
 80064c4:	637b      	str	r3, [r7, #52]	; 0x34
 80064c6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80064ca:	1912      	adds	r2, r2, r4
 80064cc:	eb45 0303 	adc.w	r3, r5, r3
 80064d0:	f04f 0000 	mov.w	r0, #0
 80064d4:	f04f 0100 	mov.w	r1, #0
 80064d8:	00d9      	lsls	r1, r3, #3
 80064da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80064de:	00d0      	lsls	r0, r2, #3
 80064e0:	4602      	mov	r2, r0
 80064e2:	460b      	mov	r3, r1
 80064e4:	1911      	adds	r1, r2, r4
 80064e6:	65b9      	str	r1, [r7, #88]	; 0x58
 80064e8:	416b      	adcs	r3, r5
 80064ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	461a      	mov	r2, r3
 80064f2:	f04f 0300 	mov.w	r3, #0
 80064f6:	1891      	adds	r1, r2, r2
 80064f8:	62b9      	str	r1, [r7, #40]	; 0x28
 80064fa:	415b      	adcs	r3, r3
 80064fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006502:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006506:	f7fa fb77 	bl	8000bf8 <__aeabi_uldivmod>
 800650a:	4602      	mov	r2, r0
 800650c:	460b      	mov	r3, r1
 800650e:	4b8c      	ldr	r3, [pc, #560]	; (8006740 <UART_SetConfig+0x38c>)
 8006510:	fba3 1302 	umull	r1, r3, r3, r2
 8006514:	095b      	lsrs	r3, r3, #5
 8006516:	2164      	movs	r1, #100	; 0x64
 8006518:	fb01 f303 	mul.w	r3, r1, r3
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	00db      	lsls	r3, r3, #3
 8006520:	3332      	adds	r3, #50	; 0x32
 8006522:	4a87      	ldr	r2, [pc, #540]	; (8006740 <UART_SetConfig+0x38c>)
 8006524:	fba2 2303 	umull	r2, r3, r2, r3
 8006528:	095b      	lsrs	r3, r3, #5
 800652a:	005b      	lsls	r3, r3, #1
 800652c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006530:	441e      	add	r6, r3
 8006532:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006534:	4618      	mov	r0, r3
 8006536:	f04f 0100 	mov.w	r1, #0
 800653a:	4602      	mov	r2, r0
 800653c:	460b      	mov	r3, r1
 800653e:	1894      	adds	r4, r2, r2
 8006540:	623c      	str	r4, [r7, #32]
 8006542:	415b      	adcs	r3, r3
 8006544:	627b      	str	r3, [r7, #36]	; 0x24
 8006546:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800654a:	1812      	adds	r2, r2, r0
 800654c:	eb41 0303 	adc.w	r3, r1, r3
 8006550:	f04f 0400 	mov.w	r4, #0
 8006554:	f04f 0500 	mov.w	r5, #0
 8006558:	00dd      	lsls	r5, r3, #3
 800655a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800655e:	00d4      	lsls	r4, r2, #3
 8006560:	4622      	mov	r2, r4
 8006562:	462b      	mov	r3, r5
 8006564:	1814      	adds	r4, r2, r0
 8006566:	653c      	str	r4, [r7, #80]	; 0x50
 8006568:	414b      	adcs	r3, r1
 800656a:	657b      	str	r3, [r7, #84]	; 0x54
 800656c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	461a      	mov	r2, r3
 8006572:	f04f 0300 	mov.w	r3, #0
 8006576:	1891      	adds	r1, r2, r2
 8006578:	61b9      	str	r1, [r7, #24]
 800657a:	415b      	adcs	r3, r3
 800657c:	61fb      	str	r3, [r7, #28]
 800657e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006582:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006586:	f7fa fb37 	bl	8000bf8 <__aeabi_uldivmod>
 800658a:	4602      	mov	r2, r0
 800658c:	460b      	mov	r3, r1
 800658e:	4b6c      	ldr	r3, [pc, #432]	; (8006740 <UART_SetConfig+0x38c>)
 8006590:	fba3 1302 	umull	r1, r3, r3, r2
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	2164      	movs	r1, #100	; 0x64
 8006598:	fb01 f303 	mul.w	r3, r1, r3
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	00db      	lsls	r3, r3, #3
 80065a0:	3332      	adds	r3, #50	; 0x32
 80065a2:	4a67      	ldr	r2, [pc, #412]	; (8006740 <UART_SetConfig+0x38c>)
 80065a4:	fba2 2303 	umull	r2, r3, r2, r3
 80065a8:	095b      	lsrs	r3, r3, #5
 80065aa:	f003 0207 	and.w	r2, r3, #7
 80065ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4432      	add	r2, r6
 80065b4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80065b6:	e0b9      	b.n	800672c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065ba:	461c      	mov	r4, r3
 80065bc:	f04f 0500 	mov.w	r5, #0
 80065c0:	4622      	mov	r2, r4
 80065c2:	462b      	mov	r3, r5
 80065c4:	1891      	adds	r1, r2, r2
 80065c6:	6139      	str	r1, [r7, #16]
 80065c8:	415b      	adcs	r3, r3
 80065ca:	617b      	str	r3, [r7, #20]
 80065cc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80065d0:	1912      	adds	r2, r2, r4
 80065d2:	eb45 0303 	adc.w	r3, r5, r3
 80065d6:	f04f 0000 	mov.w	r0, #0
 80065da:	f04f 0100 	mov.w	r1, #0
 80065de:	00d9      	lsls	r1, r3, #3
 80065e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80065e4:	00d0      	lsls	r0, r2, #3
 80065e6:	4602      	mov	r2, r0
 80065e8:	460b      	mov	r3, r1
 80065ea:	eb12 0804 	adds.w	r8, r2, r4
 80065ee:	eb43 0905 	adc.w	r9, r3, r5
 80065f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	4618      	mov	r0, r3
 80065f8:	f04f 0100 	mov.w	r1, #0
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	f04f 0300 	mov.w	r3, #0
 8006604:	008b      	lsls	r3, r1, #2
 8006606:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800660a:	0082      	lsls	r2, r0, #2
 800660c:	4640      	mov	r0, r8
 800660e:	4649      	mov	r1, r9
 8006610:	f7fa faf2 	bl	8000bf8 <__aeabi_uldivmod>
 8006614:	4602      	mov	r2, r0
 8006616:	460b      	mov	r3, r1
 8006618:	4b49      	ldr	r3, [pc, #292]	; (8006740 <UART_SetConfig+0x38c>)
 800661a:	fba3 2302 	umull	r2, r3, r3, r2
 800661e:	095b      	lsrs	r3, r3, #5
 8006620:	011e      	lsls	r6, r3, #4
 8006622:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006624:	4618      	mov	r0, r3
 8006626:	f04f 0100 	mov.w	r1, #0
 800662a:	4602      	mov	r2, r0
 800662c:	460b      	mov	r3, r1
 800662e:	1894      	adds	r4, r2, r2
 8006630:	60bc      	str	r4, [r7, #8]
 8006632:	415b      	adcs	r3, r3
 8006634:	60fb      	str	r3, [r7, #12]
 8006636:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800663a:	1812      	adds	r2, r2, r0
 800663c:	eb41 0303 	adc.w	r3, r1, r3
 8006640:	f04f 0400 	mov.w	r4, #0
 8006644:	f04f 0500 	mov.w	r5, #0
 8006648:	00dd      	lsls	r5, r3, #3
 800664a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800664e:	00d4      	lsls	r4, r2, #3
 8006650:	4622      	mov	r2, r4
 8006652:	462b      	mov	r3, r5
 8006654:	1814      	adds	r4, r2, r0
 8006656:	64bc      	str	r4, [r7, #72]	; 0x48
 8006658:	414b      	adcs	r3, r1
 800665a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800665c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	4618      	mov	r0, r3
 8006662:	f04f 0100 	mov.w	r1, #0
 8006666:	f04f 0200 	mov.w	r2, #0
 800666a:	f04f 0300 	mov.w	r3, #0
 800666e:	008b      	lsls	r3, r1, #2
 8006670:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006674:	0082      	lsls	r2, r0, #2
 8006676:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800667a:	f7fa fabd 	bl	8000bf8 <__aeabi_uldivmod>
 800667e:	4602      	mov	r2, r0
 8006680:	460b      	mov	r3, r1
 8006682:	4b2f      	ldr	r3, [pc, #188]	; (8006740 <UART_SetConfig+0x38c>)
 8006684:	fba3 1302 	umull	r1, r3, r3, r2
 8006688:	095b      	lsrs	r3, r3, #5
 800668a:	2164      	movs	r1, #100	; 0x64
 800668c:	fb01 f303 	mul.w	r3, r1, r3
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	011b      	lsls	r3, r3, #4
 8006694:	3332      	adds	r3, #50	; 0x32
 8006696:	4a2a      	ldr	r2, [pc, #168]	; (8006740 <UART_SetConfig+0x38c>)
 8006698:	fba2 2303 	umull	r2, r3, r2, r3
 800669c:	095b      	lsrs	r3, r3, #5
 800669e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066a2:	441e      	add	r6, r3
 80066a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066a6:	4618      	mov	r0, r3
 80066a8:	f04f 0100 	mov.w	r1, #0
 80066ac:	4602      	mov	r2, r0
 80066ae:	460b      	mov	r3, r1
 80066b0:	1894      	adds	r4, r2, r2
 80066b2:	603c      	str	r4, [r7, #0]
 80066b4:	415b      	adcs	r3, r3
 80066b6:	607b      	str	r3, [r7, #4]
 80066b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066bc:	1812      	adds	r2, r2, r0
 80066be:	eb41 0303 	adc.w	r3, r1, r3
 80066c2:	f04f 0400 	mov.w	r4, #0
 80066c6:	f04f 0500 	mov.w	r5, #0
 80066ca:	00dd      	lsls	r5, r3, #3
 80066cc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80066d0:	00d4      	lsls	r4, r2, #3
 80066d2:	4622      	mov	r2, r4
 80066d4:	462b      	mov	r3, r5
 80066d6:	eb12 0a00 	adds.w	sl, r2, r0
 80066da:	eb43 0b01 	adc.w	fp, r3, r1
 80066de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	4618      	mov	r0, r3
 80066e4:	f04f 0100 	mov.w	r1, #0
 80066e8:	f04f 0200 	mov.w	r2, #0
 80066ec:	f04f 0300 	mov.w	r3, #0
 80066f0:	008b      	lsls	r3, r1, #2
 80066f2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80066f6:	0082      	lsls	r2, r0, #2
 80066f8:	4650      	mov	r0, sl
 80066fa:	4659      	mov	r1, fp
 80066fc:	f7fa fa7c 	bl	8000bf8 <__aeabi_uldivmod>
 8006700:	4602      	mov	r2, r0
 8006702:	460b      	mov	r3, r1
 8006704:	4b0e      	ldr	r3, [pc, #56]	; (8006740 <UART_SetConfig+0x38c>)
 8006706:	fba3 1302 	umull	r1, r3, r3, r2
 800670a:	095b      	lsrs	r3, r3, #5
 800670c:	2164      	movs	r1, #100	; 0x64
 800670e:	fb01 f303 	mul.w	r3, r1, r3
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	011b      	lsls	r3, r3, #4
 8006716:	3332      	adds	r3, #50	; 0x32
 8006718:	4a09      	ldr	r2, [pc, #36]	; (8006740 <UART_SetConfig+0x38c>)
 800671a:	fba2 2303 	umull	r2, r3, r2, r3
 800671e:	095b      	lsrs	r3, r3, #5
 8006720:	f003 020f 	and.w	r2, r3, #15
 8006724:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4432      	add	r2, r6
 800672a:	609a      	str	r2, [r3, #8]
}
 800672c:	bf00      	nop
 800672e:	377c      	adds	r7, #124	; 0x7c
 8006730:	46bd      	mov	sp, r7
 8006732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006736:	bf00      	nop
 8006738:	40011000 	.word	0x40011000
 800673c:	40011400 	.word	0x40011400
 8006740:	51eb851f 	.word	0x51eb851f

08006744 <__errno>:
 8006744:	4b01      	ldr	r3, [pc, #4]	; (800674c <__errno+0x8>)
 8006746:	6818      	ldr	r0, [r3, #0]
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	2000001c 	.word	0x2000001c

08006750 <__libc_init_array>:
 8006750:	b570      	push	{r4, r5, r6, lr}
 8006752:	4d0d      	ldr	r5, [pc, #52]	; (8006788 <__libc_init_array+0x38>)
 8006754:	4c0d      	ldr	r4, [pc, #52]	; (800678c <__libc_init_array+0x3c>)
 8006756:	1b64      	subs	r4, r4, r5
 8006758:	10a4      	asrs	r4, r4, #2
 800675a:	2600      	movs	r6, #0
 800675c:	42a6      	cmp	r6, r4
 800675e:	d109      	bne.n	8006774 <__libc_init_array+0x24>
 8006760:	4d0b      	ldr	r5, [pc, #44]	; (8006790 <__libc_init_array+0x40>)
 8006762:	4c0c      	ldr	r4, [pc, #48]	; (8006794 <__libc_init_array+0x44>)
 8006764:	f002 feb6 	bl	80094d4 <_init>
 8006768:	1b64      	subs	r4, r4, r5
 800676a:	10a4      	asrs	r4, r4, #2
 800676c:	2600      	movs	r6, #0
 800676e:	42a6      	cmp	r6, r4
 8006770:	d105      	bne.n	800677e <__libc_init_array+0x2e>
 8006772:	bd70      	pop	{r4, r5, r6, pc}
 8006774:	f855 3b04 	ldr.w	r3, [r5], #4
 8006778:	4798      	blx	r3
 800677a:	3601      	adds	r6, #1
 800677c:	e7ee      	b.n	800675c <__libc_init_array+0xc>
 800677e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006782:	4798      	blx	r3
 8006784:	3601      	adds	r6, #1
 8006786:	e7f2      	b.n	800676e <__libc_init_array+0x1e>
 8006788:	080099b4 	.word	0x080099b4
 800678c:	080099b4 	.word	0x080099b4
 8006790:	080099b4 	.word	0x080099b4
 8006794:	080099b8 	.word	0x080099b8

08006798 <memset>:
 8006798:	4402      	add	r2, r0
 800679a:	4603      	mov	r3, r0
 800679c:	4293      	cmp	r3, r2
 800679e:	d100      	bne.n	80067a2 <memset+0xa>
 80067a0:	4770      	bx	lr
 80067a2:	f803 1b01 	strb.w	r1, [r3], #1
 80067a6:	e7f9      	b.n	800679c <memset+0x4>

080067a8 <__cvt>:
 80067a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067ac:	ec55 4b10 	vmov	r4, r5, d0
 80067b0:	2d00      	cmp	r5, #0
 80067b2:	460e      	mov	r6, r1
 80067b4:	4619      	mov	r1, r3
 80067b6:	462b      	mov	r3, r5
 80067b8:	bfbb      	ittet	lt
 80067ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80067be:	461d      	movlt	r5, r3
 80067c0:	2300      	movge	r3, #0
 80067c2:	232d      	movlt	r3, #45	; 0x2d
 80067c4:	700b      	strb	r3, [r1, #0]
 80067c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80067cc:	4691      	mov	r9, r2
 80067ce:	f023 0820 	bic.w	r8, r3, #32
 80067d2:	bfbc      	itt	lt
 80067d4:	4622      	movlt	r2, r4
 80067d6:	4614      	movlt	r4, r2
 80067d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067dc:	d005      	beq.n	80067ea <__cvt+0x42>
 80067de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80067e2:	d100      	bne.n	80067e6 <__cvt+0x3e>
 80067e4:	3601      	adds	r6, #1
 80067e6:	2102      	movs	r1, #2
 80067e8:	e000      	b.n	80067ec <__cvt+0x44>
 80067ea:	2103      	movs	r1, #3
 80067ec:	ab03      	add	r3, sp, #12
 80067ee:	9301      	str	r3, [sp, #4]
 80067f0:	ab02      	add	r3, sp, #8
 80067f2:	9300      	str	r3, [sp, #0]
 80067f4:	ec45 4b10 	vmov	d0, r4, r5
 80067f8:	4653      	mov	r3, sl
 80067fa:	4632      	mov	r2, r6
 80067fc:	f000 fcec 	bl	80071d8 <_dtoa_r>
 8006800:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006804:	4607      	mov	r7, r0
 8006806:	d102      	bne.n	800680e <__cvt+0x66>
 8006808:	f019 0f01 	tst.w	r9, #1
 800680c:	d022      	beq.n	8006854 <__cvt+0xac>
 800680e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006812:	eb07 0906 	add.w	r9, r7, r6
 8006816:	d110      	bne.n	800683a <__cvt+0x92>
 8006818:	783b      	ldrb	r3, [r7, #0]
 800681a:	2b30      	cmp	r3, #48	; 0x30
 800681c:	d10a      	bne.n	8006834 <__cvt+0x8c>
 800681e:	2200      	movs	r2, #0
 8006820:	2300      	movs	r3, #0
 8006822:	4620      	mov	r0, r4
 8006824:	4629      	mov	r1, r5
 8006826:	f7fa f957 	bl	8000ad8 <__aeabi_dcmpeq>
 800682a:	b918      	cbnz	r0, 8006834 <__cvt+0x8c>
 800682c:	f1c6 0601 	rsb	r6, r6, #1
 8006830:	f8ca 6000 	str.w	r6, [sl]
 8006834:	f8da 3000 	ldr.w	r3, [sl]
 8006838:	4499      	add	r9, r3
 800683a:	2200      	movs	r2, #0
 800683c:	2300      	movs	r3, #0
 800683e:	4620      	mov	r0, r4
 8006840:	4629      	mov	r1, r5
 8006842:	f7fa f949 	bl	8000ad8 <__aeabi_dcmpeq>
 8006846:	b108      	cbz	r0, 800684c <__cvt+0xa4>
 8006848:	f8cd 900c 	str.w	r9, [sp, #12]
 800684c:	2230      	movs	r2, #48	; 0x30
 800684e:	9b03      	ldr	r3, [sp, #12]
 8006850:	454b      	cmp	r3, r9
 8006852:	d307      	bcc.n	8006864 <__cvt+0xbc>
 8006854:	9b03      	ldr	r3, [sp, #12]
 8006856:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006858:	1bdb      	subs	r3, r3, r7
 800685a:	4638      	mov	r0, r7
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	b004      	add	sp, #16
 8006860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006864:	1c59      	adds	r1, r3, #1
 8006866:	9103      	str	r1, [sp, #12]
 8006868:	701a      	strb	r2, [r3, #0]
 800686a:	e7f0      	b.n	800684e <__cvt+0xa6>

0800686c <__exponent>:
 800686c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800686e:	4603      	mov	r3, r0
 8006870:	2900      	cmp	r1, #0
 8006872:	bfb8      	it	lt
 8006874:	4249      	neglt	r1, r1
 8006876:	f803 2b02 	strb.w	r2, [r3], #2
 800687a:	bfb4      	ite	lt
 800687c:	222d      	movlt	r2, #45	; 0x2d
 800687e:	222b      	movge	r2, #43	; 0x2b
 8006880:	2909      	cmp	r1, #9
 8006882:	7042      	strb	r2, [r0, #1]
 8006884:	dd2a      	ble.n	80068dc <__exponent+0x70>
 8006886:	f10d 0407 	add.w	r4, sp, #7
 800688a:	46a4      	mov	ip, r4
 800688c:	270a      	movs	r7, #10
 800688e:	46a6      	mov	lr, r4
 8006890:	460a      	mov	r2, r1
 8006892:	fb91 f6f7 	sdiv	r6, r1, r7
 8006896:	fb07 1516 	mls	r5, r7, r6, r1
 800689a:	3530      	adds	r5, #48	; 0x30
 800689c:	2a63      	cmp	r2, #99	; 0x63
 800689e:	f104 34ff 	add.w	r4, r4, #4294967295
 80068a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80068a6:	4631      	mov	r1, r6
 80068a8:	dcf1      	bgt.n	800688e <__exponent+0x22>
 80068aa:	3130      	adds	r1, #48	; 0x30
 80068ac:	f1ae 0502 	sub.w	r5, lr, #2
 80068b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80068b4:	1c44      	adds	r4, r0, #1
 80068b6:	4629      	mov	r1, r5
 80068b8:	4561      	cmp	r1, ip
 80068ba:	d30a      	bcc.n	80068d2 <__exponent+0x66>
 80068bc:	f10d 0209 	add.w	r2, sp, #9
 80068c0:	eba2 020e 	sub.w	r2, r2, lr
 80068c4:	4565      	cmp	r5, ip
 80068c6:	bf88      	it	hi
 80068c8:	2200      	movhi	r2, #0
 80068ca:	4413      	add	r3, r2
 80068cc:	1a18      	subs	r0, r3, r0
 80068ce:	b003      	add	sp, #12
 80068d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80068da:	e7ed      	b.n	80068b8 <__exponent+0x4c>
 80068dc:	2330      	movs	r3, #48	; 0x30
 80068de:	3130      	adds	r1, #48	; 0x30
 80068e0:	7083      	strb	r3, [r0, #2]
 80068e2:	70c1      	strb	r1, [r0, #3]
 80068e4:	1d03      	adds	r3, r0, #4
 80068e6:	e7f1      	b.n	80068cc <__exponent+0x60>

080068e8 <_printf_float>:
 80068e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ec:	ed2d 8b02 	vpush	{d8}
 80068f0:	b08d      	sub	sp, #52	; 0x34
 80068f2:	460c      	mov	r4, r1
 80068f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80068f8:	4616      	mov	r6, r2
 80068fa:	461f      	mov	r7, r3
 80068fc:	4605      	mov	r5, r0
 80068fe:	f001 fa57 	bl	8007db0 <_localeconv_r>
 8006902:	f8d0 a000 	ldr.w	sl, [r0]
 8006906:	4650      	mov	r0, sl
 8006908:	f7f9 fc6a 	bl	80001e0 <strlen>
 800690c:	2300      	movs	r3, #0
 800690e:	930a      	str	r3, [sp, #40]	; 0x28
 8006910:	6823      	ldr	r3, [r4, #0]
 8006912:	9305      	str	r3, [sp, #20]
 8006914:	f8d8 3000 	ldr.w	r3, [r8]
 8006918:	f894 b018 	ldrb.w	fp, [r4, #24]
 800691c:	3307      	adds	r3, #7
 800691e:	f023 0307 	bic.w	r3, r3, #7
 8006922:	f103 0208 	add.w	r2, r3, #8
 8006926:	f8c8 2000 	str.w	r2, [r8]
 800692a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800692e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006932:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006936:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800693a:	9307      	str	r3, [sp, #28]
 800693c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006940:	ee08 0a10 	vmov	s16, r0
 8006944:	4b9f      	ldr	r3, [pc, #636]	; (8006bc4 <_printf_float+0x2dc>)
 8006946:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800694a:	f04f 32ff 	mov.w	r2, #4294967295
 800694e:	f7fa f8f5 	bl	8000b3c <__aeabi_dcmpun>
 8006952:	bb88      	cbnz	r0, 80069b8 <_printf_float+0xd0>
 8006954:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006958:	4b9a      	ldr	r3, [pc, #616]	; (8006bc4 <_printf_float+0x2dc>)
 800695a:	f04f 32ff 	mov.w	r2, #4294967295
 800695e:	f7fa f8cf 	bl	8000b00 <__aeabi_dcmple>
 8006962:	bb48      	cbnz	r0, 80069b8 <_printf_float+0xd0>
 8006964:	2200      	movs	r2, #0
 8006966:	2300      	movs	r3, #0
 8006968:	4640      	mov	r0, r8
 800696a:	4649      	mov	r1, r9
 800696c:	f7fa f8be 	bl	8000aec <__aeabi_dcmplt>
 8006970:	b110      	cbz	r0, 8006978 <_printf_float+0x90>
 8006972:	232d      	movs	r3, #45	; 0x2d
 8006974:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006978:	4b93      	ldr	r3, [pc, #588]	; (8006bc8 <_printf_float+0x2e0>)
 800697a:	4894      	ldr	r0, [pc, #592]	; (8006bcc <_printf_float+0x2e4>)
 800697c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006980:	bf94      	ite	ls
 8006982:	4698      	movls	r8, r3
 8006984:	4680      	movhi	r8, r0
 8006986:	2303      	movs	r3, #3
 8006988:	6123      	str	r3, [r4, #16]
 800698a:	9b05      	ldr	r3, [sp, #20]
 800698c:	f023 0204 	bic.w	r2, r3, #4
 8006990:	6022      	str	r2, [r4, #0]
 8006992:	f04f 0900 	mov.w	r9, #0
 8006996:	9700      	str	r7, [sp, #0]
 8006998:	4633      	mov	r3, r6
 800699a:	aa0b      	add	r2, sp, #44	; 0x2c
 800699c:	4621      	mov	r1, r4
 800699e:	4628      	mov	r0, r5
 80069a0:	f000 f9d8 	bl	8006d54 <_printf_common>
 80069a4:	3001      	adds	r0, #1
 80069a6:	f040 8090 	bne.w	8006aca <_printf_float+0x1e2>
 80069aa:	f04f 30ff 	mov.w	r0, #4294967295
 80069ae:	b00d      	add	sp, #52	; 0x34
 80069b0:	ecbd 8b02 	vpop	{d8}
 80069b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b8:	4642      	mov	r2, r8
 80069ba:	464b      	mov	r3, r9
 80069bc:	4640      	mov	r0, r8
 80069be:	4649      	mov	r1, r9
 80069c0:	f7fa f8bc 	bl	8000b3c <__aeabi_dcmpun>
 80069c4:	b140      	cbz	r0, 80069d8 <_printf_float+0xf0>
 80069c6:	464b      	mov	r3, r9
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	bfbc      	itt	lt
 80069cc:	232d      	movlt	r3, #45	; 0x2d
 80069ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80069d2:	487f      	ldr	r0, [pc, #508]	; (8006bd0 <_printf_float+0x2e8>)
 80069d4:	4b7f      	ldr	r3, [pc, #508]	; (8006bd4 <_printf_float+0x2ec>)
 80069d6:	e7d1      	b.n	800697c <_printf_float+0x94>
 80069d8:	6863      	ldr	r3, [r4, #4]
 80069da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80069de:	9206      	str	r2, [sp, #24]
 80069e0:	1c5a      	adds	r2, r3, #1
 80069e2:	d13f      	bne.n	8006a64 <_printf_float+0x17c>
 80069e4:	2306      	movs	r3, #6
 80069e6:	6063      	str	r3, [r4, #4]
 80069e8:	9b05      	ldr	r3, [sp, #20]
 80069ea:	6861      	ldr	r1, [r4, #4]
 80069ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80069f0:	2300      	movs	r3, #0
 80069f2:	9303      	str	r3, [sp, #12]
 80069f4:	ab0a      	add	r3, sp, #40	; 0x28
 80069f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80069fa:	ab09      	add	r3, sp, #36	; 0x24
 80069fc:	ec49 8b10 	vmov	d0, r8, r9
 8006a00:	9300      	str	r3, [sp, #0]
 8006a02:	6022      	str	r2, [r4, #0]
 8006a04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006a08:	4628      	mov	r0, r5
 8006a0a:	f7ff fecd 	bl	80067a8 <__cvt>
 8006a0e:	9b06      	ldr	r3, [sp, #24]
 8006a10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a12:	2b47      	cmp	r3, #71	; 0x47
 8006a14:	4680      	mov	r8, r0
 8006a16:	d108      	bne.n	8006a2a <_printf_float+0x142>
 8006a18:	1cc8      	adds	r0, r1, #3
 8006a1a:	db02      	blt.n	8006a22 <_printf_float+0x13a>
 8006a1c:	6863      	ldr	r3, [r4, #4]
 8006a1e:	4299      	cmp	r1, r3
 8006a20:	dd41      	ble.n	8006aa6 <_printf_float+0x1be>
 8006a22:	f1ab 0b02 	sub.w	fp, fp, #2
 8006a26:	fa5f fb8b 	uxtb.w	fp, fp
 8006a2a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006a2e:	d820      	bhi.n	8006a72 <_printf_float+0x18a>
 8006a30:	3901      	subs	r1, #1
 8006a32:	465a      	mov	r2, fp
 8006a34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006a38:	9109      	str	r1, [sp, #36]	; 0x24
 8006a3a:	f7ff ff17 	bl	800686c <__exponent>
 8006a3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a40:	1813      	adds	r3, r2, r0
 8006a42:	2a01      	cmp	r2, #1
 8006a44:	4681      	mov	r9, r0
 8006a46:	6123      	str	r3, [r4, #16]
 8006a48:	dc02      	bgt.n	8006a50 <_printf_float+0x168>
 8006a4a:	6822      	ldr	r2, [r4, #0]
 8006a4c:	07d2      	lsls	r2, r2, #31
 8006a4e:	d501      	bpl.n	8006a54 <_printf_float+0x16c>
 8006a50:	3301      	adds	r3, #1
 8006a52:	6123      	str	r3, [r4, #16]
 8006a54:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d09c      	beq.n	8006996 <_printf_float+0xae>
 8006a5c:	232d      	movs	r3, #45	; 0x2d
 8006a5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a62:	e798      	b.n	8006996 <_printf_float+0xae>
 8006a64:	9a06      	ldr	r2, [sp, #24]
 8006a66:	2a47      	cmp	r2, #71	; 0x47
 8006a68:	d1be      	bne.n	80069e8 <_printf_float+0x100>
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1bc      	bne.n	80069e8 <_printf_float+0x100>
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e7b9      	b.n	80069e6 <_printf_float+0xfe>
 8006a72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006a76:	d118      	bne.n	8006aaa <_printf_float+0x1c2>
 8006a78:	2900      	cmp	r1, #0
 8006a7a:	6863      	ldr	r3, [r4, #4]
 8006a7c:	dd0b      	ble.n	8006a96 <_printf_float+0x1ae>
 8006a7e:	6121      	str	r1, [r4, #16]
 8006a80:	b913      	cbnz	r3, 8006a88 <_printf_float+0x1a0>
 8006a82:	6822      	ldr	r2, [r4, #0]
 8006a84:	07d0      	lsls	r0, r2, #31
 8006a86:	d502      	bpl.n	8006a8e <_printf_float+0x1a6>
 8006a88:	3301      	adds	r3, #1
 8006a8a:	440b      	add	r3, r1
 8006a8c:	6123      	str	r3, [r4, #16]
 8006a8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006a90:	f04f 0900 	mov.w	r9, #0
 8006a94:	e7de      	b.n	8006a54 <_printf_float+0x16c>
 8006a96:	b913      	cbnz	r3, 8006a9e <_printf_float+0x1b6>
 8006a98:	6822      	ldr	r2, [r4, #0]
 8006a9a:	07d2      	lsls	r2, r2, #31
 8006a9c:	d501      	bpl.n	8006aa2 <_printf_float+0x1ba>
 8006a9e:	3302      	adds	r3, #2
 8006aa0:	e7f4      	b.n	8006a8c <_printf_float+0x1a4>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e7f2      	b.n	8006a8c <_printf_float+0x1a4>
 8006aa6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006aaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aac:	4299      	cmp	r1, r3
 8006aae:	db05      	blt.n	8006abc <_printf_float+0x1d4>
 8006ab0:	6823      	ldr	r3, [r4, #0]
 8006ab2:	6121      	str	r1, [r4, #16]
 8006ab4:	07d8      	lsls	r0, r3, #31
 8006ab6:	d5ea      	bpl.n	8006a8e <_printf_float+0x1a6>
 8006ab8:	1c4b      	adds	r3, r1, #1
 8006aba:	e7e7      	b.n	8006a8c <_printf_float+0x1a4>
 8006abc:	2900      	cmp	r1, #0
 8006abe:	bfd4      	ite	le
 8006ac0:	f1c1 0202 	rsble	r2, r1, #2
 8006ac4:	2201      	movgt	r2, #1
 8006ac6:	4413      	add	r3, r2
 8006ac8:	e7e0      	b.n	8006a8c <_printf_float+0x1a4>
 8006aca:	6823      	ldr	r3, [r4, #0]
 8006acc:	055a      	lsls	r2, r3, #21
 8006ace:	d407      	bmi.n	8006ae0 <_printf_float+0x1f8>
 8006ad0:	6923      	ldr	r3, [r4, #16]
 8006ad2:	4642      	mov	r2, r8
 8006ad4:	4631      	mov	r1, r6
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	47b8      	blx	r7
 8006ada:	3001      	adds	r0, #1
 8006adc:	d12c      	bne.n	8006b38 <_printf_float+0x250>
 8006ade:	e764      	b.n	80069aa <_printf_float+0xc2>
 8006ae0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ae4:	f240 80e0 	bls.w	8006ca8 <_printf_float+0x3c0>
 8006ae8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006aec:	2200      	movs	r2, #0
 8006aee:	2300      	movs	r3, #0
 8006af0:	f7f9 fff2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006af4:	2800      	cmp	r0, #0
 8006af6:	d034      	beq.n	8006b62 <_printf_float+0x27a>
 8006af8:	4a37      	ldr	r2, [pc, #220]	; (8006bd8 <_printf_float+0x2f0>)
 8006afa:	2301      	movs	r3, #1
 8006afc:	4631      	mov	r1, r6
 8006afe:	4628      	mov	r0, r5
 8006b00:	47b8      	blx	r7
 8006b02:	3001      	adds	r0, #1
 8006b04:	f43f af51 	beq.w	80069aa <_printf_float+0xc2>
 8006b08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	db02      	blt.n	8006b16 <_printf_float+0x22e>
 8006b10:	6823      	ldr	r3, [r4, #0]
 8006b12:	07d8      	lsls	r0, r3, #31
 8006b14:	d510      	bpl.n	8006b38 <_printf_float+0x250>
 8006b16:	ee18 3a10 	vmov	r3, s16
 8006b1a:	4652      	mov	r2, sl
 8006b1c:	4631      	mov	r1, r6
 8006b1e:	4628      	mov	r0, r5
 8006b20:	47b8      	blx	r7
 8006b22:	3001      	adds	r0, #1
 8006b24:	f43f af41 	beq.w	80069aa <_printf_float+0xc2>
 8006b28:	f04f 0800 	mov.w	r8, #0
 8006b2c:	f104 091a 	add.w	r9, r4, #26
 8006b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b32:	3b01      	subs	r3, #1
 8006b34:	4543      	cmp	r3, r8
 8006b36:	dc09      	bgt.n	8006b4c <_printf_float+0x264>
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	079b      	lsls	r3, r3, #30
 8006b3c:	f100 8105 	bmi.w	8006d4a <_printf_float+0x462>
 8006b40:	68e0      	ldr	r0, [r4, #12]
 8006b42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b44:	4298      	cmp	r0, r3
 8006b46:	bfb8      	it	lt
 8006b48:	4618      	movlt	r0, r3
 8006b4a:	e730      	b.n	80069ae <_printf_float+0xc6>
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	464a      	mov	r2, r9
 8006b50:	4631      	mov	r1, r6
 8006b52:	4628      	mov	r0, r5
 8006b54:	47b8      	blx	r7
 8006b56:	3001      	adds	r0, #1
 8006b58:	f43f af27 	beq.w	80069aa <_printf_float+0xc2>
 8006b5c:	f108 0801 	add.w	r8, r8, #1
 8006b60:	e7e6      	b.n	8006b30 <_printf_float+0x248>
 8006b62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	dc39      	bgt.n	8006bdc <_printf_float+0x2f4>
 8006b68:	4a1b      	ldr	r2, [pc, #108]	; (8006bd8 <_printf_float+0x2f0>)
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	4631      	mov	r1, r6
 8006b6e:	4628      	mov	r0, r5
 8006b70:	47b8      	blx	r7
 8006b72:	3001      	adds	r0, #1
 8006b74:	f43f af19 	beq.w	80069aa <_printf_float+0xc2>
 8006b78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	d102      	bne.n	8006b86 <_printf_float+0x29e>
 8006b80:	6823      	ldr	r3, [r4, #0]
 8006b82:	07d9      	lsls	r1, r3, #31
 8006b84:	d5d8      	bpl.n	8006b38 <_printf_float+0x250>
 8006b86:	ee18 3a10 	vmov	r3, s16
 8006b8a:	4652      	mov	r2, sl
 8006b8c:	4631      	mov	r1, r6
 8006b8e:	4628      	mov	r0, r5
 8006b90:	47b8      	blx	r7
 8006b92:	3001      	adds	r0, #1
 8006b94:	f43f af09 	beq.w	80069aa <_printf_float+0xc2>
 8006b98:	f04f 0900 	mov.w	r9, #0
 8006b9c:	f104 0a1a 	add.w	sl, r4, #26
 8006ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ba2:	425b      	negs	r3, r3
 8006ba4:	454b      	cmp	r3, r9
 8006ba6:	dc01      	bgt.n	8006bac <_printf_float+0x2c4>
 8006ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006baa:	e792      	b.n	8006ad2 <_printf_float+0x1ea>
 8006bac:	2301      	movs	r3, #1
 8006bae:	4652      	mov	r2, sl
 8006bb0:	4631      	mov	r1, r6
 8006bb2:	4628      	mov	r0, r5
 8006bb4:	47b8      	blx	r7
 8006bb6:	3001      	adds	r0, #1
 8006bb8:	f43f aef7 	beq.w	80069aa <_printf_float+0xc2>
 8006bbc:	f109 0901 	add.w	r9, r9, #1
 8006bc0:	e7ee      	b.n	8006ba0 <_printf_float+0x2b8>
 8006bc2:	bf00      	nop
 8006bc4:	7fefffff 	.word	0x7fefffff
 8006bc8:	080095d0 	.word	0x080095d0
 8006bcc:	080095d4 	.word	0x080095d4
 8006bd0:	080095dc 	.word	0x080095dc
 8006bd4:	080095d8 	.word	0x080095d8
 8006bd8:	080095e0 	.word	0x080095e0
 8006bdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006be0:	429a      	cmp	r2, r3
 8006be2:	bfa8      	it	ge
 8006be4:	461a      	movge	r2, r3
 8006be6:	2a00      	cmp	r2, #0
 8006be8:	4691      	mov	r9, r2
 8006bea:	dc37      	bgt.n	8006c5c <_printf_float+0x374>
 8006bec:	f04f 0b00 	mov.w	fp, #0
 8006bf0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bf4:	f104 021a 	add.w	r2, r4, #26
 8006bf8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006bfa:	9305      	str	r3, [sp, #20]
 8006bfc:	eba3 0309 	sub.w	r3, r3, r9
 8006c00:	455b      	cmp	r3, fp
 8006c02:	dc33      	bgt.n	8006c6c <_printf_float+0x384>
 8006c04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	db3b      	blt.n	8006c84 <_printf_float+0x39c>
 8006c0c:	6823      	ldr	r3, [r4, #0]
 8006c0e:	07da      	lsls	r2, r3, #31
 8006c10:	d438      	bmi.n	8006c84 <_printf_float+0x39c>
 8006c12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c14:	9b05      	ldr	r3, [sp, #20]
 8006c16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	eba2 0901 	sub.w	r9, r2, r1
 8006c1e:	4599      	cmp	r9, r3
 8006c20:	bfa8      	it	ge
 8006c22:	4699      	movge	r9, r3
 8006c24:	f1b9 0f00 	cmp.w	r9, #0
 8006c28:	dc35      	bgt.n	8006c96 <_printf_float+0x3ae>
 8006c2a:	f04f 0800 	mov.w	r8, #0
 8006c2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c32:	f104 0a1a 	add.w	sl, r4, #26
 8006c36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c3a:	1a9b      	subs	r3, r3, r2
 8006c3c:	eba3 0309 	sub.w	r3, r3, r9
 8006c40:	4543      	cmp	r3, r8
 8006c42:	f77f af79 	ble.w	8006b38 <_printf_float+0x250>
 8006c46:	2301      	movs	r3, #1
 8006c48:	4652      	mov	r2, sl
 8006c4a:	4631      	mov	r1, r6
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	47b8      	blx	r7
 8006c50:	3001      	adds	r0, #1
 8006c52:	f43f aeaa 	beq.w	80069aa <_printf_float+0xc2>
 8006c56:	f108 0801 	add.w	r8, r8, #1
 8006c5a:	e7ec      	b.n	8006c36 <_printf_float+0x34e>
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	4631      	mov	r1, r6
 8006c60:	4642      	mov	r2, r8
 8006c62:	4628      	mov	r0, r5
 8006c64:	47b8      	blx	r7
 8006c66:	3001      	adds	r0, #1
 8006c68:	d1c0      	bne.n	8006bec <_printf_float+0x304>
 8006c6a:	e69e      	b.n	80069aa <_printf_float+0xc2>
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	4631      	mov	r1, r6
 8006c70:	4628      	mov	r0, r5
 8006c72:	9205      	str	r2, [sp, #20]
 8006c74:	47b8      	blx	r7
 8006c76:	3001      	adds	r0, #1
 8006c78:	f43f ae97 	beq.w	80069aa <_printf_float+0xc2>
 8006c7c:	9a05      	ldr	r2, [sp, #20]
 8006c7e:	f10b 0b01 	add.w	fp, fp, #1
 8006c82:	e7b9      	b.n	8006bf8 <_printf_float+0x310>
 8006c84:	ee18 3a10 	vmov	r3, s16
 8006c88:	4652      	mov	r2, sl
 8006c8a:	4631      	mov	r1, r6
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	47b8      	blx	r7
 8006c90:	3001      	adds	r0, #1
 8006c92:	d1be      	bne.n	8006c12 <_printf_float+0x32a>
 8006c94:	e689      	b.n	80069aa <_printf_float+0xc2>
 8006c96:	9a05      	ldr	r2, [sp, #20]
 8006c98:	464b      	mov	r3, r9
 8006c9a:	4442      	add	r2, r8
 8006c9c:	4631      	mov	r1, r6
 8006c9e:	4628      	mov	r0, r5
 8006ca0:	47b8      	blx	r7
 8006ca2:	3001      	adds	r0, #1
 8006ca4:	d1c1      	bne.n	8006c2a <_printf_float+0x342>
 8006ca6:	e680      	b.n	80069aa <_printf_float+0xc2>
 8006ca8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006caa:	2a01      	cmp	r2, #1
 8006cac:	dc01      	bgt.n	8006cb2 <_printf_float+0x3ca>
 8006cae:	07db      	lsls	r3, r3, #31
 8006cb0:	d538      	bpl.n	8006d24 <_printf_float+0x43c>
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	4642      	mov	r2, r8
 8006cb6:	4631      	mov	r1, r6
 8006cb8:	4628      	mov	r0, r5
 8006cba:	47b8      	blx	r7
 8006cbc:	3001      	adds	r0, #1
 8006cbe:	f43f ae74 	beq.w	80069aa <_printf_float+0xc2>
 8006cc2:	ee18 3a10 	vmov	r3, s16
 8006cc6:	4652      	mov	r2, sl
 8006cc8:	4631      	mov	r1, r6
 8006cca:	4628      	mov	r0, r5
 8006ccc:	47b8      	blx	r7
 8006cce:	3001      	adds	r0, #1
 8006cd0:	f43f ae6b 	beq.w	80069aa <_printf_float+0xc2>
 8006cd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006cd8:	2200      	movs	r2, #0
 8006cda:	2300      	movs	r3, #0
 8006cdc:	f7f9 fefc 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ce0:	b9d8      	cbnz	r0, 8006d1a <_printf_float+0x432>
 8006ce2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ce4:	f108 0201 	add.w	r2, r8, #1
 8006ce8:	3b01      	subs	r3, #1
 8006cea:	4631      	mov	r1, r6
 8006cec:	4628      	mov	r0, r5
 8006cee:	47b8      	blx	r7
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	d10e      	bne.n	8006d12 <_printf_float+0x42a>
 8006cf4:	e659      	b.n	80069aa <_printf_float+0xc2>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	4652      	mov	r2, sl
 8006cfa:	4631      	mov	r1, r6
 8006cfc:	4628      	mov	r0, r5
 8006cfe:	47b8      	blx	r7
 8006d00:	3001      	adds	r0, #1
 8006d02:	f43f ae52 	beq.w	80069aa <_printf_float+0xc2>
 8006d06:	f108 0801 	add.w	r8, r8, #1
 8006d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	4543      	cmp	r3, r8
 8006d10:	dcf1      	bgt.n	8006cf6 <_printf_float+0x40e>
 8006d12:	464b      	mov	r3, r9
 8006d14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006d18:	e6dc      	b.n	8006ad4 <_printf_float+0x1ec>
 8006d1a:	f04f 0800 	mov.w	r8, #0
 8006d1e:	f104 0a1a 	add.w	sl, r4, #26
 8006d22:	e7f2      	b.n	8006d0a <_printf_float+0x422>
 8006d24:	2301      	movs	r3, #1
 8006d26:	4642      	mov	r2, r8
 8006d28:	e7df      	b.n	8006cea <_printf_float+0x402>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	464a      	mov	r2, r9
 8006d2e:	4631      	mov	r1, r6
 8006d30:	4628      	mov	r0, r5
 8006d32:	47b8      	blx	r7
 8006d34:	3001      	adds	r0, #1
 8006d36:	f43f ae38 	beq.w	80069aa <_printf_float+0xc2>
 8006d3a:	f108 0801 	add.w	r8, r8, #1
 8006d3e:	68e3      	ldr	r3, [r4, #12]
 8006d40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d42:	1a5b      	subs	r3, r3, r1
 8006d44:	4543      	cmp	r3, r8
 8006d46:	dcf0      	bgt.n	8006d2a <_printf_float+0x442>
 8006d48:	e6fa      	b.n	8006b40 <_printf_float+0x258>
 8006d4a:	f04f 0800 	mov.w	r8, #0
 8006d4e:	f104 0919 	add.w	r9, r4, #25
 8006d52:	e7f4      	b.n	8006d3e <_printf_float+0x456>

08006d54 <_printf_common>:
 8006d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d58:	4616      	mov	r6, r2
 8006d5a:	4699      	mov	r9, r3
 8006d5c:	688a      	ldr	r2, [r1, #8]
 8006d5e:	690b      	ldr	r3, [r1, #16]
 8006d60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d64:	4293      	cmp	r3, r2
 8006d66:	bfb8      	it	lt
 8006d68:	4613      	movlt	r3, r2
 8006d6a:	6033      	str	r3, [r6, #0]
 8006d6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d70:	4607      	mov	r7, r0
 8006d72:	460c      	mov	r4, r1
 8006d74:	b10a      	cbz	r2, 8006d7a <_printf_common+0x26>
 8006d76:	3301      	adds	r3, #1
 8006d78:	6033      	str	r3, [r6, #0]
 8006d7a:	6823      	ldr	r3, [r4, #0]
 8006d7c:	0699      	lsls	r1, r3, #26
 8006d7e:	bf42      	ittt	mi
 8006d80:	6833      	ldrmi	r3, [r6, #0]
 8006d82:	3302      	addmi	r3, #2
 8006d84:	6033      	strmi	r3, [r6, #0]
 8006d86:	6825      	ldr	r5, [r4, #0]
 8006d88:	f015 0506 	ands.w	r5, r5, #6
 8006d8c:	d106      	bne.n	8006d9c <_printf_common+0x48>
 8006d8e:	f104 0a19 	add.w	sl, r4, #25
 8006d92:	68e3      	ldr	r3, [r4, #12]
 8006d94:	6832      	ldr	r2, [r6, #0]
 8006d96:	1a9b      	subs	r3, r3, r2
 8006d98:	42ab      	cmp	r3, r5
 8006d9a:	dc26      	bgt.n	8006dea <_printf_common+0x96>
 8006d9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006da0:	1e13      	subs	r3, r2, #0
 8006da2:	6822      	ldr	r2, [r4, #0]
 8006da4:	bf18      	it	ne
 8006da6:	2301      	movne	r3, #1
 8006da8:	0692      	lsls	r2, r2, #26
 8006daa:	d42b      	bmi.n	8006e04 <_printf_common+0xb0>
 8006dac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006db0:	4649      	mov	r1, r9
 8006db2:	4638      	mov	r0, r7
 8006db4:	47c0      	blx	r8
 8006db6:	3001      	adds	r0, #1
 8006db8:	d01e      	beq.n	8006df8 <_printf_common+0xa4>
 8006dba:	6823      	ldr	r3, [r4, #0]
 8006dbc:	68e5      	ldr	r5, [r4, #12]
 8006dbe:	6832      	ldr	r2, [r6, #0]
 8006dc0:	f003 0306 	and.w	r3, r3, #6
 8006dc4:	2b04      	cmp	r3, #4
 8006dc6:	bf08      	it	eq
 8006dc8:	1aad      	subeq	r5, r5, r2
 8006dca:	68a3      	ldr	r3, [r4, #8]
 8006dcc:	6922      	ldr	r2, [r4, #16]
 8006dce:	bf0c      	ite	eq
 8006dd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dd4:	2500      	movne	r5, #0
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	bfc4      	itt	gt
 8006dda:	1a9b      	subgt	r3, r3, r2
 8006ddc:	18ed      	addgt	r5, r5, r3
 8006dde:	2600      	movs	r6, #0
 8006de0:	341a      	adds	r4, #26
 8006de2:	42b5      	cmp	r5, r6
 8006de4:	d11a      	bne.n	8006e1c <_printf_common+0xc8>
 8006de6:	2000      	movs	r0, #0
 8006de8:	e008      	b.n	8006dfc <_printf_common+0xa8>
 8006dea:	2301      	movs	r3, #1
 8006dec:	4652      	mov	r2, sl
 8006dee:	4649      	mov	r1, r9
 8006df0:	4638      	mov	r0, r7
 8006df2:	47c0      	blx	r8
 8006df4:	3001      	adds	r0, #1
 8006df6:	d103      	bne.n	8006e00 <_printf_common+0xac>
 8006df8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e00:	3501      	adds	r5, #1
 8006e02:	e7c6      	b.n	8006d92 <_printf_common+0x3e>
 8006e04:	18e1      	adds	r1, r4, r3
 8006e06:	1c5a      	adds	r2, r3, #1
 8006e08:	2030      	movs	r0, #48	; 0x30
 8006e0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e0e:	4422      	add	r2, r4
 8006e10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e18:	3302      	adds	r3, #2
 8006e1a:	e7c7      	b.n	8006dac <_printf_common+0x58>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	4622      	mov	r2, r4
 8006e20:	4649      	mov	r1, r9
 8006e22:	4638      	mov	r0, r7
 8006e24:	47c0      	blx	r8
 8006e26:	3001      	adds	r0, #1
 8006e28:	d0e6      	beq.n	8006df8 <_printf_common+0xa4>
 8006e2a:	3601      	adds	r6, #1
 8006e2c:	e7d9      	b.n	8006de2 <_printf_common+0x8e>
	...

08006e30 <_printf_i>:
 8006e30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e34:	460c      	mov	r4, r1
 8006e36:	4691      	mov	r9, r2
 8006e38:	7e27      	ldrb	r7, [r4, #24]
 8006e3a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006e3c:	2f78      	cmp	r7, #120	; 0x78
 8006e3e:	4680      	mov	r8, r0
 8006e40:	469a      	mov	sl, r3
 8006e42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e46:	d807      	bhi.n	8006e58 <_printf_i+0x28>
 8006e48:	2f62      	cmp	r7, #98	; 0x62
 8006e4a:	d80a      	bhi.n	8006e62 <_printf_i+0x32>
 8006e4c:	2f00      	cmp	r7, #0
 8006e4e:	f000 80d8 	beq.w	8007002 <_printf_i+0x1d2>
 8006e52:	2f58      	cmp	r7, #88	; 0x58
 8006e54:	f000 80a3 	beq.w	8006f9e <_printf_i+0x16e>
 8006e58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006e5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e60:	e03a      	b.n	8006ed8 <_printf_i+0xa8>
 8006e62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e66:	2b15      	cmp	r3, #21
 8006e68:	d8f6      	bhi.n	8006e58 <_printf_i+0x28>
 8006e6a:	a001      	add	r0, pc, #4	; (adr r0, 8006e70 <_printf_i+0x40>)
 8006e6c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006e70:	08006ec9 	.word	0x08006ec9
 8006e74:	08006edd 	.word	0x08006edd
 8006e78:	08006e59 	.word	0x08006e59
 8006e7c:	08006e59 	.word	0x08006e59
 8006e80:	08006e59 	.word	0x08006e59
 8006e84:	08006e59 	.word	0x08006e59
 8006e88:	08006edd 	.word	0x08006edd
 8006e8c:	08006e59 	.word	0x08006e59
 8006e90:	08006e59 	.word	0x08006e59
 8006e94:	08006e59 	.word	0x08006e59
 8006e98:	08006e59 	.word	0x08006e59
 8006e9c:	08006fe9 	.word	0x08006fe9
 8006ea0:	08006f0d 	.word	0x08006f0d
 8006ea4:	08006fcb 	.word	0x08006fcb
 8006ea8:	08006e59 	.word	0x08006e59
 8006eac:	08006e59 	.word	0x08006e59
 8006eb0:	0800700b 	.word	0x0800700b
 8006eb4:	08006e59 	.word	0x08006e59
 8006eb8:	08006f0d 	.word	0x08006f0d
 8006ebc:	08006e59 	.word	0x08006e59
 8006ec0:	08006e59 	.word	0x08006e59
 8006ec4:	08006fd3 	.word	0x08006fd3
 8006ec8:	680b      	ldr	r3, [r1, #0]
 8006eca:	1d1a      	adds	r2, r3, #4
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	600a      	str	r2, [r1, #0]
 8006ed0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006ed4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e0a3      	b.n	8007024 <_printf_i+0x1f4>
 8006edc:	6825      	ldr	r5, [r4, #0]
 8006ede:	6808      	ldr	r0, [r1, #0]
 8006ee0:	062e      	lsls	r6, r5, #24
 8006ee2:	f100 0304 	add.w	r3, r0, #4
 8006ee6:	d50a      	bpl.n	8006efe <_printf_i+0xce>
 8006ee8:	6805      	ldr	r5, [r0, #0]
 8006eea:	600b      	str	r3, [r1, #0]
 8006eec:	2d00      	cmp	r5, #0
 8006eee:	da03      	bge.n	8006ef8 <_printf_i+0xc8>
 8006ef0:	232d      	movs	r3, #45	; 0x2d
 8006ef2:	426d      	negs	r5, r5
 8006ef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ef8:	485e      	ldr	r0, [pc, #376]	; (8007074 <_printf_i+0x244>)
 8006efa:	230a      	movs	r3, #10
 8006efc:	e019      	b.n	8006f32 <_printf_i+0x102>
 8006efe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006f02:	6805      	ldr	r5, [r0, #0]
 8006f04:	600b      	str	r3, [r1, #0]
 8006f06:	bf18      	it	ne
 8006f08:	b22d      	sxthne	r5, r5
 8006f0a:	e7ef      	b.n	8006eec <_printf_i+0xbc>
 8006f0c:	680b      	ldr	r3, [r1, #0]
 8006f0e:	6825      	ldr	r5, [r4, #0]
 8006f10:	1d18      	adds	r0, r3, #4
 8006f12:	6008      	str	r0, [r1, #0]
 8006f14:	0628      	lsls	r0, r5, #24
 8006f16:	d501      	bpl.n	8006f1c <_printf_i+0xec>
 8006f18:	681d      	ldr	r5, [r3, #0]
 8006f1a:	e002      	b.n	8006f22 <_printf_i+0xf2>
 8006f1c:	0669      	lsls	r1, r5, #25
 8006f1e:	d5fb      	bpl.n	8006f18 <_printf_i+0xe8>
 8006f20:	881d      	ldrh	r5, [r3, #0]
 8006f22:	4854      	ldr	r0, [pc, #336]	; (8007074 <_printf_i+0x244>)
 8006f24:	2f6f      	cmp	r7, #111	; 0x6f
 8006f26:	bf0c      	ite	eq
 8006f28:	2308      	moveq	r3, #8
 8006f2a:	230a      	movne	r3, #10
 8006f2c:	2100      	movs	r1, #0
 8006f2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f32:	6866      	ldr	r6, [r4, #4]
 8006f34:	60a6      	str	r6, [r4, #8]
 8006f36:	2e00      	cmp	r6, #0
 8006f38:	bfa2      	ittt	ge
 8006f3a:	6821      	ldrge	r1, [r4, #0]
 8006f3c:	f021 0104 	bicge.w	r1, r1, #4
 8006f40:	6021      	strge	r1, [r4, #0]
 8006f42:	b90d      	cbnz	r5, 8006f48 <_printf_i+0x118>
 8006f44:	2e00      	cmp	r6, #0
 8006f46:	d04d      	beq.n	8006fe4 <_printf_i+0x1b4>
 8006f48:	4616      	mov	r6, r2
 8006f4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f4e:	fb03 5711 	mls	r7, r3, r1, r5
 8006f52:	5dc7      	ldrb	r7, [r0, r7]
 8006f54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f58:	462f      	mov	r7, r5
 8006f5a:	42bb      	cmp	r3, r7
 8006f5c:	460d      	mov	r5, r1
 8006f5e:	d9f4      	bls.n	8006f4a <_printf_i+0x11a>
 8006f60:	2b08      	cmp	r3, #8
 8006f62:	d10b      	bne.n	8006f7c <_printf_i+0x14c>
 8006f64:	6823      	ldr	r3, [r4, #0]
 8006f66:	07df      	lsls	r7, r3, #31
 8006f68:	d508      	bpl.n	8006f7c <_printf_i+0x14c>
 8006f6a:	6923      	ldr	r3, [r4, #16]
 8006f6c:	6861      	ldr	r1, [r4, #4]
 8006f6e:	4299      	cmp	r1, r3
 8006f70:	bfde      	ittt	le
 8006f72:	2330      	movle	r3, #48	; 0x30
 8006f74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f7c:	1b92      	subs	r2, r2, r6
 8006f7e:	6122      	str	r2, [r4, #16]
 8006f80:	f8cd a000 	str.w	sl, [sp]
 8006f84:	464b      	mov	r3, r9
 8006f86:	aa03      	add	r2, sp, #12
 8006f88:	4621      	mov	r1, r4
 8006f8a:	4640      	mov	r0, r8
 8006f8c:	f7ff fee2 	bl	8006d54 <_printf_common>
 8006f90:	3001      	adds	r0, #1
 8006f92:	d14c      	bne.n	800702e <_printf_i+0x1fe>
 8006f94:	f04f 30ff 	mov.w	r0, #4294967295
 8006f98:	b004      	add	sp, #16
 8006f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f9e:	4835      	ldr	r0, [pc, #212]	; (8007074 <_printf_i+0x244>)
 8006fa0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006fa4:	6823      	ldr	r3, [r4, #0]
 8006fa6:	680e      	ldr	r6, [r1, #0]
 8006fa8:	061f      	lsls	r7, r3, #24
 8006faa:	f856 5b04 	ldr.w	r5, [r6], #4
 8006fae:	600e      	str	r6, [r1, #0]
 8006fb0:	d514      	bpl.n	8006fdc <_printf_i+0x1ac>
 8006fb2:	07d9      	lsls	r1, r3, #31
 8006fb4:	bf44      	itt	mi
 8006fb6:	f043 0320 	orrmi.w	r3, r3, #32
 8006fba:	6023      	strmi	r3, [r4, #0]
 8006fbc:	b91d      	cbnz	r5, 8006fc6 <_printf_i+0x196>
 8006fbe:	6823      	ldr	r3, [r4, #0]
 8006fc0:	f023 0320 	bic.w	r3, r3, #32
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	2310      	movs	r3, #16
 8006fc8:	e7b0      	b.n	8006f2c <_printf_i+0xfc>
 8006fca:	6823      	ldr	r3, [r4, #0]
 8006fcc:	f043 0320 	orr.w	r3, r3, #32
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	2378      	movs	r3, #120	; 0x78
 8006fd4:	4828      	ldr	r0, [pc, #160]	; (8007078 <_printf_i+0x248>)
 8006fd6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006fda:	e7e3      	b.n	8006fa4 <_printf_i+0x174>
 8006fdc:	065e      	lsls	r6, r3, #25
 8006fde:	bf48      	it	mi
 8006fe0:	b2ad      	uxthmi	r5, r5
 8006fe2:	e7e6      	b.n	8006fb2 <_printf_i+0x182>
 8006fe4:	4616      	mov	r6, r2
 8006fe6:	e7bb      	b.n	8006f60 <_printf_i+0x130>
 8006fe8:	680b      	ldr	r3, [r1, #0]
 8006fea:	6826      	ldr	r6, [r4, #0]
 8006fec:	6960      	ldr	r0, [r4, #20]
 8006fee:	1d1d      	adds	r5, r3, #4
 8006ff0:	600d      	str	r5, [r1, #0]
 8006ff2:	0635      	lsls	r5, r6, #24
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	d501      	bpl.n	8006ffc <_printf_i+0x1cc>
 8006ff8:	6018      	str	r0, [r3, #0]
 8006ffa:	e002      	b.n	8007002 <_printf_i+0x1d2>
 8006ffc:	0671      	lsls	r1, r6, #25
 8006ffe:	d5fb      	bpl.n	8006ff8 <_printf_i+0x1c8>
 8007000:	8018      	strh	r0, [r3, #0]
 8007002:	2300      	movs	r3, #0
 8007004:	6123      	str	r3, [r4, #16]
 8007006:	4616      	mov	r6, r2
 8007008:	e7ba      	b.n	8006f80 <_printf_i+0x150>
 800700a:	680b      	ldr	r3, [r1, #0]
 800700c:	1d1a      	adds	r2, r3, #4
 800700e:	600a      	str	r2, [r1, #0]
 8007010:	681e      	ldr	r6, [r3, #0]
 8007012:	6862      	ldr	r2, [r4, #4]
 8007014:	2100      	movs	r1, #0
 8007016:	4630      	mov	r0, r6
 8007018:	f7f9 f8ea 	bl	80001f0 <memchr>
 800701c:	b108      	cbz	r0, 8007022 <_printf_i+0x1f2>
 800701e:	1b80      	subs	r0, r0, r6
 8007020:	6060      	str	r0, [r4, #4]
 8007022:	6863      	ldr	r3, [r4, #4]
 8007024:	6123      	str	r3, [r4, #16]
 8007026:	2300      	movs	r3, #0
 8007028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800702c:	e7a8      	b.n	8006f80 <_printf_i+0x150>
 800702e:	6923      	ldr	r3, [r4, #16]
 8007030:	4632      	mov	r2, r6
 8007032:	4649      	mov	r1, r9
 8007034:	4640      	mov	r0, r8
 8007036:	47d0      	blx	sl
 8007038:	3001      	adds	r0, #1
 800703a:	d0ab      	beq.n	8006f94 <_printf_i+0x164>
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	079b      	lsls	r3, r3, #30
 8007040:	d413      	bmi.n	800706a <_printf_i+0x23a>
 8007042:	68e0      	ldr	r0, [r4, #12]
 8007044:	9b03      	ldr	r3, [sp, #12]
 8007046:	4298      	cmp	r0, r3
 8007048:	bfb8      	it	lt
 800704a:	4618      	movlt	r0, r3
 800704c:	e7a4      	b.n	8006f98 <_printf_i+0x168>
 800704e:	2301      	movs	r3, #1
 8007050:	4632      	mov	r2, r6
 8007052:	4649      	mov	r1, r9
 8007054:	4640      	mov	r0, r8
 8007056:	47d0      	blx	sl
 8007058:	3001      	adds	r0, #1
 800705a:	d09b      	beq.n	8006f94 <_printf_i+0x164>
 800705c:	3501      	adds	r5, #1
 800705e:	68e3      	ldr	r3, [r4, #12]
 8007060:	9903      	ldr	r1, [sp, #12]
 8007062:	1a5b      	subs	r3, r3, r1
 8007064:	42ab      	cmp	r3, r5
 8007066:	dcf2      	bgt.n	800704e <_printf_i+0x21e>
 8007068:	e7eb      	b.n	8007042 <_printf_i+0x212>
 800706a:	2500      	movs	r5, #0
 800706c:	f104 0619 	add.w	r6, r4, #25
 8007070:	e7f5      	b.n	800705e <_printf_i+0x22e>
 8007072:	bf00      	nop
 8007074:	080095e2 	.word	0x080095e2
 8007078:	080095f3 	.word	0x080095f3

0800707c <siprintf>:
 800707c:	b40e      	push	{r1, r2, r3}
 800707e:	b500      	push	{lr}
 8007080:	b09c      	sub	sp, #112	; 0x70
 8007082:	ab1d      	add	r3, sp, #116	; 0x74
 8007084:	9002      	str	r0, [sp, #8]
 8007086:	9006      	str	r0, [sp, #24]
 8007088:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800708c:	4809      	ldr	r0, [pc, #36]	; (80070b4 <siprintf+0x38>)
 800708e:	9107      	str	r1, [sp, #28]
 8007090:	9104      	str	r1, [sp, #16]
 8007092:	4909      	ldr	r1, [pc, #36]	; (80070b8 <siprintf+0x3c>)
 8007094:	f853 2b04 	ldr.w	r2, [r3], #4
 8007098:	9105      	str	r1, [sp, #20]
 800709a:	6800      	ldr	r0, [r0, #0]
 800709c:	9301      	str	r3, [sp, #4]
 800709e:	a902      	add	r1, sp, #8
 80070a0:	f001 fb34 	bl	800870c <_svfiprintf_r>
 80070a4:	9b02      	ldr	r3, [sp, #8]
 80070a6:	2200      	movs	r2, #0
 80070a8:	701a      	strb	r2, [r3, #0]
 80070aa:	b01c      	add	sp, #112	; 0x70
 80070ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80070b0:	b003      	add	sp, #12
 80070b2:	4770      	bx	lr
 80070b4:	2000001c 	.word	0x2000001c
 80070b8:	ffff0208 	.word	0xffff0208

080070bc <quorem>:
 80070bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c0:	6903      	ldr	r3, [r0, #16]
 80070c2:	690c      	ldr	r4, [r1, #16]
 80070c4:	42a3      	cmp	r3, r4
 80070c6:	4607      	mov	r7, r0
 80070c8:	f2c0 8081 	blt.w	80071ce <quorem+0x112>
 80070cc:	3c01      	subs	r4, #1
 80070ce:	f101 0814 	add.w	r8, r1, #20
 80070d2:	f100 0514 	add.w	r5, r0, #20
 80070d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070da:	9301      	str	r3, [sp, #4]
 80070dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070e4:	3301      	adds	r3, #1
 80070e6:	429a      	cmp	r2, r3
 80070e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80070ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80070f4:	d331      	bcc.n	800715a <quorem+0x9e>
 80070f6:	f04f 0e00 	mov.w	lr, #0
 80070fa:	4640      	mov	r0, r8
 80070fc:	46ac      	mov	ip, r5
 80070fe:	46f2      	mov	sl, lr
 8007100:	f850 2b04 	ldr.w	r2, [r0], #4
 8007104:	b293      	uxth	r3, r2
 8007106:	fb06 e303 	mla	r3, r6, r3, lr
 800710a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800710e:	b29b      	uxth	r3, r3
 8007110:	ebaa 0303 	sub.w	r3, sl, r3
 8007114:	0c12      	lsrs	r2, r2, #16
 8007116:	f8dc a000 	ldr.w	sl, [ip]
 800711a:	fb06 e202 	mla	r2, r6, r2, lr
 800711e:	fa13 f38a 	uxtah	r3, r3, sl
 8007122:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007126:	fa1f fa82 	uxth.w	sl, r2
 800712a:	f8dc 2000 	ldr.w	r2, [ip]
 800712e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007132:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007136:	b29b      	uxth	r3, r3
 8007138:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800713c:	4581      	cmp	r9, r0
 800713e:	f84c 3b04 	str.w	r3, [ip], #4
 8007142:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007146:	d2db      	bcs.n	8007100 <quorem+0x44>
 8007148:	f855 300b 	ldr.w	r3, [r5, fp]
 800714c:	b92b      	cbnz	r3, 800715a <quorem+0x9e>
 800714e:	9b01      	ldr	r3, [sp, #4]
 8007150:	3b04      	subs	r3, #4
 8007152:	429d      	cmp	r5, r3
 8007154:	461a      	mov	r2, r3
 8007156:	d32e      	bcc.n	80071b6 <quorem+0xfa>
 8007158:	613c      	str	r4, [r7, #16]
 800715a:	4638      	mov	r0, r7
 800715c:	f001 f8c0 	bl	80082e0 <__mcmp>
 8007160:	2800      	cmp	r0, #0
 8007162:	db24      	blt.n	80071ae <quorem+0xf2>
 8007164:	3601      	adds	r6, #1
 8007166:	4628      	mov	r0, r5
 8007168:	f04f 0c00 	mov.w	ip, #0
 800716c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007170:	f8d0 e000 	ldr.w	lr, [r0]
 8007174:	b293      	uxth	r3, r2
 8007176:	ebac 0303 	sub.w	r3, ip, r3
 800717a:	0c12      	lsrs	r2, r2, #16
 800717c:	fa13 f38e 	uxtah	r3, r3, lr
 8007180:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007184:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007188:	b29b      	uxth	r3, r3
 800718a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800718e:	45c1      	cmp	r9, r8
 8007190:	f840 3b04 	str.w	r3, [r0], #4
 8007194:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007198:	d2e8      	bcs.n	800716c <quorem+0xb0>
 800719a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800719e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071a2:	b922      	cbnz	r2, 80071ae <quorem+0xf2>
 80071a4:	3b04      	subs	r3, #4
 80071a6:	429d      	cmp	r5, r3
 80071a8:	461a      	mov	r2, r3
 80071aa:	d30a      	bcc.n	80071c2 <quorem+0x106>
 80071ac:	613c      	str	r4, [r7, #16]
 80071ae:	4630      	mov	r0, r6
 80071b0:	b003      	add	sp, #12
 80071b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071b6:	6812      	ldr	r2, [r2, #0]
 80071b8:	3b04      	subs	r3, #4
 80071ba:	2a00      	cmp	r2, #0
 80071bc:	d1cc      	bne.n	8007158 <quorem+0x9c>
 80071be:	3c01      	subs	r4, #1
 80071c0:	e7c7      	b.n	8007152 <quorem+0x96>
 80071c2:	6812      	ldr	r2, [r2, #0]
 80071c4:	3b04      	subs	r3, #4
 80071c6:	2a00      	cmp	r2, #0
 80071c8:	d1f0      	bne.n	80071ac <quorem+0xf0>
 80071ca:	3c01      	subs	r4, #1
 80071cc:	e7eb      	b.n	80071a6 <quorem+0xea>
 80071ce:	2000      	movs	r0, #0
 80071d0:	e7ee      	b.n	80071b0 <quorem+0xf4>
 80071d2:	0000      	movs	r0, r0
 80071d4:	0000      	movs	r0, r0
	...

080071d8 <_dtoa_r>:
 80071d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071dc:	ed2d 8b02 	vpush	{d8}
 80071e0:	ec57 6b10 	vmov	r6, r7, d0
 80071e4:	b095      	sub	sp, #84	; 0x54
 80071e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80071e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80071ec:	9105      	str	r1, [sp, #20]
 80071ee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80071f2:	4604      	mov	r4, r0
 80071f4:	9209      	str	r2, [sp, #36]	; 0x24
 80071f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80071f8:	b975      	cbnz	r5, 8007218 <_dtoa_r+0x40>
 80071fa:	2010      	movs	r0, #16
 80071fc:	f000 fddc 	bl	8007db8 <malloc>
 8007200:	4602      	mov	r2, r0
 8007202:	6260      	str	r0, [r4, #36]	; 0x24
 8007204:	b920      	cbnz	r0, 8007210 <_dtoa_r+0x38>
 8007206:	4bb2      	ldr	r3, [pc, #712]	; (80074d0 <_dtoa_r+0x2f8>)
 8007208:	21ea      	movs	r1, #234	; 0xea
 800720a:	48b2      	ldr	r0, [pc, #712]	; (80074d4 <_dtoa_r+0x2fc>)
 800720c:	f001 fb8e 	bl	800892c <__assert_func>
 8007210:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007214:	6005      	str	r5, [r0, #0]
 8007216:	60c5      	str	r5, [r0, #12]
 8007218:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800721a:	6819      	ldr	r1, [r3, #0]
 800721c:	b151      	cbz	r1, 8007234 <_dtoa_r+0x5c>
 800721e:	685a      	ldr	r2, [r3, #4]
 8007220:	604a      	str	r2, [r1, #4]
 8007222:	2301      	movs	r3, #1
 8007224:	4093      	lsls	r3, r2
 8007226:	608b      	str	r3, [r1, #8]
 8007228:	4620      	mov	r0, r4
 800722a:	f000 fe1b 	bl	8007e64 <_Bfree>
 800722e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007230:	2200      	movs	r2, #0
 8007232:	601a      	str	r2, [r3, #0]
 8007234:	1e3b      	subs	r3, r7, #0
 8007236:	bfb9      	ittee	lt
 8007238:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800723c:	9303      	strlt	r3, [sp, #12]
 800723e:	2300      	movge	r3, #0
 8007240:	f8c8 3000 	strge.w	r3, [r8]
 8007244:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007248:	4ba3      	ldr	r3, [pc, #652]	; (80074d8 <_dtoa_r+0x300>)
 800724a:	bfbc      	itt	lt
 800724c:	2201      	movlt	r2, #1
 800724e:	f8c8 2000 	strlt.w	r2, [r8]
 8007252:	ea33 0309 	bics.w	r3, r3, r9
 8007256:	d11b      	bne.n	8007290 <_dtoa_r+0xb8>
 8007258:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800725a:	f242 730f 	movw	r3, #9999	; 0x270f
 800725e:	6013      	str	r3, [r2, #0]
 8007260:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007264:	4333      	orrs	r3, r6
 8007266:	f000 857a 	beq.w	8007d5e <_dtoa_r+0xb86>
 800726a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800726c:	b963      	cbnz	r3, 8007288 <_dtoa_r+0xb0>
 800726e:	4b9b      	ldr	r3, [pc, #620]	; (80074dc <_dtoa_r+0x304>)
 8007270:	e024      	b.n	80072bc <_dtoa_r+0xe4>
 8007272:	4b9b      	ldr	r3, [pc, #620]	; (80074e0 <_dtoa_r+0x308>)
 8007274:	9300      	str	r3, [sp, #0]
 8007276:	3308      	adds	r3, #8
 8007278:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800727a:	6013      	str	r3, [r2, #0]
 800727c:	9800      	ldr	r0, [sp, #0]
 800727e:	b015      	add	sp, #84	; 0x54
 8007280:	ecbd 8b02 	vpop	{d8}
 8007284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007288:	4b94      	ldr	r3, [pc, #592]	; (80074dc <_dtoa_r+0x304>)
 800728a:	9300      	str	r3, [sp, #0]
 800728c:	3303      	adds	r3, #3
 800728e:	e7f3      	b.n	8007278 <_dtoa_r+0xa0>
 8007290:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007294:	2200      	movs	r2, #0
 8007296:	ec51 0b17 	vmov	r0, r1, d7
 800729a:	2300      	movs	r3, #0
 800729c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80072a0:	f7f9 fc1a 	bl	8000ad8 <__aeabi_dcmpeq>
 80072a4:	4680      	mov	r8, r0
 80072a6:	b158      	cbz	r0, 80072c0 <_dtoa_r+0xe8>
 80072a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072aa:	2301      	movs	r3, #1
 80072ac:	6013      	str	r3, [r2, #0]
 80072ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f000 8551 	beq.w	8007d58 <_dtoa_r+0xb80>
 80072b6:	488b      	ldr	r0, [pc, #556]	; (80074e4 <_dtoa_r+0x30c>)
 80072b8:	6018      	str	r0, [r3, #0]
 80072ba:	1e43      	subs	r3, r0, #1
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	e7dd      	b.n	800727c <_dtoa_r+0xa4>
 80072c0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80072c4:	aa12      	add	r2, sp, #72	; 0x48
 80072c6:	a913      	add	r1, sp, #76	; 0x4c
 80072c8:	4620      	mov	r0, r4
 80072ca:	f001 f8ad 	bl	8008428 <__d2b>
 80072ce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80072d2:	4683      	mov	fp, r0
 80072d4:	2d00      	cmp	r5, #0
 80072d6:	d07c      	beq.n	80073d2 <_dtoa_r+0x1fa>
 80072d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072da:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80072de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072e2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80072e6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80072ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80072ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80072f2:	4b7d      	ldr	r3, [pc, #500]	; (80074e8 <_dtoa_r+0x310>)
 80072f4:	2200      	movs	r2, #0
 80072f6:	4630      	mov	r0, r6
 80072f8:	4639      	mov	r1, r7
 80072fa:	f7f8 ffcd 	bl	8000298 <__aeabi_dsub>
 80072fe:	a36e      	add	r3, pc, #440	; (adr r3, 80074b8 <_dtoa_r+0x2e0>)
 8007300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007304:	f7f9 f980 	bl	8000608 <__aeabi_dmul>
 8007308:	a36d      	add	r3, pc, #436	; (adr r3, 80074c0 <_dtoa_r+0x2e8>)
 800730a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730e:	f7f8 ffc5 	bl	800029c <__adddf3>
 8007312:	4606      	mov	r6, r0
 8007314:	4628      	mov	r0, r5
 8007316:	460f      	mov	r7, r1
 8007318:	f7f9 f90c 	bl	8000534 <__aeabi_i2d>
 800731c:	a36a      	add	r3, pc, #424	; (adr r3, 80074c8 <_dtoa_r+0x2f0>)
 800731e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007322:	f7f9 f971 	bl	8000608 <__aeabi_dmul>
 8007326:	4602      	mov	r2, r0
 8007328:	460b      	mov	r3, r1
 800732a:	4630      	mov	r0, r6
 800732c:	4639      	mov	r1, r7
 800732e:	f7f8 ffb5 	bl	800029c <__adddf3>
 8007332:	4606      	mov	r6, r0
 8007334:	460f      	mov	r7, r1
 8007336:	f7f9 fc17 	bl	8000b68 <__aeabi_d2iz>
 800733a:	2200      	movs	r2, #0
 800733c:	4682      	mov	sl, r0
 800733e:	2300      	movs	r3, #0
 8007340:	4630      	mov	r0, r6
 8007342:	4639      	mov	r1, r7
 8007344:	f7f9 fbd2 	bl	8000aec <__aeabi_dcmplt>
 8007348:	b148      	cbz	r0, 800735e <_dtoa_r+0x186>
 800734a:	4650      	mov	r0, sl
 800734c:	f7f9 f8f2 	bl	8000534 <__aeabi_i2d>
 8007350:	4632      	mov	r2, r6
 8007352:	463b      	mov	r3, r7
 8007354:	f7f9 fbc0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007358:	b908      	cbnz	r0, 800735e <_dtoa_r+0x186>
 800735a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800735e:	f1ba 0f16 	cmp.w	sl, #22
 8007362:	d854      	bhi.n	800740e <_dtoa_r+0x236>
 8007364:	4b61      	ldr	r3, [pc, #388]	; (80074ec <_dtoa_r+0x314>)
 8007366:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800736a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007372:	f7f9 fbbb 	bl	8000aec <__aeabi_dcmplt>
 8007376:	2800      	cmp	r0, #0
 8007378:	d04b      	beq.n	8007412 <_dtoa_r+0x23a>
 800737a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800737e:	2300      	movs	r3, #0
 8007380:	930e      	str	r3, [sp, #56]	; 0x38
 8007382:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007384:	1b5d      	subs	r5, r3, r5
 8007386:	1e6b      	subs	r3, r5, #1
 8007388:	9304      	str	r3, [sp, #16]
 800738a:	bf43      	ittte	mi
 800738c:	2300      	movmi	r3, #0
 800738e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007392:	9304      	strmi	r3, [sp, #16]
 8007394:	f04f 0800 	movpl.w	r8, #0
 8007398:	f1ba 0f00 	cmp.w	sl, #0
 800739c:	db3b      	blt.n	8007416 <_dtoa_r+0x23e>
 800739e:	9b04      	ldr	r3, [sp, #16]
 80073a0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80073a4:	4453      	add	r3, sl
 80073a6:	9304      	str	r3, [sp, #16]
 80073a8:	2300      	movs	r3, #0
 80073aa:	9306      	str	r3, [sp, #24]
 80073ac:	9b05      	ldr	r3, [sp, #20]
 80073ae:	2b09      	cmp	r3, #9
 80073b0:	d869      	bhi.n	8007486 <_dtoa_r+0x2ae>
 80073b2:	2b05      	cmp	r3, #5
 80073b4:	bfc4      	itt	gt
 80073b6:	3b04      	subgt	r3, #4
 80073b8:	9305      	strgt	r3, [sp, #20]
 80073ba:	9b05      	ldr	r3, [sp, #20]
 80073bc:	f1a3 0302 	sub.w	r3, r3, #2
 80073c0:	bfcc      	ite	gt
 80073c2:	2500      	movgt	r5, #0
 80073c4:	2501      	movle	r5, #1
 80073c6:	2b03      	cmp	r3, #3
 80073c8:	d869      	bhi.n	800749e <_dtoa_r+0x2c6>
 80073ca:	e8df f003 	tbb	[pc, r3]
 80073ce:	4e2c      	.short	0x4e2c
 80073d0:	5a4c      	.short	0x5a4c
 80073d2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80073d6:	441d      	add	r5, r3
 80073d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80073dc:	2b20      	cmp	r3, #32
 80073de:	bfc1      	itttt	gt
 80073e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80073e4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80073e8:	fa09 f303 	lslgt.w	r3, r9, r3
 80073ec:	fa26 f000 	lsrgt.w	r0, r6, r0
 80073f0:	bfda      	itte	le
 80073f2:	f1c3 0320 	rsble	r3, r3, #32
 80073f6:	fa06 f003 	lslle.w	r0, r6, r3
 80073fa:	4318      	orrgt	r0, r3
 80073fc:	f7f9 f88a 	bl	8000514 <__aeabi_ui2d>
 8007400:	2301      	movs	r3, #1
 8007402:	4606      	mov	r6, r0
 8007404:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007408:	3d01      	subs	r5, #1
 800740a:	9310      	str	r3, [sp, #64]	; 0x40
 800740c:	e771      	b.n	80072f2 <_dtoa_r+0x11a>
 800740e:	2301      	movs	r3, #1
 8007410:	e7b6      	b.n	8007380 <_dtoa_r+0x1a8>
 8007412:	900e      	str	r0, [sp, #56]	; 0x38
 8007414:	e7b5      	b.n	8007382 <_dtoa_r+0x1aa>
 8007416:	f1ca 0300 	rsb	r3, sl, #0
 800741a:	9306      	str	r3, [sp, #24]
 800741c:	2300      	movs	r3, #0
 800741e:	eba8 080a 	sub.w	r8, r8, sl
 8007422:	930d      	str	r3, [sp, #52]	; 0x34
 8007424:	e7c2      	b.n	80073ac <_dtoa_r+0x1d4>
 8007426:	2300      	movs	r3, #0
 8007428:	9308      	str	r3, [sp, #32]
 800742a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800742c:	2b00      	cmp	r3, #0
 800742e:	dc39      	bgt.n	80074a4 <_dtoa_r+0x2cc>
 8007430:	f04f 0901 	mov.w	r9, #1
 8007434:	f8cd 9004 	str.w	r9, [sp, #4]
 8007438:	464b      	mov	r3, r9
 800743a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800743e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007440:	2200      	movs	r2, #0
 8007442:	6042      	str	r2, [r0, #4]
 8007444:	2204      	movs	r2, #4
 8007446:	f102 0614 	add.w	r6, r2, #20
 800744a:	429e      	cmp	r6, r3
 800744c:	6841      	ldr	r1, [r0, #4]
 800744e:	d92f      	bls.n	80074b0 <_dtoa_r+0x2d8>
 8007450:	4620      	mov	r0, r4
 8007452:	f000 fcc7 	bl	8007de4 <_Balloc>
 8007456:	9000      	str	r0, [sp, #0]
 8007458:	2800      	cmp	r0, #0
 800745a:	d14b      	bne.n	80074f4 <_dtoa_r+0x31c>
 800745c:	4b24      	ldr	r3, [pc, #144]	; (80074f0 <_dtoa_r+0x318>)
 800745e:	4602      	mov	r2, r0
 8007460:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007464:	e6d1      	b.n	800720a <_dtoa_r+0x32>
 8007466:	2301      	movs	r3, #1
 8007468:	e7de      	b.n	8007428 <_dtoa_r+0x250>
 800746a:	2300      	movs	r3, #0
 800746c:	9308      	str	r3, [sp, #32]
 800746e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007470:	eb0a 0903 	add.w	r9, sl, r3
 8007474:	f109 0301 	add.w	r3, r9, #1
 8007478:	2b01      	cmp	r3, #1
 800747a:	9301      	str	r3, [sp, #4]
 800747c:	bfb8      	it	lt
 800747e:	2301      	movlt	r3, #1
 8007480:	e7dd      	b.n	800743e <_dtoa_r+0x266>
 8007482:	2301      	movs	r3, #1
 8007484:	e7f2      	b.n	800746c <_dtoa_r+0x294>
 8007486:	2501      	movs	r5, #1
 8007488:	2300      	movs	r3, #0
 800748a:	9305      	str	r3, [sp, #20]
 800748c:	9508      	str	r5, [sp, #32]
 800748e:	f04f 39ff 	mov.w	r9, #4294967295
 8007492:	2200      	movs	r2, #0
 8007494:	f8cd 9004 	str.w	r9, [sp, #4]
 8007498:	2312      	movs	r3, #18
 800749a:	9209      	str	r2, [sp, #36]	; 0x24
 800749c:	e7cf      	b.n	800743e <_dtoa_r+0x266>
 800749e:	2301      	movs	r3, #1
 80074a0:	9308      	str	r3, [sp, #32]
 80074a2:	e7f4      	b.n	800748e <_dtoa_r+0x2b6>
 80074a4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80074a8:	f8cd 9004 	str.w	r9, [sp, #4]
 80074ac:	464b      	mov	r3, r9
 80074ae:	e7c6      	b.n	800743e <_dtoa_r+0x266>
 80074b0:	3101      	adds	r1, #1
 80074b2:	6041      	str	r1, [r0, #4]
 80074b4:	0052      	lsls	r2, r2, #1
 80074b6:	e7c6      	b.n	8007446 <_dtoa_r+0x26e>
 80074b8:	636f4361 	.word	0x636f4361
 80074bc:	3fd287a7 	.word	0x3fd287a7
 80074c0:	8b60c8b3 	.word	0x8b60c8b3
 80074c4:	3fc68a28 	.word	0x3fc68a28
 80074c8:	509f79fb 	.word	0x509f79fb
 80074cc:	3fd34413 	.word	0x3fd34413
 80074d0:	08009611 	.word	0x08009611
 80074d4:	08009628 	.word	0x08009628
 80074d8:	7ff00000 	.word	0x7ff00000
 80074dc:	0800960d 	.word	0x0800960d
 80074e0:	08009604 	.word	0x08009604
 80074e4:	080095e1 	.word	0x080095e1
 80074e8:	3ff80000 	.word	0x3ff80000
 80074ec:	08009720 	.word	0x08009720
 80074f0:	08009687 	.word	0x08009687
 80074f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074f6:	9a00      	ldr	r2, [sp, #0]
 80074f8:	601a      	str	r2, [r3, #0]
 80074fa:	9b01      	ldr	r3, [sp, #4]
 80074fc:	2b0e      	cmp	r3, #14
 80074fe:	f200 80ad 	bhi.w	800765c <_dtoa_r+0x484>
 8007502:	2d00      	cmp	r5, #0
 8007504:	f000 80aa 	beq.w	800765c <_dtoa_r+0x484>
 8007508:	f1ba 0f00 	cmp.w	sl, #0
 800750c:	dd36      	ble.n	800757c <_dtoa_r+0x3a4>
 800750e:	4ac3      	ldr	r2, [pc, #780]	; (800781c <_dtoa_r+0x644>)
 8007510:	f00a 030f 	and.w	r3, sl, #15
 8007514:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007518:	ed93 7b00 	vldr	d7, [r3]
 800751c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007520:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007524:	eeb0 8a47 	vmov.f32	s16, s14
 8007528:	eef0 8a67 	vmov.f32	s17, s15
 800752c:	d016      	beq.n	800755c <_dtoa_r+0x384>
 800752e:	4bbc      	ldr	r3, [pc, #752]	; (8007820 <_dtoa_r+0x648>)
 8007530:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007534:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007538:	f7f9 f990 	bl	800085c <__aeabi_ddiv>
 800753c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007540:	f007 070f 	and.w	r7, r7, #15
 8007544:	2503      	movs	r5, #3
 8007546:	4eb6      	ldr	r6, [pc, #728]	; (8007820 <_dtoa_r+0x648>)
 8007548:	b957      	cbnz	r7, 8007560 <_dtoa_r+0x388>
 800754a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800754e:	ec53 2b18 	vmov	r2, r3, d8
 8007552:	f7f9 f983 	bl	800085c <__aeabi_ddiv>
 8007556:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800755a:	e029      	b.n	80075b0 <_dtoa_r+0x3d8>
 800755c:	2502      	movs	r5, #2
 800755e:	e7f2      	b.n	8007546 <_dtoa_r+0x36e>
 8007560:	07f9      	lsls	r1, r7, #31
 8007562:	d508      	bpl.n	8007576 <_dtoa_r+0x39e>
 8007564:	ec51 0b18 	vmov	r0, r1, d8
 8007568:	e9d6 2300 	ldrd	r2, r3, [r6]
 800756c:	f7f9 f84c 	bl	8000608 <__aeabi_dmul>
 8007570:	ec41 0b18 	vmov	d8, r0, r1
 8007574:	3501      	adds	r5, #1
 8007576:	107f      	asrs	r7, r7, #1
 8007578:	3608      	adds	r6, #8
 800757a:	e7e5      	b.n	8007548 <_dtoa_r+0x370>
 800757c:	f000 80a6 	beq.w	80076cc <_dtoa_r+0x4f4>
 8007580:	f1ca 0600 	rsb	r6, sl, #0
 8007584:	4ba5      	ldr	r3, [pc, #660]	; (800781c <_dtoa_r+0x644>)
 8007586:	4fa6      	ldr	r7, [pc, #664]	; (8007820 <_dtoa_r+0x648>)
 8007588:	f006 020f 	and.w	r2, r6, #15
 800758c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007594:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007598:	f7f9 f836 	bl	8000608 <__aeabi_dmul>
 800759c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075a0:	1136      	asrs	r6, r6, #4
 80075a2:	2300      	movs	r3, #0
 80075a4:	2502      	movs	r5, #2
 80075a6:	2e00      	cmp	r6, #0
 80075a8:	f040 8085 	bne.w	80076b6 <_dtoa_r+0x4de>
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1d2      	bne.n	8007556 <_dtoa_r+0x37e>
 80075b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	f000 808c 	beq.w	80076d0 <_dtoa_r+0x4f8>
 80075b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80075bc:	4b99      	ldr	r3, [pc, #612]	; (8007824 <_dtoa_r+0x64c>)
 80075be:	2200      	movs	r2, #0
 80075c0:	4630      	mov	r0, r6
 80075c2:	4639      	mov	r1, r7
 80075c4:	f7f9 fa92 	bl	8000aec <__aeabi_dcmplt>
 80075c8:	2800      	cmp	r0, #0
 80075ca:	f000 8081 	beq.w	80076d0 <_dtoa_r+0x4f8>
 80075ce:	9b01      	ldr	r3, [sp, #4]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d07d      	beq.n	80076d0 <_dtoa_r+0x4f8>
 80075d4:	f1b9 0f00 	cmp.w	r9, #0
 80075d8:	dd3c      	ble.n	8007654 <_dtoa_r+0x47c>
 80075da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80075de:	9307      	str	r3, [sp, #28]
 80075e0:	2200      	movs	r2, #0
 80075e2:	4b91      	ldr	r3, [pc, #580]	; (8007828 <_dtoa_r+0x650>)
 80075e4:	4630      	mov	r0, r6
 80075e6:	4639      	mov	r1, r7
 80075e8:	f7f9 f80e 	bl	8000608 <__aeabi_dmul>
 80075ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075f0:	3501      	adds	r5, #1
 80075f2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80075f6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80075fa:	4628      	mov	r0, r5
 80075fc:	f7f8 ff9a 	bl	8000534 <__aeabi_i2d>
 8007600:	4632      	mov	r2, r6
 8007602:	463b      	mov	r3, r7
 8007604:	f7f9 f800 	bl	8000608 <__aeabi_dmul>
 8007608:	4b88      	ldr	r3, [pc, #544]	; (800782c <_dtoa_r+0x654>)
 800760a:	2200      	movs	r2, #0
 800760c:	f7f8 fe46 	bl	800029c <__adddf3>
 8007610:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007618:	9303      	str	r3, [sp, #12]
 800761a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800761c:	2b00      	cmp	r3, #0
 800761e:	d15c      	bne.n	80076da <_dtoa_r+0x502>
 8007620:	4b83      	ldr	r3, [pc, #524]	; (8007830 <_dtoa_r+0x658>)
 8007622:	2200      	movs	r2, #0
 8007624:	4630      	mov	r0, r6
 8007626:	4639      	mov	r1, r7
 8007628:	f7f8 fe36 	bl	8000298 <__aeabi_dsub>
 800762c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007630:	4606      	mov	r6, r0
 8007632:	460f      	mov	r7, r1
 8007634:	f7f9 fa78 	bl	8000b28 <__aeabi_dcmpgt>
 8007638:	2800      	cmp	r0, #0
 800763a:	f040 8296 	bne.w	8007b6a <_dtoa_r+0x992>
 800763e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007642:	4630      	mov	r0, r6
 8007644:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007648:	4639      	mov	r1, r7
 800764a:	f7f9 fa4f 	bl	8000aec <__aeabi_dcmplt>
 800764e:	2800      	cmp	r0, #0
 8007650:	f040 8288 	bne.w	8007b64 <_dtoa_r+0x98c>
 8007654:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007658:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800765c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800765e:	2b00      	cmp	r3, #0
 8007660:	f2c0 8158 	blt.w	8007914 <_dtoa_r+0x73c>
 8007664:	f1ba 0f0e 	cmp.w	sl, #14
 8007668:	f300 8154 	bgt.w	8007914 <_dtoa_r+0x73c>
 800766c:	4b6b      	ldr	r3, [pc, #428]	; (800781c <_dtoa_r+0x644>)
 800766e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007672:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007678:	2b00      	cmp	r3, #0
 800767a:	f280 80e3 	bge.w	8007844 <_dtoa_r+0x66c>
 800767e:	9b01      	ldr	r3, [sp, #4]
 8007680:	2b00      	cmp	r3, #0
 8007682:	f300 80df 	bgt.w	8007844 <_dtoa_r+0x66c>
 8007686:	f040 826d 	bne.w	8007b64 <_dtoa_r+0x98c>
 800768a:	4b69      	ldr	r3, [pc, #420]	; (8007830 <_dtoa_r+0x658>)
 800768c:	2200      	movs	r2, #0
 800768e:	4640      	mov	r0, r8
 8007690:	4649      	mov	r1, r9
 8007692:	f7f8 ffb9 	bl	8000608 <__aeabi_dmul>
 8007696:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800769a:	f7f9 fa3b 	bl	8000b14 <__aeabi_dcmpge>
 800769e:	9e01      	ldr	r6, [sp, #4]
 80076a0:	4637      	mov	r7, r6
 80076a2:	2800      	cmp	r0, #0
 80076a4:	f040 8243 	bne.w	8007b2e <_dtoa_r+0x956>
 80076a8:	9d00      	ldr	r5, [sp, #0]
 80076aa:	2331      	movs	r3, #49	; 0x31
 80076ac:	f805 3b01 	strb.w	r3, [r5], #1
 80076b0:	f10a 0a01 	add.w	sl, sl, #1
 80076b4:	e23f      	b.n	8007b36 <_dtoa_r+0x95e>
 80076b6:	07f2      	lsls	r2, r6, #31
 80076b8:	d505      	bpl.n	80076c6 <_dtoa_r+0x4ee>
 80076ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076be:	f7f8 ffa3 	bl	8000608 <__aeabi_dmul>
 80076c2:	3501      	adds	r5, #1
 80076c4:	2301      	movs	r3, #1
 80076c6:	1076      	asrs	r6, r6, #1
 80076c8:	3708      	adds	r7, #8
 80076ca:	e76c      	b.n	80075a6 <_dtoa_r+0x3ce>
 80076cc:	2502      	movs	r5, #2
 80076ce:	e76f      	b.n	80075b0 <_dtoa_r+0x3d8>
 80076d0:	9b01      	ldr	r3, [sp, #4]
 80076d2:	f8cd a01c 	str.w	sl, [sp, #28]
 80076d6:	930c      	str	r3, [sp, #48]	; 0x30
 80076d8:	e78d      	b.n	80075f6 <_dtoa_r+0x41e>
 80076da:	9900      	ldr	r1, [sp, #0]
 80076dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80076de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076e0:	4b4e      	ldr	r3, [pc, #312]	; (800781c <_dtoa_r+0x644>)
 80076e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80076e6:	4401      	add	r1, r0
 80076e8:	9102      	str	r1, [sp, #8]
 80076ea:	9908      	ldr	r1, [sp, #32]
 80076ec:	eeb0 8a47 	vmov.f32	s16, s14
 80076f0:	eef0 8a67 	vmov.f32	s17, s15
 80076f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076fc:	2900      	cmp	r1, #0
 80076fe:	d045      	beq.n	800778c <_dtoa_r+0x5b4>
 8007700:	494c      	ldr	r1, [pc, #304]	; (8007834 <_dtoa_r+0x65c>)
 8007702:	2000      	movs	r0, #0
 8007704:	f7f9 f8aa 	bl	800085c <__aeabi_ddiv>
 8007708:	ec53 2b18 	vmov	r2, r3, d8
 800770c:	f7f8 fdc4 	bl	8000298 <__aeabi_dsub>
 8007710:	9d00      	ldr	r5, [sp, #0]
 8007712:	ec41 0b18 	vmov	d8, r0, r1
 8007716:	4639      	mov	r1, r7
 8007718:	4630      	mov	r0, r6
 800771a:	f7f9 fa25 	bl	8000b68 <__aeabi_d2iz>
 800771e:	900c      	str	r0, [sp, #48]	; 0x30
 8007720:	f7f8 ff08 	bl	8000534 <__aeabi_i2d>
 8007724:	4602      	mov	r2, r0
 8007726:	460b      	mov	r3, r1
 8007728:	4630      	mov	r0, r6
 800772a:	4639      	mov	r1, r7
 800772c:	f7f8 fdb4 	bl	8000298 <__aeabi_dsub>
 8007730:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007732:	3330      	adds	r3, #48	; 0x30
 8007734:	f805 3b01 	strb.w	r3, [r5], #1
 8007738:	ec53 2b18 	vmov	r2, r3, d8
 800773c:	4606      	mov	r6, r0
 800773e:	460f      	mov	r7, r1
 8007740:	f7f9 f9d4 	bl	8000aec <__aeabi_dcmplt>
 8007744:	2800      	cmp	r0, #0
 8007746:	d165      	bne.n	8007814 <_dtoa_r+0x63c>
 8007748:	4632      	mov	r2, r6
 800774a:	463b      	mov	r3, r7
 800774c:	4935      	ldr	r1, [pc, #212]	; (8007824 <_dtoa_r+0x64c>)
 800774e:	2000      	movs	r0, #0
 8007750:	f7f8 fda2 	bl	8000298 <__aeabi_dsub>
 8007754:	ec53 2b18 	vmov	r2, r3, d8
 8007758:	f7f9 f9c8 	bl	8000aec <__aeabi_dcmplt>
 800775c:	2800      	cmp	r0, #0
 800775e:	f040 80b9 	bne.w	80078d4 <_dtoa_r+0x6fc>
 8007762:	9b02      	ldr	r3, [sp, #8]
 8007764:	429d      	cmp	r5, r3
 8007766:	f43f af75 	beq.w	8007654 <_dtoa_r+0x47c>
 800776a:	4b2f      	ldr	r3, [pc, #188]	; (8007828 <_dtoa_r+0x650>)
 800776c:	ec51 0b18 	vmov	r0, r1, d8
 8007770:	2200      	movs	r2, #0
 8007772:	f7f8 ff49 	bl	8000608 <__aeabi_dmul>
 8007776:	4b2c      	ldr	r3, [pc, #176]	; (8007828 <_dtoa_r+0x650>)
 8007778:	ec41 0b18 	vmov	d8, r0, r1
 800777c:	2200      	movs	r2, #0
 800777e:	4630      	mov	r0, r6
 8007780:	4639      	mov	r1, r7
 8007782:	f7f8 ff41 	bl	8000608 <__aeabi_dmul>
 8007786:	4606      	mov	r6, r0
 8007788:	460f      	mov	r7, r1
 800778a:	e7c4      	b.n	8007716 <_dtoa_r+0x53e>
 800778c:	ec51 0b17 	vmov	r0, r1, d7
 8007790:	f7f8 ff3a 	bl	8000608 <__aeabi_dmul>
 8007794:	9b02      	ldr	r3, [sp, #8]
 8007796:	9d00      	ldr	r5, [sp, #0]
 8007798:	930c      	str	r3, [sp, #48]	; 0x30
 800779a:	ec41 0b18 	vmov	d8, r0, r1
 800779e:	4639      	mov	r1, r7
 80077a0:	4630      	mov	r0, r6
 80077a2:	f7f9 f9e1 	bl	8000b68 <__aeabi_d2iz>
 80077a6:	9011      	str	r0, [sp, #68]	; 0x44
 80077a8:	f7f8 fec4 	bl	8000534 <__aeabi_i2d>
 80077ac:	4602      	mov	r2, r0
 80077ae:	460b      	mov	r3, r1
 80077b0:	4630      	mov	r0, r6
 80077b2:	4639      	mov	r1, r7
 80077b4:	f7f8 fd70 	bl	8000298 <__aeabi_dsub>
 80077b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077ba:	3330      	adds	r3, #48	; 0x30
 80077bc:	f805 3b01 	strb.w	r3, [r5], #1
 80077c0:	9b02      	ldr	r3, [sp, #8]
 80077c2:	429d      	cmp	r5, r3
 80077c4:	4606      	mov	r6, r0
 80077c6:	460f      	mov	r7, r1
 80077c8:	f04f 0200 	mov.w	r2, #0
 80077cc:	d134      	bne.n	8007838 <_dtoa_r+0x660>
 80077ce:	4b19      	ldr	r3, [pc, #100]	; (8007834 <_dtoa_r+0x65c>)
 80077d0:	ec51 0b18 	vmov	r0, r1, d8
 80077d4:	f7f8 fd62 	bl	800029c <__adddf3>
 80077d8:	4602      	mov	r2, r0
 80077da:	460b      	mov	r3, r1
 80077dc:	4630      	mov	r0, r6
 80077de:	4639      	mov	r1, r7
 80077e0:	f7f9 f9a2 	bl	8000b28 <__aeabi_dcmpgt>
 80077e4:	2800      	cmp	r0, #0
 80077e6:	d175      	bne.n	80078d4 <_dtoa_r+0x6fc>
 80077e8:	ec53 2b18 	vmov	r2, r3, d8
 80077ec:	4911      	ldr	r1, [pc, #68]	; (8007834 <_dtoa_r+0x65c>)
 80077ee:	2000      	movs	r0, #0
 80077f0:	f7f8 fd52 	bl	8000298 <__aeabi_dsub>
 80077f4:	4602      	mov	r2, r0
 80077f6:	460b      	mov	r3, r1
 80077f8:	4630      	mov	r0, r6
 80077fa:	4639      	mov	r1, r7
 80077fc:	f7f9 f976 	bl	8000aec <__aeabi_dcmplt>
 8007800:	2800      	cmp	r0, #0
 8007802:	f43f af27 	beq.w	8007654 <_dtoa_r+0x47c>
 8007806:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007808:	1e6b      	subs	r3, r5, #1
 800780a:	930c      	str	r3, [sp, #48]	; 0x30
 800780c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007810:	2b30      	cmp	r3, #48	; 0x30
 8007812:	d0f8      	beq.n	8007806 <_dtoa_r+0x62e>
 8007814:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007818:	e04a      	b.n	80078b0 <_dtoa_r+0x6d8>
 800781a:	bf00      	nop
 800781c:	08009720 	.word	0x08009720
 8007820:	080096f8 	.word	0x080096f8
 8007824:	3ff00000 	.word	0x3ff00000
 8007828:	40240000 	.word	0x40240000
 800782c:	401c0000 	.word	0x401c0000
 8007830:	40140000 	.word	0x40140000
 8007834:	3fe00000 	.word	0x3fe00000
 8007838:	4baf      	ldr	r3, [pc, #700]	; (8007af8 <_dtoa_r+0x920>)
 800783a:	f7f8 fee5 	bl	8000608 <__aeabi_dmul>
 800783e:	4606      	mov	r6, r0
 8007840:	460f      	mov	r7, r1
 8007842:	e7ac      	b.n	800779e <_dtoa_r+0x5c6>
 8007844:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007848:	9d00      	ldr	r5, [sp, #0]
 800784a:	4642      	mov	r2, r8
 800784c:	464b      	mov	r3, r9
 800784e:	4630      	mov	r0, r6
 8007850:	4639      	mov	r1, r7
 8007852:	f7f9 f803 	bl	800085c <__aeabi_ddiv>
 8007856:	f7f9 f987 	bl	8000b68 <__aeabi_d2iz>
 800785a:	9002      	str	r0, [sp, #8]
 800785c:	f7f8 fe6a 	bl	8000534 <__aeabi_i2d>
 8007860:	4642      	mov	r2, r8
 8007862:	464b      	mov	r3, r9
 8007864:	f7f8 fed0 	bl	8000608 <__aeabi_dmul>
 8007868:	4602      	mov	r2, r0
 800786a:	460b      	mov	r3, r1
 800786c:	4630      	mov	r0, r6
 800786e:	4639      	mov	r1, r7
 8007870:	f7f8 fd12 	bl	8000298 <__aeabi_dsub>
 8007874:	9e02      	ldr	r6, [sp, #8]
 8007876:	9f01      	ldr	r7, [sp, #4]
 8007878:	3630      	adds	r6, #48	; 0x30
 800787a:	f805 6b01 	strb.w	r6, [r5], #1
 800787e:	9e00      	ldr	r6, [sp, #0]
 8007880:	1bae      	subs	r6, r5, r6
 8007882:	42b7      	cmp	r7, r6
 8007884:	4602      	mov	r2, r0
 8007886:	460b      	mov	r3, r1
 8007888:	d137      	bne.n	80078fa <_dtoa_r+0x722>
 800788a:	f7f8 fd07 	bl	800029c <__adddf3>
 800788e:	4642      	mov	r2, r8
 8007890:	464b      	mov	r3, r9
 8007892:	4606      	mov	r6, r0
 8007894:	460f      	mov	r7, r1
 8007896:	f7f9 f947 	bl	8000b28 <__aeabi_dcmpgt>
 800789a:	b9c8      	cbnz	r0, 80078d0 <_dtoa_r+0x6f8>
 800789c:	4642      	mov	r2, r8
 800789e:	464b      	mov	r3, r9
 80078a0:	4630      	mov	r0, r6
 80078a2:	4639      	mov	r1, r7
 80078a4:	f7f9 f918 	bl	8000ad8 <__aeabi_dcmpeq>
 80078a8:	b110      	cbz	r0, 80078b0 <_dtoa_r+0x6d8>
 80078aa:	9b02      	ldr	r3, [sp, #8]
 80078ac:	07d9      	lsls	r1, r3, #31
 80078ae:	d40f      	bmi.n	80078d0 <_dtoa_r+0x6f8>
 80078b0:	4620      	mov	r0, r4
 80078b2:	4659      	mov	r1, fp
 80078b4:	f000 fad6 	bl	8007e64 <_Bfree>
 80078b8:	2300      	movs	r3, #0
 80078ba:	702b      	strb	r3, [r5, #0]
 80078bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078be:	f10a 0001 	add.w	r0, sl, #1
 80078c2:	6018      	str	r0, [r3, #0]
 80078c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	f43f acd8 	beq.w	800727c <_dtoa_r+0xa4>
 80078cc:	601d      	str	r5, [r3, #0]
 80078ce:	e4d5      	b.n	800727c <_dtoa_r+0xa4>
 80078d0:	f8cd a01c 	str.w	sl, [sp, #28]
 80078d4:	462b      	mov	r3, r5
 80078d6:	461d      	mov	r5, r3
 80078d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078dc:	2a39      	cmp	r2, #57	; 0x39
 80078de:	d108      	bne.n	80078f2 <_dtoa_r+0x71a>
 80078e0:	9a00      	ldr	r2, [sp, #0]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d1f7      	bne.n	80078d6 <_dtoa_r+0x6fe>
 80078e6:	9a07      	ldr	r2, [sp, #28]
 80078e8:	9900      	ldr	r1, [sp, #0]
 80078ea:	3201      	adds	r2, #1
 80078ec:	9207      	str	r2, [sp, #28]
 80078ee:	2230      	movs	r2, #48	; 0x30
 80078f0:	700a      	strb	r2, [r1, #0]
 80078f2:	781a      	ldrb	r2, [r3, #0]
 80078f4:	3201      	adds	r2, #1
 80078f6:	701a      	strb	r2, [r3, #0]
 80078f8:	e78c      	b.n	8007814 <_dtoa_r+0x63c>
 80078fa:	4b7f      	ldr	r3, [pc, #508]	; (8007af8 <_dtoa_r+0x920>)
 80078fc:	2200      	movs	r2, #0
 80078fe:	f7f8 fe83 	bl	8000608 <__aeabi_dmul>
 8007902:	2200      	movs	r2, #0
 8007904:	2300      	movs	r3, #0
 8007906:	4606      	mov	r6, r0
 8007908:	460f      	mov	r7, r1
 800790a:	f7f9 f8e5 	bl	8000ad8 <__aeabi_dcmpeq>
 800790e:	2800      	cmp	r0, #0
 8007910:	d09b      	beq.n	800784a <_dtoa_r+0x672>
 8007912:	e7cd      	b.n	80078b0 <_dtoa_r+0x6d8>
 8007914:	9a08      	ldr	r2, [sp, #32]
 8007916:	2a00      	cmp	r2, #0
 8007918:	f000 80c4 	beq.w	8007aa4 <_dtoa_r+0x8cc>
 800791c:	9a05      	ldr	r2, [sp, #20]
 800791e:	2a01      	cmp	r2, #1
 8007920:	f300 80a8 	bgt.w	8007a74 <_dtoa_r+0x89c>
 8007924:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007926:	2a00      	cmp	r2, #0
 8007928:	f000 80a0 	beq.w	8007a6c <_dtoa_r+0x894>
 800792c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007930:	9e06      	ldr	r6, [sp, #24]
 8007932:	4645      	mov	r5, r8
 8007934:	9a04      	ldr	r2, [sp, #16]
 8007936:	2101      	movs	r1, #1
 8007938:	441a      	add	r2, r3
 800793a:	4620      	mov	r0, r4
 800793c:	4498      	add	r8, r3
 800793e:	9204      	str	r2, [sp, #16]
 8007940:	f000 fb4c 	bl	8007fdc <__i2b>
 8007944:	4607      	mov	r7, r0
 8007946:	2d00      	cmp	r5, #0
 8007948:	dd0b      	ble.n	8007962 <_dtoa_r+0x78a>
 800794a:	9b04      	ldr	r3, [sp, #16]
 800794c:	2b00      	cmp	r3, #0
 800794e:	dd08      	ble.n	8007962 <_dtoa_r+0x78a>
 8007950:	42ab      	cmp	r3, r5
 8007952:	9a04      	ldr	r2, [sp, #16]
 8007954:	bfa8      	it	ge
 8007956:	462b      	movge	r3, r5
 8007958:	eba8 0803 	sub.w	r8, r8, r3
 800795c:	1aed      	subs	r5, r5, r3
 800795e:	1ad3      	subs	r3, r2, r3
 8007960:	9304      	str	r3, [sp, #16]
 8007962:	9b06      	ldr	r3, [sp, #24]
 8007964:	b1fb      	cbz	r3, 80079a6 <_dtoa_r+0x7ce>
 8007966:	9b08      	ldr	r3, [sp, #32]
 8007968:	2b00      	cmp	r3, #0
 800796a:	f000 809f 	beq.w	8007aac <_dtoa_r+0x8d4>
 800796e:	2e00      	cmp	r6, #0
 8007970:	dd11      	ble.n	8007996 <_dtoa_r+0x7be>
 8007972:	4639      	mov	r1, r7
 8007974:	4632      	mov	r2, r6
 8007976:	4620      	mov	r0, r4
 8007978:	f000 fbec 	bl	8008154 <__pow5mult>
 800797c:	465a      	mov	r2, fp
 800797e:	4601      	mov	r1, r0
 8007980:	4607      	mov	r7, r0
 8007982:	4620      	mov	r0, r4
 8007984:	f000 fb40 	bl	8008008 <__multiply>
 8007988:	4659      	mov	r1, fp
 800798a:	9007      	str	r0, [sp, #28]
 800798c:	4620      	mov	r0, r4
 800798e:	f000 fa69 	bl	8007e64 <_Bfree>
 8007992:	9b07      	ldr	r3, [sp, #28]
 8007994:	469b      	mov	fp, r3
 8007996:	9b06      	ldr	r3, [sp, #24]
 8007998:	1b9a      	subs	r2, r3, r6
 800799a:	d004      	beq.n	80079a6 <_dtoa_r+0x7ce>
 800799c:	4659      	mov	r1, fp
 800799e:	4620      	mov	r0, r4
 80079a0:	f000 fbd8 	bl	8008154 <__pow5mult>
 80079a4:	4683      	mov	fp, r0
 80079a6:	2101      	movs	r1, #1
 80079a8:	4620      	mov	r0, r4
 80079aa:	f000 fb17 	bl	8007fdc <__i2b>
 80079ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	4606      	mov	r6, r0
 80079b4:	dd7c      	ble.n	8007ab0 <_dtoa_r+0x8d8>
 80079b6:	461a      	mov	r2, r3
 80079b8:	4601      	mov	r1, r0
 80079ba:	4620      	mov	r0, r4
 80079bc:	f000 fbca 	bl	8008154 <__pow5mult>
 80079c0:	9b05      	ldr	r3, [sp, #20]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	4606      	mov	r6, r0
 80079c6:	dd76      	ble.n	8007ab6 <_dtoa_r+0x8de>
 80079c8:	2300      	movs	r3, #0
 80079ca:	9306      	str	r3, [sp, #24]
 80079cc:	6933      	ldr	r3, [r6, #16]
 80079ce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80079d2:	6918      	ldr	r0, [r3, #16]
 80079d4:	f000 fab2 	bl	8007f3c <__hi0bits>
 80079d8:	f1c0 0020 	rsb	r0, r0, #32
 80079dc:	9b04      	ldr	r3, [sp, #16]
 80079de:	4418      	add	r0, r3
 80079e0:	f010 001f 	ands.w	r0, r0, #31
 80079e4:	f000 8086 	beq.w	8007af4 <_dtoa_r+0x91c>
 80079e8:	f1c0 0320 	rsb	r3, r0, #32
 80079ec:	2b04      	cmp	r3, #4
 80079ee:	dd7f      	ble.n	8007af0 <_dtoa_r+0x918>
 80079f0:	f1c0 001c 	rsb	r0, r0, #28
 80079f4:	9b04      	ldr	r3, [sp, #16]
 80079f6:	4403      	add	r3, r0
 80079f8:	4480      	add	r8, r0
 80079fa:	4405      	add	r5, r0
 80079fc:	9304      	str	r3, [sp, #16]
 80079fe:	f1b8 0f00 	cmp.w	r8, #0
 8007a02:	dd05      	ble.n	8007a10 <_dtoa_r+0x838>
 8007a04:	4659      	mov	r1, fp
 8007a06:	4642      	mov	r2, r8
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f000 fbfd 	bl	8008208 <__lshift>
 8007a0e:	4683      	mov	fp, r0
 8007a10:	9b04      	ldr	r3, [sp, #16]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	dd05      	ble.n	8007a22 <_dtoa_r+0x84a>
 8007a16:	4631      	mov	r1, r6
 8007a18:	461a      	mov	r2, r3
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	f000 fbf4 	bl	8008208 <__lshift>
 8007a20:	4606      	mov	r6, r0
 8007a22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d069      	beq.n	8007afc <_dtoa_r+0x924>
 8007a28:	4631      	mov	r1, r6
 8007a2a:	4658      	mov	r0, fp
 8007a2c:	f000 fc58 	bl	80082e0 <__mcmp>
 8007a30:	2800      	cmp	r0, #0
 8007a32:	da63      	bge.n	8007afc <_dtoa_r+0x924>
 8007a34:	2300      	movs	r3, #0
 8007a36:	4659      	mov	r1, fp
 8007a38:	220a      	movs	r2, #10
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	f000 fa34 	bl	8007ea8 <__multadd>
 8007a40:	9b08      	ldr	r3, [sp, #32]
 8007a42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a46:	4683      	mov	fp, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	f000 818f 	beq.w	8007d6c <_dtoa_r+0xb94>
 8007a4e:	4639      	mov	r1, r7
 8007a50:	2300      	movs	r3, #0
 8007a52:	220a      	movs	r2, #10
 8007a54:	4620      	mov	r0, r4
 8007a56:	f000 fa27 	bl	8007ea8 <__multadd>
 8007a5a:	f1b9 0f00 	cmp.w	r9, #0
 8007a5e:	4607      	mov	r7, r0
 8007a60:	f300 808e 	bgt.w	8007b80 <_dtoa_r+0x9a8>
 8007a64:	9b05      	ldr	r3, [sp, #20]
 8007a66:	2b02      	cmp	r3, #2
 8007a68:	dc50      	bgt.n	8007b0c <_dtoa_r+0x934>
 8007a6a:	e089      	b.n	8007b80 <_dtoa_r+0x9a8>
 8007a6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a72:	e75d      	b.n	8007930 <_dtoa_r+0x758>
 8007a74:	9b01      	ldr	r3, [sp, #4]
 8007a76:	1e5e      	subs	r6, r3, #1
 8007a78:	9b06      	ldr	r3, [sp, #24]
 8007a7a:	42b3      	cmp	r3, r6
 8007a7c:	bfbf      	itttt	lt
 8007a7e:	9b06      	ldrlt	r3, [sp, #24]
 8007a80:	9606      	strlt	r6, [sp, #24]
 8007a82:	1af2      	sublt	r2, r6, r3
 8007a84:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007a86:	bfb6      	itet	lt
 8007a88:	189b      	addlt	r3, r3, r2
 8007a8a:	1b9e      	subge	r6, r3, r6
 8007a8c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007a8e:	9b01      	ldr	r3, [sp, #4]
 8007a90:	bfb8      	it	lt
 8007a92:	2600      	movlt	r6, #0
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	bfb5      	itete	lt
 8007a98:	eba8 0503 	sublt.w	r5, r8, r3
 8007a9c:	9b01      	ldrge	r3, [sp, #4]
 8007a9e:	2300      	movlt	r3, #0
 8007aa0:	4645      	movge	r5, r8
 8007aa2:	e747      	b.n	8007934 <_dtoa_r+0x75c>
 8007aa4:	9e06      	ldr	r6, [sp, #24]
 8007aa6:	9f08      	ldr	r7, [sp, #32]
 8007aa8:	4645      	mov	r5, r8
 8007aaa:	e74c      	b.n	8007946 <_dtoa_r+0x76e>
 8007aac:	9a06      	ldr	r2, [sp, #24]
 8007aae:	e775      	b.n	800799c <_dtoa_r+0x7c4>
 8007ab0:	9b05      	ldr	r3, [sp, #20]
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	dc18      	bgt.n	8007ae8 <_dtoa_r+0x910>
 8007ab6:	9b02      	ldr	r3, [sp, #8]
 8007ab8:	b9b3      	cbnz	r3, 8007ae8 <_dtoa_r+0x910>
 8007aba:	9b03      	ldr	r3, [sp, #12]
 8007abc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ac0:	b9a3      	cbnz	r3, 8007aec <_dtoa_r+0x914>
 8007ac2:	9b03      	ldr	r3, [sp, #12]
 8007ac4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ac8:	0d1b      	lsrs	r3, r3, #20
 8007aca:	051b      	lsls	r3, r3, #20
 8007acc:	b12b      	cbz	r3, 8007ada <_dtoa_r+0x902>
 8007ace:	9b04      	ldr	r3, [sp, #16]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	9304      	str	r3, [sp, #16]
 8007ad4:	f108 0801 	add.w	r8, r8, #1
 8007ad8:	2301      	movs	r3, #1
 8007ada:	9306      	str	r3, [sp, #24]
 8007adc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f47f af74 	bne.w	80079cc <_dtoa_r+0x7f4>
 8007ae4:	2001      	movs	r0, #1
 8007ae6:	e779      	b.n	80079dc <_dtoa_r+0x804>
 8007ae8:	2300      	movs	r3, #0
 8007aea:	e7f6      	b.n	8007ada <_dtoa_r+0x902>
 8007aec:	9b02      	ldr	r3, [sp, #8]
 8007aee:	e7f4      	b.n	8007ada <_dtoa_r+0x902>
 8007af0:	d085      	beq.n	80079fe <_dtoa_r+0x826>
 8007af2:	4618      	mov	r0, r3
 8007af4:	301c      	adds	r0, #28
 8007af6:	e77d      	b.n	80079f4 <_dtoa_r+0x81c>
 8007af8:	40240000 	.word	0x40240000
 8007afc:	9b01      	ldr	r3, [sp, #4]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	dc38      	bgt.n	8007b74 <_dtoa_r+0x99c>
 8007b02:	9b05      	ldr	r3, [sp, #20]
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	dd35      	ble.n	8007b74 <_dtoa_r+0x99c>
 8007b08:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007b0c:	f1b9 0f00 	cmp.w	r9, #0
 8007b10:	d10d      	bne.n	8007b2e <_dtoa_r+0x956>
 8007b12:	4631      	mov	r1, r6
 8007b14:	464b      	mov	r3, r9
 8007b16:	2205      	movs	r2, #5
 8007b18:	4620      	mov	r0, r4
 8007b1a:	f000 f9c5 	bl	8007ea8 <__multadd>
 8007b1e:	4601      	mov	r1, r0
 8007b20:	4606      	mov	r6, r0
 8007b22:	4658      	mov	r0, fp
 8007b24:	f000 fbdc 	bl	80082e0 <__mcmp>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	f73f adbd 	bgt.w	80076a8 <_dtoa_r+0x4d0>
 8007b2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b30:	9d00      	ldr	r5, [sp, #0]
 8007b32:	ea6f 0a03 	mvn.w	sl, r3
 8007b36:	f04f 0800 	mov.w	r8, #0
 8007b3a:	4631      	mov	r1, r6
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	f000 f991 	bl	8007e64 <_Bfree>
 8007b42:	2f00      	cmp	r7, #0
 8007b44:	f43f aeb4 	beq.w	80078b0 <_dtoa_r+0x6d8>
 8007b48:	f1b8 0f00 	cmp.w	r8, #0
 8007b4c:	d005      	beq.n	8007b5a <_dtoa_r+0x982>
 8007b4e:	45b8      	cmp	r8, r7
 8007b50:	d003      	beq.n	8007b5a <_dtoa_r+0x982>
 8007b52:	4641      	mov	r1, r8
 8007b54:	4620      	mov	r0, r4
 8007b56:	f000 f985 	bl	8007e64 <_Bfree>
 8007b5a:	4639      	mov	r1, r7
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	f000 f981 	bl	8007e64 <_Bfree>
 8007b62:	e6a5      	b.n	80078b0 <_dtoa_r+0x6d8>
 8007b64:	2600      	movs	r6, #0
 8007b66:	4637      	mov	r7, r6
 8007b68:	e7e1      	b.n	8007b2e <_dtoa_r+0x956>
 8007b6a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007b6c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007b70:	4637      	mov	r7, r6
 8007b72:	e599      	b.n	80076a8 <_dtoa_r+0x4d0>
 8007b74:	9b08      	ldr	r3, [sp, #32]
 8007b76:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	f000 80fd 	beq.w	8007d7a <_dtoa_r+0xba2>
 8007b80:	2d00      	cmp	r5, #0
 8007b82:	dd05      	ble.n	8007b90 <_dtoa_r+0x9b8>
 8007b84:	4639      	mov	r1, r7
 8007b86:	462a      	mov	r2, r5
 8007b88:	4620      	mov	r0, r4
 8007b8a:	f000 fb3d 	bl	8008208 <__lshift>
 8007b8e:	4607      	mov	r7, r0
 8007b90:	9b06      	ldr	r3, [sp, #24]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d05c      	beq.n	8007c50 <_dtoa_r+0xa78>
 8007b96:	6879      	ldr	r1, [r7, #4]
 8007b98:	4620      	mov	r0, r4
 8007b9a:	f000 f923 	bl	8007de4 <_Balloc>
 8007b9e:	4605      	mov	r5, r0
 8007ba0:	b928      	cbnz	r0, 8007bae <_dtoa_r+0x9d6>
 8007ba2:	4b80      	ldr	r3, [pc, #512]	; (8007da4 <_dtoa_r+0xbcc>)
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007baa:	f7ff bb2e 	b.w	800720a <_dtoa_r+0x32>
 8007bae:	693a      	ldr	r2, [r7, #16]
 8007bb0:	3202      	adds	r2, #2
 8007bb2:	0092      	lsls	r2, r2, #2
 8007bb4:	f107 010c 	add.w	r1, r7, #12
 8007bb8:	300c      	adds	r0, #12
 8007bba:	f000 f905 	bl	8007dc8 <memcpy>
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	4629      	mov	r1, r5
 8007bc2:	4620      	mov	r0, r4
 8007bc4:	f000 fb20 	bl	8008208 <__lshift>
 8007bc8:	9b00      	ldr	r3, [sp, #0]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	9301      	str	r3, [sp, #4]
 8007bce:	9b00      	ldr	r3, [sp, #0]
 8007bd0:	444b      	add	r3, r9
 8007bd2:	9307      	str	r3, [sp, #28]
 8007bd4:	9b02      	ldr	r3, [sp, #8]
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	46b8      	mov	r8, r7
 8007bdc:	9306      	str	r3, [sp, #24]
 8007bde:	4607      	mov	r7, r0
 8007be0:	9b01      	ldr	r3, [sp, #4]
 8007be2:	4631      	mov	r1, r6
 8007be4:	3b01      	subs	r3, #1
 8007be6:	4658      	mov	r0, fp
 8007be8:	9302      	str	r3, [sp, #8]
 8007bea:	f7ff fa67 	bl	80070bc <quorem>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	3330      	adds	r3, #48	; 0x30
 8007bf2:	9004      	str	r0, [sp, #16]
 8007bf4:	4641      	mov	r1, r8
 8007bf6:	4658      	mov	r0, fp
 8007bf8:	9308      	str	r3, [sp, #32]
 8007bfa:	f000 fb71 	bl	80082e0 <__mcmp>
 8007bfe:	463a      	mov	r2, r7
 8007c00:	4681      	mov	r9, r0
 8007c02:	4631      	mov	r1, r6
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 fb87 	bl	8008318 <__mdiff>
 8007c0a:	68c2      	ldr	r2, [r0, #12]
 8007c0c:	9b08      	ldr	r3, [sp, #32]
 8007c0e:	4605      	mov	r5, r0
 8007c10:	bb02      	cbnz	r2, 8007c54 <_dtoa_r+0xa7c>
 8007c12:	4601      	mov	r1, r0
 8007c14:	4658      	mov	r0, fp
 8007c16:	f000 fb63 	bl	80082e0 <__mcmp>
 8007c1a:	9b08      	ldr	r3, [sp, #32]
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	4629      	mov	r1, r5
 8007c20:	4620      	mov	r0, r4
 8007c22:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007c26:	f000 f91d 	bl	8007e64 <_Bfree>
 8007c2a:	9b05      	ldr	r3, [sp, #20]
 8007c2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c2e:	9d01      	ldr	r5, [sp, #4]
 8007c30:	ea43 0102 	orr.w	r1, r3, r2
 8007c34:	9b06      	ldr	r3, [sp, #24]
 8007c36:	430b      	orrs	r3, r1
 8007c38:	9b08      	ldr	r3, [sp, #32]
 8007c3a:	d10d      	bne.n	8007c58 <_dtoa_r+0xa80>
 8007c3c:	2b39      	cmp	r3, #57	; 0x39
 8007c3e:	d029      	beq.n	8007c94 <_dtoa_r+0xabc>
 8007c40:	f1b9 0f00 	cmp.w	r9, #0
 8007c44:	dd01      	ble.n	8007c4a <_dtoa_r+0xa72>
 8007c46:	9b04      	ldr	r3, [sp, #16]
 8007c48:	3331      	adds	r3, #49	; 0x31
 8007c4a:	9a02      	ldr	r2, [sp, #8]
 8007c4c:	7013      	strb	r3, [r2, #0]
 8007c4e:	e774      	b.n	8007b3a <_dtoa_r+0x962>
 8007c50:	4638      	mov	r0, r7
 8007c52:	e7b9      	b.n	8007bc8 <_dtoa_r+0x9f0>
 8007c54:	2201      	movs	r2, #1
 8007c56:	e7e2      	b.n	8007c1e <_dtoa_r+0xa46>
 8007c58:	f1b9 0f00 	cmp.w	r9, #0
 8007c5c:	db06      	blt.n	8007c6c <_dtoa_r+0xa94>
 8007c5e:	9905      	ldr	r1, [sp, #20]
 8007c60:	ea41 0909 	orr.w	r9, r1, r9
 8007c64:	9906      	ldr	r1, [sp, #24]
 8007c66:	ea59 0101 	orrs.w	r1, r9, r1
 8007c6a:	d120      	bne.n	8007cae <_dtoa_r+0xad6>
 8007c6c:	2a00      	cmp	r2, #0
 8007c6e:	ddec      	ble.n	8007c4a <_dtoa_r+0xa72>
 8007c70:	4659      	mov	r1, fp
 8007c72:	2201      	movs	r2, #1
 8007c74:	4620      	mov	r0, r4
 8007c76:	9301      	str	r3, [sp, #4]
 8007c78:	f000 fac6 	bl	8008208 <__lshift>
 8007c7c:	4631      	mov	r1, r6
 8007c7e:	4683      	mov	fp, r0
 8007c80:	f000 fb2e 	bl	80082e0 <__mcmp>
 8007c84:	2800      	cmp	r0, #0
 8007c86:	9b01      	ldr	r3, [sp, #4]
 8007c88:	dc02      	bgt.n	8007c90 <_dtoa_r+0xab8>
 8007c8a:	d1de      	bne.n	8007c4a <_dtoa_r+0xa72>
 8007c8c:	07da      	lsls	r2, r3, #31
 8007c8e:	d5dc      	bpl.n	8007c4a <_dtoa_r+0xa72>
 8007c90:	2b39      	cmp	r3, #57	; 0x39
 8007c92:	d1d8      	bne.n	8007c46 <_dtoa_r+0xa6e>
 8007c94:	9a02      	ldr	r2, [sp, #8]
 8007c96:	2339      	movs	r3, #57	; 0x39
 8007c98:	7013      	strb	r3, [r2, #0]
 8007c9a:	462b      	mov	r3, r5
 8007c9c:	461d      	mov	r5, r3
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007ca4:	2a39      	cmp	r2, #57	; 0x39
 8007ca6:	d050      	beq.n	8007d4a <_dtoa_r+0xb72>
 8007ca8:	3201      	adds	r2, #1
 8007caa:	701a      	strb	r2, [r3, #0]
 8007cac:	e745      	b.n	8007b3a <_dtoa_r+0x962>
 8007cae:	2a00      	cmp	r2, #0
 8007cb0:	dd03      	ble.n	8007cba <_dtoa_r+0xae2>
 8007cb2:	2b39      	cmp	r3, #57	; 0x39
 8007cb4:	d0ee      	beq.n	8007c94 <_dtoa_r+0xabc>
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	e7c7      	b.n	8007c4a <_dtoa_r+0xa72>
 8007cba:	9a01      	ldr	r2, [sp, #4]
 8007cbc:	9907      	ldr	r1, [sp, #28]
 8007cbe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007cc2:	428a      	cmp	r2, r1
 8007cc4:	d02a      	beq.n	8007d1c <_dtoa_r+0xb44>
 8007cc6:	4659      	mov	r1, fp
 8007cc8:	2300      	movs	r3, #0
 8007cca:	220a      	movs	r2, #10
 8007ccc:	4620      	mov	r0, r4
 8007cce:	f000 f8eb 	bl	8007ea8 <__multadd>
 8007cd2:	45b8      	cmp	r8, r7
 8007cd4:	4683      	mov	fp, r0
 8007cd6:	f04f 0300 	mov.w	r3, #0
 8007cda:	f04f 020a 	mov.w	r2, #10
 8007cde:	4641      	mov	r1, r8
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	d107      	bne.n	8007cf4 <_dtoa_r+0xb1c>
 8007ce4:	f000 f8e0 	bl	8007ea8 <__multadd>
 8007ce8:	4680      	mov	r8, r0
 8007cea:	4607      	mov	r7, r0
 8007cec:	9b01      	ldr	r3, [sp, #4]
 8007cee:	3301      	adds	r3, #1
 8007cf0:	9301      	str	r3, [sp, #4]
 8007cf2:	e775      	b.n	8007be0 <_dtoa_r+0xa08>
 8007cf4:	f000 f8d8 	bl	8007ea8 <__multadd>
 8007cf8:	4639      	mov	r1, r7
 8007cfa:	4680      	mov	r8, r0
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	220a      	movs	r2, #10
 8007d00:	4620      	mov	r0, r4
 8007d02:	f000 f8d1 	bl	8007ea8 <__multadd>
 8007d06:	4607      	mov	r7, r0
 8007d08:	e7f0      	b.n	8007cec <_dtoa_r+0xb14>
 8007d0a:	f1b9 0f00 	cmp.w	r9, #0
 8007d0e:	9a00      	ldr	r2, [sp, #0]
 8007d10:	bfcc      	ite	gt
 8007d12:	464d      	movgt	r5, r9
 8007d14:	2501      	movle	r5, #1
 8007d16:	4415      	add	r5, r2
 8007d18:	f04f 0800 	mov.w	r8, #0
 8007d1c:	4659      	mov	r1, fp
 8007d1e:	2201      	movs	r2, #1
 8007d20:	4620      	mov	r0, r4
 8007d22:	9301      	str	r3, [sp, #4]
 8007d24:	f000 fa70 	bl	8008208 <__lshift>
 8007d28:	4631      	mov	r1, r6
 8007d2a:	4683      	mov	fp, r0
 8007d2c:	f000 fad8 	bl	80082e0 <__mcmp>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	dcb2      	bgt.n	8007c9a <_dtoa_r+0xac2>
 8007d34:	d102      	bne.n	8007d3c <_dtoa_r+0xb64>
 8007d36:	9b01      	ldr	r3, [sp, #4]
 8007d38:	07db      	lsls	r3, r3, #31
 8007d3a:	d4ae      	bmi.n	8007c9a <_dtoa_r+0xac2>
 8007d3c:	462b      	mov	r3, r5
 8007d3e:	461d      	mov	r5, r3
 8007d40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d44:	2a30      	cmp	r2, #48	; 0x30
 8007d46:	d0fa      	beq.n	8007d3e <_dtoa_r+0xb66>
 8007d48:	e6f7      	b.n	8007b3a <_dtoa_r+0x962>
 8007d4a:	9a00      	ldr	r2, [sp, #0]
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d1a5      	bne.n	8007c9c <_dtoa_r+0xac4>
 8007d50:	f10a 0a01 	add.w	sl, sl, #1
 8007d54:	2331      	movs	r3, #49	; 0x31
 8007d56:	e779      	b.n	8007c4c <_dtoa_r+0xa74>
 8007d58:	4b13      	ldr	r3, [pc, #76]	; (8007da8 <_dtoa_r+0xbd0>)
 8007d5a:	f7ff baaf 	b.w	80072bc <_dtoa_r+0xe4>
 8007d5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f47f aa86 	bne.w	8007272 <_dtoa_r+0x9a>
 8007d66:	4b11      	ldr	r3, [pc, #68]	; (8007dac <_dtoa_r+0xbd4>)
 8007d68:	f7ff baa8 	b.w	80072bc <_dtoa_r+0xe4>
 8007d6c:	f1b9 0f00 	cmp.w	r9, #0
 8007d70:	dc03      	bgt.n	8007d7a <_dtoa_r+0xba2>
 8007d72:	9b05      	ldr	r3, [sp, #20]
 8007d74:	2b02      	cmp	r3, #2
 8007d76:	f73f aec9 	bgt.w	8007b0c <_dtoa_r+0x934>
 8007d7a:	9d00      	ldr	r5, [sp, #0]
 8007d7c:	4631      	mov	r1, r6
 8007d7e:	4658      	mov	r0, fp
 8007d80:	f7ff f99c 	bl	80070bc <quorem>
 8007d84:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007d88:	f805 3b01 	strb.w	r3, [r5], #1
 8007d8c:	9a00      	ldr	r2, [sp, #0]
 8007d8e:	1aaa      	subs	r2, r5, r2
 8007d90:	4591      	cmp	r9, r2
 8007d92:	ddba      	ble.n	8007d0a <_dtoa_r+0xb32>
 8007d94:	4659      	mov	r1, fp
 8007d96:	2300      	movs	r3, #0
 8007d98:	220a      	movs	r2, #10
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	f000 f884 	bl	8007ea8 <__multadd>
 8007da0:	4683      	mov	fp, r0
 8007da2:	e7eb      	b.n	8007d7c <_dtoa_r+0xba4>
 8007da4:	08009687 	.word	0x08009687
 8007da8:	080095e0 	.word	0x080095e0
 8007dac:	08009604 	.word	0x08009604

08007db0 <_localeconv_r>:
 8007db0:	4800      	ldr	r0, [pc, #0]	; (8007db4 <_localeconv_r+0x4>)
 8007db2:	4770      	bx	lr
 8007db4:	20000170 	.word	0x20000170

08007db8 <malloc>:
 8007db8:	4b02      	ldr	r3, [pc, #8]	; (8007dc4 <malloc+0xc>)
 8007dba:	4601      	mov	r1, r0
 8007dbc:	6818      	ldr	r0, [r3, #0]
 8007dbe:	f000 bbef 	b.w	80085a0 <_malloc_r>
 8007dc2:	bf00      	nop
 8007dc4:	2000001c 	.word	0x2000001c

08007dc8 <memcpy>:
 8007dc8:	440a      	add	r2, r1
 8007dca:	4291      	cmp	r1, r2
 8007dcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dd0:	d100      	bne.n	8007dd4 <memcpy+0xc>
 8007dd2:	4770      	bx	lr
 8007dd4:	b510      	push	{r4, lr}
 8007dd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dde:	4291      	cmp	r1, r2
 8007de0:	d1f9      	bne.n	8007dd6 <memcpy+0xe>
 8007de2:	bd10      	pop	{r4, pc}

08007de4 <_Balloc>:
 8007de4:	b570      	push	{r4, r5, r6, lr}
 8007de6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007de8:	4604      	mov	r4, r0
 8007dea:	460d      	mov	r5, r1
 8007dec:	b976      	cbnz	r6, 8007e0c <_Balloc+0x28>
 8007dee:	2010      	movs	r0, #16
 8007df0:	f7ff ffe2 	bl	8007db8 <malloc>
 8007df4:	4602      	mov	r2, r0
 8007df6:	6260      	str	r0, [r4, #36]	; 0x24
 8007df8:	b920      	cbnz	r0, 8007e04 <_Balloc+0x20>
 8007dfa:	4b18      	ldr	r3, [pc, #96]	; (8007e5c <_Balloc+0x78>)
 8007dfc:	4818      	ldr	r0, [pc, #96]	; (8007e60 <_Balloc+0x7c>)
 8007dfe:	2166      	movs	r1, #102	; 0x66
 8007e00:	f000 fd94 	bl	800892c <__assert_func>
 8007e04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e08:	6006      	str	r6, [r0, #0]
 8007e0a:	60c6      	str	r6, [r0, #12]
 8007e0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e0e:	68f3      	ldr	r3, [r6, #12]
 8007e10:	b183      	cbz	r3, 8007e34 <_Balloc+0x50>
 8007e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e14:	68db      	ldr	r3, [r3, #12]
 8007e16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e1a:	b9b8      	cbnz	r0, 8007e4c <_Balloc+0x68>
 8007e1c:	2101      	movs	r1, #1
 8007e1e:	fa01 f605 	lsl.w	r6, r1, r5
 8007e22:	1d72      	adds	r2, r6, #5
 8007e24:	0092      	lsls	r2, r2, #2
 8007e26:	4620      	mov	r0, r4
 8007e28:	f000 fb5a 	bl	80084e0 <_calloc_r>
 8007e2c:	b160      	cbz	r0, 8007e48 <_Balloc+0x64>
 8007e2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e32:	e00e      	b.n	8007e52 <_Balloc+0x6e>
 8007e34:	2221      	movs	r2, #33	; 0x21
 8007e36:	2104      	movs	r1, #4
 8007e38:	4620      	mov	r0, r4
 8007e3a:	f000 fb51 	bl	80084e0 <_calloc_r>
 8007e3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e40:	60f0      	str	r0, [r6, #12]
 8007e42:	68db      	ldr	r3, [r3, #12]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d1e4      	bne.n	8007e12 <_Balloc+0x2e>
 8007e48:	2000      	movs	r0, #0
 8007e4a:	bd70      	pop	{r4, r5, r6, pc}
 8007e4c:	6802      	ldr	r2, [r0, #0]
 8007e4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e52:	2300      	movs	r3, #0
 8007e54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e58:	e7f7      	b.n	8007e4a <_Balloc+0x66>
 8007e5a:	bf00      	nop
 8007e5c:	08009611 	.word	0x08009611
 8007e60:	08009698 	.word	0x08009698

08007e64 <_Bfree>:
 8007e64:	b570      	push	{r4, r5, r6, lr}
 8007e66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e68:	4605      	mov	r5, r0
 8007e6a:	460c      	mov	r4, r1
 8007e6c:	b976      	cbnz	r6, 8007e8c <_Bfree+0x28>
 8007e6e:	2010      	movs	r0, #16
 8007e70:	f7ff ffa2 	bl	8007db8 <malloc>
 8007e74:	4602      	mov	r2, r0
 8007e76:	6268      	str	r0, [r5, #36]	; 0x24
 8007e78:	b920      	cbnz	r0, 8007e84 <_Bfree+0x20>
 8007e7a:	4b09      	ldr	r3, [pc, #36]	; (8007ea0 <_Bfree+0x3c>)
 8007e7c:	4809      	ldr	r0, [pc, #36]	; (8007ea4 <_Bfree+0x40>)
 8007e7e:	218a      	movs	r1, #138	; 0x8a
 8007e80:	f000 fd54 	bl	800892c <__assert_func>
 8007e84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e88:	6006      	str	r6, [r0, #0]
 8007e8a:	60c6      	str	r6, [r0, #12]
 8007e8c:	b13c      	cbz	r4, 8007e9e <_Bfree+0x3a>
 8007e8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007e90:	6862      	ldr	r2, [r4, #4]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e98:	6021      	str	r1, [r4, #0]
 8007e9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e9e:	bd70      	pop	{r4, r5, r6, pc}
 8007ea0:	08009611 	.word	0x08009611
 8007ea4:	08009698 	.word	0x08009698

08007ea8 <__multadd>:
 8007ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eac:	690e      	ldr	r6, [r1, #16]
 8007eae:	4607      	mov	r7, r0
 8007eb0:	4698      	mov	r8, r3
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	f101 0014 	add.w	r0, r1, #20
 8007eb8:	2300      	movs	r3, #0
 8007eba:	6805      	ldr	r5, [r0, #0]
 8007ebc:	b2a9      	uxth	r1, r5
 8007ebe:	fb02 8101 	mla	r1, r2, r1, r8
 8007ec2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007ec6:	0c2d      	lsrs	r5, r5, #16
 8007ec8:	fb02 c505 	mla	r5, r2, r5, ip
 8007ecc:	b289      	uxth	r1, r1
 8007ece:	3301      	adds	r3, #1
 8007ed0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007ed4:	429e      	cmp	r6, r3
 8007ed6:	f840 1b04 	str.w	r1, [r0], #4
 8007eda:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007ede:	dcec      	bgt.n	8007eba <__multadd+0x12>
 8007ee0:	f1b8 0f00 	cmp.w	r8, #0
 8007ee4:	d022      	beq.n	8007f2c <__multadd+0x84>
 8007ee6:	68a3      	ldr	r3, [r4, #8]
 8007ee8:	42b3      	cmp	r3, r6
 8007eea:	dc19      	bgt.n	8007f20 <__multadd+0x78>
 8007eec:	6861      	ldr	r1, [r4, #4]
 8007eee:	4638      	mov	r0, r7
 8007ef0:	3101      	adds	r1, #1
 8007ef2:	f7ff ff77 	bl	8007de4 <_Balloc>
 8007ef6:	4605      	mov	r5, r0
 8007ef8:	b928      	cbnz	r0, 8007f06 <__multadd+0x5e>
 8007efa:	4602      	mov	r2, r0
 8007efc:	4b0d      	ldr	r3, [pc, #52]	; (8007f34 <__multadd+0x8c>)
 8007efe:	480e      	ldr	r0, [pc, #56]	; (8007f38 <__multadd+0x90>)
 8007f00:	21b5      	movs	r1, #181	; 0xb5
 8007f02:	f000 fd13 	bl	800892c <__assert_func>
 8007f06:	6922      	ldr	r2, [r4, #16]
 8007f08:	3202      	adds	r2, #2
 8007f0a:	f104 010c 	add.w	r1, r4, #12
 8007f0e:	0092      	lsls	r2, r2, #2
 8007f10:	300c      	adds	r0, #12
 8007f12:	f7ff ff59 	bl	8007dc8 <memcpy>
 8007f16:	4621      	mov	r1, r4
 8007f18:	4638      	mov	r0, r7
 8007f1a:	f7ff ffa3 	bl	8007e64 <_Bfree>
 8007f1e:	462c      	mov	r4, r5
 8007f20:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007f24:	3601      	adds	r6, #1
 8007f26:	f8c3 8014 	str.w	r8, [r3, #20]
 8007f2a:	6126      	str	r6, [r4, #16]
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f32:	bf00      	nop
 8007f34:	08009687 	.word	0x08009687
 8007f38:	08009698 	.word	0x08009698

08007f3c <__hi0bits>:
 8007f3c:	0c03      	lsrs	r3, r0, #16
 8007f3e:	041b      	lsls	r3, r3, #16
 8007f40:	b9d3      	cbnz	r3, 8007f78 <__hi0bits+0x3c>
 8007f42:	0400      	lsls	r0, r0, #16
 8007f44:	2310      	movs	r3, #16
 8007f46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007f4a:	bf04      	itt	eq
 8007f4c:	0200      	lsleq	r0, r0, #8
 8007f4e:	3308      	addeq	r3, #8
 8007f50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007f54:	bf04      	itt	eq
 8007f56:	0100      	lsleq	r0, r0, #4
 8007f58:	3304      	addeq	r3, #4
 8007f5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007f5e:	bf04      	itt	eq
 8007f60:	0080      	lsleq	r0, r0, #2
 8007f62:	3302      	addeq	r3, #2
 8007f64:	2800      	cmp	r0, #0
 8007f66:	db05      	blt.n	8007f74 <__hi0bits+0x38>
 8007f68:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007f6c:	f103 0301 	add.w	r3, r3, #1
 8007f70:	bf08      	it	eq
 8007f72:	2320      	moveq	r3, #32
 8007f74:	4618      	mov	r0, r3
 8007f76:	4770      	bx	lr
 8007f78:	2300      	movs	r3, #0
 8007f7a:	e7e4      	b.n	8007f46 <__hi0bits+0xa>

08007f7c <__lo0bits>:
 8007f7c:	6803      	ldr	r3, [r0, #0]
 8007f7e:	f013 0207 	ands.w	r2, r3, #7
 8007f82:	4601      	mov	r1, r0
 8007f84:	d00b      	beq.n	8007f9e <__lo0bits+0x22>
 8007f86:	07da      	lsls	r2, r3, #31
 8007f88:	d424      	bmi.n	8007fd4 <__lo0bits+0x58>
 8007f8a:	0798      	lsls	r0, r3, #30
 8007f8c:	bf49      	itett	mi
 8007f8e:	085b      	lsrmi	r3, r3, #1
 8007f90:	089b      	lsrpl	r3, r3, #2
 8007f92:	2001      	movmi	r0, #1
 8007f94:	600b      	strmi	r3, [r1, #0]
 8007f96:	bf5c      	itt	pl
 8007f98:	600b      	strpl	r3, [r1, #0]
 8007f9a:	2002      	movpl	r0, #2
 8007f9c:	4770      	bx	lr
 8007f9e:	b298      	uxth	r0, r3
 8007fa0:	b9b0      	cbnz	r0, 8007fd0 <__lo0bits+0x54>
 8007fa2:	0c1b      	lsrs	r3, r3, #16
 8007fa4:	2010      	movs	r0, #16
 8007fa6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007faa:	bf04      	itt	eq
 8007fac:	0a1b      	lsreq	r3, r3, #8
 8007fae:	3008      	addeq	r0, #8
 8007fb0:	071a      	lsls	r2, r3, #28
 8007fb2:	bf04      	itt	eq
 8007fb4:	091b      	lsreq	r3, r3, #4
 8007fb6:	3004      	addeq	r0, #4
 8007fb8:	079a      	lsls	r2, r3, #30
 8007fba:	bf04      	itt	eq
 8007fbc:	089b      	lsreq	r3, r3, #2
 8007fbe:	3002      	addeq	r0, #2
 8007fc0:	07da      	lsls	r2, r3, #31
 8007fc2:	d403      	bmi.n	8007fcc <__lo0bits+0x50>
 8007fc4:	085b      	lsrs	r3, r3, #1
 8007fc6:	f100 0001 	add.w	r0, r0, #1
 8007fca:	d005      	beq.n	8007fd8 <__lo0bits+0x5c>
 8007fcc:	600b      	str	r3, [r1, #0]
 8007fce:	4770      	bx	lr
 8007fd0:	4610      	mov	r0, r2
 8007fd2:	e7e8      	b.n	8007fa6 <__lo0bits+0x2a>
 8007fd4:	2000      	movs	r0, #0
 8007fd6:	4770      	bx	lr
 8007fd8:	2020      	movs	r0, #32
 8007fda:	4770      	bx	lr

08007fdc <__i2b>:
 8007fdc:	b510      	push	{r4, lr}
 8007fde:	460c      	mov	r4, r1
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	f7ff feff 	bl	8007de4 <_Balloc>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	b928      	cbnz	r0, 8007ff6 <__i2b+0x1a>
 8007fea:	4b05      	ldr	r3, [pc, #20]	; (8008000 <__i2b+0x24>)
 8007fec:	4805      	ldr	r0, [pc, #20]	; (8008004 <__i2b+0x28>)
 8007fee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007ff2:	f000 fc9b 	bl	800892c <__assert_func>
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	6144      	str	r4, [r0, #20]
 8007ffa:	6103      	str	r3, [r0, #16]
 8007ffc:	bd10      	pop	{r4, pc}
 8007ffe:	bf00      	nop
 8008000:	08009687 	.word	0x08009687
 8008004:	08009698 	.word	0x08009698

08008008 <__multiply>:
 8008008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800800c:	4614      	mov	r4, r2
 800800e:	690a      	ldr	r2, [r1, #16]
 8008010:	6923      	ldr	r3, [r4, #16]
 8008012:	429a      	cmp	r2, r3
 8008014:	bfb8      	it	lt
 8008016:	460b      	movlt	r3, r1
 8008018:	460d      	mov	r5, r1
 800801a:	bfbc      	itt	lt
 800801c:	4625      	movlt	r5, r4
 800801e:	461c      	movlt	r4, r3
 8008020:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008024:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008028:	68ab      	ldr	r3, [r5, #8]
 800802a:	6869      	ldr	r1, [r5, #4]
 800802c:	eb0a 0709 	add.w	r7, sl, r9
 8008030:	42bb      	cmp	r3, r7
 8008032:	b085      	sub	sp, #20
 8008034:	bfb8      	it	lt
 8008036:	3101      	addlt	r1, #1
 8008038:	f7ff fed4 	bl	8007de4 <_Balloc>
 800803c:	b930      	cbnz	r0, 800804c <__multiply+0x44>
 800803e:	4602      	mov	r2, r0
 8008040:	4b42      	ldr	r3, [pc, #264]	; (800814c <__multiply+0x144>)
 8008042:	4843      	ldr	r0, [pc, #268]	; (8008150 <__multiply+0x148>)
 8008044:	f240 115d 	movw	r1, #349	; 0x15d
 8008048:	f000 fc70 	bl	800892c <__assert_func>
 800804c:	f100 0614 	add.w	r6, r0, #20
 8008050:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008054:	4633      	mov	r3, r6
 8008056:	2200      	movs	r2, #0
 8008058:	4543      	cmp	r3, r8
 800805a:	d31e      	bcc.n	800809a <__multiply+0x92>
 800805c:	f105 0c14 	add.w	ip, r5, #20
 8008060:	f104 0314 	add.w	r3, r4, #20
 8008064:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008068:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800806c:	9202      	str	r2, [sp, #8]
 800806e:	ebac 0205 	sub.w	r2, ip, r5
 8008072:	3a15      	subs	r2, #21
 8008074:	f022 0203 	bic.w	r2, r2, #3
 8008078:	3204      	adds	r2, #4
 800807a:	f105 0115 	add.w	r1, r5, #21
 800807e:	458c      	cmp	ip, r1
 8008080:	bf38      	it	cc
 8008082:	2204      	movcc	r2, #4
 8008084:	9201      	str	r2, [sp, #4]
 8008086:	9a02      	ldr	r2, [sp, #8]
 8008088:	9303      	str	r3, [sp, #12]
 800808a:	429a      	cmp	r2, r3
 800808c:	d808      	bhi.n	80080a0 <__multiply+0x98>
 800808e:	2f00      	cmp	r7, #0
 8008090:	dc55      	bgt.n	800813e <__multiply+0x136>
 8008092:	6107      	str	r7, [r0, #16]
 8008094:	b005      	add	sp, #20
 8008096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800809a:	f843 2b04 	str.w	r2, [r3], #4
 800809e:	e7db      	b.n	8008058 <__multiply+0x50>
 80080a0:	f8b3 a000 	ldrh.w	sl, [r3]
 80080a4:	f1ba 0f00 	cmp.w	sl, #0
 80080a8:	d020      	beq.n	80080ec <__multiply+0xe4>
 80080aa:	f105 0e14 	add.w	lr, r5, #20
 80080ae:	46b1      	mov	r9, r6
 80080b0:	2200      	movs	r2, #0
 80080b2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80080b6:	f8d9 b000 	ldr.w	fp, [r9]
 80080ba:	b2a1      	uxth	r1, r4
 80080bc:	fa1f fb8b 	uxth.w	fp, fp
 80080c0:	fb0a b101 	mla	r1, sl, r1, fp
 80080c4:	4411      	add	r1, r2
 80080c6:	f8d9 2000 	ldr.w	r2, [r9]
 80080ca:	0c24      	lsrs	r4, r4, #16
 80080cc:	0c12      	lsrs	r2, r2, #16
 80080ce:	fb0a 2404 	mla	r4, sl, r4, r2
 80080d2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80080d6:	b289      	uxth	r1, r1
 80080d8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80080dc:	45f4      	cmp	ip, lr
 80080de:	f849 1b04 	str.w	r1, [r9], #4
 80080e2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80080e6:	d8e4      	bhi.n	80080b2 <__multiply+0xaa>
 80080e8:	9901      	ldr	r1, [sp, #4]
 80080ea:	5072      	str	r2, [r6, r1]
 80080ec:	9a03      	ldr	r2, [sp, #12]
 80080ee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80080f2:	3304      	adds	r3, #4
 80080f4:	f1b9 0f00 	cmp.w	r9, #0
 80080f8:	d01f      	beq.n	800813a <__multiply+0x132>
 80080fa:	6834      	ldr	r4, [r6, #0]
 80080fc:	f105 0114 	add.w	r1, r5, #20
 8008100:	46b6      	mov	lr, r6
 8008102:	f04f 0a00 	mov.w	sl, #0
 8008106:	880a      	ldrh	r2, [r1, #0]
 8008108:	f8be b002 	ldrh.w	fp, [lr, #2]
 800810c:	fb09 b202 	mla	r2, r9, r2, fp
 8008110:	4492      	add	sl, r2
 8008112:	b2a4      	uxth	r4, r4
 8008114:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008118:	f84e 4b04 	str.w	r4, [lr], #4
 800811c:	f851 4b04 	ldr.w	r4, [r1], #4
 8008120:	f8be 2000 	ldrh.w	r2, [lr]
 8008124:	0c24      	lsrs	r4, r4, #16
 8008126:	fb09 2404 	mla	r4, r9, r4, r2
 800812a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800812e:	458c      	cmp	ip, r1
 8008130:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008134:	d8e7      	bhi.n	8008106 <__multiply+0xfe>
 8008136:	9a01      	ldr	r2, [sp, #4]
 8008138:	50b4      	str	r4, [r6, r2]
 800813a:	3604      	adds	r6, #4
 800813c:	e7a3      	b.n	8008086 <__multiply+0x7e>
 800813e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008142:	2b00      	cmp	r3, #0
 8008144:	d1a5      	bne.n	8008092 <__multiply+0x8a>
 8008146:	3f01      	subs	r7, #1
 8008148:	e7a1      	b.n	800808e <__multiply+0x86>
 800814a:	bf00      	nop
 800814c:	08009687 	.word	0x08009687
 8008150:	08009698 	.word	0x08009698

08008154 <__pow5mult>:
 8008154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008158:	4615      	mov	r5, r2
 800815a:	f012 0203 	ands.w	r2, r2, #3
 800815e:	4606      	mov	r6, r0
 8008160:	460f      	mov	r7, r1
 8008162:	d007      	beq.n	8008174 <__pow5mult+0x20>
 8008164:	4c25      	ldr	r4, [pc, #148]	; (80081fc <__pow5mult+0xa8>)
 8008166:	3a01      	subs	r2, #1
 8008168:	2300      	movs	r3, #0
 800816a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800816e:	f7ff fe9b 	bl	8007ea8 <__multadd>
 8008172:	4607      	mov	r7, r0
 8008174:	10ad      	asrs	r5, r5, #2
 8008176:	d03d      	beq.n	80081f4 <__pow5mult+0xa0>
 8008178:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800817a:	b97c      	cbnz	r4, 800819c <__pow5mult+0x48>
 800817c:	2010      	movs	r0, #16
 800817e:	f7ff fe1b 	bl	8007db8 <malloc>
 8008182:	4602      	mov	r2, r0
 8008184:	6270      	str	r0, [r6, #36]	; 0x24
 8008186:	b928      	cbnz	r0, 8008194 <__pow5mult+0x40>
 8008188:	4b1d      	ldr	r3, [pc, #116]	; (8008200 <__pow5mult+0xac>)
 800818a:	481e      	ldr	r0, [pc, #120]	; (8008204 <__pow5mult+0xb0>)
 800818c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008190:	f000 fbcc 	bl	800892c <__assert_func>
 8008194:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008198:	6004      	str	r4, [r0, #0]
 800819a:	60c4      	str	r4, [r0, #12]
 800819c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80081a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081a4:	b94c      	cbnz	r4, 80081ba <__pow5mult+0x66>
 80081a6:	f240 2171 	movw	r1, #625	; 0x271
 80081aa:	4630      	mov	r0, r6
 80081ac:	f7ff ff16 	bl	8007fdc <__i2b>
 80081b0:	2300      	movs	r3, #0
 80081b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80081b6:	4604      	mov	r4, r0
 80081b8:	6003      	str	r3, [r0, #0]
 80081ba:	f04f 0900 	mov.w	r9, #0
 80081be:	07eb      	lsls	r3, r5, #31
 80081c0:	d50a      	bpl.n	80081d8 <__pow5mult+0x84>
 80081c2:	4639      	mov	r1, r7
 80081c4:	4622      	mov	r2, r4
 80081c6:	4630      	mov	r0, r6
 80081c8:	f7ff ff1e 	bl	8008008 <__multiply>
 80081cc:	4639      	mov	r1, r7
 80081ce:	4680      	mov	r8, r0
 80081d0:	4630      	mov	r0, r6
 80081d2:	f7ff fe47 	bl	8007e64 <_Bfree>
 80081d6:	4647      	mov	r7, r8
 80081d8:	106d      	asrs	r5, r5, #1
 80081da:	d00b      	beq.n	80081f4 <__pow5mult+0xa0>
 80081dc:	6820      	ldr	r0, [r4, #0]
 80081de:	b938      	cbnz	r0, 80081f0 <__pow5mult+0x9c>
 80081e0:	4622      	mov	r2, r4
 80081e2:	4621      	mov	r1, r4
 80081e4:	4630      	mov	r0, r6
 80081e6:	f7ff ff0f 	bl	8008008 <__multiply>
 80081ea:	6020      	str	r0, [r4, #0]
 80081ec:	f8c0 9000 	str.w	r9, [r0]
 80081f0:	4604      	mov	r4, r0
 80081f2:	e7e4      	b.n	80081be <__pow5mult+0x6a>
 80081f4:	4638      	mov	r0, r7
 80081f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081fa:	bf00      	nop
 80081fc:	080097e8 	.word	0x080097e8
 8008200:	08009611 	.word	0x08009611
 8008204:	08009698 	.word	0x08009698

08008208 <__lshift>:
 8008208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800820c:	460c      	mov	r4, r1
 800820e:	6849      	ldr	r1, [r1, #4]
 8008210:	6923      	ldr	r3, [r4, #16]
 8008212:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008216:	68a3      	ldr	r3, [r4, #8]
 8008218:	4607      	mov	r7, r0
 800821a:	4691      	mov	r9, r2
 800821c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008220:	f108 0601 	add.w	r6, r8, #1
 8008224:	42b3      	cmp	r3, r6
 8008226:	db0b      	blt.n	8008240 <__lshift+0x38>
 8008228:	4638      	mov	r0, r7
 800822a:	f7ff fddb 	bl	8007de4 <_Balloc>
 800822e:	4605      	mov	r5, r0
 8008230:	b948      	cbnz	r0, 8008246 <__lshift+0x3e>
 8008232:	4602      	mov	r2, r0
 8008234:	4b28      	ldr	r3, [pc, #160]	; (80082d8 <__lshift+0xd0>)
 8008236:	4829      	ldr	r0, [pc, #164]	; (80082dc <__lshift+0xd4>)
 8008238:	f240 11d9 	movw	r1, #473	; 0x1d9
 800823c:	f000 fb76 	bl	800892c <__assert_func>
 8008240:	3101      	adds	r1, #1
 8008242:	005b      	lsls	r3, r3, #1
 8008244:	e7ee      	b.n	8008224 <__lshift+0x1c>
 8008246:	2300      	movs	r3, #0
 8008248:	f100 0114 	add.w	r1, r0, #20
 800824c:	f100 0210 	add.w	r2, r0, #16
 8008250:	4618      	mov	r0, r3
 8008252:	4553      	cmp	r3, sl
 8008254:	db33      	blt.n	80082be <__lshift+0xb6>
 8008256:	6920      	ldr	r0, [r4, #16]
 8008258:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800825c:	f104 0314 	add.w	r3, r4, #20
 8008260:	f019 091f 	ands.w	r9, r9, #31
 8008264:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008268:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800826c:	d02b      	beq.n	80082c6 <__lshift+0xbe>
 800826e:	f1c9 0e20 	rsb	lr, r9, #32
 8008272:	468a      	mov	sl, r1
 8008274:	2200      	movs	r2, #0
 8008276:	6818      	ldr	r0, [r3, #0]
 8008278:	fa00 f009 	lsl.w	r0, r0, r9
 800827c:	4302      	orrs	r2, r0
 800827e:	f84a 2b04 	str.w	r2, [sl], #4
 8008282:	f853 2b04 	ldr.w	r2, [r3], #4
 8008286:	459c      	cmp	ip, r3
 8008288:	fa22 f20e 	lsr.w	r2, r2, lr
 800828c:	d8f3      	bhi.n	8008276 <__lshift+0x6e>
 800828e:	ebac 0304 	sub.w	r3, ip, r4
 8008292:	3b15      	subs	r3, #21
 8008294:	f023 0303 	bic.w	r3, r3, #3
 8008298:	3304      	adds	r3, #4
 800829a:	f104 0015 	add.w	r0, r4, #21
 800829e:	4584      	cmp	ip, r0
 80082a0:	bf38      	it	cc
 80082a2:	2304      	movcc	r3, #4
 80082a4:	50ca      	str	r2, [r1, r3]
 80082a6:	b10a      	cbz	r2, 80082ac <__lshift+0xa4>
 80082a8:	f108 0602 	add.w	r6, r8, #2
 80082ac:	3e01      	subs	r6, #1
 80082ae:	4638      	mov	r0, r7
 80082b0:	612e      	str	r6, [r5, #16]
 80082b2:	4621      	mov	r1, r4
 80082b4:	f7ff fdd6 	bl	8007e64 <_Bfree>
 80082b8:	4628      	mov	r0, r5
 80082ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082be:	f842 0f04 	str.w	r0, [r2, #4]!
 80082c2:	3301      	adds	r3, #1
 80082c4:	e7c5      	b.n	8008252 <__lshift+0x4a>
 80082c6:	3904      	subs	r1, #4
 80082c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80082cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80082d0:	459c      	cmp	ip, r3
 80082d2:	d8f9      	bhi.n	80082c8 <__lshift+0xc0>
 80082d4:	e7ea      	b.n	80082ac <__lshift+0xa4>
 80082d6:	bf00      	nop
 80082d8:	08009687 	.word	0x08009687
 80082dc:	08009698 	.word	0x08009698

080082e0 <__mcmp>:
 80082e0:	b530      	push	{r4, r5, lr}
 80082e2:	6902      	ldr	r2, [r0, #16]
 80082e4:	690c      	ldr	r4, [r1, #16]
 80082e6:	1b12      	subs	r2, r2, r4
 80082e8:	d10e      	bne.n	8008308 <__mcmp+0x28>
 80082ea:	f100 0314 	add.w	r3, r0, #20
 80082ee:	3114      	adds	r1, #20
 80082f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80082f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80082f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80082fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008300:	42a5      	cmp	r5, r4
 8008302:	d003      	beq.n	800830c <__mcmp+0x2c>
 8008304:	d305      	bcc.n	8008312 <__mcmp+0x32>
 8008306:	2201      	movs	r2, #1
 8008308:	4610      	mov	r0, r2
 800830a:	bd30      	pop	{r4, r5, pc}
 800830c:	4283      	cmp	r3, r0
 800830e:	d3f3      	bcc.n	80082f8 <__mcmp+0x18>
 8008310:	e7fa      	b.n	8008308 <__mcmp+0x28>
 8008312:	f04f 32ff 	mov.w	r2, #4294967295
 8008316:	e7f7      	b.n	8008308 <__mcmp+0x28>

08008318 <__mdiff>:
 8008318:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800831c:	460c      	mov	r4, r1
 800831e:	4606      	mov	r6, r0
 8008320:	4611      	mov	r1, r2
 8008322:	4620      	mov	r0, r4
 8008324:	4617      	mov	r7, r2
 8008326:	f7ff ffdb 	bl	80082e0 <__mcmp>
 800832a:	1e05      	subs	r5, r0, #0
 800832c:	d110      	bne.n	8008350 <__mdiff+0x38>
 800832e:	4629      	mov	r1, r5
 8008330:	4630      	mov	r0, r6
 8008332:	f7ff fd57 	bl	8007de4 <_Balloc>
 8008336:	b930      	cbnz	r0, 8008346 <__mdiff+0x2e>
 8008338:	4b39      	ldr	r3, [pc, #228]	; (8008420 <__mdiff+0x108>)
 800833a:	4602      	mov	r2, r0
 800833c:	f240 2132 	movw	r1, #562	; 0x232
 8008340:	4838      	ldr	r0, [pc, #224]	; (8008424 <__mdiff+0x10c>)
 8008342:	f000 faf3 	bl	800892c <__assert_func>
 8008346:	2301      	movs	r3, #1
 8008348:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800834c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008350:	bfa4      	itt	ge
 8008352:	463b      	movge	r3, r7
 8008354:	4627      	movge	r7, r4
 8008356:	4630      	mov	r0, r6
 8008358:	6879      	ldr	r1, [r7, #4]
 800835a:	bfa6      	itte	ge
 800835c:	461c      	movge	r4, r3
 800835e:	2500      	movge	r5, #0
 8008360:	2501      	movlt	r5, #1
 8008362:	f7ff fd3f 	bl	8007de4 <_Balloc>
 8008366:	b920      	cbnz	r0, 8008372 <__mdiff+0x5a>
 8008368:	4b2d      	ldr	r3, [pc, #180]	; (8008420 <__mdiff+0x108>)
 800836a:	4602      	mov	r2, r0
 800836c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008370:	e7e6      	b.n	8008340 <__mdiff+0x28>
 8008372:	693e      	ldr	r6, [r7, #16]
 8008374:	60c5      	str	r5, [r0, #12]
 8008376:	6925      	ldr	r5, [r4, #16]
 8008378:	f107 0114 	add.w	r1, r7, #20
 800837c:	f104 0914 	add.w	r9, r4, #20
 8008380:	f100 0e14 	add.w	lr, r0, #20
 8008384:	f107 0210 	add.w	r2, r7, #16
 8008388:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800838c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008390:	46f2      	mov	sl, lr
 8008392:	2700      	movs	r7, #0
 8008394:	f859 3b04 	ldr.w	r3, [r9], #4
 8008398:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800839c:	fa1f f883 	uxth.w	r8, r3
 80083a0:	fa17 f78b 	uxtah	r7, r7, fp
 80083a4:	0c1b      	lsrs	r3, r3, #16
 80083a6:	eba7 0808 	sub.w	r8, r7, r8
 80083aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80083ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80083b2:	fa1f f888 	uxth.w	r8, r8
 80083b6:	141f      	asrs	r7, r3, #16
 80083b8:	454d      	cmp	r5, r9
 80083ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80083be:	f84a 3b04 	str.w	r3, [sl], #4
 80083c2:	d8e7      	bhi.n	8008394 <__mdiff+0x7c>
 80083c4:	1b2b      	subs	r3, r5, r4
 80083c6:	3b15      	subs	r3, #21
 80083c8:	f023 0303 	bic.w	r3, r3, #3
 80083cc:	3304      	adds	r3, #4
 80083ce:	3415      	adds	r4, #21
 80083d0:	42a5      	cmp	r5, r4
 80083d2:	bf38      	it	cc
 80083d4:	2304      	movcc	r3, #4
 80083d6:	4419      	add	r1, r3
 80083d8:	4473      	add	r3, lr
 80083da:	469e      	mov	lr, r3
 80083dc:	460d      	mov	r5, r1
 80083de:	4565      	cmp	r5, ip
 80083e0:	d30e      	bcc.n	8008400 <__mdiff+0xe8>
 80083e2:	f10c 0203 	add.w	r2, ip, #3
 80083e6:	1a52      	subs	r2, r2, r1
 80083e8:	f022 0203 	bic.w	r2, r2, #3
 80083ec:	3903      	subs	r1, #3
 80083ee:	458c      	cmp	ip, r1
 80083f0:	bf38      	it	cc
 80083f2:	2200      	movcc	r2, #0
 80083f4:	441a      	add	r2, r3
 80083f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80083fa:	b17b      	cbz	r3, 800841c <__mdiff+0x104>
 80083fc:	6106      	str	r6, [r0, #16]
 80083fe:	e7a5      	b.n	800834c <__mdiff+0x34>
 8008400:	f855 8b04 	ldr.w	r8, [r5], #4
 8008404:	fa17 f488 	uxtah	r4, r7, r8
 8008408:	1422      	asrs	r2, r4, #16
 800840a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800840e:	b2a4      	uxth	r4, r4
 8008410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008414:	f84e 4b04 	str.w	r4, [lr], #4
 8008418:	1417      	asrs	r7, r2, #16
 800841a:	e7e0      	b.n	80083de <__mdiff+0xc6>
 800841c:	3e01      	subs	r6, #1
 800841e:	e7ea      	b.n	80083f6 <__mdiff+0xde>
 8008420:	08009687 	.word	0x08009687
 8008424:	08009698 	.word	0x08009698

08008428 <__d2b>:
 8008428:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800842c:	4689      	mov	r9, r1
 800842e:	2101      	movs	r1, #1
 8008430:	ec57 6b10 	vmov	r6, r7, d0
 8008434:	4690      	mov	r8, r2
 8008436:	f7ff fcd5 	bl	8007de4 <_Balloc>
 800843a:	4604      	mov	r4, r0
 800843c:	b930      	cbnz	r0, 800844c <__d2b+0x24>
 800843e:	4602      	mov	r2, r0
 8008440:	4b25      	ldr	r3, [pc, #148]	; (80084d8 <__d2b+0xb0>)
 8008442:	4826      	ldr	r0, [pc, #152]	; (80084dc <__d2b+0xb4>)
 8008444:	f240 310a 	movw	r1, #778	; 0x30a
 8008448:	f000 fa70 	bl	800892c <__assert_func>
 800844c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008450:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008454:	bb35      	cbnz	r5, 80084a4 <__d2b+0x7c>
 8008456:	2e00      	cmp	r6, #0
 8008458:	9301      	str	r3, [sp, #4]
 800845a:	d028      	beq.n	80084ae <__d2b+0x86>
 800845c:	4668      	mov	r0, sp
 800845e:	9600      	str	r6, [sp, #0]
 8008460:	f7ff fd8c 	bl	8007f7c <__lo0bits>
 8008464:	9900      	ldr	r1, [sp, #0]
 8008466:	b300      	cbz	r0, 80084aa <__d2b+0x82>
 8008468:	9a01      	ldr	r2, [sp, #4]
 800846a:	f1c0 0320 	rsb	r3, r0, #32
 800846e:	fa02 f303 	lsl.w	r3, r2, r3
 8008472:	430b      	orrs	r3, r1
 8008474:	40c2      	lsrs	r2, r0
 8008476:	6163      	str	r3, [r4, #20]
 8008478:	9201      	str	r2, [sp, #4]
 800847a:	9b01      	ldr	r3, [sp, #4]
 800847c:	61a3      	str	r3, [r4, #24]
 800847e:	2b00      	cmp	r3, #0
 8008480:	bf14      	ite	ne
 8008482:	2202      	movne	r2, #2
 8008484:	2201      	moveq	r2, #1
 8008486:	6122      	str	r2, [r4, #16]
 8008488:	b1d5      	cbz	r5, 80084c0 <__d2b+0x98>
 800848a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800848e:	4405      	add	r5, r0
 8008490:	f8c9 5000 	str.w	r5, [r9]
 8008494:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008498:	f8c8 0000 	str.w	r0, [r8]
 800849c:	4620      	mov	r0, r4
 800849e:	b003      	add	sp, #12
 80084a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	e7d5      	b.n	8008456 <__d2b+0x2e>
 80084aa:	6161      	str	r1, [r4, #20]
 80084ac:	e7e5      	b.n	800847a <__d2b+0x52>
 80084ae:	a801      	add	r0, sp, #4
 80084b0:	f7ff fd64 	bl	8007f7c <__lo0bits>
 80084b4:	9b01      	ldr	r3, [sp, #4]
 80084b6:	6163      	str	r3, [r4, #20]
 80084b8:	2201      	movs	r2, #1
 80084ba:	6122      	str	r2, [r4, #16]
 80084bc:	3020      	adds	r0, #32
 80084be:	e7e3      	b.n	8008488 <__d2b+0x60>
 80084c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80084c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80084c8:	f8c9 0000 	str.w	r0, [r9]
 80084cc:	6918      	ldr	r0, [r3, #16]
 80084ce:	f7ff fd35 	bl	8007f3c <__hi0bits>
 80084d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084d6:	e7df      	b.n	8008498 <__d2b+0x70>
 80084d8:	08009687 	.word	0x08009687
 80084dc:	08009698 	.word	0x08009698

080084e0 <_calloc_r>:
 80084e0:	b513      	push	{r0, r1, r4, lr}
 80084e2:	434a      	muls	r2, r1
 80084e4:	4611      	mov	r1, r2
 80084e6:	9201      	str	r2, [sp, #4]
 80084e8:	f000 f85a 	bl	80085a0 <_malloc_r>
 80084ec:	4604      	mov	r4, r0
 80084ee:	b118      	cbz	r0, 80084f8 <_calloc_r+0x18>
 80084f0:	9a01      	ldr	r2, [sp, #4]
 80084f2:	2100      	movs	r1, #0
 80084f4:	f7fe f950 	bl	8006798 <memset>
 80084f8:	4620      	mov	r0, r4
 80084fa:	b002      	add	sp, #8
 80084fc:	bd10      	pop	{r4, pc}
	...

08008500 <_free_r>:
 8008500:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008502:	2900      	cmp	r1, #0
 8008504:	d048      	beq.n	8008598 <_free_r+0x98>
 8008506:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800850a:	9001      	str	r0, [sp, #4]
 800850c:	2b00      	cmp	r3, #0
 800850e:	f1a1 0404 	sub.w	r4, r1, #4
 8008512:	bfb8      	it	lt
 8008514:	18e4      	addlt	r4, r4, r3
 8008516:	f000 fa65 	bl	80089e4 <__malloc_lock>
 800851a:	4a20      	ldr	r2, [pc, #128]	; (800859c <_free_r+0x9c>)
 800851c:	9801      	ldr	r0, [sp, #4]
 800851e:	6813      	ldr	r3, [r2, #0]
 8008520:	4615      	mov	r5, r2
 8008522:	b933      	cbnz	r3, 8008532 <_free_r+0x32>
 8008524:	6063      	str	r3, [r4, #4]
 8008526:	6014      	str	r4, [r2, #0]
 8008528:	b003      	add	sp, #12
 800852a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800852e:	f000 ba5f 	b.w	80089f0 <__malloc_unlock>
 8008532:	42a3      	cmp	r3, r4
 8008534:	d90b      	bls.n	800854e <_free_r+0x4e>
 8008536:	6821      	ldr	r1, [r4, #0]
 8008538:	1862      	adds	r2, r4, r1
 800853a:	4293      	cmp	r3, r2
 800853c:	bf04      	itt	eq
 800853e:	681a      	ldreq	r2, [r3, #0]
 8008540:	685b      	ldreq	r3, [r3, #4]
 8008542:	6063      	str	r3, [r4, #4]
 8008544:	bf04      	itt	eq
 8008546:	1852      	addeq	r2, r2, r1
 8008548:	6022      	streq	r2, [r4, #0]
 800854a:	602c      	str	r4, [r5, #0]
 800854c:	e7ec      	b.n	8008528 <_free_r+0x28>
 800854e:	461a      	mov	r2, r3
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	b10b      	cbz	r3, 8008558 <_free_r+0x58>
 8008554:	42a3      	cmp	r3, r4
 8008556:	d9fa      	bls.n	800854e <_free_r+0x4e>
 8008558:	6811      	ldr	r1, [r2, #0]
 800855a:	1855      	adds	r5, r2, r1
 800855c:	42a5      	cmp	r5, r4
 800855e:	d10b      	bne.n	8008578 <_free_r+0x78>
 8008560:	6824      	ldr	r4, [r4, #0]
 8008562:	4421      	add	r1, r4
 8008564:	1854      	adds	r4, r2, r1
 8008566:	42a3      	cmp	r3, r4
 8008568:	6011      	str	r1, [r2, #0]
 800856a:	d1dd      	bne.n	8008528 <_free_r+0x28>
 800856c:	681c      	ldr	r4, [r3, #0]
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	6053      	str	r3, [r2, #4]
 8008572:	4421      	add	r1, r4
 8008574:	6011      	str	r1, [r2, #0]
 8008576:	e7d7      	b.n	8008528 <_free_r+0x28>
 8008578:	d902      	bls.n	8008580 <_free_r+0x80>
 800857a:	230c      	movs	r3, #12
 800857c:	6003      	str	r3, [r0, #0]
 800857e:	e7d3      	b.n	8008528 <_free_r+0x28>
 8008580:	6825      	ldr	r5, [r4, #0]
 8008582:	1961      	adds	r1, r4, r5
 8008584:	428b      	cmp	r3, r1
 8008586:	bf04      	itt	eq
 8008588:	6819      	ldreq	r1, [r3, #0]
 800858a:	685b      	ldreq	r3, [r3, #4]
 800858c:	6063      	str	r3, [r4, #4]
 800858e:	bf04      	itt	eq
 8008590:	1949      	addeq	r1, r1, r5
 8008592:	6021      	streq	r1, [r4, #0]
 8008594:	6054      	str	r4, [r2, #4]
 8008596:	e7c7      	b.n	8008528 <_free_r+0x28>
 8008598:	b003      	add	sp, #12
 800859a:	bd30      	pop	{r4, r5, pc}
 800859c:	20000238 	.word	0x20000238

080085a0 <_malloc_r>:
 80085a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a2:	1ccd      	adds	r5, r1, #3
 80085a4:	f025 0503 	bic.w	r5, r5, #3
 80085a8:	3508      	adds	r5, #8
 80085aa:	2d0c      	cmp	r5, #12
 80085ac:	bf38      	it	cc
 80085ae:	250c      	movcc	r5, #12
 80085b0:	2d00      	cmp	r5, #0
 80085b2:	4606      	mov	r6, r0
 80085b4:	db01      	blt.n	80085ba <_malloc_r+0x1a>
 80085b6:	42a9      	cmp	r1, r5
 80085b8:	d903      	bls.n	80085c2 <_malloc_r+0x22>
 80085ba:	230c      	movs	r3, #12
 80085bc:	6033      	str	r3, [r6, #0]
 80085be:	2000      	movs	r0, #0
 80085c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085c2:	f000 fa0f 	bl	80089e4 <__malloc_lock>
 80085c6:	4921      	ldr	r1, [pc, #132]	; (800864c <_malloc_r+0xac>)
 80085c8:	680a      	ldr	r2, [r1, #0]
 80085ca:	4614      	mov	r4, r2
 80085cc:	b99c      	cbnz	r4, 80085f6 <_malloc_r+0x56>
 80085ce:	4f20      	ldr	r7, [pc, #128]	; (8008650 <_malloc_r+0xb0>)
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	b923      	cbnz	r3, 80085de <_malloc_r+0x3e>
 80085d4:	4621      	mov	r1, r4
 80085d6:	4630      	mov	r0, r6
 80085d8:	f000 f998 	bl	800890c <_sbrk_r>
 80085dc:	6038      	str	r0, [r7, #0]
 80085de:	4629      	mov	r1, r5
 80085e0:	4630      	mov	r0, r6
 80085e2:	f000 f993 	bl	800890c <_sbrk_r>
 80085e6:	1c43      	adds	r3, r0, #1
 80085e8:	d123      	bne.n	8008632 <_malloc_r+0x92>
 80085ea:	230c      	movs	r3, #12
 80085ec:	6033      	str	r3, [r6, #0]
 80085ee:	4630      	mov	r0, r6
 80085f0:	f000 f9fe 	bl	80089f0 <__malloc_unlock>
 80085f4:	e7e3      	b.n	80085be <_malloc_r+0x1e>
 80085f6:	6823      	ldr	r3, [r4, #0]
 80085f8:	1b5b      	subs	r3, r3, r5
 80085fa:	d417      	bmi.n	800862c <_malloc_r+0x8c>
 80085fc:	2b0b      	cmp	r3, #11
 80085fe:	d903      	bls.n	8008608 <_malloc_r+0x68>
 8008600:	6023      	str	r3, [r4, #0]
 8008602:	441c      	add	r4, r3
 8008604:	6025      	str	r5, [r4, #0]
 8008606:	e004      	b.n	8008612 <_malloc_r+0x72>
 8008608:	6863      	ldr	r3, [r4, #4]
 800860a:	42a2      	cmp	r2, r4
 800860c:	bf0c      	ite	eq
 800860e:	600b      	streq	r3, [r1, #0]
 8008610:	6053      	strne	r3, [r2, #4]
 8008612:	4630      	mov	r0, r6
 8008614:	f000 f9ec 	bl	80089f0 <__malloc_unlock>
 8008618:	f104 000b 	add.w	r0, r4, #11
 800861c:	1d23      	adds	r3, r4, #4
 800861e:	f020 0007 	bic.w	r0, r0, #7
 8008622:	1ac2      	subs	r2, r0, r3
 8008624:	d0cc      	beq.n	80085c0 <_malloc_r+0x20>
 8008626:	1a1b      	subs	r3, r3, r0
 8008628:	50a3      	str	r3, [r4, r2]
 800862a:	e7c9      	b.n	80085c0 <_malloc_r+0x20>
 800862c:	4622      	mov	r2, r4
 800862e:	6864      	ldr	r4, [r4, #4]
 8008630:	e7cc      	b.n	80085cc <_malloc_r+0x2c>
 8008632:	1cc4      	adds	r4, r0, #3
 8008634:	f024 0403 	bic.w	r4, r4, #3
 8008638:	42a0      	cmp	r0, r4
 800863a:	d0e3      	beq.n	8008604 <_malloc_r+0x64>
 800863c:	1a21      	subs	r1, r4, r0
 800863e:	4630      	mov	r0, r6
 8008640:	f000 f964 	bl	800890c <_sbrk_r>
 8008644:	3001      	adds	r0, #1
 8008646:	d1dd      	bne.n	8008604 <_malloc_r+0x64>
 8008648:	e7cf      	b.n	80085ea <_malloc_r+0x4a>
 800864a:	bf00      	nop
 800864c:	20000238 	.word	0x20000238
 8008650:	2000023c 	.word	0x2000023c

08008654 <__ssputs_r>:
 8008654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008658:	688e      	ldr	r6, [r1, #8]
 800865a:	429e      	cmp	r6, r3
 800865c:	4682      	mov	sl, r0
 800865e:	460c      	mov	r4, r1
 8008660:	4690      	mov	r8, r2
 8008662:	461f      	mov	r7, r3
 8008664:	d838      	bhi.n	80086d8 <__ssputs_r+0x84>
 8008666:	898a      	ldrh	r2, [r1, #12]
 8008668:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800866c:	d032      	beq.n	80086d4 <__ssputs_r+0x80>
 800866e:	6825      	ldr	r5, [r4, #0]
 8008670:	6909      	ldr	r1, [r1, #16]
 8008672:	eba5 0901 	sub.w	r9, r5, r1
 8008676:	6965      	ldr	r5, [r4, #20]
 8008678:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800867c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008680:	3301      	adds	r3, #1
 8008682:	444b      	add	r3, r9
 8008684:	106d      	asrs	r5, r5, #1
 8008686:	429d      	cmp	r5, r3
 8008688:	bf38      	it	cc
 800868a:	461d      	movcc	r5, r3
 800868c:	0553      	lsls	r3, r2, #21
 800868e:	d531      	bpl.n	80086f4 <__ssputs_r+0xa0>
 8008690:	4629      	mov	r1, r5
 8008692:	f7ff ff85 	bl	80085a0 <_malloc_r>
 8008696:	4606      	mov	r6, r0
 8008698:	b950      	cbnz	r0, 80086b0 <__ssputs_r+0x5c>
 800869a:	230c      	movs	r3, #12
 800869c:	f8ca 3000 	str.w	r3, [sl]
 80086a0:	89a3      	ldrh	r3, [r4, #12]
 80086a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086a6:	81a3      	strh	r3, [r4, #12]
 80086a8:	f04f 30ff 	mov.w	r0, #4294967295
 80086ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b0:	6921      	ldr	r1, [r4, #16]
 80086b2:	464a      	mov	r2, r9
 80086b4:	f7ff fb88 	bl	8007dc8 <memcpy>
 80086b8:	89a3      	ldrh	r3, [r4, #12]
 80086ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80086be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086c2:	81a3      	strh	r3, [r4, #12]
 80086c4:	6126      	str	r6, [r4, #16]
 80086c6:	6165      	str	r5, [r4, #20]
 80086c8:	444e      	add	r6, r9
 80086ca:	eba5 0509 	sub.w	r5, r5, r9
 80086ce:	6026      	str	r6, [r4, #0]
 80086d0:	60a5      	str	r5, [r4, #8]
 80086d2:	463e      	mov	r6, r7
 80086d4:	42be      	cmp	r6, r7
 80086d6:	d900      	bls.n	80086da <__ssputs_r+0x86>
 80086d8:	463e      	mov	r6, r7
 80086da:	4632      	mov	r2, r6
 80086dc:	6820      	ldr	r0, [r4, #0]
 80086de:	4641      	mov	r1, r8
 80086e0:	f000 f966 	bl	80089b0 <memmove>
 80086e4:	68a3      	ldr	r3, [r4, #8]
 80086e6:	6822      	ldr	r2, [r4, #0]
 80086e8:	1b9b      	subs	r3, r3, r6
 80086ea:	4432      	add	r2, r6
 80086ec:	60a3      	str	r3, [r4, #8]
 80086ee:	6022      	str	r2, [r4, #0]
 80086f0:	2000      	movs	r0, #0
 80086f2:	e7db      	b.n	80086ac <__ssputs_r+0x58>
 80086f4:	462a      	mov	r2, r5
 80086f6:	f000 f981 	bl	80089fc <_realloc_r>
 80086fa:	4606      	mov	r6, r0
 80086fc:	2800      	cmp	r0, #0
 80086fe:	d1e1      	bne.n	80086c4 <__ssputs_r+0x70>
 8008700:	6921      	ldr	r1, [r4, #16]
 8008702:	4650      	mov	r0, sl
 8008704:	f7ff fefc 	bl	8008500 <_free_r>
 8008708:	e7c7      	b.n	800869a <__ssputs_r+0x46>
	...

0800870c <_svfiprintf_r>:
 800870c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008710:	4698      	mov	r8, r3
 8008712:	898b      	ldrh	r3, [r1, #12]
 8008714:	061b      	lsls	r3, r3, #24
 8008716:	b09d      	sub	sp, #116	; 0x74
 8008718:	4607      	mov	r7, r0
 800871a:	460d      	mov	r5, r1
 800871c:	4614      	mov	r4, r2
 800871e:	d50e      	bpl.n	800873e <_svfiprintf_r+0x32>
 8008720:	690b      	ldr	r3, [r1, #16]
 8008722:	b963      	cbnz	r3, 800873e <_svfiprintf_r+0x32>
 8008724:	2140      	movs	r1, #64	; 0x40
 8008726:	f7ff ff3b 	bl	80085a0 <_malloc_r>
 800872a:	6028      	str	r0, [r5, #0]
 800872c:	6128      	str	r0, [r5, #16]
 800872e:	b920      	cbnz	r0, 800873a <_svfiprintf_r+0x2e>
 8008730:	230c      	movs	r3, #12
 8008732:	603b      	str	r3, [r7, #0]
 8008734:	f04f 30ff 	mov.w	r0, #4294967295
 8008738:	e0d1      	b.n	80088de <_svfiprintf_r+0x1d2>
 800873a:	2340      	movs	r3, #64	; 0x40
 800873c:	616b      	str	r3, [r5, #20]
 800873e:	2300      	movs	r3, #0
 8008740:	9309      	str	r3, [sp, #36]	; 0x24
 8008742:	2320      	movs	r3, #32
 8008744:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008748:	f8cd 800c 	str.w	r8, [sp, #12]
 800874c:	2330      	movs	r3, #48	; 0x30
 800874e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80088f8 <_svfiprintf_r+0x1ec>
 8008752:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008756:	f04f 0901 	mov.w	r9, #1
 800875a:	4623      	mov	r3, r4
 800875c:	469a      	mov	sl, r3
 800875e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008762:	b10a      	cbz	r2, 8008768 <_svfiprintf_r+0x5c>
 8008764:	2a25      	cmp	r2, #37	; 0x25
 8008766:	d1f9      	bne.n	800875c <_svfiprintf_r+0x50>
 8008768:	ebba 0b04 	subs.w	fp, sl, r4
 800876c:	d00b      	beq.n	8008786 <_svfiprintf_r+0x7a>
 800876e:	465b      	mov	r3, fp
 8008770:	4622      	mov	r2, r4
 8008772:	4629      	mov	r1, r5
 8008774:	4638      	mov	r0, r7
 8008776:	f7ff ff6d 	bl	8008654 <__ssputs_r>
 800877a:	3001      	adds	r0, #1
 800877c:	f000 80aa 	beq.w	80088d4 <_svfiprintf_r+0x1c8>
 8008780:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008782:	445a      	add	r2, fp
 8008784:	9209      	str	r2, [sp, #36]	; 0x24
 8008786:	f89a 3000 	ldrb.w	r3, [sl]
 800878a:	2b00      	cmp	r3, #0
 800878c:	f000 80a2 	beq.w	80088d4 <_svfiprintf_r+0x1c8>
 8008790:	2300      	movs	r3, #0
 8008792:	f04f 32ff 	mov.w	r2, #4294967295
 8008796:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800879a:	f10a 0a01 	add.w	sl, sl, #1
 800879e:	9304      	str	r3, [sp, #16]
 80087a0:	9307      	str	r3, [sp, #28]
 80087a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087a6:	931a      	str	r3, [sp, #104]	; 0x68
 80087a8:	4654      	mov	r4, sl
 80087aa:	2205      	movs	r2, #5
 80087ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087b0:	4851      	ldr	r0, [pc, #324]	; (80088f8 <_svfiprintf_r+0x1ec>)
 80087b2:	f7f7 fd1d 	bl	80001f0 <memchr>
 80087b6:	9a04      	ldr	r2, [sp, #16]
 80087b8:	b9d8      	cbnz	r0, 80087f2 <_svfiprintf_r+0xe6>
 80087ba:	06d0      	lsls	r0, r2, #27
 80087bc:	bf44      	itt	mi
 80087be:	2320      	movmi	r3, #32
 80087c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087c4:	0711      	lsls	r1, r2, #28
 80087c6:	bf44      	itt	mi
 80087c8:	232b      	movmi	r3, #43	; 0x2b
 80087ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087ce:	f89a 3000 	ldrb.w	r3, [sl]
 80087d2:	2b2a      	cmp	r3, #42	; 0x2a
 80087d4:	d015      	beq.n	8008802 <_svfiprintf_r+0xf6>
 80087d6:	9a07      	ldr	r2, [sp, #28]
 80087d8:	4654      	mov	r4, sl
 80087da:	2000      	movs	r0, #0
 80087dc:	f04f 0c0a 	mov.w	ip, #10
 80087e0:	4621      	mov	r1, r4
 80087e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087e6:	3b30      	subs	r3, #48	; 0x30
 80087e8:	2b09      	cmp	r3, #9
 80087ea:	d94e      	bls.n	800888a <_svfiprintf_r+0x17e>
 80087ec:	b1b0      	cbz	r0, 800881c <_svfiprintf_r+0x110>
 80087ee:	9207      	str	r2, [sp, #28]
 80087f0:	e014      	b.n	800881c <_svfiprintf_r+0x110>
 80087f2:	eba0 0308 	sub.w	r3, r0, r8
 80087f6:	fa09 f303 	lsl.w	r3, r9, r3
 80087fa:	4313      	orrs	r3, r2
 80087fc:	9304      	str	r3, [sp, #16]
 80087fe:	46a2      	mov	sl, r4
 8008800:	e7d2      	b.n	80087a8 <_svfiprintf_r+0x9c>
 8008802:	9b03      	ldr	r3, [sp, #12]
 8008804:	1d19      	adds	r1, r3, #4
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	9103      	str	r1, [sp, #12]
 800880a:	2b00      	cmp	r3, #0
 800880c:	bfbb      	ittet	lt
 800880e:	425b      	neglt	r3, r3
 8008810:	f042 0202 	orrlt.w	r2, r2, #2
 8008814:	9307      	strge	r3, [sp, #28]
 8008816:	9307      	strlt	r3, [sp, #28]
 8008818:	bfb8      	it	lt
 800881a:	9204      	strlt	r2, [sp, #16]
 800881c:	7823      	ldrb	r3, [r4, #0]
 800881e:	2b2e      	cmp	r3, #46	; 0x2e
 8008820:	d10c      	bne.n	800883c <_svfiprintf_r+0x130>
 8008822:	7863      	ldrb	r3, [r4, #1]
 8008824:	2b2a      	cmp	r3, #42	; 0x2a
 8008826:	d135      	bne.n	8008894 <_svfiprintf_r+0x188>
 8008828:	9b03      	ldr	r3, [sp, #12]
 800882a:	1d1a      	adds	r2, r3, #4
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	9203      	str	r2, [sp, #12]
 8008830:	2b00      	cmp	r3, #0
 8008832:	bfb8      	it	lt
 8008834:	f04f 33ff 	movlt.w	r3, #4294967295
 8008838:	3402      	adds	r4, #2
 800883a:	9305      	str	r3, [sp, #20]
 800883c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008908 <_svfiprintf_r+0x1fc>
 8008840:	7821      	ldrb	r1, [r4, #0]
 8008842:	2203      	movs	r2, #3
 8008844:	4650      	mov	r0, sl
 8008846:	f7f7 fcd3 	bl	80001f0 <memchr>
 800884a:	b140      	cbz	r0, 800885e <_svfiprintf_r+0x152>
 800884c:	2340      	movs	r3, #64	; 0x40
 800884e:	eba0 000a 	sub.w	r0, r0, sl
 8008852:	fa03 f000 	lsl.w	r0, r3, r0
 8008856:	9b04      	ldr	r3, [sp, #16]
 8008858:	4303      	orrs	r3, r0
 800885a:	3401      	adds	r4, #1
 800885c:	9304      	str	r3, [sp, #16]
 800885e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008862:	4826      	ldr	r0, [pc, #152]	; (80088fc <_svfiprintf_r+0x1f0>)
 8008864:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008868:	2206      	movs	r2, #6
 800886a:	f7f7 fcc1 	bl	80001f0 <memchr>
 800886e:	2800      	cmp	r0, #0
 8008870:	d038      	beq.n	80088e4 <_svfiprintf_r+0x1d8>
 8008872:	4b23      	ldr	r3, [pc, #140]	; (8008900 <_svfiprintf_r+0x1f4>)
 8008874:	bb1b      	cbnz	r3, 80088be <_svfiprintf_r+0x1b2>
 8008876:	9b03      	ldr	r3, [sp, #12]
 8008878:	3307      	adds	r3, #7
 800887a:	f023 0307 	bic.w	r3, r3, #7
 800887e:	3308      	adds	r3, #8
 8008880:	9303      	str	r3, [sp, #12]
 8008882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008884:	4433      	add	r3, r6
 8008886:	9309      	str	r3, [sp, #36]	; 0x24
 8008888:	e767      	b.n	800875a <_svfiprintf_r+0x4e>
 800888a:	fb0c 3202 	mla	r2, ip, r2, r3
 800888e:	460c      	mov	r4, r1
 8008890:	2001      	movs	r0, #1
 8008892:	e7a5      	b.n	80087e0 <_svfiprintf_r+0xd4>
 8008894:	2300      	movs	r3, #0
 8008896:	3401      	adds	r4, #1
 8008898:	9305      	str	r3, [sp, #20]
 800889a:	4619      	mov	r1, r3
 800889c:	f04f 0c0a 	mov.w	ip, #10
 80088a0:	4620      	mov	r0, r4
 80088a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088a6:	3a30      	subs	r2, #48	; 0x30
 80088a8:	2a09      	cmp	r2, #9
 80088aa:	d903      	bls.n	80088b4 <_svfiprintf_r+0x1a8>
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d0c5      	beq.n	800883c <_svfiprintf_r+0x130>
 80088b0:	9105      	str	r1, [sp, #20]
 80088b2:	e7c3      	b.n	800883c <_svfiprintf_r+0x130>
 80088b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80088b8:	4604      	mov	r4, r0
 80088ba:	2301      	movs	r3, #1
 80088bc:	e7f0      	b.n	80088a0 <_svfiprintf_r+0x194>
 80088be:	ab03      	add	r3, sp, #12
 80088c0:	9300      	str	r3, [sp, #0]
 80088c2:	462a      	mov	r2, r5
 80088c4:	4b0f      	ldr	r3, [pc, #60]	; (8008904 <_svfiprintf_r+0x1f8>)
 80088c6:	a904      	add	r1, sp, #16
 80088c8:	4638      	mov	r0, r7
 80088ca:	f7fe f80d 	bl	80068e8 <_printf_float>
 80088ce:	1c42      	adds	r2, r0, #1
 80088d0:	4606      	mov	r6, r0
 80088d2:	d1d6      	bne.n	8008882 <_svfiprintf_r+0x176>
 80088d4:	89ab      	ldrh	r3, [r5, #12]
 80088d6:	065b      	lsls	r3, r3, #25
 80088d8:	f53f af2c 	bmi.w	8008734 <_svfiprintf_r+0x28>
 80088dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088de:	b01d      	add	sp, #116	; 0x74
 80088e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e4:	ab03      	add	r3, sp, #12
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	462a      	mov	r2, r5
 80088ea:	4b06      	ldr	r3, [pc, #24]	; (8008904 <_svfiprintf_r+0x1f8>)
 80088ec:	a904      	add	r1, sp, #16
 80088ee:	4638      	mov	r0, r7
 80088f0:	f7fe fa9e 	bl	8006e30 <_printf_i>
 80088f4:	e7eb      	b.n	80088ce <_svfiprintf_r+0x1c2>
 80088f6:	bf00      	nop
 80088f8:	080097f4 	.word	0x080097f4
 80088fc:	080097fe 	.word	0x080097fe
 8008900:	080068e9 	.word	0x080068e9
 8008904:	08008655 	.word	0x08008655
 8008908:	080097fa 	.word	0x080097fa

0800890c <_sbrk_r>:
 800890c:	b538      	push	{r3, r4, r5, lr}
 800890e:	4d06      	ldr	r5, [pc, #24]	; (8008928 <_sbrk_r+0x1c>)
 8008910:	2300      	movs	r3, #0
 8008912:	4604      	mov	r4, r0
 8008914:	4608      	mov	r0, r1
 8008916:	602b      	str	r3, [r5, #0]
 8008918:	f7f9 fcaa 	bl	8002270 <_sbrk>
 800891c:	1c43      	adds	r3, r0, #1
 800891e:	d102      	bne.n	8008926 <_sbrk_r+0x1a>
 8008920:	682b      	ldr	r3, [r5, #0]
 8008922:	b103      	cbz	r3, 8008926 <_sbrk_r+0x1a>
 8008924:	6023      	str	r3, [r4, #0]
 8008926:	bd38      	pop	{r3, r4, r5, pc}
 8008928:	200004c4 	.word	0x200004c4

0800892c <__assert_func>:
 800892c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800892e:	4614      	mov	r4, r2
 8008930:	461a      	mov	r2, r3
 8008932:	4b09      	ldr	r3, [pc, #36]	; (8008958 <__assert_func+0x2c>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4605      	mov	r5, r0
 8008938:	68d8      	ldr	r0, [r3, #12]
 800893a:	b14c      	cbz	r4, 8008950 <__assert_func+0x24>
 800893c:	4b07      	ldr	r3, [pc, #28]	; (800895c <__assert_func+0x30>)
 800893e:	9100      	str	r1, [sp, #0]
 8008940:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008944:	4906      	ldr	r1, [pc, #24]	; (8008960 <__assert_func+0x34>)
 8008946:	462b      	mov	r3, r5
 8008948:	f000 f80e 	bl	8008968 <fiprintf>
 800894c:	f000 faa4 	bl	8008e98 <abort>
 8008950:	4b04      	ldr	r3, [pc, #16]	; (8008964 <__assert_func+0x38>)
 8008952:	461c      	mov	r4, r3
 8008954:	e7f3      	b.n	800893e <__assert_func+0x12>
 8008956:	bf00      	nop
 8008958:	2000001c 	.word	0x2000001c
 800895c:	08009805 	.word	0x08009805
 8008960:	08009812 	.word	0x08009812
 8008964:	08009840 	.word	0x08009840

08008968 <fiprintf>:
 8008968:	b40e      	push	{r1, r2, r3}
 800896a:	b503      	push	{r0, r1, lr}
 800896c:	4601      	mov	r1, r0
 800896e:	ab03      	add	r3, sp, #12
 8008970:	4805      	ldr	r0, [pc, #20]	; (8008988 <fiprintf+0x20>)
 8008972:	f853 2b04 	ldr.w	r2, [r3], #4
 8008976:	6800      	ldr	r0, [r0, #0]
 8008978:	9301      	str	r3, [sp, #4]
 800897a:	f000 f88f 	bl	8008a9c <_vfiprintf_r>
 800897e:	b002      	add	sp, #8
 8008980:	f85d eb04 	ldr.w	lr, [sp], #4
 8008984:	b003      	add	sp, #12
 8008986:	4770      	bx	lr
 8008988:	2000001c 	.word	0x2000001c

0800898c <__ascii_mbtowc>:
 800898c:	b082      	sub	sp, #8
 800898e:	b901      	cbnz	r1, 8008992 <__ascii_mbtowc+0x6>
 8008990:	a901      	add	r1, sp, #4
 8008992:	b142      	cbz	r2, 80089a6 <__ascii_mbtowc+0x1a>
 8008994:	b14b      	cbz	r3, 80089aa <__ascii_mbtowc+0x1e>
 8008996:	7813      	ldrb	r3, [r2, #0]
 8008998:	600b      	str	r3, [r1, #0]
 800899a:	7812      	ldrb	r2, [r2, #0]
 800899c:	1e10      	subs	r0, r2, #0
 800899e:	bf18      	it	ne
 80089a0:	2001      	movne	r0, #1
 80089a2:	b002      	add	sp, #8
 80089a4:	4770      	bx	lr
 80089a6:	4610      	mov	r0, r2
 80089a8:	e7fb      	b.n	80089a2 <__ascii_mbtowc+0x16>
 80089aa:	f06f 0001 	mvn.w	r0, #1
 80089ae:	e7f8      	b.n	80089a2 <__ascii_mbtowc+0x16>

080089b0 <memmove>:
 80089b0:	4288      	cmp	r0, r1
 80089b2:	b510      	push	{r4, lr}
 80089b4:	eb01 0402 	add.w	r4, r1, r2
 80089b8:	d902      	bls.n	80089c0 <memmove+0x10>
 80089ba:	4284      	cmp	r4, r0
 80089bc:	4623      	mov	r3, r4
 80089be:	d807      	bhi.n	80089d0 <memmove+0x20>
 80089c0:	1e43      	subs	r3, r0, #1
 80089c2:	42a1      	cmp	r1, r4
 80089c4:	d008      	beq.n	80089d8 <memmove+0x28>
 80089c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089ce:	e7f8      	b.n	80089c2 <memmove+0x12>
 80089d0:	4402      	add	r2, r0
 80089d2:	4601      	mov	r1, r0
 80089d4:	428a      	cmp	r2, r1
 80089d6:	d100      	bne.n	80089da <memmove+0x2a>
 80089d8:	bd10      	pop	{r4, pc}
 80089da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089e2:	e7f7      	b.n	80089d4 <memmove+0x24>

080089e4 <__malloc_lock>:
 80089e4:	4801      	ldr	r0, [pc, #4]	; (80089ec <__malloc_lock+0x8>)
 80089e6:	f000 bc17 	b.w	8009218 <__retarget_lock_acquire_recursive>
 80089ea:	bf00      	nop
 80089ec:	200004cc 	.word	0x200004cc

080089f0 <__malloc_unlock>:
 80089f0:	4801      	ldr	r0, [pc, #4]	; (80089f8 <__malloc_unlock+0x8>)
 80089f2:	f000 bc12 	b.w	800921a <__retarget_lock_release_recursive>
 80089f6:	bf00      	nop
 80089f8:	200004cc 	.word	0x200004cc

080089fc <_realloc_r>:
 80089fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089fe:	4607      	mov	r7, r0
 8008a00:	4614      	mov	r4, r2
 8008a02:	460e      	mov	r6, r1
 8008a04:	b921      	cbnz	r1, 8008a10 <_realloc_r+0x14>
 8008a06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008a0a:	4611      	mov	r1, r2
 8008a0c:	f7ff bdc8 	b.w	80085a0 <_malloc_r>
 8008a10:	b922      	cbnz	r2, 8008a1c <_realloc_r+0x20>
 8008a12:	f7ff fd75 	bl	8008500 <_free_r>
 8008a16:	4625      	mov	r5, r4
 8008a18:	4628      	mov	r0, r5
 8008a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a1c:	f000 fc62 	bl	80092e4 <_malloc_usable_size_r>
 8008a20:	42a0      	cmp	r0, r4
 8008a22:	d20f      	bcs.n	8008a44 <_realloc_r+0x48>
 8008a24:	4621      	mov	r1, r4
 8008a26:	4638      	mov	r0, r7
 8008a28:	f7ff fdba 	bl	80085a0 <_malloc_r>
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	2800      	cmp	r0, #0
 8008a30:	d0f2      	beq.n	8008a18 <_realloc_r+0x1c>
 8008a32:	4631      	mov	r1, r6
 8008a34:	4622      	mov	r2, r4
 8008a36:	f7ff f9c7 	bl	8007dc8 <memcpy>
 8008a3a:	4631      	mov	r1, r6
 8008a3c:	4638      	mov	r0, r7
 8008a3e:	f7ff fd5f 	bl	8008500 <_free_r>
 8008a42:	e7e9      	b.n	8008a18 <_realloc_r+0x1c>
 8008a44:	4635      	mov	r5, r6
 8008a46:	e7e7      	b.n	8008a18 <_realloc_r+0x1c>

08008a48 <__sfputc_r>:
 8008a48:	6893      	ldr	r3, [r2, #8]
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	b410      	push	{r4}
 8008a50:	6093      	str	r3, [r2, #8]
 8008a52:	da08      	bge.n	8008a66 <__sfputc_r+0x1e>
 8008a54:	6994      	ldr	r4, [r2, #24]
 8008a56:	42a3      	cmp	r3, r4
 8008a58:	db01      	blt.n	8008a5e <__sfputc_r+0x16>
 8008a5a:	290a      	cmp	r1, #10
 8008a5c:	d103      	bne.n	8008a66 <__sfputc_r+0x1e>
 8008a5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a62:	f000 b94b 	b.w	8008cfc <__swbuf_r>
 8008a66:	6813      	ldr	r3, [r2, #0]
 8008a68:	1c58      	adds	r0, r3, #1
 8008a6a:	6010      	str	r0, [r2, #0]
 8008a6c:	7019      	strb	r1, [r3, #0]
 8008a6e:	4608      	mov	r0, r1
 8008a70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a74:	4770      	bx	lr

08008a76 <__sfputs_r>:
 8008a76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a78:	4606      	mov	r6, r0
 8008a7a:	460f      	mov	r7, r1
 8008a7c:	4614      	mov	r4, r2
 8008a7e:	18d5      	adds	r5, r2, r3
 8008a80:	42ac      	cmp	r4, r5
 8008a82:	d101      	bne.n	8008a88 <__sfputs_r+0x12>
 8008a84:	2000      	movs	r0, #0
 8008a86:	e007      	b.n	8008a98 <__sfputs_r+0x22>
 8008a88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a8c:	463a      	mov	r2, r7
 8008a8e:	4630      	mov	r0, r6
 8008a90:	f7ff ffda 	bl	8008a48 <__sfputc_r>
 8008a94:	1c43      	adds	r3, r0, #1
 8008a96:	d1f3      	bne.n	8008a80 <__sfputs_r+0xa>
 8008a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008a9c <_vfiprintf_r>:
 8008a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa0:	460d      	mov	r5, r1
 8008aa2:	b09d      	sub	sp, #116	; 0x74
 8008aa4:	4614      	mov	r4, r2
 8008aa6:	4698      	mov	r8, r3
 8008aa8:	4606      	mov	r6, r0
 8008aaa:	b118      	cbz	r0, 8008ab4 <_vfiprintf_r+0x18>
 8008aac:	6983      	ldr	r3, [r0, #24]
 8008aae:	b90b      	cbnz	r3, 8008ab4 <_vfiprintf_r+0x18>
 8008ab0:	f000 fb14 	bl	80090dc <__sinit>
 8008ab4:	4b89      	ldr	r3, [pc, #548]	; (8008cdc <_vfiprintf_r+0x240>)
 8008ab6:	429d      	cmp	r5, r3
 8008ab8:	d11b      	bne.n	8008af2 <_vfiprintf_r+0x56>
 8008aba:	6875      	ldr	r5, [r6, #4]
 8008abc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008abe:	07d9      	lsls	r1, r3, #31
 8008ac0:	d405      	bmi.n	8008ace <_vfiprintf_r+0x32>
 8008ac2:	89ab      	ldrh	r3, [r5, #12]
 8008ac4:	059a      	lsls	r2, r3, #22
 8008ac6:	d402      	bmi.n	8008ace <_vfiprintf_r+0x32>
 8008ac8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aca:	f000 fba5 	bl	8009218 <__retarget_lock_acquire_recursive>
 8008ace:	89ab      	ldrh	r3, [r5, #12]
 8008ad0:	071b      	lsls	r3, r3, #28
 8008ad2:	d501      	bpl.n	8008ad8 <_vfiprintf_r+0x3c>
 8008ad4:	692b      	ldr	r3, [r5, #16]
 8008ad6:	b9eb      	cbnz	r3, 8008b14 <_vfiprintf_r+0x78>
 8008ad8:	4629      	mov	r1, r5
 8008ada:	4630      	mov	r0, r6
 8008adc:	f000 f96e 	bl	8008dbc <__swsetup_r>
 8008ae0:	b1c0      	cbz	r0, 8008b14 <_vfiprintf_r+0x78>
 8008ae2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ae4:	07dc      	lsls	r4, r3, #31
 8008ae6:	d50e      	bpl.n	8008b06 <_vfiprintf_r+0x6a>
 8008ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8008aec:	b01d      	add	sp, #116	; 0x74
 8008aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008af2:	4b7b      	ldr	r3, [pc, #492]	; (8008ce0 <_vfiprintf_r+0x244>)
 8008af4:	429d      	cmp	r5, r3
 8008af6:	d101      	bne.n	8008afc <_vfiprintf_r+0x60>
 8008af8:	68b5      	ldr	r5, [r6, #8]
 8008afa:	e7df      	b.n	8008abc <_vfiprintf_r+0x20>
 8008afc:	4b79      	ldr	r3, [pc, #484]	; (8008ce4 <_vfiprintf_r+0x248>)
 8008afe:	429d      	cmp	r5, r3
 8008b00:	bf08      	it	eq
 8008b02:	68f5      	ldreq	r5, [r6, #12]
 8008b04:	e7da      	b.n	8008abc <_vfiprintf_r+0x20>
 8008b06:	89ab      	ldrh	r3, [r5, #12]
 8008b08:	0598      	lsls	r0, r3, #22
 8008b0a:	d4ed      	bmi.n	8008ae8 <_vfiprintf_r+0x4c>
 8008b0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b0e:	f000 fb84 	bl	800921a <__retarget_lock_release_recursive>
 8008b12:	e7e9      	b.n	8008ae8 <_vfiprintf_r+0x4c>
 8008b14:	2300      	movs	r3, #0
 8008b16:	9309      	str	r3, [sp, #36]	; 0x24
 8008b18:	2320      	movs	r3, #32
 8008b1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b22:	2330      	movs	r3, #48	; 0x30
 8008b24:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008ce8 <_vfiprintf_r+0x24c>
 8008b28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b2c:	f04f 0901 	mov.w	r9, #1
 8008b30:	4623      	mov	r3, r4
 8008b32:	469a      	mov	sl, r3
 8008b34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b38:	b10a      	cbz	r2, 8008b3e <_vfiprintf_r+0xa2>
 8008b3a:	2a25      	cmp	r2, #37	; 0x25
 8008b3c:	d1f9      	bne.n	8008b32 <_vfiprintf_r+0x96>
 8008b3e:	ebba 0b04 	subs.w	fp, sl, r4
 8008b42:	d00b      	beq.n	8008b5c <_vfiprintf_r+0xc0>
 8008b44:	465b      	mov	r3, fp
 8008b46:	4622      	mov	r2, r4
 8008b48:	4629      	mov	r1, r5
 8008b4a:	4630      	mov	r0, r6
 8008b4c:	f7ff ff93 	bl	8008a76 <__sfputs_r>
 8008b50:	3001      	adds	r0, #1
 8008b52:	f000 80aa 	beq.w	8008caa <_vfiprintf_r+0x20e>
 8008b56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b58:	445a      	add	r2, fp
 8008b5a:	9209      	str	r2, [sp, #36]	; 0x24
 8008b5c:	f89a 3000 	ldrb.w	r3, [sl]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f000 80a2 	beq.w	8008caa <_vfiprintf_r+0x20e>
 8008b66:	2300      	movs	r3, #0
 8008b68:	f04f 32ff 	mov.w	r2, #4294967295
 8008b6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b70:	f10a 0a01 	add.w	sl, sl, #1
 8008b74:	9304      	str	r3, [sp, #16]
 8008b76:	9307      	str	r3, [sp, #28]
 8008b78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b7c:	931a      	str	r3, [sp, #104]	; 0x68
 8008b7e:	4654      	mov	r4, sl
 8008b80:	2205      	movs	r2, #5
 8008b82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b86:	4858      	ldr	r0, [pc, #352]	; (8008ce8 <_vfiprintf_r+0x24c>)
 8008b88:	f7f7 fb32 	bl	80001f0 <memchr>
 8008b8c:	9a04      	ldr	r2, [sp, #16]
 8008b8e:	b9d8      	cbnz	r0, 8008bc8 <_vfiprintf_r+0x12c>
 8008b90:	06d1      	lsls	r1, r2, #27
 8008b92:	bf44      	itt	mi
 8008b94:	2320      	movmi	r3, #32
 8008b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b9a:	0713      	lsls	r3, r2, #28
 8008b9c:	bf44      	itt	mi
 8008b9e:	232b      	movmi	r3, #43	; 0x2b
 8008ba0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ba4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ba8:	2b2a      	cmp	r3, #42	; 0x2a
 8008baa:	d015      	beq.n	8008bd8 <_vfiprintf_r+0x13c>
 8008bac:	9a07      	ldr	r2, [sp, #28]
 8008bae:	4654      	mov	r4, sl
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	f04f 0c0a 	mov.w	ip, #10
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bbc:	3b30      	subs	r3, #48	; 0x30
 8008bbe:	2b09      	cmp	r3, #9
 8008bc0:	d94e      	bls.n	8008c60 <_vfiprintf_r+0x1c4>
 8008bc2:	b1b0      	cbz	r0, 8008bf2 <_vfiprintf_r+0x156>
 8008bc4:	9207      	str	r2, [sp, #28]
 8008bc6:	e014      	b.n	8008bf2 <_vfiprintf_r+0x156>
 8008bc8:	eba0 0308 	sub.w	r3, r0, r8
 8008bcc:	fa09 f303 	lsl.w	r3, r9, r3
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	9304      	str	r3, [sp, #16]
 8008bd4:	46a2      	mov	sl, r4
 8008bd6:	e7d2      	b.n	8008b7e <_vfiprintf_r+0xe2>
 8008bd8:	9b03      	ldr	r3, [sp, #12]
 8008bda:	1d19      	adds	r1, r3, #4
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	9103      	str	r1, [sp, #12]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	bfbb      	ittet	lt
 8008be4:	425b      	neglt	r3, r3
 8008be6:	f042 0202 	orrlt.w	r2, r2, #2
 8008bea:	9307      	strge	r3, [sp, #28]
 8008bec:	9307      	strlt	r3, [sp, #28]
 8008bee:	bfb8      	it	lt
 8008bf0:	9204      	strlt	r2, [sp, #16]
 8008bf2:	7823      	ldrb	r3, [r4, #0]
 8008bf4:	2b2e      	cmp	r3, #46	; 0x2e
 8008bf6:	d10c      	bne.n	8008c12 <_vfiprintf_r+0x176>
 8008bf8:	7863      	ldrb	r3, [r4, #1]
 8008bfa:	2b2a      	cmp	r3, #42	; 0x2a
 8008bfc:	d135      	bne.n	8008c6a <_vfiprintf_r+0x1ce>
 8008bfe:	9b03      	ldr	r3, [sp, #12]
 8008c00:	1d1a      	adds	r2, r3, #4
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	9203      	str	r2, [sp, #12]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	bfb8      	it	lt
 8008c0a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c0e:	3402      	adds	r4, #2
 8008c10:	9305      	str	r3, [sp, #20]
 8008c12:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008cf8 <_vfiprintf_r+0x25c>
 8008c16:	7821      	ldrb	r1, [r4, #0]
 8008c18:	2203      	movs	r2, #3
 8008c1a:	4650      	mov	r0, sl
 8008c1c:	f7f7 fae8 	bl	80001f0 <memchr>
 8008c20:	b140      	cbz	r0, 8008c34 <_vfiprintf_r+0x198>
 8008c22:	2340      	movs	r3, #64	; 0x40
 8008c24:	eba0 000a 	sub.w	r0, r0, sl
 8008c28:	fa03 f000 	lsl.w	r0, r3, r0
 8008c2c:	9b04      	ldr	r3, [sp, #16]
 8008c2e:	4303      	orrs	r3, r0
 8008c30:	3401      	adds	r4, #1
 8008c32:	9304      	str	r3, [sp, #16]
 8008c34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c38:	482c      	ldr	r0, [pc, #176]	; (8008cec <_vfiprintf_r+0x250>)
 8008c3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c3e:	2206      	movs	r2, #6
 8008c40:	f7f7 fad6 	bl	80001f0 <memchr>
 8008c44:	2800      	cmp	r0, #0
 8008c46:	d03f      	beq.n	8008cc8 <_vfiprintf_r+0x22c>
 8008c48:	4b29      	ldr	r3, [pc, #164]	; (8008cf0 <_vfiprintf_r+0x254>)
 8008c4a:	bb1b      	cbnz	r3, 8008c94 <_vfiprintf_r+0x1f8>
 8008c4c:	9b03      	ldr	r3, [sp, #12]
 8008c4e:	3307      	adds	r3, #7
 8008c50:	f023 0307 	bic.w	r3, r3, #7
 8008c54:	3308      	adds	r3, #8
 8008c56:	9303      	str	r3, [sp, #12]
 8008c58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c5a:	443b      	add	r3, r7
 8008c5c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c5e:	e767      	b.n	8008b30 <_vfiprintf_r+0x94>
 8008c60:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c64:	460c      	mov	r4, r1
 8008c66:	2001      	movs	r0, #1
 8008c68:	e7a5      	b.n	8008bb6 <_vfiprintf_r+0x11a>
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	3401      	adds	r4, #1
 8008c6e:	9305      	str	r3, [sp, #20]
 8008c70:	4619      	mov	r1, r3
 8008c72:	f04f 0c0a 	mov.w	ip, #10
 8008c76:	4620      	mov	r0, r4
 8008c78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c7c:	3a30      	subs	r2, #48	; 0x30
 8008c7e:	2a09      	cmp	r2, #9
 8008c80:	d903      	bls.n	8008c8a <_vfiprintf_r+0x1ee>
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d0c5      	beq.n	8008c12 <_vfiprintf_r+0x176>
 8008c86:	9105      	str	r1, [sp, #20]
 8008c88:	e7c3      	b.n	8008c12 <_vfiprintf_r+0x176>
 8008c8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c8e:	4604      	mov	r4, r0
 8008c90:	2301      	movs	r3, #1
 8008c92:	e7f0      	b.n	8008c76 <_vfiprintf_r+0x1da>
 8008c94:	ab03      	add	r3, sp, #12
 8008c96:	9300      	str	r3, [sp, #0]
 8008c98:	462a      	mov	r2, r5
 8008c9a:	4b16      	ldr	r3, [pc, #88]	; (8008cf4 <_vfiprintf_r+0x258>)
 8008c9c:	a904      	add	r1, sp, #16
 8008c9e:	4630      	mov	r0, r6
 8008ca0:	f7fd fe22 	bl	80068e8 <_printf_float>
 8008ca4:	4607      	mov	r7, r0
 8008ca6:	1c78      	adds	r0, r7, #1
 8008ca8:	d1d6      	bne.n	8008c58 <_vfiprintf_r+0x1bc>
 8008caa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cac:	07d9      	lsls	r1, r3, #31
 8008cae:	d405      	bmi.n	8008cbc <_vfiprintf_r+0x220>
 8008cb0:	89ab      	ldrh	r3, [r5, #12]
 8008cb2:	059a      	lsls	r2, r3, #22
 8008cb4:	d402      	bmi.n	8008cbc <_vfiprintf_r+0x220>
 8008cb6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cb8:	f000 faaf 	bl	800921a <__retarget_lock_release_recursive>
 8008cbc:	89ab      	ldrh	r3, [r5, #12]
 8008cbe:	065b      	lsls	r3, r3, #25
 8008cc0:	f53f af12 	bmi.w	8008ae8 <_vfiprintf_r+0x4c>
 8008cc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cc6:	e711      	b.n	8008aec <_vfiprintf_r+0x50>
 8008cc8:	ab03      	add	r3, sp, #12
 8008cca:	9300      	str	r3, [sp, #0]
 8008ccc:	462a      	mov	r2, r5
 8008cce:	4b09      	ldr	r3, [pc, #36]	; (8008cf4 <_vfiprintf_r+0x258>)
 8008cd0:	a904      	add	r1, sp, #16
 8008cd2:	4630      	mov	r0, r6
 8008cd4:	f7fe f8ac 	bl	8006e30 <_printf_i>
 8008cd8:	e7e4      	b.n	8008ca4 <_vfiprintf_r+0x208>
 8008cda:	bf00      	nop
 8008cdc:	0800996c 	.word	0x0800996c
 8008ce0:	0800998c 	.word	0x0800998c
 8008ce4:	0800994c 	.word	0x0800994c
 8008ce8:	080097f4 	.word	0x080097f4
 8008cec:	080097fe 	.word	0x080097fe
 8008cf0:	080068e9 	.word	0x080068e9
 8008cf4:	08008a77 	.word	0x08008a77
 8008cf8:	080097fa 	.word	0x080097fa

08008cfc <__swbuf_r>:
 8008cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cfe:	460e      	mov	r6, r1
 8008d00:	4614      	mov	r4, r2
 8008d02:	4605      	mov	r5, r0
 8008d04:	b118      	cbz	r0, 8008d0e <__swbuf_r+0x12>
 8008d06:	6983      	ldr	r3, [r0, #24]
 8008d08:	b90b      	cbnz	r3, 8008d0e <__swbuf_r+0x12>
 8008d0a:	f000 f9e7 	bl	80090dc <__sinit>
 8008d0e:	4b21      	ldr	r3, [pc, #132]	; (8008d94 <__swbuf_r+0x98>)
 8008d10:	429c      	cmp	r4, r3
 8008d12:	d12b      	bne.n	8008d6c <__swbuf_r+0x70>
 8008d14:	686c      	ldr	r4, [r5, #4]
 8008d16:	69a3      	ldr	r3, [r4, #24]
 8008d18:	60a3      	str	r3, [r4, #8]
 8008d1a:	89a3      	ldrh	r3, [r4, #12]
 8008d1c:	071a      	lsls	r2, r3, #28
 8008d1e:	d52f      	bpl.n	8008d80 <__swbuf_r+0x84>
 8008d20:	6923      	ldr	r3, [r4, #16]
 8008d22:	b36b      	cbz	r3, 8008d80 <__swbuf_r+0x84>
 8008d24:	6923      	ldr	r3, [r4, #16]
 8008d26:	6820      	ldr	r0, [r4, #0]
 8008d28:	1ac0      	subs	r0, r0, r3
 8008d2a:	6963      	ldr	r3, [r4, #20]
 8008d2c:	b2f6      	uxtb	r6, r6
 8008d2e:	4283      	cmp	r3, r0
 8008d30:	4637      	mov	r7, r6
 8008d32:	dc04      	bgt.n	8008d3e <__swbuf_r+0x42>
 8008d34:	4621      	mov	r1, r4
 8008d36:	4628      	mov	r0, r5
 8008d38:	f000 f93c 	bl	8008fb4 <_fflush_r>
 8008d3c:	bb30      	cbnz	r0, 8008d8c <__swbuf_r+0x90>
 8008d3e:	68a3      	ldr	r3, [r4, #8]
 8008d40:	3b01      	subs	r3, #1
 8008d42:	60a3      	str	r3, [r4, #8]
 8008d44:	6823      	ldr	r3, [r4, #0]
 8008d46:	1c5a      	adds	r2, r3, #1
 8008d48:	6022      	str	r2, [r4, #0]
 8008d4a:	701e      	strb	r6, [r3, #0]
 8008d4c:	6963      	ldr	r3, [r4, #20]
 8008d4e:	3001      	adds	r0, #1
 8008d50:	4283      	cmp	r3, r0
 8008d52:	d004      	beq.n	8008d5e <__swbuf_r+0x62>
 8008d54:	89a3      	ldrh	r3, [r4, #12]
 8008d56:	07db      	lsls	r3, r3, #31
 8008d58:	d506      	bpl.n	8008d68 <__swbuf_r+0x6c>
 8008d5a:	2e0a      	cmp	r6, #10
 8008d5c:	d104      	bne.n	8008d68 <__swbuf_r+0x6c>
 8008d5e:	4621      	mov	r1, r4
 8008d60:	4628      	mov	r0, r5
 8008d62:	f000 f927 	bl	8008fb4 <_fflush_r>
 8008d66:	b988      	cbnz	r0, 8008d8c <__swbuf_r+0x90>
 8008d68:	4638      	mov	r0, r7
 8008d6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d6c:	4b0a      	ldr	r3, [pc, #40]	; (8008d98 <__swbuf_r+0x9c>)
 8008d6e:	429c      	cmp	r4, r3
 8008d70:	d101      	bne.n	8008d76 <__swbuf_r+0x7a>
 8008d72:	68ac      	ldr	r4, [r5, #8]
 8008d74:	e7cf      	b.n	8008d16 <__swbuf_r+0x1a>
 8008d76:	4b09      	ldr	r3, [pc, #36]	; (8008d9c <__swbuf_r+0xa0>)
 8008d78:	429c      	cmp	r4, r3
 8008d7a:	bf08      	it	eq
 8008d7c:	68ec      	ldreq	r4, [r5, #12]
 8008d7e:	e7ca      	b.n	8008d16 <__swbuf_r+0x1a>
 8008d80:	4621      	mov	r1, r4
 8008d82:	4628      	mov	r0, r5
 8008d84:	f000 f81a 	bl	8008dbc <__swsetup_r>
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	d0cb      	beq.n	8008d24 <__swbuf_r+0x28>
 8008d8c:	f04f 37ff 	mov.w	r7, #4294967295
 8008d90:	e7ea      	b.n	8008d68 <__swbuf_r+0x6c>
 8008d92:	bf00      	nop
 8008d94:	0800996c 	.word	0x0800996c
 8008d98:	0800998c 	.word	0x0800998c
 8008d9c:	0800994c 	.word	0x0800994c

08008da0 <__ascii_wctomb>:
 8008da0:	b149      	cbz	r1, 8008db6 <__ascii_wctomb+0x16>
 8008da2:	2aff      	cmp	r2, #255	; 0xff
 8008da4:	bf85      	ittet	hi
 8008da6:	238a      	movhi	r3, #138	; 0x8a
 8008da8:	6003      	strhi	r3, [r0, #0]
 8008daa:	700a      	strbls	r2, [r1, #0]
 8008dac:	f04f 30ff 	movhi.w	r0, #4294967295
 8008db0:	bf98      	it	ls
 8008db2:	2001      	movls	r0, #1
 8008db4:	4770      	bx	lr
 8008db6:	4608      	mov	r0, r1
 8008db8:	4770      	bx	lr
	...

08008dbc <__swsetup_r>:
 8008dbc:	4b32      	ldr	r3, [pc, #200]	; (8008e88 <__swsetup_r+0xcc>)
 8008dbe:	b570      	push	{r4, r5, r6, lr}
 8008dc0:	681d      	ldr	r5, [r3, #0]
 8008dc2:	4606      	mov	r6, r0
 8008dc4:	460c      	mov	r4, r1
 8008dc6:	b125      	cbz	r5, 8008dd2 <__swsetup_r+0x16>
 8008dc8:	69ab      	ldr	r3, [r5, #24]
 8008dca:	b913      	cbnz	r3, 8008dd2 <__swsetup_r+0x16>
 8008dcc:	4628      	mov	r0, r5
 8008dce:	f000 f985 	bl	80090dc <__sinit>
 8008dd2:	4b2e      	ldr	r3, [pc, #184]	; (8008e8c <__swsetup_r+0xd0>)
 8008dd4:	429c      	cmp	r4, r3
 8008dd6:	d10f      	bne.n	8008df8 <__swsetup_r+0x3c>
 8008dd8:	686c      	ldr	r4, [r5, #4]
 8008dda:	89a3      	ldrh	r3, [r4, #12]
 8008ddc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008de0:	0719      	lsls	r1, r3, #28
 8008de2:	d42c      	bmi.n	8008e3e <__swsetup_r+0x82>
 8008de4:	06dd      	lsls	r5, r3, #27
 8008de6:	d411      	bmi.n	8008e0c <__swsetup_r+0x50>
 8008de8:	2309      	movs	r3, #9
 8008dea:	6033      	str	r3, [r6, #0]
 8008dec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008df0:	81a3      	strh	r3, [r4, #12]
 8008df2:	f04f 30ff 	mov.w	r0, #4294967295
 8008df6:	e03e      	b.n	8008e76 <__swsetup_r+0xba>
 8008df8:	4b25      	ldr	r3, [pc, #148]	; (8008e90 <__swsetup_r+0xd4>)
 8008dfa:	429c      	cmp	r4, r3
 8008dfc:	d101      	bne.n	8008e02 <__swsetup_r+0x46>
 8008dfe:	68ac      	ldr	r4, [r5, #8]
 8008e00:	e7eb      	b.n	8008dda <__swsetup_r+0x1e>
 8008e02:	4b24      	ldr	r3, [pc, #144]	; (8008e94 <__swsetup_r+0xd8>)
 8008e04:	429c      	cmp	r4, r3
 8008e06:	bf08      	it	eq
 8008e08:	68ec      	ldreq	r4, [r5, #12]
 8008e0a:	e7e6      	b.n	8008dda <__swsetup_r+0x1e>
 8008e0c:	0758      	lsls	r0, r3, #29
 8008e0e:	d512      	bpl.n	8008e36 <__swsetup_r+0x7a>
 8008e10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e12:	b141      	cbz	r1, 8008e26 <__swsetup_r+0x6a>
 8008e14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e18:	4299      	cmp	r1, r3
 8008e1a:	d002      	beq.n	8008e22 <__swsetup_r+0x66>
 8008e1c:	4630      	mov	r0, r6
 8008e1e:	f7ff fb6f 	bl	8008500 <_free_r>
 8008e22:	2300      	movs	r3, #0
 8008e24:	6363      	str	r3, [r4, #52]	; 0x34
 8008e26:	89a3      	ldrh	r3, [r4, #12]
 8008e28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e2c:	81a3      	strh	r3, [r4, #12]
 8008e2e:	2300      	movs	r3, #0
 8008e30:	6063      	str	r3, [r4, #4]
 8008e32:	6923      	ldr	r3, [r4, #16]
 8008e34:	6023      	str	r3, [r4, #0]
 8008e36:	89a3      	ldrh	r3, [r4, #12]
 8008e38:	f043 0308 	orr.w	r3, r3, #8
 8008e3c:	81a3      	strh	r3, [r4, #12]
 8008e3e:	6923      	ldr	r3, [r4, #16]
 8008e40:	b94b      	cbnz	r3, 8008e56 <__swsetup_r+0x9a>
 8008e42:	89a3      	ldrh	r3, [r4, #12]
 8008e44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e4c:	d003      	beq.n	8008e56 <__swsetup_r+0x9a>
 8008e4e:	4621      	mov	r1, r4
 8008e50:	4630      	mov	r0, r6
 8008e52:	f000 fa07 	bl	8009264 <__smakebuf_r>
 8008e56:	89a0      	ldrh	r0, [r4, #12]
 8008e58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e5c:	f010 0301 	ands.w	r3, r0, #1
 8008e60:	d00a      	beq.n	8008e78 <__swsetup_r+0xbc>
 8008e62:	2300      	movs	r3, #0
 8008e64:	60a3      	str	r3, [r4, #8]
 8008e66:	6963      	ldr	r3, [r4, #20]
 8008e68:	425b      	negs	r3, r3
 8008e6a:	61a3      	str	r3, [r4, #24]
 8008e6c:	6923      	ldr	r3, [r4, #16]
 8008e6e:	b943      	cbnz	r3, 8008e82 <__swsetup_r+0xc6>
 8008e70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e74:	d1ba      	bne.n	8008dec <__swsetup_r+0x30>
 8008e76:	bd70      	pop	{r4, r5, r6, pc}
 8008e78:	0781      	lsls	r1, r0, #30
 8008e7a:	bf58      	it	pl
 8008e7c:	6963      	ldrpl	r3, [r4, #20]
 8008e7e:	60a3      	str	r3, [r4, #8]
 8008e80:	e7f4      	b.n	8008e6c <__swsetup_r+0xb0>
 8008e82:	2000      	movs	r0, #0
 8008e84:	e7f7      	b.n	8008e76 <__swsetup_r+0xba>
 8008e86:	bf00      	nop
 8008e88:	2000001c 	.word	0x2000001c
 8008e8c:	0800996c 	.word	0x0800996c
 8008e90:	0800998c 	.word	0x0800998c
 8008e94:	0800994c 	.word	0x0800994c

08008e98 <abort>:
 8008e98:	b508      	push	{r3, lr}
 8008e9a:	2006      	movs	r0, #6
 8008e9c:	f000 fa52 	bl	8009344 <raise>
 8008ea0:	2001      	movs	r0, #1
 8008ea2:	f7f9 f96e 	bl	8002182 <_exit>
	...

08008ea8 <__sflush_r>:
 8008ea8:	898a      	ldrh	r2, [r1, #12]
 8008eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eae:	4605      	mov	r5, r0
 8008eb0:	0710      	lsls	r0, r2, #28
 8008eb2:	460c      	mov	r4, r1
 8008eb4:	d458      	bmi.n	8008f68 <__sflush_r+0xc0>
 8008eb6:	684b      	ldr	r3, [r1, #4]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	dc05      	bgt.n	8008ec8 <__sflush_r+0x20>
 8008ebc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	dc02      	bgt.n	8008ec8 <__sflush_r+0x20>
 8008ec2:	2000      	movs	r0, #0
 8008ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ec8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008eca:	2e00      	cmp	r6, #0
 8008ecc:	d0f9      	beq.n	8008ec2 <__sflush_r+0x1a>
 8008ece:	2300      	movs	r3, #0
 8008ed0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ed4:	682f      	ldr	r7, [r5, #0]
 8008ed6:	602b      	str	r3, [r5, #0]
 8008ed8:	d032      	beq.n	8008f40 <__sflush_r+0x98>
 8008eda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008edc:	89a3      	ldrh	r3, [r4, #12]
 8008ede:	075a      	lsls	r2, r3, #29
 8008ee0:	d505      	bpl.n	8008eee <__sflush_r+0x46>
 8008ee2:	6863      	ldr	r3, [r4, #4]
 8008ee4:	1ac0      	subs	r0, r0, r3
 8008ee6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ee8:	b10b      	cbz	r3, 8008eee <__sflush_r+0x46>
 8008eea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008eec:	1ac0      	subs	r0, r0, r3
 8008eee:	2300      	movs	r3, #0
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ef4:	6a21      	ldr	r1, [r4, #32]
 8008ef6:	4628      	mov	r0, r5
 8008ef8:	47b0      	blx	r6
 8008efa:	1c43      	adds	r3, r0, #1
 8008efc:	89a3      	ldrh	r3, [r4, #12]
 8008efe:	d106      	bne.n	8008f0e <__sflush_r+0x66>
 8008f00:	6829      	ldr	r1, [r5, #0]
 8008f02:	291d      	cmp	r1, #29
 8008f04:	d82c      	bhi.n	8008f60 <__sflush_r+0xb8>
 8008f06:	4a2a      	ldr	r2, [pc, #168]	; (8008fb0 <__sflush_r+0x108>)
 8008f08:	40ca      	lsrs	r2, r1
 8008f0a:	07d6      	lsls	r6, r2, #31
 8008f0c:	d528      	bpl.n	8008f60 <__sflush_r+0xb8>
 8008f0e:	2200      	movs	r2, #0
 8008f10:	6062      	str	r2, [r4, #4]
 8008f12:	04d9      	lsls	r1, r3, #19
 8008f14:	6922      	ldr	r2, [r4, #16]
 8008f16:	6022      	str	r2, [r4, #0]
 8008f18:	d504      	bpl.n	8008f24 <__sflush_r+0x7c>
 8008f1a:	1c42      	adds	r2, r0, #1
 8008f1c:	d101      	bne.n	8008f22 <__sflush_r+0x7a>
 8008f1e:	682b      	ldr	r3, [r5, #0]
 8008f20:	b903      	cbnz	r3, 8008f24 <__sflush_r+0x7c>
 8008f22:	6560      	str	r0, [r4, #84]	; 0x54
 8008f24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f26:	602f      	str	r7, [r5, #0]
 8008f28:	2900      	cmp	r1, #0
 8008f2a:	d0ca      	beq.n	8008ec2 <__sflush_r+0x1a>
 8008f2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f30:	4299      	cmp	r1, r3
 8008f32:	d002      	beq.n	8008f3a <__sflush_r+0x92>
 8008f34:	4628      	mov	r0, r5
 8008f36:	f7ff fae3 	bl	8008500 <_free_r>
 8008f3a:	2000      	movs	r0, #0
 8008f3c:	6360      	str	r0, [r4, #52]	; 0x34
 8008f3e:	e7c1      	b.n	8008ec4 <__sflush_r+0x1c>
 8008f40:	6a21      	ldr	r1, [r4, #32]
 8008f42:	2301      	movs	r3, #1
 8008f44:	4628      	mov	r0, r5
 8008f46:	47b0      	blx	r6
 8008f48:	1c41      	adds	r1, r0, #1
 8008f4a:	d1c7      	bne.n	8008edc <__sflush_r+0x34>
 8008f4c:	682b      	ldr	r3, [r5, #0]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d0c4      	beq.n	8008edc <__sflush_r+0x34>
 8008f52:	2b1d      	cmp	r3, #29
 8008f54:	d001      	beq.n	8008f5a <__sflush_r+0xb2>
 8008f56:	2b16      	cmp	r3, #22
 8008f58:	d101      	bne.n	8008f5e <__sflush_r+0xb6>
 8008f5a:	602f      	str	r7, [r5, #0]
 8008f5c:	e7b1      	b.n	8008ec2 <__sflush_r+0x1a>
 8008f5e:	89a3      	ldrh	r3, [r4, #12]
 8008f60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f64:	81a3      	strh	r3, [r4, #12]
 8008f66:	e7ad      	b.n	8008ec4 <__sflush_r+0x1c>
 8008f68:	690f      	ldr	r7, [r1, #16]
 8008f6a:	2f00      	cmp	r7, #0
 8008f6c:	d0a9      	beq.n	8008ec2 <__sflush_r+0x1a>
 8008f6e:	0793      	lsls	r3, r2, #30
 8008f70:	680e      	ldr	r6, [r1, #0]
 8008f72:	bf08      	it	eq
 8008f74:	694b      	ldreq	r3, [r1, #20]
 8008f76:	600f      	str	r7, [r1, #0]
 8008f78:	bf18      	it	ne
 8008f7a:	2300      	movne	r3, #0
 8008f7c:	eba6 0807 	sub.w	r8, r6, r7
 8008f80:	608b      	str	r3, [r1, #8]
 8008f82:	f1b8 0f00 	cmp.w	r8, #0
 8008f86:	dd9c      	ble.n	8008ec2 <__sflush_r+0x1a>
 8008f88:	6a21      	ldr	r1, [r4, #32]
 8008f8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f8c:	4643      	mov	r3, r8
 8008f8e:	463a      	mov	r2, r7
 8008f90:	4628      	mov	r0, r5
 8008f92:	47b0      	blx	r6
 8008f94:	2800      	cmp	r0, #0
 8008f96:	dc06      	bgt.n	8008fa6 <__sflush_r+0xfe>
 8008f98:	89a3      	ldrh	r3, [r4, #12]
 8008f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f9e:	81a3      	strh	r3, [r4, #12]
 8008fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa4:	e78e      	b.n	8008ec4 <__sflush_r+0x1c>
 8008fa6:	4407      	add	r7, r0
 8008fa8:	eba8 0800 	sub.w	r8, r8, r0
 8008fac:	e7e9      	b.n	8008f82 <__sflush_r+0xda>
 8008fae:	bf00      	nop
 8008fb0:	20400001 	.word	0x20400001

08008fb4 <_fflush_r>:
 8008fb4:	b538      	push	{r3, r4, r5, lr}
 8008fb6:	690b      	ldr	r3, [r1, #16]
 8008fb8:	4605      	mov	r5, r0
 8008fba:	460c      	mov	r4, r1
 8008fbc:	b913      	cbnz	r3, 8008fc4 <_fflush_r+0x10>
 8008fbe:	2500      	movs	r5, #0
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	bd38      	pop	{r3, r4, r5, pc}
 8008fc4:	b118      	cbz	r0, 8008fce <_fflush_r+0x1a>
 8008fc6:	6983      	ldr	r3, [r0, #24]
 8008fc8:	b90b      	cbnz	r3, 8008fce <_fflush_r+0x1a>
 8008fca:	f000 f887 	bl	80090dc <__sinit>
 8008fce:	4b14      	ldr	r3, [pc, #80]	; (8009020 <_fflush_r+0x6c>)
 8008fd0:	429c      	cmp	r4, r3
 8008fd2:	d11b      	bne.n	800900c <_fflush_r+0x58>
 8008fd4:	686c      	ldr	r4, [r5, #4]
 8008fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d0ef      	beq.n	8008fbe <_fflush_r+0xa>
 8008fde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fe0:	07d0      	lsls	r0, r2, #31
 8008fe2:	d404      	bmi.n	8008fee <_fflush_r+0x3a>
 8008fe4:	0599      	lsls	r1, r3, #22
 8008fe6:	d402      	bmi.n	8008fee <_fflush_r+0x3a>
 8008fe8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fea:	f000 f915 	bl	8009218 <__retarget_lock_acquire_recursive>
 8008fee:	4628      	mov	r0, r5
 8008ff0:	4621      	mov	r1, r4
 8008ff2:	f7ff ff59 	bl	8008ea8 <__sflush_r>
 8008ff6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ff8:	07da      	lsls	r2, r3, #31
 8008ffa:	4605      	mov	r5, r0
 8008ffc:	d4e0      	bmi.n	8008fc0 <_fflush_r+0xc>
 8008ffe:	89a3      	ldrh	r3, [r4, #12]
 8009000:	059b      	lsls	r3, r3, #22
 8009002:	d4dd      	bmi.n	8008fc0 <_fflush_r+0xc>
 8009004:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009006:	f000 f908 	bl	800921a <__retarget_lock_release_recursive>
 800900a:	e7d9      	b.n	8008fc0 <_fflush_r+0xc>
 800900c:	4b05      	ldr	r3, [pc, #20]	; (8009024 <_fflush_r+0x70>)
 800900e:	429c      	cmp	r4, r3
 8009010:	d101      	bne.n	8009016 <_fflush_r+0x62>
 8009012:	68ac      	ldr	r4, [r5, #8]
 8009014:	e7df      	b.n	8008fd6 <_fflush_r+0x22>
 8009016:	4b04      	ldr	r3, [pc, #16]	; (8009028 <_fflush_r+0x74>)
 8009018:	429c      	cmp	r4, r3
 800901a:	bf08      	it	eq
 800901c:	68ec      	ldreq	r4, [r5, #12]
 800901e:	e7da      	b.n	8008fd6 <_fflush_r+0x22>
 8009020:	0800996c 	.word	0x0800996c
 8009024:	0800998c 	.word	0x0800998c
 8009028:	0800994c 	.word	0x0800994c

0800902c <std>:
 800902c:	2300      	movs	r3, #0
 800902e:	b510      	push	{r4, lr}
 8009030:	4604      	mov	r4, r0
 8009032:	e9c0 3300 	strd	r3, r3, [r0]
 8009036:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800903a:	6083      	str	r3, [r0, #8]
 800903c:	8181      	strh	r1, [r0, #12]
 800903e:	6643      	str	r3, [r0, #100]	; 0x64
 8009040:	81c2      	strh	r2, [r0, #14]
 8009042:	6183      	str	r3, [r0, #24]
 8009044:	4619      	mov	r1, r3
 8009046:	2208      	movs	r2, #8
 8009048:	305c      	adds	r0, #92	; 0x5c
 800904a:	f7fd fba5 	bl	8006798 <memset>
 800904e:	4b05      	ldr	r3, [pc, #20]	; (8009064 <std+0x38>)
 8009050:	6263      	str	r3, [r4, #36]	; 0x24
 8009052:	4b05      	ldr	r3, [pc, #20]	; (8009068 <std+0x3c>)
 8009054:	62a3      	str	r3, [r4, #40]	; 0x28
 8009056:	4b05      	ldr	r3, [pc, #20]	; (800906c <std+0x40>)
 8009058:	62e3      	str	r3, [r4, #44]	; 0x2c
 800905a:	4b05      	ldr	r3, [pc, #20]	; (8009070 <std+0x44>)
 800905c:	6224      	str	r4, [r4, #32]
 800905e:	6323      	str	r3, [r4, #48]	; 0x30
 8009060:	bd10      	pop	{r4, pc}
 8009062:	bf00      	nop
 8009064:	0800937d 	.word	0x0800937d
 8009068:	0800939f 	.word	0x0800939f
 800906c:	080093d7 	.word	0x080093d7
 8009070:	080093fb 	.word	0x080093fb

08009074 <_cleanup_r>:
 8009074:	4901      	ldr	r1, [pc, #4]	; (800907c <_cleanup_r+0x8>)
 8009076:	f000 b8af 	b.w	80091d8 <_fwalk_reent>
 800907a:	bf00      	nop
 800907c:	08008fb5 	.word	0x08008fb5

08009080 <__sfmoreglue>:
 8009080:	b570      	push	{r4, r5, r6, lr}
 8009082:	1e4a      	subs	r2, r1, #1
 8009084:	2568      	movs	r5, #104	; 0x68
 8009086:	4355      	muls	r5, r2
 8009088:	460e      	mov	r6, r1
 800908a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800908e:	f7ff fa87 	bl	80085a0 <_malloc_r>
 8009092:	4604      	mov	r4, r0
 8009094:	b140      	cbz	r0, 80090a8 <__sfmoreglue+0x28>
 8009096:	2100      	movs	r1, #0
 8009098:	e9c0 1600 	strd	r1, r6, [r0]
 800909c:	300c      	adds	r0, #12
 800909e:	60a0      	str	r0, [r4, #8]
 80090a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80090a4:	f7fd fb78 	bl	8006798 <memset>
 80090a8:	4620      	mov	r0, r4
 80090aa:	bd70      	pop	{r4, r5, r6, pc}

080090ac <__sfp_lock_acquire>:
 80090ac:	4801      	ldr	r0, [pc, #4]	; (80090b4 <__sfp_lock_acquire+0x8>)
 80090ae:	f000 b8b3 	b.w	8009218 <__retarget_lock_acquire_recursive>
 80090b2:	bf00      	nop
 80090b4:	200004d0 	.word	0x200004d0

080090b8 <__sfp_lock_release>:
 80090b8:	4801      	ldr	r0, [pc, #4]	; (80090c0 <__sfp_lock_release+0x8>)
 80090ba:	f000 b8ae 	b.w	800921a <__retarget_lock_release_recursive>
 80090be:	bf00      	nop
 80090c0:	200004d0 	.word	0x200004d0

080090c4 <__sinit_lock_acquire>:
 80090c4:	4801      	ldr	r0, [pc, #4]	; (80090cc <__sinit_lock_acquire+0x8>)
 80090c6:	f000 b8a7 	b.w	8009218 <__retarget_lock_acquire_recursive>
 80090ca:	bf00      	nop
 80090cc:	200004cb 	.word	0x200004cb

080090d0 <__sinit_lock_release>:
 80090d0:	4801      	ldr	r0, [pc, #4]	; (80090d8 <__sinit_lock_release+0x8>)
 80090d2:	f000 b8a2 	b.w	800921a <__retarget_lock_release_recursive>
 80090d6:	bf00      	nop
 80090d8:	200004cb 	.word	0x200004cb

080090dc <__sinit>:
 80090dc:	b510      	push	{r4, lr}
 80090de:	4604      	mov	r4, r0
 80090e0:	f7ff fff0 	bl	80090c4 <__sinit_lock_acquire>
 80090e4:	69a3      	ldr	r3, [r4, #24]
 80090e6:	b11b      	cbz	r3, 80090f0 <__sinit+0x14>
 80090e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090ec:	f7ff bff0 	b.w	80090d0 <__sinit_lock_release>
 80090f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80090f4:	6523      	str	r3, [r4, #80]	; 0x50
 80090f6:	4b13      	ldr	r3, [pc, #76]	; (8009144 <__sinit+0x68>)
 80090f8:	4a13      	ldr	r2, [pc, #76]	; (8009148 <__sinit+0x6c>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80090fe:	42a3      	cmp	r3, r4
 8009100:	bf04      	itt	eq
 8009102:	2301      	moveq	r3, #1
 8009104:	61a3      	streq	r3, [r4, #24]
 8009106:	4620      	mov	r0, r4
 8009108:	f000 f820 	bl	800914c <__sfp>
 800910c:	6060      	str	r0, [r4, #4]
 800910e:	4620      	mov	r0, r4
 8009110:	f000 f81c 	bl	800914c <__sfp>
 8009114:	60a0      	str	r0, [r4, #8]
 8009116:	4620      	mov	r0, r4
 8009118:	f000 f818 	bl	800914c <__sfp>
 800911c:	2200      	movs	r2, #0
 800911e:	60e0      	str	r0, [r4, #12]
 8009120:	2104      	movs	r1, #4
 8009122:	6860      	ldr	r0, [r4, #4]
 8009124:	f7ff ff82 	bl	800902c <std>
 8009128:	68a0      	ldr	r0, [r4, #8]
 800912a:	2201      	movs	r2, #1
 800912c:	2109      	movs	r1, #9
 800912e:	f7ff ff7d 	bl	800902c <std>
 8009132:	68e0      	ldr	r0, [r4, #12]
 8009134:	2202      	movs	r2, #2
 8009136:	2112      	movs	r1, #18
 8009138:	f7ff ff78 	bl	800902c <std>
 800913c:	2301      	movs	r3, #1
 800913e:	61a3      	str	r3, [r4, #24]
 8009140:	e7d2      	b.n	80090e8 <__sinit+0xc>
 8009142:	bf00      	nop
 8009144:	080095cc 	.word	0x080095cc
 8009148:	08009075 	.word	0x08009075

0800914c <__sfp>:
 800914c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800914e:	4607      	mov	r7, r0
 8009150:	f7ff ffac 	bl	80090ac <__sfp_lock_acquire>
 8009154:	4b1e      	ldr	r3, [pc, #120]	; (80091d0 <__sfp+0x84>)
 8009156:	681e      	ldr	r6, [r3, #0]
 8009158:	69b3      	ldr	r3, [r6, #24]
 800915a:	b913      	cbnz	r3, 8009162 <__sfp+0x16>
 800915c:	4630      	mov	r0, r6
 800915e:	f7ff ffbd 	bl	80090dc <__sinit>
 8009162:	3648      	adds	r6, #72	; 0x48
 8009164:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009168:	3b01      	subs	r3, #1
 800916a:	d503      	bpl.n	8009174 <__sfp+0x28>
 800916c:	6833      	ldr	r3, [r6, #0]
 800916e:	b30b      	cbz	r3, 80091b4 <__sfp+0x68>
 8009170:	6836      	ldr	r6, [r6, #0]
 8009172:	e7f7      	b.n	8009164 <__sfp+0x18>
 8009174:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009178:	b9d5      	cbnz	r5, 80091b0 <__sfp+0x64>
 800917a:	4b16      	ldr	r3, [pc, #88]	; (80091d4 <__sfp+0x88>)
 800917c:	60e3      	str	r3, [r4, #12]
 800917e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009182:	6665      	str	r5, [r4, #100]	; 0x64
 8009184:	f000 f847 	bl	8009216 <__retarget_lock_init_recursive>
 8009188:	f7ff ff96 	bl	80090b8 <__sfp_lock_release>
 800918c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009190:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009194:	6025      	str	r5, [r4, #0]
 8009196:	61a5      	str	r5, [r4, #24]
 8009198:	2208      	movs	r2, #8
 800919a:	4629      	mov	r1, r5
 800919c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80091a0:	f7fd fafa 	bl	8006798 <memset>
 80091a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80091a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80091ac:	4620      	mov	r0, r4
 80091ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091b0:	3468      	adds	r4, #104	; 0x68
 80091b2:	e7d9      	b.n	8009168 <__sfp+0x1c>
 80091b4:	2104      	movs	r1, #4
 80091b6:	4638      	mov	r0, r7
 80091b8:	f7ff ff62 	bl	8009080 <__sfmoreglue>
 80091bc:	4604      	mov	r4, r0
 80091be:	6030      	str	r0, [r6, #0]
 80091c0:	2800      	cmp	r0, #0
 80091c2:	d1d5      	bne.n	8009170 <__sfp+0x24>
 80091c4:	f7ff ff78 	bl	80090b8 <__sfp_lock_release>
 80091c8:	230c      	movs	r3, #12
 80091ca:	603b      	str	r3, [r7, #0]
 80091cc:	e7ee      	b.n	80091ac <__sfp+0x60>
 80091ce:	bf00      	nop
 80091d0:	080095cc 	.word	0x080095cc
 80091d4:	ffff0001 	.word	0xffff0001

080091d8 <_fwalk_reent>:
 80091d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091dc:	4606      	mov	r6, r0
 80091de:	4688      	mov	r8, r1
 80091e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80091e4:	2700      	movs	r7, #0
 80091e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091ea:	f1b9 0901 	subs.w	r9, r9, #1
 80091ee:	d505      	bpl.n	80091fc <_fwalk_reent+0x24>
 80091f0:	6824      	ldr	r4, [r4, #0]
 80091f2:	2c00      	cmp	r4, #0
 80091f4:	d1f7      	bne.n	80091e6 <_fwalk_reent+0xe>
 80091f6:	4638      	mov	r0, r7
 80091f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091fc:	89ab      	ldrh	r3, [r5, #12]
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d907      	bls.n	8009212 <_fwalk_reent+0x3a>
 8009202:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009206:	3301      	adds	r3, #1
 8009208:	d003      	beq.n	8009212 <_fwalk_reent+0x3a>
 800920a:	4629      	mov	r1, r5
 800920c:	4630      	mov	r0, r6
 800920e:	47c0      	blx	r8
 8009210:	4307      	orrs	r7, r0
 8009212:	3568      	adds	r5, #104	; 0x68
 8009214:	e7e9      	b.n	80091ea <_fwalk_reent+0x12>

08009216 <__retarget_lock_init_recursive>:
 8009216:	4770      	bx	lr

08009218 <__retarget_lock_acquire_recursive>:
 8009218:	4770      	bx	lr

0800921a <__retarget_lock_release_recursive>:
 800921a:	4770      	bx	lr

0800921c <__swhatbuf_r>:
 800921c:	b570      	push	{r4, r5, r6, lr}
 800921e:	460e      	mov	r6, r1
 8009220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009224:	2900      	cmp	r1, #0
 8009226:	b096      	sub	sp, #88	; 0x58
 8009228:	4614      	mov	r4, r2
 800922a:	461d      	mov	r5, r3
 800922c:	da07      	bge.n	800923e <__swhatbuf_r+0x22>
 800922e:	2300      	movs	r3, #0
 8009230:	602b      	str	r3, [r5, #0]
 8009232:	89b3      	ldrh	r3, [r6, #12]
 8009234:	061a      	lsls	r2, r3, #24
 8009236:	d410      	bmi.n	800925a <__swhatbuf_r+0x3e>
 8009238:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800923c:	e00e      	b.n	800925c <__swhatbuf_r+0x40>
 800923e:	466a      	mov	r2, sp
 8009240:	f000 f902 	bl	8009448 <_fstat_r>
 8009244:	2800      	cmp	r0, #0
 8009246:	dbf2      	blt.n	800922e <__swhatbuf_r+0x12>
 8009248:	9a01      	ldr	r2, [sp, #4]
 800924a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800924e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009252:	425a      	negs	r2, r3
 8009254:	415a      	adcs	r2, r3
 8009256:	602a      	str	r2, [r5, #0]
 8009258:	e7ee      	b.n	8009238 <__swhatbuf_r+0x1c>
 800925a:	2340      	movs	r3, #64	; 0x40
 800925c:	2000      	movs	r0, #0
 800925e:	6023      	str	r3, [r4, #0]
 8009260:	b016      	add	sp, #88	; 0x58
 8009262:	bd70      	pop	{r4, r5, r6, pc}

08009264 <__smakebuf_r>:
 8009264:	898b      	ldrh	r3, [r1, #12]
 8009266:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009268:	079d      	lsls	r5, r3, #30
 800926a:	4606      	mov	r6, r0
 800926c:	460c      	mov	r4, r1
 800926e:	d507      	bpl.n	8009280 <__smakebuf_r+0x1c>
 8009270:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009274:	6023      	str	r3, [r4, #0]
 8009276:	6123      	str	r3, [r4, #16]
 8009278:	2301      	movs	r3, #1
 800927a:	6163      	str	r3, [r4, #20]
 800927c:	b002      	add	sp, #8
 800927e:	bd70      	pop	{r4, r5, r6, pc}
 8009280:	ab01      	add	r3, sp, #4
 8009282:	466a      	mov	r2, sp
 8009284:	f7ff ffca 	bl	800921c <__swhatbuf_r>
 8009288:	9900      	ldr	r1, [sp, #0]
 800928a:	4605      	mov	r5, r0
 800928c:	4630      	mov	r0, r6
 800928e:	f7ff f987 	bl	80085a0 <_malloc_r>
 8009292:	b948      	cbnz	r0, 80092a8 <__smakebuf_r+0x44>
 8009294:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009298:	059a      	lsls	r2, r3, #22
 800929a:	d4ef      	bmi.n	800927c <__smakebuf_r+0x18>
 800929c:	f023 0303 	bic.w	r3, r3, #3
 80092a0:	f043 0302 	orr.w	r3, r3, #2
 80092a4:	81a3      	strh	r3, [r4, #12]
 80092a6:	e7e3      	b.n	8009270 <__smakebuf_r+0xc>
 80092a8:	4b0d      	ldr	r3, [pc, #52]	; (80092e0 <__smakebuf_r+0x7c>)
 80092aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80092ac:	89a3      	ldrh	r3, [r4, #12]
 80092ae:	6020      	str	r0, [r4, #0]
 80092b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092b4:	81a3      	strh	r3, [r4, #12]
 80092b6:	9b00      	ldr	r3, [sp, #0]
 80092b8:	6163      	str	r3, [r4, #20]
 80092ba:	9b01      	ldr	r3, [sp, #4]
 80092bc:	6120      	str	r0, [r4, #16]
 80092be:	b15b      	cbz	r3, 80092d8 <__smakebuf_r+0x74>
 80092c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092c4:	4630      	mov	r0, r6
 80092c6:	f000 f8d1 	bl	800946c <_isatty_r>
 80092ca:	b128      	cbz	r0, 80092d8 <__smakebuf_r+0x74>
 80092cc:	89a3      	ldrh	r3, [r4, #12]
 80092ce:	f023 0303 	bic.w	r3, r3, #3
 80092d2:	f043 0301 	orr.w	r3, r3, #1
 80092d6:	81a3      	strh	r3, [r4, #12]
 80092d8:	89a0      	ldrh	r0, [r4, #12]
 80092da:	4305      	orrs	r5, r0
 80092dc:	81a5      	strh	r5, [r4, #12]
 80092de:	e7cd      	b.n	800927c <__smakebuf_r+0x18>
 80092e0:	08009075 	.word	0x08009075

080092e4 <_malloc_usable_size_r>:
 80092e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092e8:	1f18      	subs	r0, r3, #4
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	bfbc      	itt	lt
 80092ee:	580b      	ldrlt	r3, [r1, r0]
 80092f0:	18c0      	addlt	r0, r0, r3
 80092f2:	4770      	bx	lr

080092f4 <_raise_r>:
 80092f4:	291f      	cmp	r1, #31
 80092f6:	b538      	push	{r3, r4, r5, lr}
 80092f8:	4604      	mov	r4, r0
 80092fa:	460d      	mov	r5, r1
 80092fc:	d904      	bls.n	8009308 <_raise_r+0x14>
 80092fe:	2316      	movs	r3, #22
 8009300:	6003      	str	r3, [r0, #0]
 8009302:	f04f 30ff 	mov.w	r0, #4294967295
 8009306:	bd38      	pop	{r3, r4, r5, pc}
 8009308:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800930a:	b112      	cbz	r2, 8009312 <_raise_r+0x1e>
 800930c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009310:	b94b      	cbnz	r3, 8009326 <_raise_r+0x32>
 8009312:	4620      	mov	r0, r4
 8009314:	f000 f830 	bl	8009378 <_getpid_r>
 8009318:	462a      	mov	r2, r5
 800931a:	4601      	mov	r1, r0
 800931c:	4620      	mov	r0, r4
 800931e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009322:	f000 b817 	b.w	8009354 <_kill_r>
 8009326:	2b01      	cmp	r3, #1
 8009328:	d00a      	beq.n	8009340 <_raise_r+0x4c>
 800932a:	1c59      	adds	r1, r3, #1
 800932c:	d103      	bne.n	8009336 <_raise_r+0x42>
 800932e:	2316      	movs	r3, #22
 8009330:	6003      	str	r3, [r0, #0]
 8009332:	2001      	movs	r0, #1
 8009334:	e7e7      	b.n	8009306 <_raise_r+0x12>
 8009336:	2400      	movs	r4, #0
 8009338:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800933c:	4628      	mov	r0, r5
 800933e:	4798      	blx	r3
 8009340:	2000      	movs	r0, #0
 8009342:	e7e0      	b.n	8009306 <_raise_r+0x12>

08009344 <raise>:
 8009344:	4b02      	ldr	r3, [pc, #8]	; (8009350 <raise+0xc>)
 8009346:	4601      	mov	r1, r0
 8009348:	6818      	ldr	r0, [r3, #0]
 800934a:	f7ff bfd3 	b.w	80092f4 <_raise_r>
 800934e:	bf00      	nop
 8009350:	2000001c 	.word	0x2000001c

08009354 <_kill_r>:
 8009354:	b538      	push	{r3, r4, r5, lr}
 8009356:	4d07      	ldr	r5, [pc, #28]	; (8009374 <_kill_r+0x20>)
 8009358:	2300      	movs	r3, #0
 800935a:	4604      	mov	r4, r0
 800935c:	4608      	mov	r0, r1
 800935e:	4611      	mov	r1, r2
 8009360:	602b      	str	r3, [r5, #0]
 8009362:	f7f8 fefe 	bl	8002162 <_kill>
 8009366:	1c43      	adds	r3, r0, #1
 8009368:	d102      	bne.n	8009370 <_kill_r+0x1c>
 800936a:	682b      	ldr	r3, [r5, #0]
 800936c:	b103      	cbz	r3, 8009370 <_kill_r+0x1c>
 800936e:	6023      	str	r3, [r4, #0]
 8009370:	bd38      	pop	{r3, r4, r5, pc}
 8009372:	bf00      	nop
 8009374:	200004c4 	.word	0x200004c4

08009378 <_getpid_r>:
 8009378:	f7f8 beeb 	b.w	8002152 <_getpid>

0800937c <__sread>:
 800937c:	b510      	push	{r4, lr}
 800937e:	460c      	mov	r4, r1
 8009380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009384:	f000 f894 	bl	80094b0 <_read_r>
 8009388:	2800      	cmp	r0, #0
 800938a:	bfab      	itete	ge
 800938c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800938e:	89a3      	ldrhlt	r3, [r4, #12]
 8009390:	181b      	addge	r3, r3, r0
 8009392:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009396:	bfac      	ite	ge
 8009398:	6563      	strge	r3, [r4, #84]	; 0x54
 800939a:	81a3      	strhlt	r3, [r4, #12]
 800939c:	bd10      	pop	{r4, pc}

0800939e <__swrite>:
 800939e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093a2:	461f      	mov	r7, r3
 80093a4:	898b      	ldrh	r3, [r1, #12]
 80093a6:	05db      	lsls	r3, r3, #23
 80093a8:	4605      	mov	r5, r0
 80093aa:	460c      	mov	r4, r1
 80093ac:	4616      	mov	r6, r2
 80093ae:	d505      	bpl.n	80093bc <__swrite+0x1e>
 80093b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093b4:	2302      	movs	r3, #2
 80093b6:	2200      	movs	r2, #0
 80093b8:	f000 f868 	bl	800948c <_lseek_r>
 80093bc:	89a3      	ldrh	r3, [r4, #12]
 80093be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80093c6:	81a3      	strh	r3, [r4, #12]
 80093c8:	4632      	mov	r2, r6
 80093ca:	463b      	mov	r3, r7
 80093cc:	4628      	mov	r0, r5
 80093ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093d2:	f000 b817 	b.w	8009404 <_write_r>

080093d6 <__sseek>:
 80093d6:	b510      	push	{r4, lr}
 80093d8:	460c      	mov	r4, r1
 80093da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093de:	f000 f855 	bl	800948c <_lseek_r>
 80093e2:	1c43      	adds	r3, r0, #1
 80093e4:	89a3      	ldrh	r3, [r4, #12]
 80093e6:	bf15      	itete	ne
 80093e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80093ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80093ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80093f2:	81a3      	strheq	r3, [r4, #12]
 80093f4:	bf18      	it	ne
 80093f6:	81a3      	strhne	r3, [r4, #12]
 80093f8:	bd10      	pop	{r4, pc}

080093fa <__sclose>:
 80093fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093fe:	f000 b813 	b.w	8009428 <_close_r>
	...

08009404 <_write_r>:
 8009404:	b538      	push	{r3, r4, r5, lr}
 8009406:	4d07      	ldr	r5, [pc, #28]	; (8009424 <_write_r+0x20>)
 8009408:	4604      	mov	r4, r0
 800940a:	4608      	mov	r0, r1
 800940c:	4611      	mov	r1, r2
 800940e:	2200      	movs	r2, #0
 8009410:	602a      	str	r2, [r5, #0]
 8009412:	461a      	mov	r2, r3
 8009414:	f7f8 fedc 	bl	80021d0 <_write>
 8009418:	1c43      	adds	r3, r0, #1
 800941a:	d102      	bne.n	8009422 <_write_r+0x1e>
 800941c:	682b      	ldr	r3, [r5, #0]
 800941e:	b103      	cbz	r3, 8009422 <_write_r+0x1e>
 8009420:	6023      	str	r3, [r4, #0]
 8009422:	bd38      	pop	{r3, r4, r5, pc}
 8009424:	200004c4 	.word	0x200004c4

08009428 <_close_r>:
 8009428:	b538      	push	{r3, r4, r5, lr}
 800942a:	4d06      	ldr	r5, [pc, #24]	; (8009444 <_close_r+0x1c>)
 800942c:	2300      	movs	r3, #0
 800942e:	4604      	mov	r4, r0
 8009430:	4608      	mov	r0, r1
 8009432:	602b      	str	r3, [r5, #0]
 8009434:	f7f8 fee8 	bl	8002208 <_close>
 8009438:	1c43      	adds	r3, r0, #1
 800943a:	d102      	bne.n	8009442 <_close_r+0x1a>
 800943c:	682b      	ldr	r3, [r5, #0]
 800943e:	b103      	cbz	r3, 8009442 <_close_r+0x1a>
 8009440:	6023      	str	r3, [r4, #0]
 8009442:	bd38      	pop	{r3, r4, r5, pc}
 8009444:	200004c4 	.word	0x200004c4

08009448 <_fstat_r>:
 8009448:	b538      	push	{r3, r4, r5, lr}
 800944a:	4d07      	ldr	r5, [pc, #28]	; (8009468 <_fstat_r+0x20>)
 800944c:	2300      	movs	r3, #0
 800944e:	4604      	mov	r4, r0
 8009450:	4608      	mov	r0, r1
 8009452:	4611      	mov	r1, r2
 8009454:	602b      	str	r3, [r5, #0]
 8009456:	f7f8 fee3 	bl	8002220 <_fstat>
 800945a:	1c43      	adds	r3, r0, #1
 800945c:	d102      	bne.n	8009464 <_fstat_r+0x1c>
 800945e:	682b      	ldr	r3, [r5, #0]
 8009460:	b103      	cbz	r3, 8009464 <_fstat_r+0x1c>
 8009462:	6023      	str	r3, [r4, #0]
 8009464:	bd38      	pop	{r3, r4, r5, pc}
 8009466:	bf00      	nop
 8009468:	200004c4 	.word	0x200004c4

0800946c <_isatty_r>:
 800946c:	b538      	push	{r3, r4, r5, lr}
 800946e:	4d06      	ldr	r5, [pc, #24]	; (8009488 <_isatty_r+0x1c>)
 8009470:	2300      	movs	r3, #0
 8009472:	4604      	mov	r4, r0
 8009474:	4608      	mov	r0, r1
 8009476:	602b      	str	r3, [r5, #0]
 8009478:	f7f8 fee2 	bl	8002240 <_isatty>
 800947c:	1c43      	adds	r3, r0, #1
 800947e:	d102      	bne.n	8009486 <_isatty_r+0x1a>
 8009480:	682b      	ldr	r3, [r5, #0]
 8009482:	b103      	cbz	r3, 8009486 <_isatty_r+0x1a>
 8009484:	6023      	str	r3, [r4, #0]
 8009486:	bd38      	pop	{r3, r4, r5, pc}
 8009488:	200004c4 	.word	0x200004c4

0800948c <_lseek_r>:
 800948c:	b538      	push	{r3, r4, r5, lr}
 800948e:	4d07      	ldr	r5, [pc, #28]	; (80094ac <_lseek_r+0x20>)
 8009490:	4604      	mov	r4, r0
 8009492:	4608      	mov	r0, r1
 8009494:	4611      	mov	r1, r2
 8009496:	2200      	movs	r2, #0
 8009498:	602a      	str	r2, [r5, #0]
 800949a:	461a      	mov	r2, r3
 800949c:	f7f8 fedb 	bl	8002256 <_lseek>
 80094a0:	1c43      	adds	r3, r0, #1
 80094a2:	d102      	bne.n	80094aa <_lseek_r+0x1e>
 80094a4:	682b      	ldr	r3, [r5, #0]
 80094a6:	b103      	cbz	r3, 80094aa <_lseek_r+0x1e>
 80094a8:	6023      	str	r3, [r4, #0]
 80094aa:	bd38      	pop	{r3, r4, r5, pc}
 80094ac:	200004c4 	.word	0x200004c4

080094b0 <_read_r>:
 80094b0:	b538      	push	{r3, r4, r5, lr}
 80094b2:	4d07      	ldr	r5, [pc, #28]	; (80094d0 <_read_r+0x20>)
 80094b4:	4604      	mov	r4, r0
 80094b6:	4608      	mov	r0, r1
 80094b8:	4611      	mov	r1, r2
 80094ba:	2200      	movs	r2, #0
 80094bc:	602a      	str	r2, [r5, #0]
 80094be:	461a      	mov	r2, r3
 80094c0:	f7f8 fe69 	bl	8002196 <_read>
 80094c4:	1c43      	adds	r3, r0, #1
 80094c6:	d102      	bne.n	80094ce <_read_r+0x1e>
 80094c8:	682b      	ldr	r3, [r5, #0]
 80094ca:	b103      	cbz	r3, 80094ce <_read_r+0x1e>
 80094cc:	6023      	str	r3, [r4, #0]
 80094ce:	bd38      	pop	{r3, r4, r5, pc}
 80094d0:	200004c4 	.word	0x200004c4

080094d4 <_init>:
 80094d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094d6:	bf00      	nop
 80094d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094da:	bc08      	pop	{r3}
 80094dc:	469e      	mov	lr, r3
 80094de:	4770      	bx	lr

080094e0 <_fini>:
 80094e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094e2:	bf00      	nop
 80094e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094e6:	bc08      	pop	{r3}
 80094e8:	469e      	mov	lr, r3
 80094ea:	4770      	bx	lr
