#--  Synopsys, Inc.
#--  Version V-2023.09M
#--  Project file C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\run_options.txt
#--  Written on Thu Jul 25 11:08:43 2024


#project files
add_file -verilog "../component/polarfire_syn_comps.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/BitScan0.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/TransactionController.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/MasterControl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/AddressController.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Revision.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RequestQual.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ReadDataController.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RDataController.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RespController.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/WDataController.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AHBL_Ctrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AXI4_Read_Ctrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AXI4_Write_Ctrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AHB_SM.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/Bin2Gray.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/Hold_Reg_Ctrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/byte2bit.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DownConverter.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel_SlvRid_Arb.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/UpConverter.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegisterSlice.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/work/COREAXI4INTERCONNECT_C0/COREAXI4INTERCONNECT_C0.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/hdl/mask532.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/hdl/mask_axi532.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/hdl/master_AXI.v"
add_file -verilog "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/component/work/axi_lite_tut/axi_lite_tut.v"
add_file -verilog "../component/MSS_syn_comps.v"
add_file -fpga_constraint "C:/Users/User/OneDrive/Desktop/Microship_ECE552/Introduction_Tut/SmartDesignCanvas/tutorial/designer/axi_lite_tut/synthesis.fdc"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology PolarFireSoC
set_option -part MPFS095T
set_option -package FCVG784
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "axi_lite_tut"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -scm2hydra 0
set_option -scm2hydra_preserve_rtl_sig 1
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -infer_seqShift 1
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66
set_option -async_clkint_removal 1

# Microchip PolarFireSoC
set_option -automatic_compile_point 1
set_option -rom_map_logic 1
set_option -polarfire_ram_init 1
set_option -gclkint_threshold 1000
set_option -rgclkint_threshold 100
set_option -clkint_rgclkint_limit 1
set_option -low_power_gated_clock 0
set_option -gclk_resource_count 24
set_option -report_preserve_cdc 1
set_option -min_cdc_sync_flops 2
set_option -unsafe_cdc_netlist_property 0
set_option -pack_uram_addr_reg 1
set_option -act_wide_mul_size 35

# NFilter
set_option -no_sequential_opt 0

# common_options
set_option -add_dut_hierarchy 0
set_option -prepare_readback 0

# flow_options
set_option -slr_aware_debug 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./axi_lite_tut.vm"
impl -active "synthesis"
