[2025-09-17 17:43:56] START suite=cs trace=classification_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2962203 heartbeat IPC: 3.376 cumulative IPC: 3.376 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5112398 heartbeat IPC: 4.651 cumulative IPC: 3.912 (Simulation time: 00 hr 01 min 00 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5112398 cumulative IPC: 3.912 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5112398 cumulative IPC: 3.912 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13792438 heartbeat IPC: 1.152 cumulative IPC: 1.152 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23004634 heartbeat IPC: 1.086 cumulative IPC: 1.118 (Simulation time: 00 hr 03 min 00 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 34262892 heartbeat IPC: 0.8882 cumulative IPC: 1.029 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 46861875 heartbeat IPC: 0.7937 cumulative IPC: 0.9581 (Simulation time: 00 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 60042754 heartbeat IPC: 0.7587 cumulative IPC: 0.9102 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 73688328 heartbeat IPC: 0.7328 cumulative IPC: 0.8749 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 87515887 heartbeat IPC: 0.7232 cumulative IPC: 0.8495 (Simulation time: 00 hr 09 min 27 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 101634535 heartbeat IPC: 0.7083 cumulative IPC: 0.8288 (Simulation time: 00 hr 10 min 51 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 114850224 heartbeat IPC: 0.7567 cumulative IPC: 0.8201 (Simulation time: 00 hr 12 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 122197781 cumulative IPC: 0.8183 (Simulation time: 00 hr 13 min 27 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 122197781 cumulative IPC: 0.8183 (Simulation time: 00 hr 13 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8183 instructions: 100000000 cycles: 122197781
CPU 0 Branch Prediction Accuracy: 99.84% MPKI: 0.00476 Average ROB Occupancy at Mispredict: 3.442e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0015
BRANCH_INDIRECT: 0.00319
BRANCH_CONDITIONAL: 7e-05
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 355342
LQ_STALL: 9083
SQ_STALL: 178400


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 192.79184
REPLAY_LOAD: 88.67312
NON_REPLAY_LOAD: 11.503804

== Total ==
ADDR_TRANS: 89841
REPLAY_LOAD: 87077
NON_REPLAY_LOAD: 178424

== Counts ==
ADDR_TRANS: 466
REPLAY_LOAD: 982
NON_REPLAY_LOAD: 15510

cpu0->cpu0_STLB TOTAL        ACCESS:     616987 HIT:     415243 MISS:     201744 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     616987 HIT:     415243 MISS:     201744 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 129.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1488873 HIT:     468435 MISS:    1020438 MSHR_MERGE:      14111
cpu0->cpu0_L2C LOAD         ACCESS:     722793 HIT:     179919 MISS:     542874 MSHR_MERGE:        847
cpu0->cpu0_L2C RFO          ACCESS:      47372 HIT:      28488 MISS:      18884 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     213084 HIT:     108629 MISS:     104455 MSHR_MERGE:      13264
cpu0->cpu0_L2C WRITE        ACCESS:      63670 HIT:      63404 MISS:        266 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     441954 HIT:      87995 MISS:     353959 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     152191 ISSUED:     152191 USEFUL:      50509 USELESS:      11045
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 58.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6331821 HIT:    6321313 MISS:      10508 MSHR_MERGE:       3717
cpu0->cpu0_L1I LOAD         ACCESS:    6331821 HIT:    6321313 MISS:      10508 MSHR_MERGE:       3717
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 105 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   12155629 HIT:   10583153 MISS:    1572476 MSHR_MERGE:     306243
cpu0->cpu0_L1D LOAD         ACCESS:    9678059 HIT:    8796189 MISS:     881870 MSHR_MERGE:     165868
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     291150 HIT:     218284 MISS:      72866 MSHR_MERGE:      11961
cpu0->cpu0_L1D WRITE        ACCESS:    1714093 HIT:    1538699 MISS:     175394 MSHR_MERGE:     128022
cpu0->cpu0_L1D TRANSLATION  ACCESS:     472327 HIT:      29981 MISS:     442346 MSHR_MERGE:        392
cpu0->cpu0_L1D PREFETCH REQUESTED:     301551 ISSUED:     291150 USEFUL:      34720 USELESS:      25290
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 51.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5007458 HIT:    5005362 MISS:       2096 MSHR_MERGE:       1221
cpu0->cpu0_ITLB LOAD         ACCESS:    5007458 HIT:    5005362 MISS:       2096 MSHR_MERGE:       1221
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 249.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11339102 HIT:   10553405 MISS:     785697 MSHR_MERGE:     169585
cpu0->cpu0_DTLB LOAD         ACCESS:   11339102 HIT:   10553405 MISS:     785697 MSHR_MERGE:     169585
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 46.19 cycles
cpu0->LLC TOTAL        ACCESS:    1034081 HIT:     644044 MISS:     390037 MSHR_MERGE:         12
cpu0->LLC LOAD         ACCESS:     542027 HIT:     331290 MISS:     210737 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      18884 HIT:        394 MISS:      18490 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      91191 HIT:      57737 MISS:      33454 MSHR_MERGE:         12
cpu0->LLC WRITE        ACCESS:      28020 HIT:      27926 MISS:         94 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     353959 HIT:     226697 MISS:     127262 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.56 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       9756
  ROW_BUFFER_MISS:     380175
  AVG DBUS CONGESTED CYCLE: 5.942
Channel 0 WQ ROW_BUFFER_HIT:       5006
  ROW_BUFFER_MISS:      21449
  FULL:          0
Channel 0 REFRESHES ISSUED:      10183

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       325411        39885        90520        37745
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1778         8054        33445        22213
  STLB miss resolved @ L2C                0         4468        22912        71885        50380
  STLB miss resolved @ LLC                0         4524        23631       167729        80570
  STLB miss resolved @ MEM                0         1006         8634        78431        83065

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                332           21          236           84          394
---------------------------------------------------------------
  STLB miss resolved @ L1D                5            4            0           22          141
  STLB miss resolved @ L2C                0            0            0            0           10
  STLB miss resolved @ LLC               12            2            0           40           86
  STLB miss resolved @ MEM               31            4            7           73          866
[2025-09-17 17:57:24] END   suite=cs trace=classification_phase1_core2 (rc=0)
