###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        94656   # Number of WRITE/WRITEP commands
num_reads_done                 =       508537   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       389743   # Number of read row buffer hits
num_read_cmds                  =       508537   # Number of READ/READP commands
num_writes_done                =        94660   # Number of read requests issued
num_write_row_hits             =        71280   # Number of write row buffer hits
num_act_cmds                   =       142587   # Number of ACT commands
num_pre_cmds                   =       142557   # Number of PRE commands
num_ondemand_pres              =       120659   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9354069   # Cyles of rank active rank.0
rank_active_cycles.1           =      9034993   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       645931   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       965007   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       565358   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6591   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1879   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2692   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1107   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          355   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          454   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          648   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          838   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          678   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22597   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          169   # Write cmd latency (cycles)
write_latency[40-59]           =          249   # Write cmd latency (cycles)
write_latency[60-79]           =          447   # Write cmd latency (cycles)
write_latency[80-99]           =         1037   # Write cmd latency (cycles)
write_latency[100-119]         =         1934   # Write cmd latency (cycles)
write_latency[120-139]         =         3203   # Write cmd latency (cycles)
write_latency[140-159]         =         4627   # Write cmd latency (cycles)
write_latency[160-179]         =         5398   # Write cmd latency (cycles)
write_latency[180-199]         =         5388   # Write cmd latency (cycles)
write_latency[200-]            =        72200   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       213237   # Read request latency (cycles)
read_latency[40-59]            =        68257   # Read request latency (cycles)
read_latency[60-79]            =        81804   # Read request latency (cycles)
read_latency[80-99]            =        30881   # Read request latency (cycles)
read_latency[100-119]          =        22964   # Read request latency (cycles)
read_latency[120-139]          =        17240   # Read request latency (cycles)
read_latency[140-159]          =         9528   # Read request latency (cycles)
read_latency[160-179]          =         7030   # Read request latency (cycles)
read_latency[180-199]          =         5599   # Read request latency (cycles)
read_latency[200-]             =        51997   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.72523e+08   # Write energy
read_energy                    =  2.05042e+09   # Read energy
act_energy                     =  3.90118e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.10047e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.63203e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83694e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63784e+09   # Active standby energy rank.1
average_read_latency           =      95.6381   # Average read request latency (cycles)
average_interarrival           =      16.5761   # Average request interarrival latency (cycles)
total_energy                   =  1.58657e+10   # Total energy (pJ)
average_power                  =      1586.57   # Average power (mW)
average_bandwidth              =      5.14728   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       126026   # Number of WRITE/WRITEP commands
num_reads_done                 =       568553   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       427323   # Number of read row buffer hits
num_read_cmds                  =       568552   # Number of READ/READP commands
num_writes_done                =       126026   # Number of read requests issued
num_write_row_hits             =        92425   # Number of write row buffer hits
num_act_cmds                   =       175555   # Number of ACT commands
num_pre_cmds                   =       175526   # Number of PRE commands
num_ondemand_pres              =       152142   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9196589   # Cyles of rank active rank.0
rank_active_cycles.1           =      9183830   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       803411   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       816170   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       659226   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4271   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1779   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2820   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          915   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          374   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          477   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          638   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          868   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          716   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22495   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          209   # Write cmd latency (cycles)
write_latency[40-59]           =          289   # Write cmd latency (cycles)
write_latency[60-79]           =          475   # Write cmd latency (cycles)
write_latency[80-99]           =         1149   # Write cmd latency (cycles)
write_latency[100-119]         =         1977   # Write cmd latency (cycles)
write_latency[120-139]         =         3649   # Write cmd latency (cycles)
write_latency[140-159]         =         5388   # Write cmd latency (cycles)
write_latency[160-179]         =         6511   # Write cmd latency (cycles)
write_latency[180-199]         =         6710   # Write cmd latency (cycles)
write_latency[200-]            =        99662   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       210433   # Read request latency (cycles)
read_latency[40-59]            =        71026   # Read request latency (cycles)
read_latency[60-79]            =        91121   # Read request latency (cycles)
read_latency[80-99]            =        38887   # Read request latency (cycles)
read_latency[100-119]          =        28527   # Read request latency (cycles)
read_latency[120-139]          =        22386   # Read request latency (cycles)
read_latency[140-159]          =        12825   # Read request latency (cycles)
read_latency[160-179]          =         9380   # Read request latency (cycles)
read_latency[180-199]          =         7063   # Read request latency (cycles)
read_latency[200-]             =        76904   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.29122e+08   # Write energy
read_energy                    =   2.2924e+09   # Read energy
act_energy                     =  4.80318e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.85637e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.91762e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73867e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73071e+09   # Active standby energy rank.1
average_read_latency           =      120.156   # Average read request latency (cycles)
average_interarrival           =      14.3952   # Average request interarrival latency (cycles)
total_energy                   =  1.63533e+10   # Total energy (pJ)
average_power                  =      1635.33   # Average power (mW)
average_bandwidth              =      5.92707   # Average bandwidth
