timestamp 1428795971
version 7.5
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use ../cells/reg1 reg1_0 1 0 35 0 1 37
use ../cells/addsub1 addsub1_0 1 0 63 0 1 -94
use dbitlow dbitlow_0 1 0 40 0 1 -448
node "m1_100_n534#" 2 24816 100 -534 m1 0 0 0 0 0 0 0 0 0 0 0 0 528 272 0 0 0 0
node "m1_155_n473#" 1 14476 155 -473 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_n94_n473#" 1 14476 -94 -473 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_155_n439#" 1 14476 155 -439 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_n94_n439#" 1 14476 -94 -439 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_155_n429#" 1 14476 155 -429 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_n94_n429#" 1 14476 -94 -429 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_155_n419#" 1 14476 155 -419 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_n94_n419#" 1 14476 -94 -419 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_155_n409#" 1 14476 155 -409 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_n94_n409#" 1 14476 -94 -409 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_155_n400#" 1 14476 155 -400 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_n94_n400#" 1 14476 -94 -400 m1 0 0 0 0 0 0 0 0 0 0 0 0 308 162 0 0 0 0
node "m1_81_n389#" 1 13731 81 -389 m1 0 0 0 0 0 0 0 0 0 0 0 0 145 102 396 206 0 0
node "m1_53_n389#" 0 1692 53 -389 m1 0 0 0 0 0 0 0 0 0 0 0 0 36 26 0 0 0 0
node "m1_124_n400#" 2 23392 124 -400 v 0 0 0 0 0 0 0 0 0 0 0 0 32 32 1216 616 0 0
node "m1_21_n88#" 0 3260 21 -88 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 164 90 0 0
node "m1_67_n389#" 5 58704 67 -389 m1 0 0 0 0 0 0 0 0 0 0 0 0 772 418 1244 638 0 0
node "m1_n94_n534#" 5 63411 -94 -534 m1 0 0 0 0 0 0 0 0 0 0 0 0 630 324 1956 978 0 0
node "m1_n87_n135#" 5 81968 -87 -135 m1 0 0 0 0 0 0 0 0 0 0 0 0 1752 842 30 22 0 0
node "m1_22_n37#" 0 2006 22 -37 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 94 68 0 0
node "m1_n17_n37#" 0 1316 -17 -37 m1 0 0 0 0 0 0 0 0 0 0 0 0 28 24 16 16 0 0
node "m1_n18_9#" 1 12258 -18 9 v 0 0 0 0 0 0 0 0 0 0 0 0 32 32 641 330 0 0
node "m1_174_65#" 1 19317 174 65 m1 0 0 0 0 0 0 0 0 0 0 0 0 443 230 0 0 0 0
node "a_155_n717#" 799 25855 155 -717 p 0 0 0 0 265 194 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n94_n717#" 799 25855 -94 -717 p 0 0 0 0 265 194 0 0 0 0 0 0 0 0 0 0 0 0
node "a_156_n545#" 907 18408 156 -545 p 0 0 0 0 152 156 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n94_n545#" 919 18646 -94 -545 p 0 0 0 0 154 158 0 0 0 0 0 0 0 0 0 0 0 0
node "a_155_n508#" 612 21809 155 -508 p 0 0 0 0 231 160 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n94_n508#" 612 21809 -94 -508 p 0 0 0 0 231 160 0 0 0 0 0 0 0 0 0 0 0 0
node "a_155_n499#" 612 21809 155 -499 p 0 0 0 0 231 160 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n94_n499#" 620 22086 -94 -499 p 0 0 0 0 234 162 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5_n149#" 477 9840 -5 -149 p 0 0 0 0 80 84 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24_n69#" 32 60229 24 -69 pc 0 0 0 0 16 16 0 0 0 0 0 0 254 152 2669 1756 0 0
node "a_n39_n87#" 3531 70768 -39 -87 p 0 0 0 0 592 596 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n94_n15#" 4032 80764 -94 -15 p 0 0 0 0 676 680 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n94_14#" 5816 156291 -94 14 p 0 0 0 0 1509 1218 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_n94_n409#" "a_24_n69#" 540
cap "m1_n94_n534#" "m1_n87_n135#" 720
cap "m1_n94_n534#" "m1_n94_n409#" 720
cap "m1_n18_9#" "a_n39_n87#" 152
cap "m1_21_n88#" "a_24_n69#" 720
cap "m1_n94_n534#" "a_24_n69#" 1215
cap "a_n39_n87#" "m1_22_n37#" 114
cap "m1_n94_n439#" "a_24_n69#" 540
cap "m1_n94_n400#" "a_24_n69#" 540
cap "a_n94_n499#" "a_24_n69#" 171
cap "a_n94_n15#" "m1_n18_9#" 152
cap "m1_n94_n534#" "m1_n94_n439#" 720
cap "m1_n94_n534#" "m1_n94_n400#" 720
cap "m1_n94_n473#" "a_24_n69#" 540
cap "m1_n94_n534#" "a_n94_n499#" 228
cap "a_n94_n15#" "m1_22_n37#" 114
cap "m1_67_n389#" "m1_124_n400#" 720
cap "a_n39_n87#" "a_24_n69#" 152
cap "m1_124_n400#" "m1_n87_n135#" 720
cap "m1_n94_n419#" "a_24_n69#" 540
cap "a_n94_n508#" "a_24_n69#" 171
cap "m1_n94_n534#" "m1_n94_n473#" 720
cap "m1_n94_n429#" "a_24_n69#" 540
cap "a_n94_n15#" "m1_174_65#" 240
cap "m1_n94_n534#" "m1_n94_n419#" 720
cap "m1_n94_n534#" "a_n94_n508#" 228
cap "a_n94_n717#" "a_24_n69#" 171
cap "m1_n94_n534#" "m1_n94_n429#" 720
cap "m1_n18_9#" "a_n5_n149#" 209
cap "a_n94_n545#" "a_24_n69#" 114
cap "a_n5_n149#" "m1_n87_n135#" 240
cap "m1_n18_9#" "a_24_n69#" 720
cap "m1_174_65#" "a_n94_14#" 720
cap "m1_n87_n135#" "a_24_n69#" 540
cap "dbitlow_0/mux1_0/sel1" "dbitlow_0/mux1_0/b" 720
cap "dbitlow_0/mux1_0/sel2" "dbitlow_0/mux1_0/b" 720
cap "dbitlow_0/mux1_0/Gnd" "dbitlow_0/mux1_0/b" 720
cap "dbitlow_0/mux1_0/sel2b" "dbitlow_0/mux1_0/b" 720
cap "dbitlow_0/mux1_0/sel1b" "dbitlow_0/mux1_0/b" 720
cap "addsub1_0/Vdd" "addsub1_0/Gnd" 760
cap "addsub1_0/Vdd" "addsub1_0/Vdd" 658
cap "addsub1_0/Gnd" "addsub1_0/a_n80_17#" 1350
cap "addsub1_0/a_n66_n2#" "addsub1_0/Gnd" 198
cap "addsub1_0/a_n100_n10#" "addsub1_0/Gnd" 540
cap "a_24_n69#" "addsub1_0/b" -114
cap "addsub1_0/Gnd" "addsub1_0/Gnd" 2223
cap "addsub1_0/Gnd" "addsub1_0/add" 986
cap "addsub1_0/Vdd" "addsub1_0/b" 2964
cap "a_24_n69#" "addsub1_0/Vdd" 4957
cap "addsub1_0/Vdd" "addsub1_0/b" 180
cap "a_24_n69#" "addsub1_0/Vdd" 3375
cap "addsub1_0/Gnd" "addsub1_0/add" 624
cap "addsub1_0/a" "addsub1_0/Vdd" 4478
cap "addsub1_0/c" "addsub1_0/Vdd" 1900
cap "addsub1_0/Gnd" "addsub1_0/Gnd" 94
cap "reg1_0/Gnd" "reg1_0/clk" 180
cap "reg1_0/Gnd" "addsub1_0/Vdd" 456
cap "reg1_0/Gnd" "addsub1_0/Vdd" 540
cap "addsub1_0/Vdd" "a_n39_n87#" 468
cap "addsub1_0/Vdd" "reg1_0/Vdd" 228
cap "addsub1_0/Vdd" "addsub1_0/Vdd" 188
cap "reg1_0/nor_1/a_7_n7#" "reg1_0/Vdd" 180
cap "reg1_0/Vdd" "reg1_0/Vdd" -282
cap "reg1_0/Vdd" "reg1_0/nor_1/a_7_n7#" 546
merge "addsub1_0/c" "m1_21_n88#" -3260 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -164 -94 0 0
merge "dbitlow_0/m1_n57_9#" "m1_n94_n439#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dbitlow_0/a_60_n51#" "a_155_n499#" -480 0 0 0 0 0 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "dbitlow_0/m1_58_19#" "m1_155_n429#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "addsub1_0/add" "a_n5_n149#" -944 0 0 0 0 0 -4 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub1_0/x" "m1_n87_n135#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0
merge "reg1_0/Gnd" "addsub1_0/Gnd" -7767 0 0 0 0 0 0 0 0 0 0 0 0 -44 -54 -327 -168 0 0
merge "addsub1_0/Gnd" "m1_n18_9#"
merge "m1_n18_9#" "dbitlow_0/m1_58_48#"
merge "dbitlow_0/m1_58_48#" "m1_124_n400#"
merge "m1_124_n400#" "m1_155_n400#"
merge "reg1_0/nor_1/a_7_n7#" "a_n94_n15#" -1104 0 0 0 0 -2 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub1_0/z" "dbitlow_0/mux1_0/a" -1316 0 0 0 0 0 0 0 0 0 0 0 0 -28 -28 0 0 0 0
merge "dbitlow_0/mux1_0/a" "m1_67_n389#"
merge "dbitlow_0/m1_n57_48#" "m1_n94_n400#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "addsub1_0/Vdd" "dbitlow_0/m1_55_n86#" -2006 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -94 -68 0 0
merge "dbitlow_0/m1_55_n86#" "dbitlow_0/shift1_0/Vdd"
merge "dbitlow_0/shift1_0/Vdd" "m1_100_n534#"
merge "m1_100_n534#" "dbitlow_0/m1_n57_n86#"
merge "dbitlow_0/m1_n57_n86#" "m1_n94_n534#"
merge "m1_n94_n534#" "m1_n17_n37#"
merge "m1_n17_n37#" "reg1_0/Vdd"
merge "reg1_0/Vdd" "m1_22_n37#"
merge "dbitlow_0/a_n57_n97#" "a_n94_n545#" -320 0 0 0 0 0 -4 0 0 0 0 0 0 0 0 0 0 0 0
merge "a_n94_n545#" "a_156_n545#"
merge "dbitlow_0/mux1_0/b" "dbitlow_0/shift1_0/Gnd" -3118 0 0 0 0 0 0 0 0 0 0 0 0 -34 -32 0 0 0 0
merge "dbitlow_0/shift1_0/Gnd" "m1_81_n389#"
merge "dbitlow_0/m1_60_n25#" "m1_155_n473#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dbitlow_0/a_n57_n60#" "a_n94_n508#" -480 0 0 0 0 0 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "dbitlow_0/a_4_n253#" "a_155_n717#" -320 0 0 0 0 0 -4 0 0 0 0 0 0 0 0 0 0 0 0
merge "dbitlow_0/m1_58_29#" "m1_155_n419#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dbitlow_0/mux1_0/c" "m1_53_n389#" -1692 0 0 0 0 0 0 0 0 0 0 0 0 -36 -26 0 0 0 0
merge "dbitlow_0/m1_n57_19#" "m1_n94_n429#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dbitlow_0/a_60_n60#" "a_155_n508#" -480 0 0 0 0 0 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "dbitlow_0/m1_n57_39#" "m1_n94_n409#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dbitlow_0/m1_n57_n25#" "m1_n94_n473#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dbitlow_0/a_n57_n251#" "a_n94_n717#" -320 0 0 0 0 0 -4 0 0 0 0 0 0 0 0 0 0 0 0
merge "dbitlow_0/m1_58_39#" "m1_155_n409#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dbitlow_0/m1_n57_29#" "m1_n94_n419#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "addsub1_0/b" "a_n39_n87#" -24626 0 0 0 0 -178 -184 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub1_0/a" "dbitlow_0/m1_n47_n292#" -11538 0 0 0 0 0 -8 0 0 0 0 0 0 -80 -76 -164 -131 0 0
merge "dbitlow_0/m1_n47_n292#" "a_24_n69#"
merge "reg1_0/q" "m1_174_65#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "reg1_0/clk" "a_n94_14#" -558 0 0 0 0 -2 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "dbitlow_0/a_n57_n51#" "a_n94_n499#" -757 0 0 0 0 -3 -8 0 0 0 0 0 0 0 0 0 0 0 0
merge "dbitlow_0/m1_58_9#" "m1_155_n439#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
