    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_bSAR_SEQ
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
ADC_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB03_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
ADC_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
ADC_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B1_UDB04_MSK
ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ADC_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B1_UDB04_ST

; ADC_FinalBuf
ADC_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_FinalBuf__DRQ_NUMBER EQU 0
ADC_FinalBuf__NUMBEROF_TDS EQU 0
ADC_FinalBuf__PRIORITY EQU 2
ADC_FinalBuf__TERMIN_EN EQU 0
ADC_FinalBuf__TERMIN_SEL EQU 0
ADC_FinalBuf__TERMOUT0_EN EQU 1
ADC_FinalBuf__TERMOUT0_SEL EQU 0
ADC_FinalBuf__TERMOUT1_EN EQU 0
ADC_FinalBuf__TERMOUT1_SEL EQU 0

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x02
ADC_IRQ__INTC_NUMBER EQU 1
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_ADC_SAR
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_TempBuf
ADC_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_TempBuf__DRQ_NUMBER EQU 1
ADC_TempBuf__NUMBEROF_TDS EQU 0
ADC_TempBuf__PRIORITY EQU 2
ADC_TempBuf__TERMIN_EN EQU 0
ADC_TempBuf__TERMIN_SEL EQU 0
ADC_TempBuf__TERMOUT0_EN EQU 1
ADC_TempBuf__TERMOUT0_SEL EQU 1
ADC_TempBuf__TERMOUT1_EN EQU 0
ADC_TempBuf__TERMOUT1_SEL EQU 0

; PWM_PWMUDB
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; Rx_1
Rx_1__0__MASK EQU 0x10
Rx_1__0__PC EQU CYREG_PRT12_PC4
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 4
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__MASK EQU 0x10
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 4
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__MASK EQU 0x20
Tx_1__0__PC EQU CYREG_PRT12_PC5
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 5
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__MASK EQU 0x20
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 5
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; Xacc
Xacc__0__MASK EQU 0x20
Xacc__0__PC EQU CYREG_PRT1_PC5
Xacc__0__PORT EQU 1
Xacc__0__SHIFT EQU 5
Xacc__AG EQU CYREG_PRT1_AG
Xacc__AMUX EQU CYREG_PRT1_AMUX
Xacc__BIE EQU CYREG_PRT1_BIE
Xacc__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Xacc__BYP EQU CYREG_PRT1_BYP
Xacc__CTL EQU CYREG_PRT1_CTL
Xacc__DM0 EQU CYREG_PRT1_DM0
Xacc__DM1 EQU CYREG_PRT1_DM1
Xacc__DM2 EQU CYREG_PRT1_DM2
Xacc__DR EQU CYREG_PRT1_DR
Xacc__INP_DIS EQU CYREG_PRT1_INP_DIS
Xacc__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Xacc__LCD_EN EQU CYREG_PRT1_LCD_EN
Xacc__MASK EQU 0x20
Xacc__PORT EQU 1
Xacc__PRT EQU CYREG_PRT1_PRT
Xacc__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Xacc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Xacc__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Xacc__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Xacc__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Xacc__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Xacc__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Xacc__PS EQU CYREG_PRT1_PS
Xacc__SHIFT EQU 5
Xacc__SLW EQU CYREG_PRT1_SLW

; Yacc
Yacc__0__MASK EQU 0x40
Yacc__0__PC EQU CYREG_PRT1_PC6
Yacc__0__PORT EQU 1
Yacc__0__SHIFT EQU 6
Yacc__AG EQU CYREG_PRT1_AG
Yacc__AMUX EQU CYREG_PRT1_AMUX
Yacc__BIE EQU CYREG_PRT1_BIE
Yacc__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Yacc__BYP EQU CYREG_PRT1_BYP
Yacc__CTL EQU CYREG_PRT1_CTL
Yacc__DM0 EQU CYREG_PRT1_DM0
Yacc__DM1 EQU CYREG_PRT1_DM1
Yacc__DM2 EQU CYREG_PRT1_DM2
Yacc__DR EQU CYREG_PRT1_DR
Yacc__INP_DIS EQU CYREG_PRT1_INP_DIS
Yacc__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Yacc__LCD_EN EQU CYREG_PRT1_LCD_EN
Yacc__MASK EQU 0x40
Yacc__PORT EQU 1
Yacc__PRT EQU CYREG_PRT1_PRT
Yacc__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Yacc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Yacc__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Yacc__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Yacc__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Yacc__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Yacc__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Yacc__PS EQU CYREG_PRT1_PS
Yacc__SHIFT EQU 6
Yacc__SLW EQU CYREG_PRT1_SLW

; Zacc
Zacc__0__MASK EQU 0x80
Zacc__0__PC EQU CYREG_PRT1_PC7
Zacc__0__PORT EQU 1
Zacc__0__SHIFT EQU 7
Zacc__AG EQU CYREG_PRT1_AG
Zacc__AMUX EQU CYREG_PRT1_AMUX
Zacc__BIE EQU CYREG_PRT1_BIE
Zacc__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Zacc__BYP EQU CYREG_PRT1_BYP
Zacc__CTL EQU CYREG_PRT1_CTL
Zacc__DM0 EQU CYREG_PRT1_DM0
Zacc__DM1 EQU CYREG_PRT1_DM1
Zacc__DM2 EQU CYREG_PRT1_DM2
Zacc__DR EQU CYREG_PRT1_DR
Zacc__INP_DIS EQU CYREG_PRT1_INP_DIS
Zacc__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Zacc__LCD_EN EQU CYREG_PRT1_LCD_EN
Zacc__MASK EQU 0x80
Zacc__PORT EQU 1
Zacc__PRT EQU CYREG_PRT1_PRT
Zacc__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Zacc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Zacc__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Zacc__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Zacc__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Zacc__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Zacc__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Zacc__PS EQU CYREG_PRT1_PS
Zacc__SHIFT EQU 7
Zacc__SLW EQU CYREG_PRT1_SLW

; CAN_1_CanIP
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

; CAN_1_isr
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; HB1_1
HB1_1__0__MASK EQU 0x20
HB1_1__0__PC EQU CYREG_PRT0_PC5
HB1_1__0__PORT EQU 0
HB1_1__0__SHIFT EQU 5
HB1_1__AG EQU CYREG_PRT0_AG
HB1_1__AMUX EQU CYREG_PRT0_AMUX
HB1_1__BIE EQU CYREG_PRT0_BIE
HB1_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HB1_1__BYP EQU CYREG_PRT0_BYP
HB1_1__CTL EQU CYREG_PRT0_CTL
HB1_1__DM0 EQU CYREG_PRT0_DM0
HB1_1__DM1 EQU CYREG_PRT0_DM1
HB1_1__DM2 EQU CYREG_PRT0_DM2
HB1_1__DR EQU CYREG_PRT0_DR
HB1_1__INP_DIS EQU CYREG_PRT0_INP_DIS
HB1_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HB1_1__LCD_EN EQU CYREG_PRT0_LCD_EN
HB1_1__MASK EQU 0x20
HB1_1__PORT EQU 0
HB1_1__PRT EQU CYREG_PRT0_PRT
HB1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HB1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HB1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HB1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HB1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HB1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HB1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HB1_1__PS EQU CYREG_PRT0_PS
HB1_1__SHIFT EQU 5
HB1_1__SLW EQU CYREG_PRT0_SLW

; HB2_1
HB2_1__0__MASK EQU 0x80
HB2_1__0__PC EQU CYREG_PRT0_PC7
HB2_1__0__PORT EQU 0
HB2_1__0__SHIFT EQU 7
HB2_1__AG EQU CYREG_PRT0_AG
HB2_1__AMUX EQU CYREG_PRT0_AMUX
HB2_1__BIE EQU CYREG_PRT0_BIE
HB2_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HB2_1__BYP EQU CYREG_PRT0_BYP
HB2_1__CTL EQU CYREG_PRT0_CTL
HB2_1__DM0 EQU CYREG_PRT0_DM0
HB2_1__DM1 EQU CYREG_PRT0_DM1
HB2_1__DM2 EQU CYREG_PRT0_DM2
HB2_1__DR EQU CYREG_PRT0_DR
HB2_1__INP_DIS EQU CYREG_PRT0_INP_DIS
HB2_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HB2_1__LCD_EN EQU CYREG_PRT0_LCD_EN
HB2_1__MASK EQU 0x80
HB2_1__PORT EQU 0
HB2_1__PRT EQU CYREG_PRT0_PRT
HB2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HB2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HB2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HB2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HB2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HB2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HB2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HB2_1__PS EQU CYREG_PRT0_PS
HB2_1__SHIFT EQU 7
HB2_1__SLW EQU CYREG_PRT0_SLW

; HB3_1
HB3_1__0__MASK EQU 0x08
HB3_1__0__PC EQU CYREG_PRT4_PC3
HB3_1__0__PORT EQU 4
HB3_1__0__SHIFT EQU 3
HB3_1__AG EQU CYREG_PRT4_AG
HB3_1__AMUX EQU CYREG_PRT4_AMUX
HB3_1__BIE EQU CYREG_PRT4_BIE
HB3_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
HB3_1__BYP EQU CYREG_PRT4_BYP
HB3_1__CTL EQU CYREG_PRT4_CTL
HB3_1__DM0 EQU CYREG_PRT4_DM0
HB3_1__DM1 EQU CYREG_PRT4_DM1
HB3_1__DM2 EQU CYREG_PRT4_DM2
HB3_1__DR EQU CYREG_PRT4_DR
HB3_1__INP_DIS EQU CYREG_PRT4_INP_DIS
HB3_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
HB3_1__LCD_EN EQU CYREG_PRT4_LCD_EN
HB3_1__MASK EQU 0x08
HB3_1__PORT EQU 4
HB3_1__PRT EQU CYREG_PRT4_PRT
HB3_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
HB3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
HB3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
HB3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
HB3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
HB3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
HB3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
HB3_1__PS EQU CYREG_PRT4_PS
HB3_1__SHIFT EQU 3
HB3_1__SLW EQU CYREG_PRT4_SLW

; CAN_BY
CAN_BY__0__MASK EQU 0x10
CAN_BY__0__PC EQU CYREG_PRT6_PC4
CAN_BY__0__PORT EQU 6
CAN_BY__0__SHIFT EQU 4
CAN_BY__AG EQU CYREG_PRT6_AG
CAN_BY__AMUX EQU CYREG_PRT6_AMUX
CAN_BY__BIE EQU CYREG_PRT6_BIE
CAN_BY__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CAN_BY__BYP EQU CYREG_PRT6_BYP
CAN_BY__CTL EQU CYREG_PRT6_CTL
CAN_BY__DM0 EQU CYREG_PRT6_DM0
CAN_BY__DM1 EQU CYREG_PRT6_DM1
CAN_BY__DM2 EQU CYREG_PRT6_DM2
CAN_BY__DR EQU CYREG_PRT6_DR
CAN_BY__INP_DIS EQU CYREG_PRT6_INP_DIS
CAN_BY__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CAN_BY__LCD_EN EQU CYREG_PRT6_LCD_EN
CAN_BY__MASK EQU 0x10
CAN_BY__PORT EQU 6
CAN_BY__PRT EQU CYREG_PRT6_PRT
CAN_BY__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CAN_BY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CAN_BY__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CAN_BY__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CAN_BY__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CAN_BY__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CAN_BY__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CAN_BY__PS EQU CYREG_PRT6_PS
CAN_BY__SHIFT EQU 4
CAN_BY__SLW EQU CYREG_PRT6_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x06
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x40
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x40

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x05
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x20
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x20

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x03
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x08
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x08

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x01
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x02
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x02

; Clock_6
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x07
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x80
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x80

; Clock_7
Clock_7__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_7__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_7__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_7__CFG2_SRC_SEL_MASK EQU 0x07
Clock_7__INDEX EQU 0x02
Clock_7__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_7__PM_ACT_MSK EQU 0x04
Clock_7__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_7__PM_STBY_MSK EQU 0x04

; Door_GO
Door_GO_Sync_ctrl_reg__0__MASK EQU 0x01
Door_GO_Sync_ctrl_reg__0__POS EQU 0
Door_GO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Door_GO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Door_GO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Door_GO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Door_GO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Door_GO_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Door_GO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Door_GO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Door_GO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Door_GO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Door_GO_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Door_GO_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Door_GO_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Door_GO_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Door_GO_Sync_ctrl_reg__MASK EQU 0x01
Door_GO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Door_GO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Door_GO_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; isr_ADC
isr_ADC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ADC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ADC__INTC_MASK EQU 0x04
isr_ADC__INTC_NUMBER EQU 2
isr_ADC__INTC_PRIOR_NUM EQU 7
isr_ADC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_ADC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ADC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; HB1_En_1
HB1_En_1__0__MASK EQU 0x10
HB1_En_1__0__PC EQU CYREG_PRT0_PC4
HB1_En_1__0__PORT EQU 0
HB1_En_1__0__SHIFT EQU 4
HB1_En_1__AG EQU CYREG_PRT0_AG
HB1_En_1__AMUX EQU CYREG_PRT0_AMUX
HB1_En_1__BIE EQU CYREG_PRT0_BIE
HB1_En_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HB1_En_1__BYP EQU CYREG_PRT0_BYP
HB1_En_1__CTL EQU CYREG_PRT0_CTL
HB1_En_1__DM0 EQU CYREG_PRT0_DM0
HB1_En_1__DM1 EQU CYREG_PRT0_DM1
HB1_En_1__DM2 EQU CYREG_PRT0_DM2
HB1_En_1__DR EQU CYREG_PRT0_DR
HB1_En_1__INP_DIS EQU CYREG_PRT0_INP_DIS
HB1_En_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HB1_En_1__LCD_EN EQU CYREG_PRT0_LCD_EN
HB1_En_1__MASK EQU 0x10
HB1_En_1__PORT EQU 0
HB1_En_1__PRT EQU CYREG_PRT0_PRT
HB1_En_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HB1_En_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HB1_En_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HB1_En_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HB1_En_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HB1_En_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HB1_En_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HB1_En_1__PS EQU CYREG_PRT0_PS
HB1_En_1__SHIFT EQU 4
HB1_En_1__SLW EQU CYREG_PRT0_SLW

; HB2_En_1
HB2_En_1__0__MASK EQU 0x40
HB2_En_1__0__PC EQU CYREG_PRT0_PC6
HB2_En_1__0__PORT EQU 0
HB2_En_1__0__SHIFT EQU 6
HB2_En_1__AG EQU CYREG_PRT0_AG
HB2_En_1__AMUX EQU CYREG_PRT0_AMUX
HB2_En_1__BIE EQU CYREG_PRT0_BIE
HB2_En_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HB2_En_1__BYP EQU CYREG_PRT0_BYP
HB2_En_1__CTL EQU CYREG_PRT0_CTL
HB2_En_1__DM0 EQU CYREG_PRT0_DM0
HB2_En_1__DM1 EQU CYREG_PRT0_DM1
HB2_En_1__DM2 EQU CYREG_PRT0_DM2
HB2_En_1__DR EQU CYREG_PRT0_DR
HB2_En_1__INP_DIS EQU CYREG_PRT0_INP_DIS
HB2_En_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HB2_En_1__LCD_EN EQU CYREG_PRT0_LCD_EN
HB2_En_1__MASK EQU 0x40
HB2_En_1__PORT EQU 0
HB2_En_1__PRT EQU CYREG_PRT0_PRT
HB2_En_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HB2_En_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HB2_En_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HB2_En_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HB2_En_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HB2_En_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HB2_En_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HB2_En_1__PS EQU CYREG_PRT0_PS
HB2_En_1__SHIFT EQU 6
HB2_En_1__SLW EQU CYREG_PRT0_SLW

; HB3_En_1
HB3_En_1__0__MASK EQU 0x04
HB3_En_1__0__PC EQU CYREG_PRT4_PC2
HB3_En_1__0__PORT EQU 4
HB3_En_1__0__SHIFT EQU 2
HB3_En_1__AG EQU CYREG_PRT4_AG
HB3_En_1__AMUX EQU CYREG_PRT4_AMUX
HB3_En_1__BIE EQU CYREG_PRT4_BIE
HB3_En_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
HB3_En_1__BYP EQU CYREG_PRT4_BYP
HB3_En_1__CTL EQU CYREG_PRT4_CTL
HB3_En_1__DM0 EQU CYREG_PRT4_DM0
HB3_En_1__DM1 EQU CYREG_PRT4_DM1
HB3_En_1__DM2 EQU CYREG_PRT4_DM2
HB3_En_1__DR EQU CYREG_PRT4_DR
HB3_En_1__INP_DIS EQU CYREG_PRT4_INP_DIS
HB3_En_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
HB3_En_1__LCD_EN EQU CYREG_PRT4_LCD_EN
HB3_En_1__MASK EQU 0x04
HB3_En_1__PORT EQU 4
HB3_En_1__PRT EQU CYREG_PRT4_PRT
HB3_En_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
HB3_En_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
HB3_En_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
HB3_En_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
HB3_En_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
HB3_En_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
HB3_En_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
HB3_En_1__PS EQU CYREG_PRT4_PS
HB3_En_1__SHIFT EQU 2
HB3_En_1__SLW EQU CYREG_PRT4_SLW

; Door_Step
Door_Step__0__MASK EQU 0x04
Door_Step__0__PC EQU CYREG_PRT12_PC2
Door_Step__0__PORT EQU 12
Door_Step__0__SHIFT EQU 2
Door_Step__AG EQU CYREG_PRT12_AG
Door_Step__BIE EQU CYREG_PRT12_BIE
Door_Step__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Door_Step__BYP EQU CYREG_PRT12_BYP
Door_Step__DM0 EQU CYREG_PRT12_DM0
Door_Step__DM1 EQU CYREG_PRT12_DM1
Door_Step__DM2 EQU CYREG_PRT12_DM2
Door_Step__DR EQU CYREG_PRT12_DR
Door_Step__INP_DIS EQU CYREG_PRT12_INP_DIS
Door_Step__MASK EQU 0x04
Door_Step__PORT EQU 12
Door_Step__PRT EQU CYREG_PRT12_PRT
Door_Step__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Door_Step__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Door_Step__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Door_Step__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Door_Step__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Door_Step__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Door_Step__PS EQU CYREG_PRT12_PS
Door_Step__SHIFT EQU 2
Door_Step__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Door_Step__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Door_Step__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Door_Step__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Door_Step__SLW EQU CYREG_PRT12_SLW

; Door_Step_Dist_CounterUDB
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Door_Step_Dist_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Door_Step_Dist_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

; StartStop
StartStop_Sync_ctrl_reg__0__MASK EQU 0x01
StartStop_Sync_ctrl_reg__0__POS EQU 0
StartStop_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
StartStop_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
StartStop_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
StartStop_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
StartStop_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
StartStop_Sync_ctrl_reg__MASK EQU 0x01
StartStop_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
StartStop_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
StartStop_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; Door_Clock
Door_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Door_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Door_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Door_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Door_Clock__INDEX EQU 0x04
Door_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Door_Clock__PM_ACT_MSK EQU 0x10
Door_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Door_Clock__PM_STBY_MSK EQU 0x10

; Door_Power_viDAC8
Door_Power_viDAC8__CR0 EQU CYREG_DAC1_CR0
Door_Power_viDAC8__CR1 EQU CYREG_DAC1_CR1
Door_Power_viDAC8__D EQU CYREG_DAC1_D
Door_Power_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Door_Power_viDAC8__PM_ACT_MSK EQU 0x02
Door_Power_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Door_Power_viDAC8__PM_STBY_MSK EQU 0x02
Door_Power_viDAC8__STROBE EQU CYREG_DAC1_STROBE
Door_Power_viDAC8__SW0 EQU CYREG_DAC1_SW0
Door_Power_viDAC8__SW2 EQU CYREG_DAC1_SW2
Door_Power_viDAC8__SW3 EQU CYREG_DAC1_SW3
Door_Power_viDAC8__SW4 EQU CYREG_DAC1_SW4
Door_Power_viDAC8__TR EQU CYREG_DAC1_TR
Door_Power_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
Door_Power_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
Door_Power_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
Door_Power_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
Door_Power_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
Door_Power_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
Door_Power_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
Door_Power_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
Door_Power_viDAC8__TST EQU CYREG_DAC1_TST

; Rotary_PWM
Rotary_PWM__0__MASK EQU 0x10
Rotary_PWM__0__PC EQU CYREG_PRT1_PC4
Rotary_PWM__0__PORT EQU 1
Rotary_PWM__0__SHIFT EQU 4
Rotary_PWM__AG EQU CYREG_PRT1_AG
Rotary_PWM__AMUX EQU CYREG_PRT1_AMUX
Rotary_PWM__BIE EQU CYREG_PRT1_BIE
Rotary_PWM__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rotary_PWM__BYP EQU CYREG_PRT1_BYP
Rotary_PWM__CTL EQU CYREG_PRT1_CTL
Rotary_PWM__DM0 EQU CYREG_PRT1_DM0
Rotary_PWM__DM1 EQU CYREG_PRT1_DM1
Rotary_PWM__DM2 EQU CYREG_PRT1_DM2
Rotary_PWM__DR EQU CYREG_PRT1_DR
Rotary_PWM__INP_DIS EQU CYREG_PRT1_INP_DIS
Rotary_PWM__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rotary_PWM__LCD_EN EQU CYREG_PRT1_LCD_EN
Rotary_PWM__MASK EQU 0x10
Rotary_PWM__PORT EQU 1
Rotary_PWM__PRT EQU CYREG_PRT1_PRT
Rotary_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rotary_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rotary_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rotary_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rotary_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rotary_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rotary_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rotary_PWM__PS EQU CYREG_PRT1_PS
Rotary_PWM__SHIFT EQU 4
Rotary_PWM__SLW EQU CYREG_PRT1_SLW

; SSI_Enable
SSI_Enable_Sync_ctrl_reg__0__MASK EQU 0x01
SSI_Enable_Sync_ctrl_reg__0__POS EQU 0
SSI_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SSI_Enable_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
SSI_Enable_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SSI_Enable_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
SSI_Enable_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SSI_Enable_Sync_ctrl_reg__MASK EQU 0x01
SSI_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SSI_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SSI_Enable_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

; ControlMode
ControlMode_Sync_ctrl_reg__0__MASK EQU 0x01
ControlMode_Sync_ctrl_reg__0__POS EQU 0
ControlMode_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ControlMode_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ControlMode_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ControlMode_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ControlMode_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ControlMode_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ControlMode_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ControlMode_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ControlMode_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ControlMode_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ControlMode_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
ControlMode_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ControlMode_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
ControlMode_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ControlMode_Sync_ctrl_reg__MASK EQU 0x01
ControlMode_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ControlMode_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ControlMode_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; Current_HB1
Current_HB1__0__MASK EQU 0x08
Current_HB1__0__PC EQU CYREG_PRT2_PC3
Current_HB1__0__PORT EQU 2
Current_HB1__0__SHIFT EQU 3
Current_HB1__AG EQU CYREG_PRT2_AG
Current_HB1__AMUX EQU CYREG_PRT2_AMUX
Current_HB1__BIE EQU CYREG_PRT2_BIE
Current_HB1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Current_HB1__BYP EQU CYREG_PRT2_BYP
Current_HB1__CTL EQU CYREG_PRT2_CTL
Current_HB1__DM0 EQU CYREG_PRT2_DM0
Current_HB1__DM1 EQU CYREG_PRT2_DM1
Current_HB1__DM2 EQU CYREG_PRT2_DM2
Current_HB1__DR EQU CYREG_PRT2_DR
Current_HB1__INP_DIS EQU CYREG_PRT2_INP_DIS
Current_HB1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Current_HB1__LCD_EN EQU CYREG_PRT2_LCD_EN
Current_HB1__MASK EQU 0x08
Current_HB1__PORT EQU 2
Current_HB1__PRT EQU CYREG_PRT2_PRT
Current_HB1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Current_HB1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Current_HB1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Current_HB1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Current_HB1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Current_HB1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Current_HB1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Current_HB1__PS EQU CYREG_PRT2_PS
Current_HB1__SHIFT EQU 3
Current_HB1__SLW EQU CYREG_PRT2_SLW

; Current_HB2
Current_HB2__0__MASK EQU 0x02
Current_HB2__0__PC EQU CYREG_PRT2_PC1
Current_HB2__0__PORT EQU 2
Current_HB2__0__SHIFT EQU 1
Current_HB2__AG EQU CYREG_PRT2_AG
Current_HB2__AMUX EQU CYREG_PRT2_AMUX
Current_HB2__BIE EQU CYREG_PRT2_BIE
Current_HB2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Current_HB2__BYP EQU CYREG_PRT2_BYP
Current_HB2__CTL EQU CYREG_PRT2_CTL
Current_HB2__DM0 EQU CYREG_PRT2_DM0
Current_HB2__DM1 EQU CYREG_PRT2_DM1
Current_HB2__DM2 EQU CYREG_PRT2_DM2
Current_HB2__DR EQU CYREG_PRT2_DR
Current_HB2__INP_DIS EQU CYREG_PRT2_INP_DIS
Current_HB2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Current_HB2__LCD_EN EQU CYREG_PRT2_LCD_EN
Current_HB2__MASK EQU 0x02
Current_HB2__PORT EQU 2
Current_HB2__PRT EQU CYREG_PRT2_PRT
Current_HB2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Current_HB2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Current_HB2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Current_HB2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Current_HB2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Current_HB2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Current_HB2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Current_HB2__PS EQU CYREG_PRT2_PS
Current_HB2__SHIFT EQU 1
Current_HB2__SLW EQU CYREG_PRT2_SLW

; Current_HB3
Current_HB3__0__MASK EQU 0x04
Current_HB3__0__PC EQU CYREG_PRT2_PC2
Current_HB3__0__PORT EQU 2
Current_HB3__0__SHIFT EQU 2
Current_HB3__AG EQU CYREG_PRT2_AG
Current_HB3__AMUX EQU CYREG_PRT2_AMUX
Current_HB3__BIE EQU CYREG_PRT2_BIE
Current_HB3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Current_HB3__BYP EQU CYREG_PRT2_BYP
Current_HB3__CTL EQU CYREG_PRT2_CTL
Current_HB3__DM0 EQU CYREG_PRT2_DM0
Current_HB3__DM1 EQU CYREG_PRT2_DM1
Current_HB3__DM2 EQU CYREG_PRT2_DM2
Current_HB3__DR EQU CYREG_PRT2_DR
Current_HB3__INP_DIS EQU CYREG_PRT2_INP_DIS
Current_HB3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Current_HB3__LCD_EN EQU CYREG_PRT2_LCD_EN
Current_HB3__MASK EQU 0x04
Current_HB3__PORT EQU 2
Current_HB3__PRT EQU CYREG_PRT2_PRT
Current_HB3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Current_HB3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Current_HB3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Current_HB3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Current_HB3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Current_HB3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Current_HB3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Current_HB3__PS EQU CYREG_PRT2_PS
Current_HB3__SHIFT EQU 2
Current_HB3__SLW EQU CYREG_PRT2_SLW

; Door_Enable
Door_Enable__0__MASK EQU 0x08
Door_Enable__0__PC EQU CYREG_PRT12_PC3
Door_Enable__0__PORT EQU 12
Door_Enable__0__SHIFT EQU 3
Door_Enable__AG EQU CYREG_PRT12_AG
Door_Enable__BIE EQU CYREG_PRT12_BIE
Door_Enable__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Door_Enable__BYP EQU CYREG_PRT12_BYP
Door_Enable__DM0 EQU CYREG_PRT12_DM0
Door_Enable__DM1 EQU CYREG_PRT12_DM1
Door_Enable__DM2 EQU CYREG_PRT12_DM2
Door_Enable__DR EQU CYREG_PRT12_DR
Door_Enable__INP_DIS EQU CYREG_PRT12_INP_DIS
Door_Enable__MASK EQU 0x08
Door_Enable__PORT EQU 12
Door_Enable__PRT EQU CYREG_PRT12_PRT
Door_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Door_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Door_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Door_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Door_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Door_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Door_Enable__PS EQU CYREG_PRT12_PS
Door_Enable__SHIFT EQU 3
Door_Enable__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Door_Enable__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Door_Enable__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Door_Enable__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Door_Enable__SLW EQU CYREG_PRT12_SLW

; PhaseControl
PhaseControl_Sync_ctrl_reg__0__MASK EQU 0x01
PhaseControl_Sync_ctrl_reg__0__POS EQU 0
PhaseControl_Sync_ctrl_reg__1__MASK EQU 0x02
PhaseControl_Sync_ctrl_reg__1__POS EQU 1
PhaseControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PhaseControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PhaseControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PhaseControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PhaseControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PhaseControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PhaseControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PhaseControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PhaseControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PhaseControl_Sync_ctrl_reg__2__MASK EQU 0x04
PhaseControl_Sync_ctrl_reg__2__POS EQU 2
PhaseControl_Sync_ctrl_reg__3__MASK EQU 0x08
PhaseControl_Sync_ctrl_reg__3__POS EQU 3
PhaseControl_Sync_ctrl_reg__4__MASK EQU 0x10
PhaseControl_Sync_ctrl_reg__4__POS EQU 4
PhaseControl_Sync_ctrl_reg__5__MASK EQU 0x20
PhaseControl_Sync_ctrl_reg__5__POS EQU 5
PhaseControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PhaseControl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PhaseControl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PhaseControl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PhaseControl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PhaseControl_Sync_ctrl_reg__MASK EQU 0x3F
PhaseControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PhaseControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PhaseControl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; isr_SSI_Read
isr_SSI_Read__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SSI_Read__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SSI_Read__INTC_MASK EQU 0x08
isr_SSI_Read__INTC_NUMBER EQU 3
isr_SSI_Read__INTC_PRIOR_NUM EQU 7
isr_SSI_Read__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_SSI_Read__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SSI_Read__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_position
isr_position__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_position__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_position__INTC_MASK EQU 0x20
isr_position__INTC_NUMBER EQU 5
isr_position__INTC_PRIOR_NUM EQU 7
isr_position__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_position__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_position__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_SSI_Write
isr_SSI_Write__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SSI_Write__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SSI_Write__INTC_MASK EQU 0x10
isr_SSI_Write__INTC_NUMBER EQU 4
isr_SSI_Write__INTC_PRIOR_NUM EQU 7
isr_SSI_Write__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_SSI_Write__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SSI_Write__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Door_Direction
Door_Direction__0__MASK EQU 0x04
Door_Direction__0__PC EQU CYREG_IO_PC_PRT15_PC2
Door_Direction__0__PORT EQU 15
Door_Direction__0__SHIFT EQU 2
Door_Direction__AG EQU CYREG_PRT15_AG
Door_Direction__AMUX EQU CYREG_PRT15_AMUX
Door_Direction__BIE EQU CYREG_PRT15_BIE
Door_Direction__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Door_Direction__BYP EQU CYREG_PRT15_BYP
Door_Direction__CTL EQU CYREG_PRT15_CTL
Door_Direction__DM0 EQU CYREG_PRT15_DM0
Door_Direction__DM1 EQU CYREG_PRT15_DM1
Door_Direction__DM2 EQU CYREG_PRT15_DM2
Door_Direction__DR EQU CYREG_PRT15_DR
Door_Direction__INP_DIS EQU CYREG_PRT15_INP_DIS
Door_Direction__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Door_Direction__LCD_EN EQU CYREG_PRT15_LCD_EN
Door_Direction__MASK EQU 0x04
Door_Direction__PORT EQU 15
Door_Direction__PRT EQU CYREG_PRT15_PRT
Door_Direction__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Door_Direction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Door_Direction__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Door_Direction__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Door_Direction__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Door_Direction__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Door_Direction__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Door_Direction__PS EQU CYREG_PRT15_PS
Door_Direction__SHIFT EQU 2
Door_Direction__SLW EQU CYREG_PRT15_SLW

; Door_StepSizeA
Door_StepSizeA__0__MASK EQU 0x02
Door_StepSizeA__0__PC EQU CYREG_PRT12_PC1
Door_StepSizeA__0__PORT EQU 12
Door_StepSizeA__0__SHIFT EQU 1
Door_StepSizeA__AG EQU CYREG_PRT12_AG
Door_StepSizeA__BIE EQU CYREG_PRT12_BIE
Door_StepSizeA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Door_StepSizeA__BYP EQU CYREG_PRT12_BYP
Door_StepSizeA__DM0 EQU CYREG_PRT12_DM0
Door_StepSizeA__DM1 EQU CYREG_PRT12_DM1
Door_StepSizeA__DM2 EQU CYREG_PRT12_DM2
Door_StepSizeA__DR EQU CYREG_PRT12_DR
Door_StepSizeA__INP_DIS EQU CYREG_PRT12_INP_DIS
Door_StepSizeA__MASK EQU 0x02
Door_StepSizeA__PORT EQU 12
Door_StepSizeA__PRT EQU CYREG_PRT12_PRT
Door_StepSizeA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Door_StepSizeA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Door_StepSizeA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Door_StepSizeA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Door_StepSizeA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Door_StepSizeA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Door_StepSizeA__PS EQU CYREG_PRT12_PS
Door_StepSizeA__SHIFT EQU 1
Door_StepSizeA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Door_StepSizeA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Door_StepSizeA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Door_StepSizeA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Door_StepSizeA__SLW EQU CYREG_PRT12_SLW

; Door_StepSizeB
Door_StepSizeB__0__MASK EQU 0x01
Door_StepSizeB__0__PC EQU CYREG_PRT12_PC0
Door_StepSizeB__0__PORT EQU 12
Door_StepSizeB__0__SHIFT EQU 0
Door_StepSizeB__AG EQU CYREG_PRT12_AG
Door_StepSizeB__BIE EQU CYREG_PRT12_BIE
Door_StepSizeB__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Door_StepSizeB__BYP EQU CYREG_PRT12_BYP
Door_StepSizeB__DM0 EQU CYREG_PRT12_DM0
Door_StepSizeB__DM1 EQU CYREG_PRT12_DM1
Door_StepSizeB__DM2 EQU CYREG_PRT12_DM2
Door_StepSizeB__DR EQU CYREG_PRT12_DR
Door_StepSizeB__INP_DIS EQU CYREG_PRT12_INP_DIS
Door_StepSizeB__MASK EQU 0x01
Door_StepSizeB__PORT EQU 12
Door_StepSizeB__PRT EQU CYREG_PRT12_PRT
Door_StepSizeB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Door_StepSizeB__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Door_StepSizeB__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Door_StepSizeB__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Door_StepSizeB__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Door_StepSizeB__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Door_StepSizeB__PS EQU CYREG_PRT12_PS
Door_StepSizeB__SHIFT EQU 0
Door_StepSizeB__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Door_StepSizeB__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Door_StepSizeB__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Door_StepSizeB__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Door_StepSizeB__SLW EQU CYREG_PRT12_SLW

; RotarySensor_U
RotarySensor_U__0__MASK EQU 0x20
RotarySensor_U__0__PC EQU CYREG_PRT6_PC5
RotarySensor_U__0__PORT EQU 6
RotarySensor_U__0__SHIFT EQU 5
RotarySensor_U__AG EQU CYREG_PRT6_AG
RotarySensor_U__AMUX EQU CYREG_PRT6_AMUX
RotarySensor_U__BIE EQU CYREG_PRT6_BIE
RotarySensor_U__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RotarySensor_U__BYP EQU CYREG_PRT6_BYP
RotarySensor_U__CTL EQU CYREG_PRT6_CTL
RotarySensor_U__DM0 EQU CYREG_PRT6_DM0
RotarySensor_U__DM1 EQU CYREG_PRT6_DM1
RotarySensor_U__DM2 EQU CYREG_PRT6_DM2
RotarySensor_U__DR EQU CYREG_PRT6_DR
RotarySensor_U__INP_DIS EQU CYREG_PRT6_INP_DIS
RotarySensor_U__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RotarySensor_U__LCD_EN EQU CYREG_PRT6_LCD_EN
RotarySensor_U__MASK EQU 0x20
RotarySensor_U__PORT EQU 6
RotarySensor_U__PRT EQU CYREG_PRT6_PRT
RotarySensor_U__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RotarySensor_U__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RotarySensor_U__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RotarySensor_U__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RotarySensor_U__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RotarySensor_U__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RotarySensor_U__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RotarySensor_U__PS EQU CYREG_PRT6_PS
RotarySensor_U__SHIFT EQU 5
RotarySensor_U__SLW EQU CYREG_PRT6_SLW

; RotarySensor_V
RotarySensor_V__0__MASK EQU 0x40
RotarySensor_V__0__PC EQU CYREG_PRT6_PC6
RotarySensor_V__0__PORT EQU 6
RotarySensor_V__0__SHIFT EQU 6
RotarySensor_V__AG EQU CYREG_PRT6_AG
RotarySensor_V__AMUX EQU CYREG_PRT6_AMUX
RotarySensor_V__BIE EQU CYREG_PRT6_BIE
RotarySensor_V__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RotarySensor_V__BYP EQU CYREG_PRT6_BYP
RotarySensor_V__CTL EQU CYREG_PRT6_CTL
RotarySensor_V__DM0 EQU CYREG_PRT6_DM0
RotarySensor_V__DM1 EQU CYREG_PRT6_DM1
RotarySensor_V__DM2 EQU CYREG_PRT6_DM2
RotarySensor_V__DR EQU CYREG_PRT6_DR
RotarySensor_V__INP_DIS EQU CYREG_PRT6_INP_DIS
RotarySensor_V__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RotarySensor_V__LCD_EN EQU CYREG_PRT6_LCD_EN
RotarySensor_V__MASK EQU 0x40
RotarySensor_V__PORT EQU 6
RotarySensor_V__PRT EQU CYREG_PRT6_PRT
RotarySensor_V__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RotarySensor_V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RotarySensor_V__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RotarySensor_V__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RotarySensor_V__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RotarySensor_V__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RotarySensor_V__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RotarySensor_V__PS EQU CYREG_PRT6_PS
RotarySensor_V__SHIFT EQU 6
RotarySensor_V__SLW EQU CYREG_PRT6_SLW

; RotarySensor_W
RotarySensor_W__0__MASK EQU 0x80
RotarySensor_W__0__PC EQU CYREG_PRT6_PC7
RotarySensor_W__0__PORT EQU 6
RotarySensor_W__0__SHIFT EQU 7
RotarySensor_W__AG EQU CYREG_PRT6_AG
RotarySensor_W__AMUX EQU CYREG_PRT6_AMUX
RotarySensor_W__BIE EQU CYREG_PRT6_BIE
RotarySensor_W__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RotarySensor_W__BYP EQU CYREG_PRT6_BYP
RotarySensor_W__CTL EQU CYREG_PRT6_CTL
RotarySensor_W__DM0 EQU CYREG_PRT6_DM0
RotarySensor_W__DM1 EQU CYREG_PRT6_DM1
RotarySensor_W__DM2 EQU CYREG_PRT6_DM2
RotarySensor_W__DR EQU CYREG_PRT6_DR
RotarySensor_W__INP_DIS EQU CYREG_PRT6_INP_DIS
RotarySensor_W__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RotarySensor_W__LCD_EN EQU CYREG_PRT6_LCD_EN
RotarySensor_W__MASK EQU 0x80
RotarySensor_W__PORT EQU 6
RotarySensor_W__PRT EQU CYREG_PRT6_PRT
RotarySensor_W__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RotarySensor_W__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RotarySensor_W__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RotarySensor_W__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RotarySensor_W__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RotarySensor_W__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RotarySensor_W__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RotarySensor_W__PS EQU CYREG_PRT6_PS
RotarySensor_W__SHIFT EQU 7
RotarySensor_W__SLW EQU CYREG_PRT6_SLW

; Door_Bumper_ISR
Door_Bumper_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Door_Bumper_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Door_Bumper_ISR__INTC_MASK EQU 0x01
Door_Bumper_ISR__INTC_NUMBER EQU 0
Door_Bumper_ISR__INTC_PRIOR_NUM EQU 7
Door_Bumper_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Door_Bumper_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Door_Bumper_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Door_CurrentRef
Door_CurrentRef__0__MASK EQU 0x08
Door_CurrentRef__0__PC EQU CYREG_IO_PC_PRT15_PC3
Door_CurrentRef__0__PORT EQU 15
Door_CurrentRef__0__SHIFT EQU 3
Door_CurrentRef__AG EQU CYREG_PRT15_AG
Door_CurrentRef__AMUX EQU CYREG_PRT15_AMUX
Door_CurrentRef__BIE EQU CYREG_PRT15_BIE
Door_CurrentRef__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Door_CurrentRef__BYP EQU CYREG_PRT15_BYP
Door_CurrentRef__CTL EQU CYREG_PRT15_CTL
Door_CurrentRef__DM0 EQU CYREG_PRT15_DM0
Door_CurrentRef__DM1 EQU CYREG_PRT15_DM1
Door_CurrentRef__DM2 EQU CYREG_PRT15_DM2
Door_CurrentRef__DR EQU CYREG_PRT15_DR
Door_CurrentRef__INP_DIS EQU CYREG_PRT15_INP_DIS
Door_CurrentRef__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Door_CurrentRef__LCD_EN EQU CYREG_PRT15_LCD_EN
Door_CurrentRef__MASK EQU 0x08
Door_CurrentRef__PORT EQU 15
Door_CurrentRef__PRT EQU CYREG_PRT15_PRT
Door_CurrentRef__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Door_CurrentRef__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Door_CurrentRef__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Door_CurrentRef__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Door_CurrentRef__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Door_CurrentRef__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Door_CurrentRef__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Door_CurrentRef__PS EQU CYREG_PRT15_PS
Door_CurrentRef__SHIFT EQU 3
Door_CurrentRef__SLW EQU CYREG_PRT15_SLW

; PositionCounter_CounterUDB
PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PositionCounter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PositionCounter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PositionCounter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PositionCounter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PositionCounter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PositionCounter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PositionCounter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PositionCounter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PositionCounter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PositionCounter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PositionCounter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PositionCounter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PositionCounter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PositionCounter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PositionCounter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PositionCounter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PositionCounter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PositionCounter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PositionCounter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PositionCounter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PositionCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PositionCounter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
PositionCounter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
PositionCounter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
PositionCounter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
PositionCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PositionCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PositionCounter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
PositionCounter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
PositionCounter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
PositionCounter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
PositionCounter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
PositionCounter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
PositionCounter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
PositionCounter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
PositionCounter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
PositionCounter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PositionCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PositionCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

; Door_Bumper_Port
Door_Bumper_Port__0__MASK EQU 0x01
Door_Bumper_Port__0__PC EQU CYREG_PRT3_PC0
Door_Bumper_Port__0__PORT EQU 3
Door_Bumper_Port__0__SHIFT EQU 0
Door_Bumper_Port__AG EQU CYREG_PRT3_AG
Door_Bumper_Port__AMUX EQU CYREG_PRT3_AMUX
Door_Bumper_Port__BIE EQU CYREG_PRT3_BIE
Door_Bumper_Port__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Door_Bumper_Port__BYP EQU CYREG_PRT3_BYP
Door_Bumper_Port__CTL EQU CYREG_PRT3_CTL
Door_Bumper_Port__DM0 EQU CYREG_PRT3_DM0
Door_Bumper_Port__DM1 EQU CYREG_PRT3_DM1
Door_Bumper_Port__DM2 EQU CYREG_PRT3_DM2
Door_Bumper_Port__Door_Bumper_Port_Open_Limit__MASK EQU 0x01
Door_Bumper_Port__Door_Bumper_Port_Open_Limit__PC EQU CYREG_PRT3_PC0
Door_Bumper_Port__Door_Bumper_Port_Open_Limit__PORT EQU 3
Door_Bumper_Port__Door_Bumper_Port_Open_Limit__SHIFT EQU 0
Door_Bumper_Port__DR EQU CYREG_PRT3_DR
Door_Bumper_Port__INP_DIS EQU CYREG_PRT3_INP_DIS
Door_Bumper_Port__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Door_Bumper_Port__LCD_EN EQU CYREG_PRT3_LCD_EN
Door_Bumper_Port__MASK EQU 0x01
Door_Bumper_Port__PORT EQU 3
Door_Bumper_Port__PRT EQU CYREG_PRT3_PRT
Door_Bumper_Port__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Door_Bumper_Port__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Door_Bumper_Port__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Door_Bumper_Port__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Door_Bumper_Port__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Door_Bumper_Port__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Door_Bumper_Port__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Door_Bumper_Port__PS EQU CYREG_PRT3_PS
Door_Bumper_Port__SHIFT EQU 0
Door_Bumper_Port__SLW EQU CYREG_PRT3_SLW

; Door_Motor_Speed_PWMUDB
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; RotarySensor_Ncc
RotarySensor_Ncc__0__MASK EQU 0x04
RotarySensor_Ncc__0__PC EQU CYREG_PRT5_PC2
RotarySensor_Ncc__0__PORT EQU 5
RotarySensor_Ncc__0__SHIFT EQU 2
RotarySensor_Ncc__AG EQU CYREG_PRT5_AG
RotarySensor_Ncc__AMUX EQU CYREG_PRT5_AMUX
RotarySensor_Ncc__BIE EQU CYREG_PRT5_BIE
RotarySensor_Ncc__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RotarySensor_Ncc__BYP EQU CYREG_PRT5_BYP
RotarySensor_Ncc__CTL EQU CYREG_PRT5_CTL
RotarySensor_Ncc__DM0 EQU CYREG_PRT5_DM0
RotarySensor_Ncc__DM1 EQU CYREG_PRT5_DM1
RotarySensor_Ncc__DM2 EQU CYREG_PRT5_DM2
RotarySensor_Ncc__DR EQU CYREG_PRT5_DR
RotarySensor_Ncc__INP_DIS EQU CYREG_PRT5_INP_DIS
RotarySensor_Ncc__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RotarySensor_Ncc__LCD_EN EQU CYREG_PRT5_LCD_EN
RotarySensor_Ncc__MASK EQU 0x04
RotarySensor_Ncc__PORT EQU 5
RotarySensor_Ncc__PRT EQU CYREG_PRT5_PRT
RotarySensor_Ncc__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RotarySensor_Ncc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RotarySensor_Ncc__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RotarySensor_Ncc__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RotarySensor_Ncc__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RotarySensor_Ncc__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RotarySensor_Ncc__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RotarySensor_Ncc__PS EQU CYREG_PRT5_PS
RotarySensor_Ncc__SHIFT EQU 2
RotarySensor_Ncc__SLW EQU CYREG_PRT5_SLW

; RotarySensor_SSI_CLK
RotarySensor_SSI_CLK__0__MASK EQU 0x01
RotarySensor_SSI_CLK__0__PC EQU CYREG_PRT5_PC0
RotarySensor_SSI_CLK__0__PORT EQU 5
RotarySensor_SSI_CLK__0__SHIFT EQU 0
RotarySensor_SSI_CLK__AG EQU CYREG_PRT5_AG
RotarySensor_SSI_CLK__AMUX EQU CYREG_PRT5_AMUX
RotarySensor_SSI_CLK__BIE EQU CYREG_PRT5_BIE
RotarySensor_SSI_CLK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RotarySensor_SSI_CLK__BYP EQU CYREG_PRT5_BYP
RotarySensor_SSI_CLK__CTL EQU CYREG_PRT5_CTL
RotarySensor_SSI_CLK__DM0 EQU CYREG_PRT5_DM0
RotarySensor_SSI_CLK__DM1 EQU CYREG_PRT5_DM1
RotarySensor_SSI_CLK__DM2 EQU CYREG_PRT5_DM2
RotarySensor_SSI_CLK__DR EQU CYREG_PRT5_DR
RotarySensor_SSI_CLK__INP_DIS EQU CYREG_PRT5_INP_DIS
RotarySensor_SSI_CLK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RotarySensor_SSI_CLK__LCD_EN EQU CYREG_PRT5_LCD_EN
RotarySensor_SSI_CLK__MASK EQU 0x01
RotarySensor_SSI_CLK__PORT EQU 5
RotarySensor_SSI_CLK__PRT EQU CYREG_PRT5_PRT
RotarySensor_SSI_CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RotarySensor_SSI_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RotarySensor_SSI_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RotarySensor_SSI_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RotarySensor_SSI_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RotarySensor_SSI_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RotarySensor_SSI_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RotarySensor_SSI_CLK__PS EQU CYREG_PRT5_PS
RotarySensor_SSI_CLK__SHIFT EQU 0
RotarySensor_SSI_CLK__SLW EQU CYREG_PRT5_SLW

; RotarySensor_SSI_DIO
RotarySensor_SSI_DIO__0__MASK EQU 0x02
RotarySensor_SSI_DIO__0__PC EQU CYREG_PRT5_PC1
RotarySensor_SSI_DIO__0__PORT EQU 5
RotarySensor_SSI_DIO__0__SHIFT EQU 1
RotarySensor_SSI_DIO__AG EQU CYREG_PRT5_AG
RotarySensor_SSI_DIO__AMUX EQU CYREG_PRT5_AMUX
RotarySensor_SSI_DIO__BIE EQU CYREG_PRT5_BIE
RotarySensor_SSI_DIO__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RotarySensor_SSI_DIO__BYP EQU CYREG_PRT5_BYP
RotarySensor_SSI_DIO__CTL EQU CYREG_PRT5_CTL
RotarySensor_SSI_DIO__DM0 EQU CYREG_PRT5_DM0
RotarySensor_SSI_DIO__DM1 EQU CYREG_PRT5_DM1
RotarySensor_SSI_DIO__DM2 EQU CYREG_PRT5_DM2
RotarySensor_SSI_DIO__DR EQU CYREG_PRT5_DR
RotarySensor_SSI_DIO__INP_DIS EQU CYREG_PRT5_INP_DIS
RotarySensor_SSI_DIO__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RotarySensor_SSI_DIO__LCD_EN EQU CYREG_PRT5_LCD_EN
RotarySensor_SSI_DIO__MASK EQU 0x02
RotarySensor_SSI_DIO__PORT EQU 5
RotarySensor_SSI_DIO__PRT EQU CYREG_PRT5_PRT
RotarySensor_SSI_DIO__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RotarySensor_SSI_DIO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RotarySensor_SSI_DIO__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RotarySensor_SSI_DIO__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RotarySensor_SSI_DIO__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RotarySensor_SSI_DIO__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RotarySensor_SSI_DIO__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RotarySensor_SSI_DIO__PS EQU CYREG_PRT5_PS
RotarySensor_SSI_DIO__SHIFT EQU 1
RotarySensor_SSI_DIO__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
