// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_dataflow_in_loop_VITIS_LOOP_400_12 (
        m_axi_gmem_in_AWVALID,
        m_axi_gmem_in_AWREADY,
        m_axi_gmem_in_AWADDR,
        m_axi_gmem_in_AWID,
        m_axi_gmem_in_AWLEN,
        m_axi_gmem_in_AWSIZE,
        m_axi_gmem_in_AWBURST,
        m_axi_gmem_in_AWLOCK,
        m_axi_gmem_in_AWCACHE,
        m_axi_gmem_in_AWPROT,
        m_axi_gmem_in_AWQOS,
        m_axi_gmem_in_AWREGION,
        m_axi_gmem_in_AWUSER,
        m_axi_gmem_in_WVALID,
        m_axi_gmem_in_WREADY,
        m_axi_gmem_in_WDATA,
        m_axi_gmem_in_WSTRB,
        m_axi_gmem_in_WLAST,
        m_axi_gmem_in_WID,
        m_axi_gmem_in_WUSER,
        m_axi_gmem_in_ARVALID,
        m_axi_gmem_in_ARREADY,
        m_axi_gmem_in_ARADDR,
        m_axi_gmem_in_ARID,
        m_axi_gmem_in_ARLEN,
        m_axi_gmem_in_ARSIZE,
        m_axi_gmem_in_ARBURST,
        m_axi_gmem_in_ARLOCK,
        m_axi_gmem_in_ARCACHE,
        m_axi_gmem_in_ARPROT,
        m_axi_gmem_in_ARQOS,
        m_axi_gmem_in_ARREGION,
        m_axi_gmem_in_ARUSER,
        m_axi_gmem_in_RVALID,
        m_axi_gmem_in_RREADY,
        m_axi_gmem_in_RDATA,
        m_axi_gmem_in_RLAST,
        m_axi_gmem_in_RID,
        m_axi_gmem_in_RFIFONUM,
        m_axi_gmem_in_RUSER,
        m_axi_gmem_in_RRESP,
        m_axi_gmem_in_BVALID,
        m_axi_gmem_in_BREADY,
        m_axi_gmem_in_BRESP,
        m_axi_gmem_in_BID,
        m_axi_gmem_in_BUSER,
        input_ftmap,
        h0,
        w0,
        phase,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RFIFONUM,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        output_ftmap,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63,
        w1_loc_address0,
        w1_loc_ce0,
        w1_loc_d0,
        w1_loc_q0,
        w1_loc_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0,
        ap_clk,
        ap_rst,
        output_ftmap_ap_vld,
        ap_start,
        input_ftmap_ap_vld,
        h0_ap_vld,
        w0_ap_vld,
        phase_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62_ap_vld,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem_in_AWVALID;
input   m_axi_gmem_in_AWREADY;
output  [63:0] m_axi_gmem_in_AWADDR;
output  [0:0] m_axi_gmem_in_AWID;
output  [31:0] m_axi_gmem_in_AWLEN;
output  [2:0] m_axi_gmem_in_AWSIZE;
output  [1:0] m_axi_gmem_in_AWBURST;
output  [1:0] m_axi_gmem_in_AWLOCK;
output  [3:0] m_axi_gmem_in_AWCACHE;
output  [2:0] m_axi_gmem_in_AWPROT;
output  [3:0] m_axi_gmem_in_AWQOS;
output  [3:0] m_axi_gmem_in_AWREGION;
output  [0:0] m_axi_gmem_in_AWUSER;
output   m_axi_gmem_in_WVALID;
input   m_axi_gmem_in_WREADY;
output  [31:0] m_axi_gmem_in_WDATA;
output  [3:0] m_axi_gmem_in_WSTRB;
output   m_axi_gmem_in_WLAST;
output  [0:0] m_axi_gmem_in_WID;
output  [0:0] m_axi_gmem_in_WUSER;
output   m_axi_gmem_in_ARVALID;
input   m_axi_gmem_in_ARREADY;
output  [63:0] m_axi_gmem_in_ARADDR;
output  [0:0] m_axi_gmem_in_ARID;
output  [31:0] m_axi_gmem_in_ARLEN;
output  [2:0] m_axi_gmem_in_ARSIZE;
output  [1:0] m_axi_gmem_in_ARBURST;
output  [1:0] m_axi_gmem_in_ARLOCK;
output  [3:0] m_axi_gmem_in_ARCACHE;
output  [2:0] m_axi_gmem_in_ARPROT;
output  [3:0] m_axi_gmem_in_ARQOS;
output  [3:0] m_axi_gmem_in_ARREGION;
output  [0:0] m_axi_gmem_in_ARUSER;
input   m_axi_gmem_in_RVALID;
output   m_axi_gmem_in_RREADY;
input  [31:0] m_axi_gmem_in_RDATA;
input   m_axi_gmem_in_RLAST;
input  [0:0] m_axi_gmem_in_RID;
input  [8:0] m_axi_gmem_in_RFIFONUM;
input  [0:0] m_axi_gmem_in_RUSER;
input  [1:0] m_axi_gmem_in_RRESP;
input   m_axi_gmem_in_BVALID;
output   m_axi_gmem_in_BREADY;
input  [1:0] m_axi_gmem_in_BRESP;
input  [0:0] m_axi_gmem_in_BID;
input  [0:0] m_axi_gmem_in_BUSER;
input  [63:0] input_ftmap;
input  [8:0] h0;
input  [7:0] w0;
input  [0:0] phase;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [63:0] m_axi_gmem_out_AWADDR;
output  [0:0] m_axi_gmem_out_AWID;
output  [31:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [0:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [31:0] m_axi_gmem_out_WDATA;
output  [3:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [0:0] m_axi_gmem_out_WID;
output  [0:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [63:0] m_axi_gmem_out_ARADDR;
output  [0:0] m_axi_gmem_out_ARID;
output  [31:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [0:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [31:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [0:0] m_axi_gmem_out_RID;
input  [8:0] m_axi_gmem_out_RFIFONUM;
input  [0:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [0:0] m_axi_gmem_out_BID;
input  [0:0] m_axi_gmem_out_BUSER;
input  [63:0] output_ftmap;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63;
output  [12:0] w1_loc_address0;
output   w1_loc_ce0;
output  [31:0] w1_loc_d0;
input  [31:0] w1_loc_q0;
output   w1_loc_we0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0;
output  [7:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
output  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0;
input   ap_clk;
input   ap_rst;
input   output_ftmap_ap_vld;
input   ap_start;
input   input_ftmap_ap_vld;
input   h0_ap_vld;
input   w0_ap_vld;
input   phase_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28_ap_vld;
input   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62_ap_vld;
input   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [63:0] entry_proc_U0_output_ftmap_c_din;
wire    entry_proc_U0_output_ftmap_c_write;
wire    load_tile_mm_U0_ap_start;
wire    load_tile_mm_U0_ap_done;
wire    load_tile_mm_U0_ap_continue;
wire    load_tile_mm_U0_ap_idle;
wire    load_tile_mm_U0_ap_ready;
wire    load_tile_mm_U0_m_axi_gmem_in_AWVALID;
wire   [63:0] load_tile_mm_U0_m_axi_gmem_in_AWADDR;
wire   [0:0] load_tile_mm_U0_m_axi_gmem_in_AWID;
wire   [31:0] load_tile_mm_U0_m_axi_gmem_in_AWLEN;
wire   [2:0] load_tile_mm_U0_m_axi_gmem_in_AWSIZE;
wire   [1:0] load_tile_mm_U0_m_axi_gmem_in_AWBURST;
wire   [1:0] load_tile_mm_U0_m_axi_gmem_in_AWLOCK;
wire   [3:0] load_tile_mm_U0_m_axi_gmem_in_AWCACHE;
wire   [2:0] load_tile_mm_U0_m_axi_gmem_in_AWPROT;
wire   [3:0] load_tile_mm_U0_m_axi_gmem_in_AWQOS;
wire   [3:0] load_tile_mm_U0_m_axi_gmem_in_AWREGION;
wire   [0:0] load_tile_mm_U0_m_axi_gmem_in_AWUSER;
wire    load_tile_mm_U0_m_axi_gmem_in_WVALID;
wire   [31:0] load_tile_mm_U0_m_axi_gmem_in_WDATA;
wire   [3:0] load_tile_mm_U0_m_axi_gmem_in_WSTRB;
wire    load_tile_mm_U0_m_axi_gmem_in_WLAST;
wire   [0:0] load_tile_mm_U0_m_axi_gmem_in_WID;
wire   [0:0] load_tile_mm_U0_m_axi_gmem_in_WUSER;
wire    load_tile_mm_U0_m_axi_gmem_in_ARVALID;
wire   [63:0] load_tile_mm_U0_m_axi_gmem_in_ARADDR;
wire   [0:0] load_tile_mm_U0_m_axi_gmem_in_ARID;
wire   [31:0] load_tile_mm_U0_m_axi_gmem_in_ARLEN;
wire   [2:0] load_tile_mm_U0_m_axi_gmem_in_ARSIZE;
wire   [1:0] load_tile_mm_U0_m_axi_gmem_in_ARBURST;
wire   [1:0] load_tile_mm_U0_m_axi_gmem_in_ARLOCK;
wire   [3:0] load_tile_mm_U0_m_axi_gmem_in_ARCACHE;
wire   [2:0] load_tile_mm_U0_m_axi_gmem_in_ARPROT;
wire   [3:0] load_tile_mm_U0_m_axi_gmem_in_ARQOS;
wire   [3:0] load_tile_mm_U0_m_axi_gmem_in_ARREGION;
wire   [0:0] load_tile_mm_U0_m_axi_gmem_in_ARUSER;
wire    load_tile_mm_U0_m_axi_gmem_in_RREADY;
wire    load_tile_mm_U0_m_axi_gmem_in_BREADY;
wire   [10:0] load_tile_mm_U0_inbuf_address0;
wire    load_tile_mm_U0_inbuf_ce0;
wire    load_tile_mm_U0_inbuf_we0;
wire   [31:0] load_tile_mm_U0_inbuf_d0;
wire   [8:0] load_tile_mm_U0_ap_return_0;
wire   [8:0] load_tile_mm_U0_ap_return_1;
wire   [0:0] load_tile_mm_U0_ap_return_2;
wire    ap_channel_done_phase_c3_channel;
wire    phase_c3_channel_full_n;
reg    ap_sync_reg_channel_write_phase_c3_channel;
wire    ap_sync_channel_write_phase_c3_channel;
wire    ap_channel_done_w0_c2_channel;
wire    w0_c2_channel_full_n;
reg    ap_sync_reg_channel_write_w0_c2_channel;
wire    ap_sync_channel_write_w0_c2_channel;
wire    ap_channel_done_h0_c1_channel;
wire    h0_c1_channel_full_n;
reg    ap_sync_reg_channel_write_h0_c1_channel;
wire    ap_sync_channel_write_h0_c1_channel;
wire    ap_channel_done_inbuf;
wire    load_tile_mm_U0_inbuf_full_n;
reg    ap_sync_reg_channel_write_inbuf;
wire    ap_sync_channel_write_inbuf;
wire    compute_tile_U0_ap_start;
wire    compute_tile_U0_ap_done;
wire    compute_tile_U0_ap_continue;
wire    compute_tile_U0_ap_idle;
wire    compute_tile_U0_ap_ready;
wire   [8:0] compute_tile_U0_outbuf_address0;
wire    compute_tile_U0_outbuf_ce0;
wire    compute_tile_U0_outbuf_we0;
wire   [31:0] compute_tile_U0_outbuf_d0;
wire   [10:0] compute_tile_U0_inbuf_address0;
wire    compute_tile_U0_inbuf_ce0;
wire   [12:0] compute_tile_U0_w1_loc_address0;
wire    compute_tile_U0_w1_loc_ce0;
wire   [7:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
wire   [7:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
wire   [7:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
wire   [7:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
wire   [7:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
wire   [7:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
wire   [7:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
wire   [7:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
wire   [6:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
wire   [6:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
wire   [6:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
wire   [6:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
wire   [6:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
wire   [6:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
wire   [6:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
wire   [6:0] compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
wire    compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
wire   [8:0] compute_tile_U0_ap_return_0;
wire   [8:0] compute_tile_U0_ap_return_1;
wire   [0:0] compute_tile_U0_ap_return_2;
wire    ap_channel_done_phase_c_channel;
wire    phase_c_channel_full_n;
reg    ap_sync_reg_channel_write_phase_c_channel;
wire    ap_sync_channel_write_phase_c_channel;
wire    ap_channel_done_w0_c_channel;
wire    w0_c_channel_full_n;
reg    ap_sync_reg_channel_write_w0_c_channel;
wire    ap_sync_channel_write_w0_c_channel;
wire    ap_channel_done_h0_c_channel;
wire    h0_c_channel_full_n;
reg    ap_sync_reg_channel_write_h0_c_channel;
wire    ap_sync_channel_write_h0_c_channel;
wire    ap_channel_done_outbuf;
wire    compute_tile_U0_outbuf_full_n;
reg    ap_sync_reg_channel_write_outbuf;
wire    ap_sync_channel_write_outbuf;
wire    store_tile_mm_U0_ap_start;
wire    store_tile_mm_U0_ap_done;
wire    store_tile_mm_U0_ap_continue;
wire    store_tile_mm_U0_ap_idle;
wire    store_tile_mm_U0_ap_ready;
wire    store_tile_mm_U0_m_axi_gmem_out_AWVALID;
wire   [63:0] store_tile_mm_U0_m_axi_gmem_out_AWADDR;
wire   [0:0] store_tile_mm_U0_m_axi_gmem_out_AWID;
wire   [31:0] store_tile_mm_U0_m_axi_gmem_out_AWLEN;
wire   [2:0] store_tile_mm_U0_m_axi_gmem_out_AWSIZE;
wire   [1:0] store_tile_mm_U0_m_axi_gmem_out_AWBURST;
wire   [1:0] store_tile_mm_U0_m_axi_gmem_out_AWLOCK;
wire   [3:0] store_tile_mm_U0_m_axi_gmem_out_AWCACHE;
wire   [2:0] store_tile_mm_U0_m_axi_gmem_out_AWPROT;
wire   [3:0] store_tile_mm_U0_m_axi_gmem_out_AWQOS;
wire   [3:0] store_tile_mm_U0_m_axi_gmem_out_AWREGION;
wire   [0:0] store_tile_mm_U0_m_axi_gmem_out_AWUSER;
wire    store_tile_mm_U0_m_axi_gmem_out_WVALID;
wire   [31:0] store_tile_mm_U0_m_axi_gmem_out_WDATA;
wire   [3:0] store_tile_mm_U0_m_axi_gmem_out_WSTRB;
wire    store_tile_mm_U0_m_axi_gmem_out_WLAST;
wire   [0:0] store_tile_mm_U0_m_axi_gmem_out_WID;
wire   [0:0] store_tile_mm_U0_m_axi_gmem_out_WUSER;
wire    store_tile_mm_U0_m_axi_gmem_out_ARVALID;
wire   [63:0] store_tile_mm_U0_m_axi_gmem_out_ARADDR;
wire   [0:0] store_tile_mm_U0_m_axi_gmem_out_ARID;
wire   [31:0] store_tile_mm_U0_m_axi_gmem_out_ARLEN;
wire   [2:0] store_tile_mm_U0_m_axi_gmem_out_ARSIZE;
wire   [1:0] store_tile_mm_U0_m_axi_gmem_out_ARBURST;
wire   [1:0] store_tile_mm_U0_m_axi_gmem_out_ARLOCK;
wire   [3:0] store_tile_mm_U0_m_axi_gmem_out_ARCACHE;
wire   [2:0] store_tile_mm_U0_m_axi_gmem_out_ARPROT;
wire   [3:0] store_tile_mm_U0_m_axi_gmem_out_ARQOS;
wire   [3:0] store_tile_mm_U0_m_axi_gmem_out_ARREGION;
wire   [0:0] store_tile_mm_U0_m_axi_gmem_out_ARUSER;
wire    store_tile_mm_U0_m_axi_gmem_out_RREADY;
wire    store_tile_mm_U0_m_axi_gmem_out_BREADY;
wire    store_tile_mm_U0_output_ftmap_read;
wire   [8:0] store_tile_mm_U0_outbuf_address0;
wire    store_tile_mm_U0_outbuf_ce0;
wire   [31:0] inbuf_i_q0;
wire   [31:0] inbuf_t_q0;
wire    inbuf_i_full_n;
wire    inbuf_t_empty_n;
wire   [31:0] outbuf_i_q0;
wire   [31:0] outbuf_t_q0;
wire    outbuf_i_full_n;
wire    outbuf_t_empty_n;
wire    output_ftmap_c_full_n;
wire   [63:0] output_ftmap_c_dout;
wire   [2:0] output_ftmap_c_num_data_valid;
wire   [2:0] output_ftmap_c_fifo_cap;
wire    output_ftmap_c_empty_n;
wire   [8:0] h0_c1_channel_dout;
wire   [1:0] h0_c1_channel_num_data_valid;
wire   [1:0] h0_c1_channel_fifo_cap;
wire    h0_c1_channel_empty_n;
wire   [8:0] w0_c2_channel_dout;
wire   [1:0] w0_c2_channel_num_data_valid;
wire   [1:0] w0_c2_channel_fifo_cap;
wire    w0_c2_channel_empty_n;
wire   [0:0] phase_c3_channel_dout;
wire   [1:0] phase_c3_channel_num_data_valid;
wire   [1:0] phase_c3_channel_fifo_cap;
wire    phase_c3_channel_empty_n;
wire   [8:0] h0_c_channel_dout;
wire   [1:0] h0_c_channel_num_data_valid;
wire   [1:0] h0_c_channel_fifo_cap;
wire    h0_c_channel_empty_n;
wire   [8:0] w0_c_channel_dout;
wire   [1:0] w0_c_channel_num_data_valid;
wire   [1:0] w0_c_channel_fifo_cap;
wire    w0_c_channel_empty_n;
wire   [0:0] phase_c_channel_dout;
wire   [1:0] phase_c_channel_num_data_valid;
wire   [1:0] phase_c_channel_fifo_cap;
wire    phase_c_channel_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_load_tile_mm_U0_ap_ready;
wire    ap_sync_load_tile_mm_U0_ap_ready;
reg    ap_sync_reg_compute_tile_U0_ap_ready;
wire    ap_sync_compute_tile_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_phase_c3_channel = 1'b0;
#0 ap_sync_reg_channel_write_w0_c2_channel = 1'b0;
#0 ap_sync_reg_channel_write_h0_c1_channel = 1'b0;
#0 ap_sync_reg_channel_write_inbuf = 1'b0;
#0 ap_sync_reg_channel_write_phase_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_w0_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_h0_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_outbuf = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_load_tile_mm_U0_ap_ready = 1'b0;
#0 ap_sync_reg_compute_tile_U0_ap_ready = 1'b0;
end

srcnn_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .output_ftmap(output_ftmap),
    .output_ftmap_c_din(entry_proc_U0_output_ftmap_c_din),
    .output_ftmap_c_num_data_valid(output_ftmap_c_num_data_valid),
    .output_ftmap_c_fifo_cap(output_ftmap_c_fifo_cap),
    .output_ftmap_c_full_n(output_ftmap_c_full_n),
    .output_ftmap_c_write(entry_proc_U0_output_ftmap_c_write)
);

srcnn_load_tile_mm load_tile_mm_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_tile_mm_U0_ap_start),
    .ap_done(load_tile_mm_U0_ap_done),
    .ap_continue(load_tile_mm_U0_ap_continue),
    .ap_idle(load_tile_mm_U0_ap_idle),
    .ap_ready(load_tile_mm_U0_ap_ready),
    .m_axi_gmem_in_AWVALID(load_tile_mm_U0_m_axi_gmem_in_AWVALID),
    .m_axi_gmem_in_AWREADY(1'b0),
    .m_axi_gmem_in_AWADDR(load_tile_mm_U0_m_axi_gmem_in_AWADDR),
    .m_axi_gmem_in_AWID(load_tile_mm_U0_m_axi_gmem_in_AWID),
    .m_axi_gmem_in_AWLEN(load_tile_mm_U0_m_axi_gmem_in_AWLEN),
    .m_axi_gmem_in_AWSIZE(load_tile_mm_U0_m_axi_gmem_in_AWSIZE),
    .m_axi_gmem_in_AWBURST(load_tile_mm_U0_m_axi_gmem_in_AWBURST),
    .m_axi_gmem_in_AWLOCK(load_tile_mm_U0_m_axi_gmem_in_AWLOCK),
    .m_axi_gmem_in_AWCACHE(load_tile_mm_U0_m_axi_gmem_in_AWCACHE),
    .m_axi_gmem_in_AWPROT(load_tile_mm_U0_m_axi_gmem_in_AWPROT),
    .m_axi_gmem_in_AWQOS(load_tile_mm_U0_m_axi_gmem_in_AWQOS),
    .m_axi_gmem_in_AWREGION(load_tile_mm_U0_m_axi_gmem_in_AWREGION),
    .m_axi_gmem_in_AWUSER(load_tile_mm_U0_m_axi_gmem_in_AWUSER),
    .m_axi_gmem_in_WVALID(load_tile_mm_U0_m_axi_gmem_in_WVALID),
    .m_axi_gmem_in_WREADY(1'b0),
    .m_axi_gmem_in_WDATA(load_tile_mm_U0_m_axi_gmem_in_WDATA),
    .m_axi_gmem_in_WSTRB(load_tile_mm_U0_m_axi_gmem_in_WSTRB),
    .m_axi_gmem_in_WLAST(load_tile_mm_U0_m_axi_gmem_in_WLAST),
    .m_axi_gmem_in_WID(load_tile_mm_U0_m_axi_gmem_in_WID),
    .m_axi_gmem_in_WUSER(load_tile_mm_U0_m_axi_gmem_in_WUSER),
    .m_axi_gmem_in_ARVALID(load_tile_mm_U0_m_axi_gmem_in_ARVALID),
    .m_axi_gmem_in_ARREADY(m_axi_gmem_in_ARREADY),
    .m_axi_gmem_in_ARADDR(load_tile_mm_U0_m_axi_gmem_in_ARADDR),
    .m_axi_gmem_in_ARID(load_tile_mm_U0_m_axi_gmem_in_ARID),
    .m_axi_gmem_in_ARLEN(load_tile_mm_U0_m_axi_gmem_in_ARLEN),
    .m_axi_gmem_in_ARSIZE(load_tile_mm_U0_m_axi_gmem_in_ARSIZE),
    .m_axi_gmem_in_ARBURST(load_tile_mm_U0_m_axi_gmem_in_ARBURST),
    .m_axi_gmem_in_ARLOCK(load_tile_mm_U0_m_axi_gmem_in_ARLOCK),
    .m_axi_gmem_in_ARCACHE(load_tile_mm_U0_m_axi_gmem_in_ARCACHE),
    .m_axi_gmem_in_ARPROT(load_tile_mm_U0_m_axi_gmem_in_ARPROT),
    .m_axi_gmem_in_ARQOS(load_tile_mm_U0_m_axi_gmem_in_ARQOS),
    .m_axi_gmem_in_ARREGION(load_tile_mm_U0_m_axi_gmem_in_ARREGION),
    .m_axi_gmem_in_ARUSER(load_tile_mm_U0_m_axi_gmem_in_ARUSER),
    .m_axi_gmem_in_RVALID(m_axi_gmem_in_RVALID),
    .m_axi_gmem_in_RREADY(load_tile_mm_U0_m_axi_gmem_in_RREADY),
    .m_axi_gmem_in_RDATA(m_axi_gmem_in_RDATA),
    .m_axi_gmem_in_RLAST(m_axi_gmem_in_RLAST),
    .m_axi_gmem_in_RID(m_axi_gmem_in_RID),
    .m_axi_gmem_in_RFIFONUM(m_axi_gmem_in_RFIFONUM),
    .m_axi_gmem_in_RUSER(m_axi_gmem_in_RUSER),
    .m_axi_gmem_in_RRESP(m_axi_gmem_in_RRESP),
    .m_axi_gmem_in_BVALID(1'b0),
    .m_axi_gmem_in_BREADY(load_tile_mm_U0_m_axi_gmem_in_BREADY),
    .m_axi_gmem_in_BRESP(2'd0),
    .m_axi_gmem_in_BID(1'd0),
    .m_axi_gmem_in_BUSER(1'd0),
    .input_ftmap(input_ftmap),
    .h0(h0),
    .w0(w0),
    .phase(phase),
    .inbuf_address0(load_tile_mm_U0_inbuf_address0),
    .inbuf_ce0(load_tile_mm_U0_inbuf_ce0),
    .inbuf_we0(load_tile_mm_U0_inbuf_we0),
    .inbuf_d0(load_tile_mm_U0_inbuf_d0),
    .ap_return_0(load_tile_mm_U0_ap_return_0),
    .ap_return_1(load_tile_mm_U0_ap_return_1),
    .ap_return_2(load_tile_mm_U0_ap_return_2)
);

srcnn_compute_tile compute_tile_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(compute_tile_U0_ap_start),
    .ap_done(compute_tile_U0_ap_done),
    .ap_continue(compute_tile_U0_ap_continue),
    .ap_idle(compute_tile_U0_ap_idle),
    .ap_ready(compute_tile_U0_ap_ready),
    .p_read(phase_c3_channel_dout),
    .outbuf_address0(compute_tile_U0_outbuf_address0),
    .outbuf_ce0(compute_tile_U0_outbuf_ce0),
    .outbuf_we0(compute_tile_U0_outbuf_we0),
    .outbuf_d0(compute_tile_U0_outbuf_d0),
    .p_read1(h0_c1_channel_dout),
    .p_read2(w0_c2_channel_dout),
    .inbuf_address0(compute_tile_U0_inbuf_address0),
    .inbuf_ce0(compute_tile_U0_inbuf_ce0),
    .inbuf_q0(inbuf_t_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62),
    .p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63),
    .w1_loc_address0(compute_tile_U0_w1_loc_address0),
    .w1_loc_ce0(compute_tile_U0_w1_loc_ce0),
    .w1_loc_q0(w1_loc_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0(compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0),
    .ap_return_0(compute_tile_U0_ap_return_0),
    .ap_return_1(compute_tile_U0_ap_return_1),
    .ap_return_2(compute_tile_U0_ap_return_2)
);

srcnn_store_tile_mm store_tile_mm_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(store_tile_mm_U0_ap_start),
    .ap_done(store_tile_mm_U0_ap_done),
    .ap_continue(store_tile_mm_U0_ap_continue),
    .ap_idle(store_tile_mm_U0_ap_idle),
    .ap_ready(store_tile_mm_U0_ap_ready),
    .p_read(phase_c_channel_dout),
    .m_axi_gmem_out_AWVALID(store_tile_mm_U0_m_axi_gmem_out_AWVALID),
    .m_axi_gmem_out_AWREADY(m_axi_gmem_out_AWREADY),
    .m_axi_gmem_out_AWADDR(store_tile_mm_U0_m_axi_gmem_out_AWADDR),
    .m_axi_gmem_out_AWID(store_tile_mm_U0_m_axi_gmem_out_AWID),
    .m_axi_gmem_out_AWLEN(store_tile_mm_U0_m_axi_gmem_out_AWLEN),
    .m_axi_gmem_out_AWSIZE(store_tile_mm_U0_m_axi_gmem_out_AWSIZE),
    .m_axi_gmem_out_AWBURST(store_tile_mm_U0_m_axi_gmem_out_AWBURST),
    .m_axi_gmem_out_AWLOCK(store_tile_mm_U0_m_axi_gmem_out_AWLOCK),
    .m_axi_gmem_out_AWCACHE(store_tile_mm_U0_m_axi_gmem_out_AWCACHE),
    .m_axi_gmem_out_AWPROT(store_tile_mm_U0_m_axi_gmem_out_AWPROT),
    .m_axi_gmem_out_AWQOS(store_tile_mm_U0_m_axi_gmem_out_AWQOS),
    .m_axi_gmem_out_AWREGION(store_tile_mm_U0_m_axi_gmem_out_AWREGION),
    .m_axi_gmem_out_AWUSER(store_tile_mm_U0_m_axi_gmem_out_AWUSER),
    .m_axi_gmem_out_WVALID(store_tile_mm_U0_m_axi_gmem_out_WVALID),
    .m_axi_gmem_out_WREADY(m_axi_gmem_out_WREADY),
    .m_axi_gmem_out_WDATA(store_tile_mm_U0_m_axi_gmem_out_WDATA),
    .m_axi_gmem_out_WSTRB(store_tile_mm_U0_m_axi_gmem_out_WSTRB),
    .m_axi_gmem_out_WLAST(store_tile_mm_U0_m_axi_gmem_out_WLAST),
    .m_axi_gmem_out_WID(store_tile_mm_U0_m_axi_gmem_out_WID),
    .m_axi_gmem_out_WUSER(store_tile_mm_U0_m_axi_gmem_out_WUSER),
    .m_axi_gmem_out_ARVALID(store_tile_mm_U0_m_axi_gmem_out_ARVALID),
    .m_axi_gmem_out_ARREADY(1'b0),
    .m_axi_gmem_out_ARADDR(store_tile_mm_U0_m_axi_gmem_out_ARADDR),
    .m_axi_gmem_out_ARID(store_tile_mm_U0_m_axi_gmem_out_ARID),
    .m_axi_gmem_out_ARLEN(store_tile_mm_U0_m_axi_gmem_out_ARLEN),
    .m_axi_gmem_out_ARSIZE(store_tile_mm_U0_m_axi_gmem_out_ARSIZE),
    .m_axi_gmem_out_ARBURST(store_tile_mm_U0_m_axi_gmem_out_ARBURST),
    .m_axi_gmem_out_ARLOCK(store_tile_mm_U0_m_axi_gmem_out_ARLOCK),
    .m_axi_gmem_out_ARCACHE(store_tile_mm_U0_m_axi_gmem_out_ARCACHE),
    .m_axi_gmem_out_ARPROT(store_tile_mm_U0_m_axi_gmem_out_ARPROT),
    .m_axi_gmem_out_ARQOS(store_tile_mm_U0_m_axi_gmem_out_ARQOS),
    .m_axi_gmem_out_ARREGION(store_tile_mm_U0_m_axi_gmem_out_ARREGION),
    .m_axi_gmem_out_ARUSER(store_tile_mm_U0_m_axi_gmem_out_ARUSER),
    .m_axi_gmem_out_RVALID(1'b0),
    .m_axi_gmem_out_RREADY(store_tile_mm_U0_m_axi_gmem_out_RREADY),
    .m_axi_gmem_out_RDATA(32'd0),
    .m_axi_gmem_out_RLAST(1'b0),
    .m_axi_gmem_out_RID(1'd0),
    .m_axi_gmem_out_RFIFONUM(9'd0),
    .m_axi_gmem_out_RUSER(1'd0),
    .m_axi_gmem_out_RRESP(2'd0),
    .m_axi_gmem_out_BVALID(m_axi_gmem_out_BVALID),
    .m_axi_gmem_out_BREADY(store_tile_mm_U0_m_axi_gmem_out_BREADY),
    .m_axi_gmem_out_BRESP(m_axi_gmem_out_BRESP),
    .m_axi_gmem_out_BID(m_axi_gmem_out_BID),
    .m_axi_gmem_out_BUSER(m_axi_gmem_out_BUSER),
    .output_ftmap_dout(output_ftmap_c_dout),
    .output_ftmap_num_data_valid(output_ftmap_c_num_data_valid),
    .output_ftmap_fifo_cap(output_ftmap_c_fifo_cap),
    .output_ftmap_empty_n(output_ftmap_c_empty_n),
    .output_ftmap_read(store_tile_mm_U0_output_ftmap_read),
    .p_read1(h0_c_channel_dout),
    .p_read2(w0_c_channel_dout),
    .outbuf_address0(store_tile_mm_U0_outbuf_address0),
    .outbuf_ce0(store_tile_mm_U0_outbuf_ce0),
    .outbuf_q0(outbuf_t_q0)
);

srcnn_dataflow_in_loop_VITIS_LOOP_400_12_inbuf_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
inbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(load_tile_mm_U0_inbuf_address0),
    .i_ce0(load_tile_mm_U0_inbuf_ce0),
    .i_we0(load_tile_mm_U0_inbuf_we0),
    .i_d0(load_tile_mm_U0_inbuf_d0),
    .i_q0(inbuf_i_q0),
    .t_address0(compute_tile_U0_inbuf_address0),
    .t_ce0(compute_tile_U0_inbuf_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(inbuf_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(inbuf_i_full_n),
    .i_write(ap_channel_done_inbuf),
    .t_empty_n(inbuf_t_empty_n),
    .t_read(compute_tile_U0_ap_ready)
);

srcnn_dataflow_in_loop_VITIS_LOOP_400_12_outbuf_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(compute_tile_U0_outbuf_address0),
    .i_ce0(compute_tile_U0_outbuf_ce0),
    .i_we0(compute_tile_U0_outbuf_we0),
    .i_d0(compute_tile_U0_outbuf_d0),
    .i_q0(outbuf_i_q0),
    .t_address0(store_tile_mm_U0_outbuf_address0),
    .t_ce0(store_tile_mm_U0_outbuf_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(outbuf_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outbuf_i_full_n),
    .i_write(ap_channel_done_outbuf),
    .t_empty_n(outbuf_t_empty_n),
    .t_read(store_tile_mm_U0_ap_ready)
);

srcnn_fifo_w64_d4_S output_ftmap_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_output_ftmap_c_din),
    .if_full_n(output_ftmap_c_full_n),
    .if_write(entry_proc_U0_output_ftmap_c_write),
    .if_dout(output_ftmap_c_dout),
    .if_num_data_valid(output_ftmap_c_num_data_valid),
    .if_fifo_cap(output_ftmap_c_fifo_cap),
    .if_empty_n(output_ftmap_c_empty_n),
    .if_read(store_tile_mm_U0_output_ftmap_read)
);

srcnn_fifo_w9_d2_S h0_c1_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_tile_mm_U0_ap_return_0),
    .if_full_n(h0_c1_channel_full_n),
    .if_write(ap_channel_done_h0_c1_channel),
    .if_dout(h0_c1_channel_dout),
    .if_num_data_valid(h0_c1_channel_num_data_valid),
    .if_fifo_cap(h0_c1_channel_fifo_cap),
    .if_empty_n(h0_c1_channel_empty_n),
    .if_read(compute_tile_U0_ap_ready)
);

srcnn_fifo_w9_d2_S w0_c2_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_tile_mm_U0_ap_return_1),
    .if_full_n(w0_c2_channel_full_n),
    .if_write(ap_channel_done_w0_c2_channel),
    .if_dout(w0_c2_channel_dout),
    .if_num_data_valid(w0_c2_channel_num_data_valid),
    .if_fifo_cap(w0_c2_channel_fifo_cap),
    .if_empty_n(w0_c2_channel_empty_n),
    .if_read(compute_tile_U0_ap_ready)
);

srcnn_fifo_w1_d2_S phase_c3_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_tile_mm_U0_ap_return_2),
    .if_full_n(phase_c3_channel_full_n),
    .if_write(ap_channel_done_phase_c3_channel),
    .if_dout(phase_c3_channel_dout),
    .if_num_data_valid(phase_c3_channel_num_data_valid),
    .if_fifo_cap(phase_c3_channel_fifo_cap),
    .if_empty_n(phase_c3_channel_empty_n),
    .if_read(compute_tile_U0_ap_ready)
);

srcnn_fifo_w9_d2_S h0_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_tile_U0_ap_return_0),
    .if_full_n(h0_c_channel_full_n),
    .if_write(ap_channel_done_h0_c_channel),
    .if_dout(h0_c_channel_dout),
    .if_num_data_valid(h0_c_channel_num_data_valid),
    .if_fifo_cap(h0_c_channel_fifo_cap),
    .if_empty_n(h0_c_channel_empty_n),
    .if_read(store_tile_mm_U0_ap_ready)
);

srcnn_fifo_w9_d2_S w0_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_tile_U0_ap_return_1),
    .if_full_n(w0_c_channel_full_n),
    .if_write(ap_channel_done_w0_c_channel),
    .if_dout(w0_c_channel_dout),
    .if_num_data_valid(w0_c_channel_num_data_valid),
    .if_fifo_cap(w0_c_channel_fifo_cap),
    .if_empty_n(w0_c_channel_empty_n),
    .if_read(store_tile_mm_U0_ap_ready)
);

srcnn_fifo_w1_d2_S phase_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_tile_U0_ap_return_2),
    .if_full_n(phase_c_channel_full_n),
    .if_write(ap_channel_done_phase_c_channel),
    .if_dout(phase_c_channel_dout),
    .if_num_data_valid(phase_c_channel_num_data_valid),
    .if_fifo_cap(phase_c_channel_fifo_cap),
    .if_empty_n(phase_c_channel_empty_n),
    .if_read(store_tile_mm_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h0_c1_channel <= 1'b0;
    end else begin
        if (((load_tile_mm_U0_ap_done & load_tile_mm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h0_c1_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h0_c1_channel <= ap_sync_channel_write_h0_c1_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h0_c_channel <= 1'b0;
    end else begin
        if (((compute_tile_U0_ap_done & compute_tile_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h0_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h0_c_channel <= ap_sync_channel_write_h0_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_inbuf <= 1'b0;
    end else begin
        if (((load_tile_mm_U0_ap_done & load_tile_mm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_inbuf <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_inbuf <= ap_sync_channel_write_inbuf;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outbuf <= 1'b0;
    end else begin
        if (((compute_tile_U0_ap_done & compute_tile_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_outbuf <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outbuf <= ap_sync_channel_write_outbuf;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_phase_c3_channel <= 1'b0;
    end else begin
        if (((load_tile_mm_U0_ap_done & load_tile_mm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_phase_c3_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_phase_c3_channel <= ap_sync_channel_write_phase_c3_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_phase_c_channel <= 1'b0;
    end else begin
        if (((compute_tile_U0_ap_done & compute_tile_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_phase_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_phase_c_channel <= ap_sync_channel_write_phase_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_w0_c2_channel <= 1'b0;
    end else begin
        if (((load_tile_mm_U0_ap_done & load_tile_mm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_w0_c2_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_w0_c2_channel <= ap_sync_channel_write_w0_c2_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_w0_c_channel <= 1'b0;
    end else begin
        if (((compute_tile_U0_ap_done & compute_tile_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_w0_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_w0_c_channel <= ap_sync_channel_write_w0_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_compute_tile_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_compute_tile_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_compute_tile_U0_ap_ready <= ap_sync_compute_tile_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_load_tile_mm_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_tile_mm_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_tile_mm_U0_ap_ready <= ap_sync_load_tile_mm_U0_ap_ready;
        end
    end
end

assign ap_channel_done_h0_c1_channel = (load_tile_mm_U0_ap_done & (ap_sync_reg_channel_write_h0_c1_channel ^ 1'b1));

assign ap_channel_done_h0_c_channel = ((ap_sync_reg_channel_write_h0_c_channel ^ 1'b1) & compute_tile_U0_ap_done);

assign ap_channel_done_inbuf = (load_tile_mm_U0_ap_done & (ap_sync_reg_channel_write_inbuf ^ 1'b1));

assign ap_channel_done_outbuf = ((ap_sync_reg_channel_write_outbuf ^ 1'b1) & compute_tile_U0_ap_done);

assign ap_channel_done_phase_c3_channel = (load_tile_mm_U0_ap_done & (ap_sync_reg_channel_write_phase_c3_channel ^ 1'b1));

assign ap_channel_done_phase_c_channel = ((ap_sync_reg_channel_write_phase_c_channel ^ 1'b1) & compute_tile_U0_ap_done);

assign ap_channel_done_w0_c2_channel = (load_tile_mm_U0_ap_done & (ap_sync_reg_channel_write_w0_c2_channel ^ 1'b1));

assign ap_channel_done_w0_c_channel = ((ap_sync_reg_channel_write_w0_c_channel ^ 1'b1) & compute_tile_U0_ap_done);

assign ap_done = store_tile_mm_U0_ap_done;

assign ap_idle = (store_tile_mm_U0_ap_idle & load_tile_mm_U0_ap_idle & (phase_c_channel_empty_n ^ 1'b1) & (w0_c_channel_empty_n ^ 1'b1) & (h0_c_channel_empty_n ^ 1'b1) & (phase_c3_channel_empty_n ^ 1'b1) & (w0_c2_channel_empty_n ^ 1'b1) & (h0_c1_channel_empty_n ^ 1'b1) & (outbuf_t_empty_n ^ 1'b1) & (inbuf_t_empty_n ^ 1'b1) & entry_proc_U0_ap_idle & compute_tile_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_h0_c1_channel = ((h0_c1_channel_full_n & ap_channel_done_h0_c1_channel) | ap_sync_reg_channel_write_h0_c1_channel);

assign ap_sync_channel_write_h0_c_channel = ((h0_c_channel_full_n & ap_channel_done_h0_c_channel) | ap_sync_reg_channel_write_h0_c_channel);

assign ap_sync_channel_write_inbuf = ((load_tile_mm_U0_inbuf_full_n & ap_channel_done_inbuf) | ap_sync_reg_channel_write_inbuf);

assign ap_sync_channel_write_outbuf = ((compute_tile_U0_outbuf_full_n & ap_channel_done_outbuf) | ap_sync_reg_channel_write_outbuf);

assign ap_sync_channel_write_phase_c3_channel = ((phase_c3_channel_full_n & ap_channel_done_phase_c3_channel) | ap_sync_reg_channel_write_phase_c3_channel);

assign ap_sync_channel_write_phase_c_channel = ((phase_c_channel_full_n & ap_channel_done_phase_c_channel) | ap_sync_reg_channel_write_phase_c_channel);

assign ap_sync_channel_write_w0_c2_channel = ((w0_c2_channel_full_n & ap_channel_done_w0_c2_channel) | ap_sync_reg_channel_write_w0_c2_channel);

assign ap_sync_channel_write_w0_c_channel = ((w0_c_channel_full_n & ap_channel_done_w0_c_channel) | ap_sync_reg_channel_write_w0_c_channel);

assign ap_sync_compute_tile_U0_ap_ready = (compute_tile_U0_ap_ready | ap_sync_reg_compute_tile_U0_ap_ready);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_load_tile_mm_U0_ap_ready = (load_tile_mm_U0_ap_ready | ap_sync_reg_load_tile_mm_U0_ap_ready);

assign ap_sync_ready = (ap_sync_load_tile_mm_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready & ap_sync_compute_tile_U0_ap_ready);

assign compute_tile_U0_ap_continue = (ap_sync_channel_write_w0_c_channel & ap_sync_channel_write_phase_c_channel & ap_sync_channel_write_outbuf & ap_sync_channel_write_h0_c_channel);

assign compute_tile_U0_ap_start = (w0_c2_channel_empty_n & phase_c3_channel_empty_n & inbuf_t_empty_n & h0_c1_channel_empty_n & (ap_sync_reg_compute_tile_U0_ap_ready ^ 1'b1) & ap_start);

assign compute_tile_U0_outbuf_full_n = outbuf_i_full_n;

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign load_tile_mm_U0_ap_continue = (ap_sync_channel_write_w0_c2_channel & ap_sync_channel_write_phase_c3_channel & ap_sync_channel_write_inbuf & ap_sync_channel_write_h0_c1_channel);

assign load_tile_mm_U0_ap_start = ((ap_sync_reg_load_tile_mm_U0_ap_ready ^ 1'b1) & ap_start);

assign load_tile_mm_U0_inbuf_full_n = inbuf_i_full_n;

assign m_axi_gmem_in_ARADDR = load_tile_mm_U0_m_axi_gmem_in_ARADDR;

assign m_axi_gmem_in_ARBURST = load_tile_mm_U0_m_axi_gmem_in_ARBURST;

assign m_axi_gmem_in_ARCACHE = load_tile_mm_U0_m_axi_gmem_in_ARCACHE;

assign m_axi_gmem_in_ARID = load_tile_mm_U0_m_axi_gmem_in_ARID;

assign m_axi_gmem_in_ARLEN = load_tile_mm_U0_m_axi_gmem_in_ARLEN;

assign m_axi_gmem_in_ARLOCK = load_tile_mm_U0_m_axi_gmem_in_ARLOCK;

assign m_axi_gmem_in_ARPROT = load_tile_mm_U0_m_axi_gmem_in_ARPROT;

assign m_axi_gmem_in_ARQOS = load_tile_mm_U0_m_axi_gmem_in_ARQOS;

assign m_axi_gmem_in_ARREGION = load_tile_mm_U0_m_axi_gmem_in_ARREGION;

assign m_axi_gmem_in_ARSIZE = load_tile_mm_U0_m_axi_gmem_in_ARSIZE;

assign m_axi_gmem_in_ARUSER = load_tile_mm_U0_m_axi_gmem_in_ARUSER;

assign m_axi_gmem_in_ARVALID = load_tile_mm_U0_m_axi_gmem_in_ARVALID;

assign m_axi_gmem_in_AWADDR = 64'd0;

assign m_axi_gmem_in_AWBURST = 2'd0;

assign m_axi_gmem_in_AWCACHE = 4'd0;

assign m_axi_gmem_in_AWID = 1'd0;

assign m_axi_gmem_in_AWLEN = 32'd0;

assign m_axi_gmem_in_AWLOCK = 2'd0;

assign m_axi_gmem_in_AWPROT = 3'd0;

assign m_axi_gmem_in_AWQOS = 4'd0;

assign m_axi_gmem_in_AWREGION = 4'd0;

assign m_axi_gmem_in_AWSIZE = 3'd0;

assign m_axi_gmem_in_AWUSER = 1'd0;

assign m_axi_gmem_in_AWVALID = 1'b0;

assign m_axi_gmem_in_BREADY = 1'b0;

assign m_axi_gmem_in_RREADY = load_tile_mm_U0_m_axi_gmem_in_RREADY;

assign m_axi_gmem_in_WDATA = 32'd0;

assign m_axi_gmem_in_WID = 1'd0;

assign m_axi_gmem_in_WLAST = 1'b0;

assign m_axi_gmem_in_WSTRB = 4'd0;

assign m_axi_gmem_in_WUSER = 1'd0;

assign m_axi_gmem_in_WVALID = 1'b0;

assign m_axi_gmem_out_ARADDR = 64'd0;

assign m_axi_gmem_out_ARBURST = 2'd0;

assign m_axi_gmem_out_ARCACHE = 4'd0;

assign m_axi_gmem_out_ARID = 1'd0;

assign m_axi_gmem_out_ARLEN = 32'd0;

assign m_axi_gmem_out_ARLOCK = 2'd0;

assign m_axi_gmem_out_ARPROT = 3'd0;

assign m_axi_gmem_out_ARQOS = 4'd0;

assign m_axi_gmem_out_ARREGION = 4'd0;

assign m_axi_gmem_out_ARSIZE = 3'd0;

assign m_axi_gmem_out_ARUSER = 1'd0;

assign m_axi_gmem_out_ARVALID = 1'b0;

assign m_axi_gmem_out_AWADDR = store_tile_mm_U0_m_axi_gmem_out_AWADDR;

assign m_axi_gmem_out_AWBURST = store_tile_mm_U0_m_axi_gmem_out_AWBURST;

assign m_axi_gmem_out_AWCACHE = store_tile_mm_U0_m_axi_gmem_out_AWCACHE;

assign m_axi_gmem_out_AWID = store_tile_mm_U0_m_axi_gmem_out_AWID;

assign m_axi_gmem_out_AWLEN = store_tile_mm_U0_m_axi_gmem_out_AWLEN;

assign m_axi_gmem_out_AWLOCK = store_tile_mm_U0_m_axi_gmem_out_AWLOCK;

assign m_axi_gmem_out_AWPROT = store_tile_mm_U0_m_axi_gmem_out_AWPROT;

assign m_axi_gmem_out_AWQOS = store_tile_mm_U0_m_axi_gmem_out_AWQOS;

assign m_axi_gmem_out_AWREGION = store_tile_mm_U0_m_axi_gmem_out_AWREGION;

assign m_axi_gmem_out_AWSIZE = store_tile_mm_U0_m_axi_gmem_out_AWSIZE;

assign m_axi_gmem_out_AWUSER = store_tile_mm_U0_m_axi_gmem_out_AWUSER;

assign m_axi_gmem_out_AWVALID = store_tile_mm_U0_m_axi_gmem_out_AWVALID;

assign m_axi_gmem_out_BREADY = store_tile_mm_U0_m_axi_gmem_out_BREADY;

assign m_axi_gmem_out_RREADY = 1'b0;

assign m_axi_gmem_out_WDATA = store_tile_mm_U0_m_axi_gmem_out_WDATA;

assign m_axi_gmem_out_WID = store_tile_mm_U0_m_axi_gmem_out_WID;

assign m_axi_gmem_out_WLAST = store_tile_mm_U0_m_axi_gmem_out_WLAST;

assign m_axi_gmem_out_WSTRB = store_tile_mm_U0_m_axi_gmem_out_WSTRB;

assign m_axi_gmem_out_WUSER = store_tile_mm_U0_m_axi_gmem_out_WUSER;

assign m_axi_gmem_out_WVALID = store_tile_mm_U0_m_axi_gmem_out_WVALID;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 = 1'b0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 = compute_tile_U0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 = 32'd0;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 = 1'b0;

assign store_tile_mm_U0_ap_continue = ap_continue;

assign store_tile_mm_U0_ap_start = (w0_c_channel_empty_n & phase_c_channel_empty_n & outbuf_t_empty_n & h0_c_channel_empty_n);

assign w1_loc_address0 = compute_tile_U0_w1_loc_address0;

assign w1_loc_ce0 = compute_tile_U0_w1_loc_ce0;

assign w1_loc_d0 = 32'd0;

assign w1_loc_we0 = 1'b0;

endmodule //srcnn_dataflow_in_loop_VITIS_LOOP_400_12
