// Seed: 3137529207
module module_0;
  wire id_1;
  supply1 id_2 = 1;
  wire id_3;
  tri0 id_4;
  module_2(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
  wor  id_5 = 1'b0, id_6;
  wire id_7;
  assign id_4 = 1;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_5 = 1 == id_7;
  wire id_9;
  assign id_5 = id_4;
  always @(posedge id_4 == 1 or posedge 1) begin
    $display(id_7);
    id_6 = id_7;
  end
endmodule
